(edif fft_with_ram
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2013 12 9 21 38 26)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure fft_with_ram.ngc fft_with_ram.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGMUX
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell IBUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell PLL_BASE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN
              (direction INPUT)
            )
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library fft_with_ram_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell adc_ram
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port clkb
              (direction INPUT)
            )
            (port (array (rename wea "wea<0:0>") 1)
              (direction INPUT))
            (port (array (rename addra "addra<7:0>") 8)
              (direction INPUT))
            (port (array (rename dina "dina<7:0>") 8)
              (direction INPUT))
            (port (array (rename addrb "addrb<7:0>") 8)
              (direction INPUT))
            (port (array (rename doutb "doutb<7:0>") 8)
              (direction OUTPUT))
          )
      )
    )
    (cell fft_core
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port ce
              (direction INPUT)
            )
            (port sclr
              (direction INPUT)
            )
            (port start
              (direction INPUT)
            )
            (port fwd_inv
              (direction INPUT)
            )
            (port fwd_inv_we
              (direction INPUT)
            )
            (port rfd
              (direction OUTPUT)
            )
            (port busy
              (direction OUTPUT)
            )
            (port edone
              (direction OUTPUT)
            )
            (port done
              (direction OUTPUT)
            )
            (port dv
              (direction OUTPUT)
            )
            (port (array (rename xn_re "xn_re<7:0>") 8)
              (direction INPUT))
            (port (array (rename xn_im "xn_im<7:0>") 8)
              (direction INPUT))
            (port (array (rename xn_index "xn_index<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename xk_index "xk_index<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename xk_re "xk_re<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename xk_im "xk_im<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename blk_exp "blk_exp<4:0>") 5)
              (direction OUTPUT))
          )
      )
    )
    (cell multiplier
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port (array (rename a "a<7:0>") 8)
              (direction INPUT))
            (port (array (rename b "b<7:0>") 8)
              (direction INPUT))
            (port (array (rename p "p<15:0>") 16)
              (direction OUTPUT))
          )
      )
    )
    (cell fft_ram_simple
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port ena
              (direction INPUT)
            )
            (port clkb
              (direction INPUT)
            )
            (port enb
              (direction INPUT)
            )
            (port (array (rename wea "wea<0:0>") 1)
              (direction INPUT))
            (port (array (rename addra "addra<7:0>") 8)
              (direction INPUT))
            (port (array (rename dina "dina<15:0>") 16)
              (direction INPUT))
            (port (array (rename addrb "addrb<7:0>") 8)
              (direction INPUT))
            (port (array (rename doutb "doutb<15:0>") 16)
              (direction OUTPUT))
          )
      )
    )
    (cell vga_ram
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port ena
              (direction INPUT)
            )
            (port clkb
              (direction INPUT)
            )
            (port (array (rename wea "wea<0:0>") 1)
              (direction INPUT))
            (port (array (rename addra "addra<7:0>") 8)
              (direction INPUT))
            (port (array (rename dina "dina<7:0>") 8)
              (direction INPUT))
            (port (array (rename addrb "addrb<7:0>") 8)
              (direction INPUT))
            (port (array (rename doutb "doutb<7:0>") 8)
              (direction OUTPUT))
          )
      )
    )
    (cell sqrt
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port (array (rename x_in "x_in<15:0>") 16)
              (direction INPUT))
            (port (array (rename x_out "x_out<8:0>") 9)
              (direction OUTPUT))
          )
      )
    )
    (cell fft_with_ram
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port adc_clk
              (direction OUTPUT)
            )
            (port hs
              (direction OUTPUT)
            )
            (port vs
              (direction OUTPUT)
            )
            (port (array (rename adc_data "adc_data<7:0>") 8)
              (direction INPUT))
            (port (array (rename blue "blue<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename red "red<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename green "green<2:0>") 3)
              (direction OUTPUT))
            (designator "xc6slx16-3-csg324")
            (property TYPE (string "fft_with_ram") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:adc_data<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:blue<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:red<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:green<2:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "dcm,clk_wiz_v3_6,{component_name=dcm,use_phase_alignment=true,use_min_o_jitter=false,use_max_i_jitter=false,use_dyn_phase_shift=false,use_inclk_switchover=false,use_dyn_reconfig=false,feedback_source=FDBK_AUTO,primtype_sel=PLL_BASE,num_out_clk=6,clkin1_period=10.0,clkin2_period=10.0,use_power_down=false,use_reset=true,use_locked=false,use_inclk_stopped=false,use_status=false,use_freeze=false,use_clk_valid=false,feedback_type=SINGLE,clock_mgr_type=AUTO,manual_override=false}") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "fft_with_ram_fft_with_ram") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance mag_pos_0
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mag_pos_1
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mag_pos_2
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mag_pos_3
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mag_pos_4
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mag_pos_5
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mag_pos_6
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mag_pos_7
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_a_0
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_a_1
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_a_2
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_a_3
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_a_4
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_a_5
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_a_6
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_a_7
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_b_0
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_b_1
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_b_2
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_b_3
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_b_4
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_b_5
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_b_6
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance mult_b_7
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_0
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_1
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_2
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_3
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_4
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_5
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_6
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_7
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_8
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_9
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_10
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_11
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_12
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_13
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_14
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance sqrt_in_15
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance blue_in_0
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_cy_0__ "Mcount_adc_ram_in_addr_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_xor_0__ "Mcount_adc_ram_in_addr_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_cy_1__ "Mcount_adc_ram_in_addr_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_xor_1__ "Mcount_adc_ram_in_addr_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_cy_2__ "Mcount_adc_ram_in_addr_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_xor_2__ "Mcount_adc_ram_in_addr_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_cy_3__ "Mcount_adc_ram_in_addr_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_xor_3__ "Mcount_adc_ram_in_addr_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_cy_4__ "Mcount_adc_ram_in_addr_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_xor_4__ "Mcount_adc_ram_in_addr_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_cy_5__ "Mcount_adc_ram_in_addr_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_xor_5__ "Mcount_adc_ram_in_addr_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_cy_6__ "Mcount_adc_ram_in_addr_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_xor_6__ "Mcount_adc_ram_in_addr_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_xor_7__ "Mcount_adc_ram_in_addr_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mag_state_FSM_FFd2_renamed_0 "mag_state_FSM_FFd2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename fft_state_FSM_FFd2_renamed_1 "fft_state_FSM_FFd2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename mag_state_FSM_FFd1_renamed_2 "mag_state_FSM_FFd1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance adc_ram_in_addr_0
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance adc_ram_in_addr_1
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance adc_ram_in_addr_2
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance adc_ram_in_addr_3
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance adc_ram_in_addr_4
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance adc_ram_in_addr_5
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance adc_ram_in_addr_6
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance adc_ram_in_addr_7
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename master_state_FSM_FFd1_renamed_3 "master_state_FSM_FFd1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename fft_state_FSM_FFd1_renamed_4 "fft_state_FSM_FFd1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename master_state_FSM_FFd2_renamed_5 "master_state_FSM_FFd2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename dcm_inst_clkout6_buf "dcm_inst/clkout6_buf")
              (viewRef view_1 (cellRef BUFGMUX (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property CLK_SEL_TYPE (string "SYNC") (owner "Xilinx"))
              (property DISABLE_ATTR (string "LOW") (owner "Xilinx"))
            )
            (instance (rename dcm_inst_clkout4_buf "dcm_inst/clkout4_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename dcm_inst_clkout3_buf "dcm_inst/clkout3_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename dcm_inst_clkout2_buf "dcm_inst/clkout2_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename dcm_inst_clkout1_buf "dcm_inst/clkout1_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename dcm_inst_clkf_buf "dcm_inst/clkf_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename dcm_inst_clkin1_buf "dcm_inst/clkin1_buf")
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance (rename vga_instance_v_counter_9 "vga_instance/v_counter_9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_v_counter_8 "vga_instance/v_counter_8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_v_counter_7 "vga_instance/v_counter_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_v_counter_6 "vga_instance/v_counter_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_v_counter_5 "vga_instance/v_counter_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_v_counter_4 "vga_instance/v_counter_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_v_counter_3 "vga_instance/v_counter_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_v_counter_2 "vga_instance/v_counter_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_v_counter_1 "vga_instance/v_counter_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_v_counter_0 "vga_instance/v_counter_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_h_counter_9 "vga_instance/h_counter_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_h_counter_8 "vga_instance/h_counter_8")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_h_counter_7 "vga_instance/h_counter_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_h_counter_6 "vga_instance/h_counter_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_h_counter_5 "vga_instance/h_counter_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_h_counter_4 "vga_instance/h_counter_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_h_counter_3 "vga_instance/h_counter_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_h_counter_2 "vga_instance/h_counter_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_h_counter_1 "vga_instance/h_counter_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_h_counter_0 "vga_instance/h_counter_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_xor_9__ "vga_instance/Mcount_v_counter_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_xor_8__ "vga_instance/Mcount_v_counter_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_cy_8__ "vga_instance/Mcount_v_counter_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_lut_8__ "vga_instance/Mcount_v_counter_lut<8>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_xor_7__ "vga_instance/Mcount_v_counter_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_cy_7__ "vga_instance/Mcount_v_counter_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_lut_7__ "vga_instance/Mcount_v_counter_lut<7>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_xor_6__ "vga_instance/Mcount_v_counter_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_cy_6__ "vga_instance/Mcount_v_counter_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_lut_6__ "vga_instance/Mcount_v_counter_lut<6>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_xor_5__ "vga_instance/Mcount_v_counter_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_cy_5__ "vga_instance/Mcount_v_counter_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_lut_5__ "vga_instance/Mcount_v_counter_lut<5>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_xor_4__ "vga_instance/Mcount_v_counter_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_cy_4__ "vga_instance/Mcount_v_counter_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_lut_4__ "vga_instance/Mcount_v_counter_lut<4>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_xor_3__ "vga_instance/Mcount_v_counter_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_cy_3__ "vga_instance/Mcount_v_counter_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_lut_3__ "vga_instance/Mcount_v_counter_lut<3>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_xor_2__ "vga_instance/Mcount_v_counter_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_cy_2__ "vga_instance/Mcount_v_counter_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_lut_2__ "vga_instance/Mcount_v_counter_lut<2>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_xor_1__ "vga_instance/Mcount_v_counter_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_cy_1__ "vga_instance/Mcount_v_counter_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_lut_1__ "vga_instance/Mcount_v_counter_lut<1>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_xor_0__ "vga_instance/Mcount_v_counter_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_cy_0__ "vga_instance/Mcount_v_counter_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_lut_0__ "vga_instance/Mcount_v_counter_lut<0>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_xor_9__ "vga_instance/Mcount_h_counter_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_lut_9__ "vga_instance/Mcount_h_counter_lut<9>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_xor_8__ "vga_instance/Mcount_h_counter_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_cy_8__ "vga_instance/Mcount_h_counter_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_lut_8__ "vga_instance/Mcount_h_counter_lut<8>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_xor_7__ "vga_instance/Mcount_h_counter_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_cy_7__ "vga_instance/Mcount_h_counter_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_lut_7__ "vga_instance/Mcount_h_counter_lut<7>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_xor_6__ "vga_instance/Mcount_h_counter_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_cy_6__ "vga_instance/Mcount_h_counter_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_lut_6__ "vga_instance/Mcount_h_counter_lut<6>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_xor_5__ "vga_instance/Mcount_h_counter_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_cy_5__ "vga_instance/Mcount_h_counter_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_lut_5__ "vga_instance/Mcount_h_counter_lut<5>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_xor_4__ "vga_instance/Mcount_h_counter_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_cy_4__ "vga_instance/Mcount_h_counter_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_lut_4__ "vga_instance/Mcount_h_counter_lut<4>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_xor_3__ "vga_instance/Mcount_h_counter_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_cy_3__ "vga_instance/Mcount_h_counter_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_lut_3__ "vga_instance/Mcount_h_counter_lut<3>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_xor_2__ "vga_instance/Mcount_h_counter_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_cy_2__ "vga_instance/Mcount_h_counter_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_lut_2__ "vga_instance/Mcount_h_counter_lut<2>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_xor_1__ "vga_instance/Mcount_h_counter_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_cy_1__ "vga_instance/Mcount_h_counter_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_lut_1__ "vga_instance/Mcount_h_counter_lut<1>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_xor_0__ "vga_instance/Mcount_h_counter_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_cy_0__ "vga_instance/Mcount_h_counter_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_h_counter_lut_0__ "vga_instance/Mcount_h_counter_lut<0>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_instance_hs_renamed_6 "vga_instance/hs")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_vs_renamed_7 "vga_instance/vs")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Madd_vga_ram_out_addr_xor_1_11 "Madd_vga_ram_out_addr_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___Madd_vga_ram_out_addr_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT11 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT11") (owner "Xilinx"))
              (property INIT (string "08") (owner "Xilinx"))
            )
            (instance (rename Madd_vga_ram_out_addr_xor_3_111 "Madd_vga_ram_out_addr_xor<3>111")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___Madd_vga_ram_out_addr_xor<3>111") (owner "Xilinx"))
              (property INIT (string "7F") (owner "Xilinx"))
            )
            (instance (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT4111 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT4111")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT11") (owner "Xilinx"))
              (property INIT (string "7F") (owner "Xilinx"))
            )
            (instance (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT83 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT83")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D555800080008000") (owner "Xilinx"))
            )
            (instance (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT31 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT31")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT31") (owner "Xilinx"))
              (property INIT (string "08808080") (owner "Xilinx"))
            )
            (instance (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT51 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT51")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80088080") (owner "Xilinx"))
            )
            (instance (rename master_state_FSM_FFd2_In21 "master_state_FSM_FFd2-In21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3F1F") (owner "Xilinx"))
            )
            (instance (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT21 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT31") (owner "Xilinx"))
              (property INIT (string "0880") (owner "Xilinx"))
            )
            (instance (rename master_state_FSM_FFd1_In1 "master_state_FSM_FFd1-In1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___master_state_FSM_FFd1-In1") (owner "Xilinx"))
              (property INIT (string "EC2C") (owner "Xilinx"))
            )
            (instance (rename Madd_vga_ram_out_addr_xor_2_11 "Madd_vga_ram_out_addr_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___Madd_vga_ram_out_addr_xor<3>111") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename vga_ram_out_data_7__y_pos_7__LessThan_81_o2_renamed_8 "vga_ram_out_data[7]_y_pos[7]_LessThan_81_o2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80C0E0F0F8FCFEFF") (owner "Xilinx"))
            )
            (instance (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT61 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8008808080808080") (owner "Xilinx"))
            )
            (instance (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT821 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT821")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000080000000") (owner "Xilinx"))
            )
            (instance (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT811 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT811")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT811") (owner "Xilinx"))
              (property INIT (string "FFFF7FFF") (owner "Xilinx"))
            )
            (instance (rename &_n0368_inv1 "_n0368_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000200000") (owner "Xilinx"))
            )
            (instance (rename &_n0352_inv1 "_n0352_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0010001000000010") (owner "Xilinx"))
            )
            (instance (rename &_n0327_inv1 "_n0327_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9D99999915111111") (owner "Xilinx"))
            )
            (instance (rename Madd_vga_ram_out_addr_xor_6_11 "Madd_vga_ram_out_addr_xor<6>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename Madd_vga_ram_out_addr_xor_7_11 "Madd_vga_ram_out_addr_xor<7>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9AAAAAAAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename mag_state_FSM_FFd1_In1 "mag_state_FSM_FFd1-In1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___mag_state_FSM_FFd1-In1") (owner "Xilinx"))
              (property INIT (string "BAAA8AAA") (owner "Xilinx"))
            )
            (instance (rename mag_state_FSM_FFd2_In1 "mag_state_FSM_FFd2-In1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___mag_state_FSM_FFd1-In1") (owner "Xilinx"))
              (property INIT (string "8AAA9AAA") (owner "Xilinx"))
            )
            (instance (rename &_n0438_inv1 "_n0438_inv1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4____n0438_inv1") (owner "Xilinx"))
              (property INIT (string "00100000") (owner "Xilinx"))
            )
            (instance (rename &_n0462_inv1 "_n0462_inv1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4____n0438_inv1") (owner "Xilinx"))
              (property INIT (string "00200000") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_101 "vga_instance/Msub_GND_24_o_GND_24_o_sub_13_OUT<9:0>_xor<0>101")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAA9AAA9AAA9") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_91 "vga_instance/Msub_GND_24_o_GND_24_o_sub_13_OUT<9:0>_xor<0>91")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___vga_instance/Msub_GND_24_o_GND_24_o_sub_13_OUT<9:0>_xor<0>91") (owner "Xilinx"))
              (property INIT (string "AAA9A9A9") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_9_11 "vga_instance/Msub_GND_24_o_GND_24_o_sub_11_OUT<10:0>_xor<9>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA99999995") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_8_11 "vga_instance/Msub_GND_24_o_GND_24_o_sub_11_OUT<10:0>_xor<8>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___vga_instance/Msub_GND_24_o_GND_24_o_sub_11_OUT<10:0>_xor<8>11") (owner "Xilinx"))
              (property INIT (string "99999995") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_7_11 "vga_instance/Msub_GND_24_o_GND_24_o_sub_11_OUT<10:0>_xor<7>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___vga_instance/Msub_GND_24_o_GND_24_o_sub_11_OUT<10:0>_xor<8>11") (owner "Xilinx"))
              (property INIT (string "5556") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_81 "vga_instance/Msub_GND_24_o_GND_24_o_sub_13_OUT<9:0>_xor<0>81")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___vga_instance/Msub_GND_24_o_GND_24_o_sub_13_OUT<9:0>_xor<0>91") (owner "Xilinx"))
              (property INIT (string "C999") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_51 "vga_instance/Msub_GND_24_o_GND_24_o_sub_13_OUT<9:0>_xor<0>51")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___vga_instance/Msub_GND_24_o_GND_24_o_sub_13_OUT<9:0>_xor<0>51") (owner "Xilinx"))
              (property INIT (string "AAA9A9A9") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__cy_0_51 "vga_instance/Msub_GND_24_o_GND_24_o_sub_13_OUT<9:0>_cy<0>51")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___vga_instance/Msub_GND_24_o_GND_24_o_sub_13_OUT<9:0>_xor<0>51") (owner "Xilinx"))
              (property INIT (string "FFFFFFF8") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_41 "vga_instance/Msub_GND_24_o_GND_24_o_sub_13_OUT<9:0>_xor<0>41")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C999") (owner "Xilinx"))
            )
            (instance (rename vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_1 "vga_instance/PWR_18_o_v_counter[9]_equal_17_o<9>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1000000000000000") (owner "Xilinx"))
            )
            (instance (rename vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_21 "vga_instance/PWR_18_o_v_counter[9]_equal_17_o<9>21")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_instance_v_counter_9__INV_17_o111 "vga_instance/v_counter[9]_INV_17_o111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename vga_instance_PWR_18_o_h_counter_9__equal_16_o_9_11 "vga_instance/PWR_18_o_h_counter[9]_equal_16_o<9>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "01") (owner "Xilinx"))
            )
            (instance (rename vga_instance_GND_24_o_v_counter_9__LessThan_8_o21 "vga_instance/GND_24_o_v_counter[9]_LessThan_8_o21")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename vga_instance_h_counter_9__INV_16_o1 "vga_instance/h_counter[9]_INV_16_o1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFF8") (owner "Xilinx"))
            )
            (instance (rename PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv_SW0 "PWR_5_o_adc_ram_in_addr[7]_equal_17_o_inv_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv_renamed_9 "PWR_5_o_adc_ram_in_addr[7]_equal_17_o_inv")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFFFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename GND_5_o_GND_5_o_mux_82_OUT_0__SW0 "GND_5_o_GND_5_o_mux_82_OUT<0>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename GND_5_o_GND_5_o_mux_82_OUT_0__ "GND_5_o_GND_5_o_mux_82_OUT<0>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "080A0E0F00080A0E") (owner "Xilinx"))
            )
            (instance (rename fft_state_FSM_FFd2_In_SW0 "fft_state_FSM_FFd2-In_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___fft_state_FSM_FFd2-In_SW0") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename fft_state_FSM_FFd2_In_renamed_10 "fft_state_FSM_FFd2-In")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BB2A882A") (owner "Xilinx"))
            )
            (instance (rename fft_state_FSM_FFd1_In_SW0 "fft_state_FSM_FFd1-In_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___fft_state_FSM_FFd2-In_SW0") (owner "Xilinx"))
              (property INIT (string "B1") (owner "Xilinx"))
            )
            (instance (rename fft_state_FSM_FFd1_In_renamed_11 "fft_state_FSM_FFd1-In")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BB2AAA2A882AAA2A") (owner "Xilinx"))
            )
            (instance (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT7_SW0 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT7_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT811") (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT7 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT7")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B333B3B380008080") (owner "Xilinx"))
            )
            (instance (rename &_n0387_inv_SW0 "_n0387_inv_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11____n0387_inv_SW0") (owner "Xilinx"))
              (property INIT (string "FFDFFFFF") (owner "Xilinx"))
            )
            (instance (rename &_n0387_inv_renamed_12 "_n0387_inv")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4000555500005555") (owner "Xilinx"))
            )
            (instance (rename master_state_FSM_FFd2_In_SW0 "master_state_FSM_FFd2-In_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11____n0387_inv_SW0") (owner "Xilinx"))
              (property INIT (string "B") (owner "Xilinx"))
            )
            (instance (rename master_state_FSM_FFd2_In_renamed_13 "master_state_FSM_FFd2-In")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9D9DBF9D15153715") (owner "Xilinx"))
            )
            (instance (rename vga_instance_GND_24_o_v_counter_9__AND_10_o1_renamed_14 "vga_instance/GND_24_o_v_counter[9]_AND_10_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0111") (owner "Xilinx"))
            )
            (instance (rename vga_instance_GND_24_o_v_counter_9__AND_10_o2_renamed_15 "vga_instance/GND_24_o_v_counter[9]_AND_10_o2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFC0554055405540") (owner "Xilinx"))
            )
            (instance (rename vga_instance_GND_24_o_v_counter_9__AND_10_o3_renamed_16 "vga_instance/GND_24_o_v_counter[9]_AND_10_o3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE0000") (owner "Xilinx"))
            )
            (instance (rename vga_instance_GND_24_o_v_counter_9__AND_10_o4_renamed_17 "vga_instance/GND_24_o_v_counter[9]_AND_10_o4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "44444440") (owner "Xilinx"))
            )
            (instance (rename vga_instance_GND_24_o_v_counter_9__AND_10_o5 "vga_instance/GND_24_o_v_counter[9]_AND_10_o5")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF6E6600000000") (owner "Xilinx"))
            )
            (instance (rename vga_instance_PWR_18_o_h_counter_9__equal_16_o_9__SW0 "vga_instance/PWR_18_o_h_counter[9]_equal_16_o<9>_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename vga_instance_PWR_18_o_h_counter_9__equal_16_o_9__ "vga_instance/PWR_18_o_h_counter[9]_equal_16_o<9>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename adc_data_7_IBUF_renamed_18 "adc_data_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adc_data_6_IBUF_renamed_19 "adc_data_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adc_data_5_IBUF_renamed_20 "adc_data_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adc_data_4_IBUF_renamed_21 "adc_data_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adc_data_3_IBUF_renamed_22 "adc_data_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adc_data_2_IBUF_renamed_23 "adc_data_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adc_data_1_IBUF_renamed_24 "adc_data_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adc_data_0_IBUF_renamed_25 "adc_data_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rst_IBUF_renamed_26 "rst_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance blue_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename blue_0_OBUF_renamed_27 "blue_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename red_2_OBUF_renamed_28 "red_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance red_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance red_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance green_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance green_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance green_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adc_clk_OBUF_renamed_29 "adc_clk_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance hs_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance vs_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename fft_ce_renamed_30 "fft_ce")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename adc_ram_in_we_0_renamed_31 "adc_ram_in_we_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename fft_start_renamed_32 "fft_start")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename fft_ram_in_en_renamed_33 "fft_ram_in_en")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename fft_ram_out_en_renamed_34 "fft_ram_out_en")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename adc_state_renamed_35 "adc_state")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename fft_ce_glue_set_renamed_36 "fft_ce_glue_set")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF00010000") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mmux_blue11 "vga_instance/Mmux_blue11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___vga_instance/Mmux_blue11") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename fft_start_rstpot_renamed_37 "fft_start_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "72") (owner "Xilinx"))
            )
            (instance (rename fft_ram_in_en_rstpot_renamed_38 "fft_ram_in_en_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "72") (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_lut_2__ "Mcount_adc_ram_in_addr_lut<2>")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_lut_3__ "Mcount_adc_ram_in_addr_lut<3>")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_lut_4__ "Mcount_adc_ram_in_addr_lut<4>")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_lut_5__ "Mcount_adc_ram_in_addr_lut<5>")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_lut_6__ "Mcount_adc_ram_in_addr_lut<6>")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_lut_7__ "Mcount_adc_ram_in_addr_lut<7>")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename vga_instance_PWR_18_o_v_counter_9__equal_17_o_inv1 "vga_instance/PWR_18_o_v_counter[9]_equal_17_o_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFBFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename vga_instance_PWR_18_o_h_counter_9__equal_16_o_inv1 "vga_instance/PWR_18_o_h_counter[9]_equal_16_o_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFFFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Mcount_v_counter_lut_9__ "vga_instance/Mcount_v_counter_lut<9>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA8AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename Madd_vga_ram_out_addr_xor_3_11_renamed_39 "Madd_vga_ram_out_addr_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___Madd_vga_ram_out_addr_xor<3>11") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename Madd_vga_ram_out_addr_xor_4_11 "Madd_vga_ram_out_addr_xor<4>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___Madd_vga_ram_out_addr_xor<3>11") (owner "Xilinx"))
              (property INIT (string "6AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename Madd_vga_ram_out_addr_xor_5_11 "Madd_vga_ram_out_addr_xor<5>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6AAAAAAAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT41 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0880808080808080") (owner "Xilinx"))
            )
            (instance (rename vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_61 "vga_instance/Msub_GND_24_o_GND_24_o_sub_13_OUT<9:0>_xor<0>61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "555555555555556A") (owner "Xilinx"))
            )
            (instance (rename vga_instance_v_counter_9__INV_17_o12 "vga_instance/v_counter[9]_INV_17_o12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename fft_ram_out_en_rstpot_renamed_40 "fft_ram_out_en_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3A") (owner "Xilinx"))
            )
            (instance (rename adc_state_rstpot_renamed_41 "adc_state_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A8AAA9AA") (owner "Xilinx"))
            )
            (instance (rename adc_ram_in_we_0_rstpot_renamed_42 "adc_ram_in_we_0_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___master_state_FSM_FFd1-In1") (owner "Xilinx"))
              (property INIT (string "A2AF") (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_lut_0__ "Mcount_adc_ram_in_addr_lut<0>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename Mcount_adc_ram_in_addr_lut_1__ "Mcount_adc_ram_in_addr_lut<1>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_9 "vga_instance/y_pos_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_8 "vga_instance/y_pos_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_7 "vga_instance/y_pos_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_6 "vga_instance/y_pos_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_5 "vga_instance/y_pos_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_4 "vga_instance/y_pos_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_3 "vga_instance/y_pos_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_2 "vga_instance/y_pos_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_1 "vga_instance/y_pos_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_0 "vga_instance/y_pos_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_9 "vga_instance/x_pos_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_8 "vga_instance/x_pos_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_7 "vga_instance/x_pos_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_6 "vga_instance/x_pos_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_5 "vga_instance/x_pos_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_4 "vga_instance/x_pos_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_3 "vga_instance/x_pos_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_2 "vga_instance/x_pos_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_1 "vga_instance/x_pos_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_0 "vga_instance/x_pos_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_9_rstpot_renamed_43 "vga_instance/y_pos_9_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___vga_instance/Mmux_blue11") (owner "Xilinx"))
              (property INIT (string "D8DD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_8_rstpot_renamed_44 "vga_instance/y_pos_8_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8DD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_7_rstpot_renamed_45 "vga_instance/y_pos_7_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8DD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_5_rstpot_renamed_46 "vga_instance/y_pos_5_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8DD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_4_rstpot_renamed_47 "vga_instance/y_pos_4_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8DD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_3_rstpot_renamed_48 "vga_instance/y_pos_3_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8DD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_9_rstpot_renamed_49 "vga_instance/x_pos_9_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8DD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_8_rstpot_renamed_50 "vga_instance/x_pos_8_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8DD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_7_rstpot_renamed_51 "vga_instance/x_pos_7_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8DD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_3_rstpot_renamed_52 "vga_instance/x_pos_3_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4F5") (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_2_rstpot_renamed_53 "vga_instance/x_pos_2_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4F5") (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_1_rstpot_renamed_54 "vga_instance/x_pos_1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4F5") (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_0_rstpot_renamed_55 "vga_instance/x_pos_0_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___Madd_vga_ram_out_addr_xor<1>11") (owner "Xilinx"))
              (property INIT (string "E4F5") (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_6_rstpot_renamed_56 "vga_instance/y_pos_6_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D88D8D8DDDDDDDDD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_2_rstpot_renamed_57 "vga_instance/y_pos_2_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8888DDDDDDDDDDD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_6_rstpot_renamed_58 "vga_instance/x_pos_6_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8D8D88DDDDDDDDD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_0_rstpot_renamed_59 "vga_instance/y_pos_0_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8DDD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_4_rstpot_renamed_60 "vga_instance/x_pos_4_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8DDD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_y_pos_1_rstpot_renamed_61 "vga_instance/y_pos_1_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8DD8DDDD") (owner "Xilinx"))
            )
            (instance (rename vga_instance_x_pos_5_rstpot_renamed_62 "vga_instance/x_pos_5_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D88DDDDD") (owner "Xilinx"))
            )
            (instance (rename vga_ram_out_data_7__y_pos_7__LessThan_81_o1_renamed_63 "vga_ram_out_data[7]_y_pos[7]_LessThan_81_o1")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_ram_out_data_7__y_pos_7__LessThan_81_o1_F "vga_ram_out_data[7]_y_pos[7]_LessThan_81_o1_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7F77575515110100") (owner "Xilinx"))
            )
            (instance (rename vga_ram_out_data_7__y_pos_7__LessThan_81_o1_G "vga_ram_out_data[7]_y_pos[7]_LessThan_81_o1_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B2BB22B2B2BBB2BB") (owner "Xilinx"))
            )
            (instance rst_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance adc_ram_in_we_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Madd_vga_ram_in_data_xor_7_11_INV_0 "Madd_vga_ram_in_data_xor<7>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Madd_vga_ram_out_addr_xor_0_11_INV_0 "Madd_vga_ram_out_addr_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename dcm_inst_pll_base_inst "dcm_inst/pll_base_inst")
              (viewRef view_1 (cellRef PLL_BASE (libraryRef UNISIMS)))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property BANDWIDTH (string "OPTIMIZED") (owner "Xilinx"))
              (property CLKFBOUT_MULT (integer 4) (owner "Xilinx"))
              (property CLKFBOUT_PHASE (number 0) (owner "Xilinx"))
              (property CLKIN_PERIOD (string "10.0") (owner "Xilinx"))
              (property CLKOUT0_DIVIDE (integer 4) (owner "Xilinx"))
              (property CLKOUT0_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT0_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT1_DIVIDE (integer 4) (owner "Xilinx"))
              (property CLKOUT1_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT1_PHASE (number (e 18 1)) (owner "Xilinx"))
              (property CLKOUT2_DIVIDE (integer 16) (owner "Xilinx"))
              (property CLKOUT2_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT2_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT3_DIVIDE (integer 16) (owner "Xilinx"))
              (property CLKOUT3_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT3_PHASE (number (e 18 1)) (owner "Xilinx"))
              (property CLKOUT4_DIVIDE (integer 100) (owner "Xilinx"))
              (property CLKOUT4_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT4_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT5_DIVIDE (integer 100) (owner "Xilinx"))
              (property CLKOUT5_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT5_PHASE (number (e 18 1)) (owner "Xilinx"))
              (property CLK_FEEDBACK (string "CLKFBOUT") (owner "Xilinx"))
              (property COMPENSATION (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DIVCLK_DIVIDE (integer 1) (owner "Xilinx"))
              (property REF_JITTER (number (e 1 -2)) (owner "Xilinx"))
              (property RESET_ON_LOSS_OF_LOCK (string "FALSE") (owner "Xilinx"))
            )
            (instance adc_ram_inst
              (viewRef view_1 (cellRef adc_ram (libraryRef fft_with_ram_lib)))
              (property BUS_INFO (string "1:INPUT:wea<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:addra<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:dina<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:addrb<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:doutb<7:0>") (owner "Xilinx"))
            )
            (instance fft_core_inst
              (viewRef view_1 (cellRef fft_core (libraryRef fft_with_ram_lib)))
              (property BUS_INFO (string "8:INPUT:xn_re<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:xn_im<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:xn_index<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:xk_index<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:xk_re<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:xk_im<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:OUTPUT:blk_exp<4:0>") (owner "Xilinx"))
            )
            (instance multiplier_inst
              (viewRef view_1 (cellRef multiplier (libraryRef fft_with_ram_lib)))
              (property BUS_INFO (string "8:INPUT:a<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:b<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:p<15:0>") (owner "Xilinx"))
            )
            (instance fft_ram_inst
              (viewRef view_1 (cellRef fft_ram_simple (libraryRef fft_with_ram_lib)))
              (property BUS_INFO (string "1:INPUT:wea<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:addra<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:dina<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:addrb<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:doutb<15:0>") (owner "Xilinx"))
            )
            (instance vga_ram_inst
              (viewRef view_1 (cellRef vga_ram (libraryRef fft_with_ram_lib)))
              (property BUS_INFO (string "1:INPUT:wea<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:addra<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:dina<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:addrb<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:doutb<7:0>") (owner "Xilinx"))
            )
            (instance sqrt_inst
              (viewRef view_1 (cellRef sqrt (libraryRef fft_with_ram_lib)))
              (property BUS_INFO (string "16:INPUT:x_in<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "9:OUTPUT:x_out<8:0>") (owner "Xilinx"))
            )
            (net adc_data_7_IBUF
              (joined
                (portRef O (instanceRef adc_data_7_IBUF_renamed_18))
                (portRef (member dina 0) (instanceRef adc_ram_inst))
              )
            )
            (net adc_data_6_IBUF
              (joined
                (portRef O (instanceRef adc_data_6_IBUF_renamed_19))
                (portRef (member dina 1) (instanceRef adc_ram_inst))
              )
            )
            (net adc_data_5_IBUF
              (joined
                (portRef O (instanceRef adc_data_5_IBUF_renamed_20))
                (portRef (member dina 2) (instanceRef adc_ram_inst))
              )
            )
            (net adc_data_4_IBUF
              (joined
                (portRef O (instanceRef adc_data_4_IBUF_renamed_21))
                (portRef (member dina 3) (instanceRef adc_ram_inst))
              )
            )
            (net adc_data_3_IBUF
              (joined
                (portRef O (instanceRef adc_data_3_IBUF_renamed_22))
                (portRef (member dina 4) (instanceRef adc_ram_inst))
              )
            )
            (net adc_data_2_IBUF
              (joined
                (portRef O (instanceRef adc_data_2_IBUF_renamed_23))
                (portRef (member dina 5) (instanceRef adc_ram_inst))
              )
            )
            (net adc_data_1_IBUF
              (joined
                (portRef O (instanceRef adc_data_1_IBUF_renamed_24))
                (portRef (member dina 6) (instanceRef adc_ram_inst))
              )
            )
            (net adc_data_0_IBUF
              (joined
                (portRef O (instanceRef adc_data_0_IBUF_renamed_25))
                (portRef (member dina 7) (instanceRef adc_ram_inst))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef dcm_inst_clkin1_buf))
              )
            )
            (net rst_IBUF
              (joined
                (portRef CLR (instanceRef mag_pos_0))
                (portRef CLR (instanceRef mag_pos_1))
                (portRef CLR (instanceRef mag_pos_2))
                (portRef CLR (instanceRef mag_pos_3))
                (portRef CLR (instanceRef mag_pos_4))
                (portRef CLR (instanceRef mag_pos_5))
                (portRef CLR (instanceRef mag_pos_6))
                (portRef CLR (instanceRef mag_pos_7))
                (portRef CLR (instanceRef blue_in_0))
                (portRef CLR (instanceRef fft_state_FSM_FFd2_renamed_1))
                (portRef CLR (instanceRef master_state_FSM_FFd1_renamed_3))
                (portRef CLR (instanceRef fft_state_FSM_FFd1_renamed_4))
                (portRef CLR (instanceRef master_state_FSM_FFd2_renamed_5))
                (portRef CLR (instanceRef vga_instance_h_counter_0))
                (portRef CLR (instanceRef vga_instance_h_counter_1))
                (portRef CLR (instanceRef vga_instance_h_counter_2))
                (portRef CLR (instanceRef vga_instance_h_counter_3))
                (portRef CLR (instanceRef vga_instance_h_counter_4))
                (portRef CLR (instanceRef vga_instance_h_counter_5))
                (portRef CLR (instanceRef vga_instance_h_counter_6))
                (portRef CLR (instanceRef vga_instance_h_counter_7))
                (portRef CLR (instanceRef vga_instance_h_counter_8))
                (portRef CLR (instanceRef vga_instance_h_counter_9))
                (portRef CLR (instanceRef vga_instance_v_counter_0))
                (portRef CLR (instanceRef vga_instance_v_counter_1))
                (portRef CLR (instanceRef vga_instance_v_counter_2))
                (portRef CLR (instanceRef vga_instance_v_counter_3))
                (portRef CLR (instanceRef vga_instance_v_counter_4))
                (portRef CLR (instanceRef vga_instance_v_counter_5))
                (portRef CLR (instanceRef vga_instance_v_counter_6))
                (portRef CLR (instanceRef vga_instance_v_counter_7))
                (portRef CLR (instanceRef vga_instance_v_counter_8))
                (portRef CLR (instanceRef vga_instance_v_counter_9))
                (portRef I3 (instanceRef &_n0368_inv1))
                (portRef I3 (instanceRef &_n0352_inv1))
                (portRef I1 (instanceRef mag_state_FSM_FFd1_In1))
                (portRef I1 (instanceRef mag_state_FSM_FFd2_In1))
                (portRef I3 (instanceRef &_n0438_inv1))
                (portRef I3 (instanceRef &_n0462_inv1))
                (portRef I0 (instanceRef &_n0387_inv_renamed_12))
                (portRef O (instanceRef rst_IBUF_renamed_26))
                (portRef CLR (instanceRef adc_ram_in_we_0_renamed_31))
                (portRef I3 (instanceRef fft_ce_glue_set_renamed_36))
                (portRef I1 (instanceRef adc_state_rstpot_renamed_41))
                (portRef I0 (instanceRef vga_instance_y_pos_9_rstpot_renamed_43))
                (portRef I0 (instanceRef vga_instance_y_pos_8_rstpot_renamed_44))
                (portRef I0 (instanceRef vga_instance_y_pos_7_rstpot_renamed_45))
                (portRef I0 (instanceRef vga_instance_y_pos_5_rstpot_renamed_46))
                (portRef I0 (instanceRef vga_instance_y_pos_4_rstpot_renamed_47))
                (portRef I0 (instanceRef vga_instance_y_pos_3_rstpot_renamed_48))
                (portRef I0 (instanceRef vga_instance_x_pos_9_rstpot_renamed_49))
                (portRef I0 (instanceRef vga_instance_x_pos_8_rstpot_renamed_50))
                (portRef I0 (instanceRef vga_instance_x_pos_7_rstpot_renamed_51))
                (portRef I0 (instanceRef vga_instance_x_pos_3_rstpot_renamed_52))
                (portRef I0 (instanceRef vga_instance_x_pos_2_rstpot_renamed_53))
                (portRef I0 (instanceRef vga_instance_x_pos_1_rstpot_renamed_54))
                (portRef I0 (instanceRef vga_instance_x_pos_0_rstpot_renamed_55))
                (portRef I0 (instanceRef vga_instance_y_pos_6_rstpot_renamed_56))
                (portRef I0 (instanceRef vga_instance_y_pos_2_rstpot_renamed_57))
                (portRef I0 (instanceRef vga_instance_x_pos_6_rstpot_renamed_58))
                (portRef I0 (instanceRef vga_instance_y_pos_0_rstpot_renamed_59))
                (portRef I0 (instanceRef vga_instance_x_pos_4_rstpot_renamed_60))
                (portRef I0 (instanceRef vga_instance_y_pos_1_rstpot_renamed_61))
                (portRef I0 (instanceRef vga_instance_x_pos_5_rstpot_renamed_62))
                (portRef I (instanceRef rst_inv1_INV_0))
                (portRef RST (instanceRef dcm_inst_pll_base_inst))
              )
            )
            (net base_clk
              (joined
                (portRef C (instanceRef mag_pos_0))
                (portRef C (instanceRef mag_pos_1))
                (portRef C (instanceRef mag_pos_2))
                (portRef C (instanceRef mag_pos_3))
                (portRef C (instanceRef mag_pos_4))
                (portRef C (instanceRef mag_pos_5))
                (portRef C (instanceRef mag_pos_6))
                (portRef C (instanceRef mag_pos_7))
                (portRef C (instanceRef mult_a_0))
                (portRef C (instanceRef mult_a_1))
                (portRef C (instanceRef mult_a_2))
                (portRef C (instanceRef mult_a_3))
                (portRef C (instanceRef mult_a_4))
                (portRef C (instanceRef mult_a_5))
                (portRef C (instanceRef mult_a_6))
                (portRef C (instanceRef mult_a_7))
                (portRef C (instanceRef mult_b_0))
                (portRef C (instanceRef mult_b_1))
                (portRef C (instanceRef mult_b_2))
                (portRef C (instanceRef mult_b_3))
                (portRef C (instanceRef mult_b_4))
                (portRef C (instanceRef mult_b_5))
                (portRef C (instanceRef mult_b_6))
                (portRef C (instanceRef mult_b_7))
                (portRef C (instanceRef sqrt_in_0))
                (portRef C (instanceRef sqrt_in_1))
                (portRef C (instanceRef sqrt_in_2))
                (portRef C (instanceRef sqrt_in_3))
                (portRef C (instanceRef sqrt_in_4))
                (portRef C (instanceRef sqrt_in_5))
                (portRef C (instanceRef sqrt_in_6))
                (portRef C (instanceRef sqrt_in_7))
                (portRef C (instanceRef sqrt_in_8))
                (portRef C (instanceRef sqrt_in_9))
                (portRef C (instanceRef sqrt_in_10))
                (portRef C (instanceRef sqrt_in_11))
                (portRef C (instanceRef sqrt_in_12))
                (portRef C (instanceRef sqrt_in_13))
                (portRef C (instanceRef sqrt_in_14))
                (portRef C (instanceRef sqrt_in_15))
                (portRef C (instanceRef mag_state_FSM_FFd2_renamed_0))
                (portRef C (instanceRef fft_state_FSM_FFd2_renamed_1))
                (portRef C (instanceRef mag_state_FSM_FFd1_renamed_2))
                (portRef C (instanceRef master_state_FSM_FFd1_renamed_3))
                (portRef C (instanceRef fft_state_FSM_FFd1_renamed_4))
                (portRef C (instanceRef master_state_FSM_FFd2_renamed_5))
                (portRef O (instanceRef dcm_inst_clkout1_buf))
                (portRef C (instanceRef fft_ce_renamed_30))
                (portRef C (instanceRef adc_ram_in_we_0_renamed_31))
                (portRef C (instanceRef fft_start_renamed_32))
                (portRef C (instanceRef fft_ram_in_en_renamed_33))
                (portRef C (instanceRef fft_ram_out_en_renamed_34))
                (portRef C (instanceRef adc_state_renamed_35))
                (portRef clk (instanceRef fft_core_inst))
                (portRef clk (instanceRef multiplier_inst))
              )
            )
            (net base_clk180
              (joined
                (portRef O (instanceRef dcm_inst_clkout2_buf))
                (portRef clkb (instanceRef adc_ram_inst))
                (portRef clka (instanceRef fft_ram_inst))
                (portRef clkb (instanceRef fft_ram_inst))
                (portRef clka (instanceRef vga_ram_inst))
              )
            )
            (net vga_clk
              (joined
                (portRef C (instanceRef blue_in_0))
                (portRef O (instanceRef dcm_inst_clkout3_buf))
                (portRef C (instanceRef vga_instance_vs_renamed_7))
                (portRef C (instanceRef vga_instance_hs_renamed_6))
                (portRef C (instanceRef vga_instance_h_counter_0))
                (portRef C (instanceRef vga_instance_h_counter_1))
                (portRef C (instanceRef vga_instance_h_counter_2))
                (portRef C (instanceRef vga_instance_h_counter_3))
                (portRef C (instanceRef vga_instance_h_counter_4))
                (portRef C (instanceRef vga_instance_h_counter_5))
                (portRef C (instanceRef vga_instance_h_counter_6))
                (portRef C (instanceRef vga_instance_h_counter_7))
                (portRef C (instanceRef vga_instance_h_counter_8))
                (portRef C (instanceRef vga_instance_h_counter_9))
                (portRef C (instanceRef vga_instance_v_counter_0))
                (portRef C (instanceRef vga_instance_v_counter_1))
                (portRef C (instanceRef vga_instance_v_counter_2))
                (portRef C (instanceRef vga_instance_v_counter_3))
                (portRef C (instanceRef vga_instance_v_counter_4))
                (portRef C (instanceRef vga_instance_v_counter_5))
                (portRef C (instanceRef vga_instance_v_counter_6))
                (portRef C (instanceRef vga_instance_v_counter_7))
                (portRef C (instanceRef vga_instance_v_counter_8))
                (portRef C (instanceRef vga_instance_v_counter_9))
                (portRef C (instanceRef vga_instance_y_pos_9))
                (portRef C (instanceRef vga_instance_y_pos_8))
                (portRef C (instanceRef vga_instance_y_pos_7))
                (portRef C (instanceRef vga_instance_y_pos_6))
                (portRef C (instanceRef vga_instance_y_pos_5))
                (portRef C (instanceRef vga_instance_y_pos_4))
                (portRef C (instanceRef vga_instance_y_pos_3))
                (portRef C (instanceRef vga_instance_y_pos_2))
                (portRef C (instanceRef vga_instance_y_pos_1))
                (portRef C (instanceRef vga_instance_y_pos_0))
                (portRef C (instanceRef vga_instance_x_pos_9))
                (portRef C (instanceRef vga_instance_x_pos_8))
                (portRef C (instanceRef vga_instance_x_pos_7))
                (portRef C (instanceRef vga_instance_x_pos_6))
                (portRef C (instanceRef vga_instance_x_pos_5))
                (portRef C (instanceRef vga_instance_x_pos_4))
                (portRef C (instanceRef vga_instance_x_pos_3))
                (portRef C (instanceRef vga_instance_x_pos_2))
                (portRef C (instanceRef vga_instance_x_pos_1))
                (portRef C (instanceRef vga_instance_x_pos_0))
                (portRef clkb (instanceRef vga_ram_inst))
              )
            )
            (net adc_clk_OBUF
              (joined
                (portRef I (instanceRef adc_clk_OBUF_renamed_29))
                (portRef CLKOUT4 (instanceRef dcm_inst_pll_base_inst))
              )
            )
            (net adc_clk180
              (joined
                (portRef C (instanceRef adc_ram_in_addr_0))
                (portRef C (instanceRef adc_ram_in_addr_1))
                (portRef C (instanceRef adc_ram_in_addr_2))
                (portRef C (instanceRef adc_ram_in_addr_3))
                (portRef C (instanceRef adc_ram_in_addr_4))
                (portRef C (instanceRef adc_ram_in_addr_5))
                (portRef C (instanceRef adc_ram_in_addr_6))
                (portRef C (instanceRef adc_ram_in_addr_7))
                (portRef O (instanceRef dcm_inst_clkout6_buf))
                (portRef clka (instanceRef adc_ram_inst))
              )
            )
            (net blue_0_OBUF
              (joined
                (portRef I (instanceRef blue_0_OBUF_renamed_27))
                (portRef I (instanceRef blue_1_OBUF))
                (portRef O (instanceRef vga_instance_Mmux_blue11))
              )
            )
            (net (rename vga_instance_x_pos_9_ "vga_instance/x_pos<9>")
              (joined
                (portRef I2 (instanceRef GND_5_o_GND_5_o_mux_82_OUT_0__SW0))
                (portRef Q (instanceRef vga_instance_x_pos_9))
                (portRef I1 (instanceRef vga_instance_x_pos_9_rstpot_renamed_49))
              )
            )
            (net (rename vga_instance_x_pos_8_ "vga_instance/x_pos<8>")
              (joined
                (portRef I3 (instanceRef GND_5_o_GND_5_o_mux_82_OUT_0__SW0))
                (portRef Q (instanceRef vga_instance_x_pos_8))
                (portRef I1 (instanceRef vga_instance_x_pos_8_rstpot_renamed_50))
              )
            )
            (net (rename vga_instance_y_pos_9_ "vga_instance/y_pos<9>")
              (joined
                (portRef I0 (instanceRef GND_5_o_GND_5_o_mux_82_OUT_0__SW0))
                (portRef I1 (instanceRef vga_instance_Mmux_blue11))
                (portRef Q (instanceRef vga_instance_y_pos_9))
                (portRef I1 (instanceRef vga_instance_y_pos_9_rstpot_renamed_43))
              )
            )
            (net (rename vga_instance_y_pos_8_ "vga_instance/y_pos<8>")
              (joined
                (portRef I1 (instanceRef GND_5_o_GND_5_o_mux_82_OUT_0__SW0))
                (portRef Q (instanceRef vga_instance_y_pos_8))
                (portRef I1 (instanceRef vga_instance_y_pos_8_rstpot_renamed_44))
              )
            )
            (net (rename vga_instance_y_pos_7_ "vga_instance/y_pos<7>")
              (joined
                (portRef Q (instanceRef vga_instance_y_pos_7))
                (portRef I0 (instanceRef GND_5_o_GND_5_o_mux_82_OUT_0__))
                (portRef I1 (instanceRef vga_instance_y_pos_7_rstpot_renamed_45))
              )
            )
            (net (rename vga_instance_y_pos_6_ "vga_instance/y_pos<6>")
              (joined
                (portRef Q (instanceRef vga_instance_y_pos_6))
                (portRef I1 (instanceRef GND_5_o_GND_5_o_mux_82_OUT_0__))
                (portRef I1 (instanceRef vga_instance_y_pos_6_rstpot_renamed_56))
              )
            )
            (net (rename vga_instance_y_pos_5_ "vga_instance/y_pos<5>")
              (joined
                (portRef Q (instanceRef vga_instance_y_pos_5))
                (portRef I5 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_F))
                (portRef I0 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_G))
                (portRef I1 (instanceRef vga_instance_y_pos_5_rstpot_renamed_46))
              )
            )
            (net (rename vga_instance_y_pos_4_ "vga_instance/y_pos<4>")
              (joined
                (portRef Q (instanceRef vga_instance_y_pos_4))
                (portRef I4 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_F))
                (portRef I2 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_G))
                (portRef I1 (instanceRef vga_instance_y_pos_4_rstpot_renamed_47))
              )
            )
            (net (rename vga_instance_y_pos_3_ "vga_instance/y_pos<3>")
              (joined
                (portRef Q (instanceRef vga_instance_y_pos_3))
                (portRef I3 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_F))
                (portRef I4 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_G))
                (portRef I1 (instanceRef vga_instance_y_pos_3_rstpot_renamed_48))
              )
            )
            (net (rename vga_instance_y_pos_2_ "vga_instance/y_pos<2>")
              (joined
                (portRef Q (instanceRef vga_instance_y_pos_2))
                (portRef I2 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o2_renamed_8))
                (portRef I1 (instanceRef vga_instance_y_pos_2_rstpot_renamed_57))
              )
            )
            (net (rename vga_instance_y_pos_1_ "vga_instance/y_pos<1>")
              (joined
                (portRef Q (instanceRef vga_instance_y_pos_1))
                (portRef I1 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o2_renamed_8))
                (portRef I1 (instanceRef vga_instance_y_pos_1_rstpot_renamed_61))
              )
            )
            (net (rename vga_instance_y_pos_0_ "vga_instance/y_pos<0>")
              (joined
                (portRef Q (instanceRef vga_instance_y_pos_0))
                (portRef I0 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o2_renamed_8))
                (portRef I1 (instanceRef vga_instance_y_pos_0_rstpot_renamed_59))
              )
            )
            (net (rename vga_instance_hs "vga_instance/hs")
              (joined
                (portRef Q (instanceRef vga_instance_hs_renamed_6))
                (portRef I (instanceRef hs_OBUF))
              )
            )
            (net (rename vga_instance_vs "vga_instance/vs")
              (joined
                (portRef Q (instanceRef vga_instance_vs_renamed_7))
                (portRef I (instanceRef vs_OBUF))
              )
            )
            (net (rename blue_in_0_ "blue_in<0>")
              (joined
                (portRef Q (instanceRef blue_in_0))
                (portRef I0 (instanceRef vga_instance_Mmux_blue11))
              )
            )
            (net master_state_FSM_FFd1
              (joined
                (portRef Q (instanceRef master_state_FSM_FFd1_renamed_3))
                (portRef I0 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT11))
                (portRef I2 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT83))
                (portRef I1 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT31))
                (portRef I1 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT51))
                (portRef I1 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT21))
                (portRef I1 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT61))
                (portRef I4 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT821))
                (portRef I2 (instanceRef &_n0368_inv1))
                (portRef I2 (instanceRef &_n0352_inv1))
                (portRef I1 (instanceRef &_n0327_inv1))
                (portRef I2 (instanceRef mag_state_FSM_FFd1_In1))
                (portRef I2 (instanceRef mag_state_FSM_FFd2_In1))
                (portRef I2 (instanceRef &_n0438_inv1))
                (portRef I2 (instanceRef &_n0462_inv1))
                (portRef I3 (instanceRef fft_state_FSM_FFd2_In_renamed_10))
                (portRef I3 (instanceRef fft_state_FSM_FFd1_In_renamed_11))
                (portRef I2 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT7))
                (portRef I0 (instanceRef &_n0387_inv_SW0))
                (portRef I0 (instanceRef master_state_FSM_FFd2_In_renamed_13))
                (portRef I4 (instanceRef fft_ce_glue_set_renamed_36))
                (portRef I1 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT41))
                (portRef I2 (instanceRef adc_state_rstpot_renamed_41))
                (portRef I2 (instanceRef adc_ram_in_we_0_rstpot_renamed_42))
                (portRef I1 (instanceRef master_state_FSM_FFd1_In1))
              )
            )
            (net master_state_FSM_FFd2
              (joined
                (portRef Q (instanceRef master_state_FSM_FFd2_renamed_5))
                (portRef I1 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT11))
                (portRef I1 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT83))
                (portRef I0 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT31))
                (portRef I0 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT51))
                (portRef I0 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT21))
                (portRef I2 (instanceRef master_state_FSM_FFd1_In1))
                (portRef I0 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT61))
                (portRef I3 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT821))
                (portRef I1 (instanceRef &_n0368_inv1))
                (portRef I1 (instanceRef &_n0352_inv1))
                (portRef I0 (instanceRef &_n0327_inv1))
                (portRef I3 (instanceRef mag_state_FSM_FFd1_In1))
                (portRef I3 (instanceRef mag_state_FSM_FFd2_In1))
                (portRef I4 (instanceRef &_n0438_inv1))
                (portRef I4 (instanceRef &_n0462_inv1))
                (portRef I1 (instanceRef fft_state_FSM_FFd2_In_renamed_10))
                (portRef I1 (instanceRef fft_state_FSM_FFd1_In_renamed_11))
                (portRef I0 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT7))
                (portRef I3 (instanceRef &_n0387_inv_SW0))
                (portRef I1 (instanceRef master_state_FSM_FFd2_In_renamed_13))
                (portRef I2 (instanceRef fft_ce_glue_set_renamed_36))
                (portRef I0 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT41))
                (portRef I1 (instanceRef fft_ram_out_en_rstpot_renamed_40))
                (portRef I3 (instanceRef adc_state_rstpot_renamed_41))
                (portRef I3 (instanceRef adc_ram_in_we_0_rstpot_renamed_42))
              )
            )
            (net fft_state_FSM_FFd1
              (joined
                (portRef Q (instanceRef fft_state_FSM_FFd1_renamed_4))
                (portRef I0 (instanceRef &_n0368_inv1))
                (portRef I4 (instanceRef &_n0352_inv1))
                (portRef I4 (instanceRef &_n0327_inv1))
                (portRef I0 (instanceRef fft_state_FSM_FFd2_In_SW0))
                (portRef I0 (instanceRef fft_state_FSM_FFd1_In_SW0))
                (portRef I0 (instanceRef fft_state_FSM_FFd1_In_renamed_11))
                (portRef I2 (instanceRef &_n0387_inv_SW0))
                (portRef I3 (instanceRef master_state_FSM_FFd2_In_renamed_13))
                (portRef I1 (instanceRef fft_ce_glue_set_renamed_36))
                (portRef I1 (instanceRef fft_start_rstpot_renamed_37))
              )
            )
            (net fft_state_FSM_FFd2
              (joined
                (portRef Q (instanceRef fft_state_FSM_FFd2_renamed_1))
                (portRef I5 (instanceRef &_n0368_inv1))
                (portRef I0 (instanceRef &_n0352_inv1))
                (portRef I3 (instanceRef &_n0327_inv1))
                (portRef I0 (instanceRef fft_state_FSM_FFd2_In_renamed_10))
                (portRef I4 (instanceRef fft_state_FSM_FFd1_In_renamed_11))
                (portRef I4 (instanceRef &_n0387_inv_SW0))
                (portRef I1 (instanceRef master_state_FSM_FFd2_In_SW0))
                (portRef I0 (instanceRef fft_ce_glue_set_renamed_36))
                (portRef I1 (instanceRef fft_ram_in_en_rstpot_renamed_38))
              )
            )
            (net mag_state_FSM_FFd1
              (joined
                (portRef Q (instanceRef mag_state_FSM_FFd1_renamed_2))
                (portRef I5 (instanceRef &_n0327_inv1))
                (portRef I0 (instanceRef mag_state_FSM_FFd1_In1))
                (portRef I4 (instanceRef mag_state_FSM_FFd2_In1))
                (portRef I1 (instanceRef &_n0438_inv1))
                (portRef I1 (instanceRef &_n0462_inv1))
                (portRef I2 (instanceRef master_state_FSM_FFd2_In21))
                (portRef I3 (instanceRef &_n0387_inv_renamed_12))
              )
            )
            (net mag_state_FSM_FFd2
              (joined
                (portRef Q (instanceRef mag_state_FSM_FFd2_renamed_0))
                (portRef I4 (instanceRef mag_state_FSM_FFd1_In1))
                (portRef I0 (instanceRef mag_state_FSM_FFd2_In1))
                (portRef I0 (instanceRef &_n0438_inv1))
                (portRef I0 (instanceRef &_n0462_inv1))
                (portRef I1 (instanceRef master_state_FSM_FFd2_In21))
              )
            )
            (net adc_ram_in_we_0
              (joined
                (portRef Q (instanceRef adc_ram_in_we_0_renamed_31))
                (portRef I0 (instanceRef adc_ram_in_we_0_rstpot_renamed_42))
                (portRef I (instanceRef adc_ram_in_we_inv1_INV_0))
                (portRef (member wea 0) (instanceRef adc_ram_inst))
              )
            )
            (net fft_ce
              (joined
                (portRef Q (instanceRef fft_ce_renamed_30))
                (portRef I5 (instanceRef fft_ce_glue_set_renamed_36))
                (portRef ce (instanceRef fft_core_inst))
              )
            )
            (net adc_state
              (joined
                (portRef I2 (instanceRef fft_state_FSM_FFd2_In_renamed_10))
                (portRef I2 (instanceRef fft_state_FSM_FFd1_In_renamed_11))
                (portRef I2 (instanceRef master_state_FSM_FFd2_In_renamed_13))
                (portRef Q (instanceRef adc_state_renamed_35))
                (portRef I0 (instanceRef adc_state_rstpot_renamed_41))
                (portRef I1 (instanceRef adc_ram_in_we_0_rstpot_renamed_42))
                (portRef I0 (instanceRef master_state_FSM_FFd1_In1))
              )
            )
            (net (rename adc_ram_out_data_7_ "adc_ram_out_data<7>")
              (joined
                (portRef (member doutb 0) (instanceRef adc_ram_inst))
                (portRef (member xn_re 0) (instanceRef fft_core_inst))
              )
            )
            (net (rename adc_ram_out_data_6_ "adc_ram_out_data<6>")
              (joined
                (portRef (member doutb 1) (instanceRef adc_ram_inst))
                (portRef (member xn_re 1) (instanceRef fft_core_inst))
              )
            )
            (net (rename adc_ram_out_data_5_ "adc_ram_out_data<5>")
              (joined
                (portRef (member doutb 2) (instanceRef adc_ram_inst))
                (portRef (member xn_re 2) (instanceRef fft_core_inst))
              )
            )
            (net (rename adc_ram_out_data_4_ "adc_ram_out_data<4>")
              (joined
                (portRef (member doutb 3) (instanceRef adc_ram_inst))
                (portRef (member xn_re 3) (instanceRef fft_core_inst))
              )
            )
            (net (rename adc_ram_out_data_3_ "adc_ram_out_data<3>")
              (joined
                (portRef (member doutb 4) (instanceRef adc_ram_inst))
                (portRef (member xn_re 4) (instanceRef fft_core_inst))
              )
            )
            (net (rename adc_ram_out_data_2_ "adc_ram_out_data<2>")
              (joined
                (portRef (member doutb 5) (instanceRef adc_ram_inst))
                (portRef (member xn_re 5) (instanceRef fft_core_inst))
              )
            )
            (net (rename adc_ram_out_data_1_ "adc_ram_out_data<1>")
              (joined
                (portRef (member doutb 6) (instanceRef adc_ram_inst))
                (portRef (member xn_re 6) (instanceRef fft_core_inst))
              )
            )
            (net (rename adc_ram_out_data_0_ "adc_ram_out_data<0>")
              (joined
                (portRef (member doutb 7) (instanceRef adc_ram_inst))
                (portRef (member xn_re 7) (instanceRef fft_core_inst))
              )
            )
            (net (rename fft_xn_index_7_ "fft_xn_index<7>")
              (joined
                (portRef (member addrb 0) (instanceRef adc_ram_inst))
                (portRef (member xn_index 0) (instanceRef fft_core_inst))
              )
            )
            (net (rename fft_xn_index_6_ "fft_xn_index<6>")
              (joined
                (portRef (member addrb 1) (instanceRef adc_ram_inst))
                (portRef (member xn_index 1) (instanceRef fft_core_inst))
              )
            )
            (net (rename fft_xn_index_5_ "fft_xn_index<5>")
              (joined
                (portRef (member addrb 2) (instanceRef adc_ram_inst))
                (portRef (member xn_index 2) (instanceRef fft_core_inst))
              )
            )
            (net (rename fft_xn_index_4_ "fft_xn_index<4>")
              (joined
                (portRef (member addrb 3) (instanceRef adc_ram_inst))
                (portRef (member xn_index 3) (instanceRef fft_core_inst))
              )
            )
            (net (rename fft_xn_index_3_ "fft_xn_index<3>")
              (joined
                (portRef (member addrb 4) (instanceRef adc_ram_inst))
                (portRef (member xn_index 4) (instanceRef fft_core_inst))
              )
            )
            (net (rename fft_xn_index_2_ "fft_xn_index<2>")
              (joined
                (portRef (member addrb 5) (instanceRef adc_ram_inst))
                (portRef (member xn_index 5) (instanceRef fft_core_inst))
              )
            )
            (net (rename fft_xn_index_1_ "fft_xn_index<1>")
              (joined
                (portRef (member addrb 6) (instanceRef adc_ram_inst))
                (portRef (member xn_index 6) (instanceRef fft_core_inst))
              )
            )
            (net (rename fft_xn_index_0_ "fft_xn_index<0>")
              (joined
                (portRef (member addrb 7) (instanceRef adc_ram_inst))
                (portRef (member xn_index 7) (instanceRef fft_core_inst))
              )
            )
            (net (rename fft_xk_index_7_ "fft_xk_index<7>")
              (joined
                (portRef (member xk_index 0) (instanceRef fft_core_inst))
                (portRef (member addra 0) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_index_6_ "fft_xk_index<6>")
              (joined
                (portRef (member xk_index 1) (instanceRef fft_core_inst))
                (portRef (member addra 1) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_index_5_ "fft_xk_index<5>")
              (joined
                (portRef (member xk_index 2) (instanceRef fft_core_inst))
                (portRef (member addra 2) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_index_4_ "fft_xk_index<4>")
              (joined
                (portRef (member xk_index 3) (instanceRef fft_core_inst))
                (portRef (member addra 3) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_index_3_ "fft_xk_index<3>")
              (joined
                (portRef (member xk_index 4) (instanceRef fft_core_inst))
                (portRef (member addra 4) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_index_2_ "fft_xk_index<2>")
              (joined
                (portRef (member xk_index 5) (instanceRef fft_core_inst))
                (portRef (member addra 5) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_index_1_ "fft_xk_index<1>")
              (joined
                (portRef (member xk_index 6) (instanceRef fft_core_inst))
                (portRef (member addra 6) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_index_0_ "fft_xk_index<0>")
              (joined
                (portRef (member xk_index 7) (instanceRef fft_core_inst))
                (portRef (member addra 7) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_re_7_ "fft_xk_re<7>")
              (joined
                (portRef (member xk_re 0) (instanceRef fft_core_inst))
                (portRef (member dina 0) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_re_6_ "fft_xk_re<6>")
              (joined
                (portRef (member xk_re 1) (instanceRef fft_core_inst))
                (portRef (member dina 1) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_re_5_ "fft_xk_re<5>")
              (joined
                (portRef (member xk_re 2) (instanceRef fft_core_inst))
                (portRef (member dina 2) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_re_4_ "fft_xk_re<4>")
              (joined
                (portRef (member xk_re 3) (instanceRef fft_core_inst))
                (portRef (member dina 3) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_re_3_ "fft_xk_re<3>")
              (joined
                (portRef (member xk_re 4) (instanceRef fft_core_inst))
                (portRef (member dina 4) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_re_2_ "fft_xk_re<2>")
              (joined
                (portRef (member xk_re 5) (instanceRef fft_core_inst))
                (portRef (member dina 5) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_re_1_ "fft_xk_re<1>")
              (joined
                (portRef (member xk_re 6) (instanceRef fft_core_inst))
                (portRef (member dina 6) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_re_0_ "fft_xk_re<0>")
              (joined
                (portRef (member xk_re 7) (instanceRef fft_core_inst))
                (portRef (member dina 7) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_im_7_ "fft_xk_im<7>")
              (joined
                (portRef (member xk_im 0) (instanceRef fft_core_inst))
                (portRef (member dina 8) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_im_6_ "fft_xk_im<6>")
              (joined
                (portRef (member xk_im 1) (instanceRef fft_core_inst))
                (portRef (member dina 9) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_im_5_ "fft_xk_im<5>")
              (joined
                (portRef (member xk_im 2) (instanceRef fft_core_inst))
                (portRef (member dina 10) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_im_4_ "fft_xk_im<4>")
              (joined
                (portRef (member xk_im 3) (instanceRef fft_core_inst))
                (portRef (member dina 11) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_im_3_ "fft_xk_im<3>")
              (joined
                (portRef (member xk_im 4) (instanceRef fft_core_inst))
                (portRef (member dina 12) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_im_2_ "fft_xk_im<2>")
              (joined
                (portRef (member xk_im 5) (instanceRef fft_core_inst))
                (portRef (member dina 13) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_im_1_ "fft_xk_im<1>")
              (joined
                (portRef (member xk_im 6) (instanceRef fft_core_inst))
                (portRef (member dina 14) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_xk_im_0_ "fft_xk_im<0>")
              (joined
                (portRef (member xk_im 7) (instanceRef fft_core_inst))
                (portRef (member dina 15) (instanceRef fft_ram_inst))
              )
            )
            (net fft_rfd
              (joined
                (portRef I1 (instanceRef fft_state_FSM_FFd2_In_SW0))
                (portRef I1 (instanceRef fft_state_FSM_FFd1_In_SW0))
                (portRef rfd (instanceRef fft_core_inst))
              )
            )
            (net fft_edone
              (joined
                (portRef I5 (instanceRef &_n0352_inv1))
                (portRef edone (instanceRef fft_core_inst))
              )
            )
            (net fft_dv
              (joined
                (portRef I4 (instanceRef &_n0368_inv1))
                (portRef I2 (instanceRef &_n0327_inv1))
                (portRef I2 (instanceRef fft_state_FSM_FFd2_In_SW0))
                (portRef I2 (instanceRef fft_state_FSM_FFd1_In_SW0))
                (portRef I1 (instanceRef &_n0387_inv_SW0))
                (portRef I0 (instanceRef master_state_FSM_FFd2_In_SW0))
                (portRef dv (instanceRef fft_core_inst))
              )
            )
            (net (rename mult_p_15_ "mult_p<15>")
              (joined
                (portRef D (instanceRef sqrt_in_15))
                (portRef (member p 0) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_14_ "mult_p<14>")
              (joined
                (portRef D (instanceRef sqrt_in_14))
                (portRef (member p 1) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_13_ "mult_p<13>")
              (joined
                (portRef D (instanceRef sqrt_in_13))
                (portRef (member p 2) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_12_ "mult_p<12>")
              (joined
                (portRef D (instanceRef sqrt_in_12))
                (portRef (member p 3) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_11_ "mult_p<11>")
              (joined
                (portRef D (instanceRef sqrt_in_11))
                (portRef (member p 4) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_10_ "mult_p<10>")
              (joined
                (portRef D (instanceRef sqrt_in_10))
                (portRef (member p 5) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_9_ "mult_p<9>")
              (joined
                (portRef D (instanceRef sqrt_in_9))
                (portRef (member p 6) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_8_ "mult_p<8>")
              (joined
                (portRef D (instanceRef sqrt_in_8))
                (portRef (member p 7) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_7_ "mult_p<7>")
              (joined
                (portRef D (instanceRef sqrt_in_7))
                (portRef (member p 8) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_6_ "mult_p<6>")
              (joined
                (portRef D (instanceRef sqrt_in_6))
                (portRef (member p 9) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_5_ "mult_p<5>")
              (joined
                (portRef D (instanceRef sqrt_in_5))
                (portRef (member p 10) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_4_ "mult_p<4>")
              (joined
                (portRef D (instanceRef sqrt_in_4))
                (portRef (member p 11) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_3_ "mult_p<3>")
              (joined
                (portRef D (instanceRef sqrt_in_3))
                (portRef (member p 12) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_2_ "mult_p<2>")
              (joined
                (portRef D (instanceRef sqrt_in_2))
                (portRef (member p 13) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_1_ "mult_p<1>")
              (joined
                (portRef D (instanceRef sqrt_in_1))
                (portRef (member p 14) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_p_0_ "mult_p<0>")
              (joined
                (portRef D (instanceRef sqrt_in_0))
                (portRef (member p 15) (instanceRef multiplier_inst))
              )
            )
            (net fft_start
              (joined
                (portRef Q (instanceRef fft_start_renamed_32))
                (portRef I2 (instanceRef fft_start_rstpot_renamed_37))
                (portRef start (instanceRef fft_core_inst))
              )
            )
            (net fft_ram_in_en
              (joined
                (portRef Q (instanceRef fft_ram_in_en_renamed_33))
                (portRef I2 (instanceRef fft_ram_in_en_rstpot_renamed_38))
                (portRef ena (instanceRef fft_ram_inst))
              )
            )
            (net fft_ram_out_en
              (joined
                (portRef Q (instanceRef fft_ram_out_en_renamed_34))
                (portRef I0 (instanceRef fft_ram_out_en_rstpot_renamed_40))
                (portRef enb (instanceRef fft_ram_inst))
                (portRef (member wea 0) (instanceRef vga_ram_inst))
                (portRef ena (instanceRef vga_ram_inst))
              )
            )
            (net (rename mult_a_7_ "mult_a<7>")
              (joined
                (portRef Q (instanceRef mult_a_7))
                (portRef (member a 0) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_a_6_ "mult_a<6>")
              (joined
                (portRef Q (instanceRef mult_a_6))
                (portRef (member a 1) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_a_5_ "mult_a<5>")
              (joined
                (portRef Q (instanceRef mult_a_5))
                (portRef (member a 2) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_a_4_ "mult_a<4>")
              (joined
                (portRef Q (instanceRef mult_a_4))
                (portRef (member a 3) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_a_3_ "mult_a<3>")
              (joined
                (portRef Q (instanceRef mult_a_3))
                (portRef (member a 4) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_a_2_ "mult_a<2>")
              (joined
                (portRef Q (instanceRef mult_a_2))
                (portRef (member a 5) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_a_1_ "mult_a<1>")
              (joined
                (portRef Q (instanceRef mult_a_1))
                (portRef (member a 6) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_a_0_ "mult_a<0>")
              (joined
                (portRef Q (instanceRef mult_a_0))
                (portRef (member a 7) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_b_7_ "mult_b<7>")
              (joined
                (portRef Q (instanceRef mult_b_7))
                (portRef (member b 0) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_b_6_ "mult_b<6>")
              (joined
                (portRef Q (instanceRef mult_b_6))
                (portRef (member b 1) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_b_5_ "mult_b<5>")
              (joined
                (portRef Q (instanceRef mult_b_5))
                (portRef (member b 2) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_b_4_ "mult_b<4>")
              (joined
                (portRef Q (instanceRef mult_b_4))
                (portRef (member b 3) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_b_3_ "mult_b<3>")
              (joined
                (portRef Q (instanceRef mult_b_3))
                (portRef (member b 4) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_b_2_ "mult_b<2>")
              (joined
                (portRef Q (instanceRef mult_b_2))
                (portRef (member b 5) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_b_1_ "mult_b<1>")
              (joined
                (portRef Q (instanceRef mult_b_1))
                (portRef (member b 6) (instanceRef multiplier_inst))
              )
            )
            (net (rename mult_b_0_ "mult_b<0>")
              (joined
                (portRef Q (instanceRef mult_b_0))
                (portRef (member b 7) (instanceRef multiplier_inst))
              )
            )
            (net (rename sqrt_in_15_ "sqrt_in<15>")
              (joined
                (portRef Q (instanceRef sqrt_in_15))
                (portRef (member x_in 0) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_14_ "sqrt_in<14>")
              (joined
                (portRef Q (instanceRef sqrt_in_14))
                (portRef (member x_in 1) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_13_ "sqrt_in<13>")
              (joined
                (portRef Q (instanceRef sqrt_in_13))
                (portRef (member x_in 2) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_12_ "sqrt_in<12>")
              (joined
                (portRef Q (instanceRef sqrt_in_12))
                (portRef (member x_in 3) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_11_ "sqrt_in<11>")
              (joined
                (portRef Q (instanceRef sqrt_in_11))
                (portRef (member x_in 4) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_10_ "sqrt_in<10>")
              (joined
                (portRef Q (instanceRef sqrt_in_10))
                (portRef (member x_in 5) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_9_ "sqrt_in<9>")
              (joined
                (portRef Q (instanceRef sqrt_in_9))
                (portRef (member x_in 6) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_8_ "sqrt_in<8>")
              (joined
                (portRef Q (instanceRef sqrt_in_8))
                (portRef (member x_in 7) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_7_ "sqrt_in<7>")
              (joined
                (portRef Q (instanceRef sqrt_in_7))
                (portRef (member x_in 8) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_6_ "sqrt_in<6>")
              (joined
                (portRef Q (instanceRef sqrt_in_6))
                (portRef (member x_in 9) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_5_ "sqrt_in<5>")
              (joined
                (portRef Q (instanceRef sqrt_in_5))
                (portRef (member x_in 10) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_4_ "sqrt_in<4>")
              (joined
                (portRef Q (instanceRef sqrt_in_4))
                (portRef (member x_in 11) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_3_ "sqrt_in<3>")
              (joined
                (portRef Q (instanceRef sqrt_in_3))
                (portRef (member x_in 12) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_2_ "sqrt_in<2>")
              (joined
                (portRef Q (instanceRef sqrt_in_2))
                (portRef (member x_in 13) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_1_ "sqrt_in<1>")
              (joined
                (portRef Q (instanceRef sqrt_in_1))
                (portRef (member x_in 14) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_in_0_ "sqrt_in<0>")
              (joined
                (portRef Q (instanceRef sqrt_in_0))
                (portRef (member x_in 15) (instanceRef sqrt_inst))
              )
            )
            (net (rename fft_ram_out_data_7_ "fft_ram_out_data<7>")
              (joined
                (portRef D (instanceRef mult_a_7))
                (portRef (member doutb 8) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_6_ "fft_ram_out_data<6>")
              (joined
                (portRef D (instanceRef mult_a_6))
                (portRef (member doutb 9) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_5_ "fft_ram_out_data<5>")
              (joined
                (portRef D (instanceRef mult_a_5))
                (portRef (member doutb 10) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_4_ "fft_ram_out_data<4>")
              (joined
                (portRef D (instanceRef mult_a_4))
                (portRef (member doutb 11) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_3_ "fft_ram_out_data<3>")
              (joined
                (portRef D (instanceRef mult_a_3))
                (portRef (member doutb 12) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_2_ "fft_ram_out_data<2>")
              (joined
                (portRef D (instanceRef mult_a_2))
                (portRef (member doutb 13) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_1_ "fft_ram_out_data<1>")
              (joined
                (portRef D (instanceRef mult_a_1))
                (portRef (member doutb 14) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_0_ "fft_ram_out_data<0>")
              (joined
                (portRef D (instanceRef mult_a_0))
                (portRef (member doutb 15) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_15_ "fft_ram_out_data<15>")
              (joined
                (portRef D (instanceRef mult_b_7))
                (portRef (member doutb 0) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_14_ "fft_ram_out_data<14>")
              (joined
                (portRef D (instanceRef mult_b_6))
                (portRef (member doutb 1) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_13_ "fft_ram_out_data<13>")
              (joined
                (portRef D (instanceRef mult_b_5))
                (portRef (member doutb 2) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_12_ "fft_ram_out_data<12>")
              (joined
                (portRef D (instanceRef mult_b_4))
                (portRef (member doutb 3) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_11_ "fft_ram_out_data<11>")
              (joined
                (portRef D (instanceRef mult_b_3))
                (portRef (member doutb 4) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_10_ "fft_ram_out_data<10>")
              (joined
                (portRef D (instanceRef mult_b_2))
                (portRef (member doutb 5) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_9_ "fft_ram_out_data<9>")
              (joined
                (portRef D (instanceRef mult_b_1))
                (portRef (member doutb 6) (instanceRef fft_ram_inst))
              )
            )
            (net (rename fft_ram_out_data_8_ "fft_ram_out_data<8>")
              (joined
                (portRef D (instanceRef mult_b_0))
                (portRef (member doutb 7) (instanceRef fft_ram_inst))
              )
            )
            (net (rename vga_ram_out_data_7_ "vga_ram_out_data<7>")
              (joined
                (portRef I4 (instanceRef GND_5_o_GND_5_o_mux_82_OUT_0__))
                (portRef (member doutb 0) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_data_6_ "vga_ram_out_data<6>")
              (joined
                (portRef I3 (instanceRef GND_5_o_GND_5_o_mux_82_OUT_0__))
                (portRef (member doutb 1) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_data_5_ "vga_ram_out_data<5>")
              (joined
                (portRef I0 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_F))
                (portRef I1 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_G))
                (portRef (member doutb 2) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_data_4_ "vga_ram_out_data<4>")
              (joined
                (portRef I1 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_F))
                (portRef I3 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_G))
                (portRef (member doutb 3) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_data_3_ "vga_ram_out_data<3>")
              (joined
                (portRef I2 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_F))
                (portRef I5 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_G))
                (portRef (member doutb 4) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_data_2_ "vga_ram_out_data<2>")
              (joined
                (portRef I5 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o2_renamed_8))
                (portRef (member doutb 5) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_data_1_ "vga_ram_out_data<1>")
              (joined
                (portRef I4 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o2_renamed_8))
                (portRef (member doutb 6) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_data_0_ "vga_ram_out_data<0>")
              (joined
                (portRef I3 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o2_renamed_8))
                (portRef (member doutb 7) (instanceRef vga_ram_inst))
              )
            )
            (net (rename adc_ram_in_addr_7_ "adc_ram_in_addr<7>")
              (joined
                (portRef Q (instanceRef adc_ram_in_addr_7))
                (portRef I2 (instanceRef PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv_renamed_9))
                (portRef I1 (instanceRef Mcount_adc_ram_in_addr_lut_7__))
                (portRef I3 (instanceRef Mcount_adc_ram_in_addr_lut_0__))
                (portRef I3 (instanceRef Mcount_adc_ram_in_addr_lut_1__))
                (portRef (member addra 0) (instanceRef adc_ram_inst))
              )
            )
            (net (rename adc_ram_in_addr_6_ "adc_ram_in_addr<6>")
              (joined
                (portRef Q (instanceRef adc_ram_in_addr_6))
                (portRef I0 (instanceRef PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv_renamed_9))
                (portRef I1 (instanceRef Mcount_adc_ram_in_addr_lut_6__))
                (portRef I1 (instanceRef Mcount_adc_ram_in_addr_lut_0__))
                (portRef I1 (instanceRef Mcount_adc_ram_in_addr_lut_1__))
                (portRef (member addra 1) (instanceRef adc_ram_inst))
              )
            )
            (net (rename adc_ram_in_addr_5_ "adc_ram_in_addr<5>")
              (joined
                (portRef Q (instanceRef adc_ram_in_addr_5))
                (portRef I1 (instanceRef PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv_renamed_9))
                (portRef I1 (instanceRef Mcount_adc_ram_in_addr_lut_5__))
                (portRef I2 (instanceRef Mcount_adc_ram_in_addr_lut_0__))
                (portRef I2 (instanceRef Mcount_adc_ram_in_addr_lut_1__))
                (portRef (member addra 2) (instanceRef adc_ram_inst))
              )
            )
            (net (rename adc_ram_in_addr_4_ "adc_ram_in_addr<4>")
              (joined
                (portRef Q (instanceRef adc_ram_in_addr_4))
                (portRef I0 (instanceRef PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv_SW0))
                (portRef I1 (instanceRef Mcount_adc_ram_in_addr_lut_4__))
                (portRef (member addra 3) (instanceRef adc_ram_inst))
              )
            )
            (net (rename adc_ram_in_addr_3_ "adc_ram_in_addr<3>")
              (joined
                (portRef Q (instanceRef adc_ram_in_addr_3))
                (portRef I1 (instanceRef PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv_SW0))
                (portRef I1 (instanceRef Mcount_adc_ram_in_addr_lut_3__))
                (portRef (member addra 4) (instanceRef adc_ram_inst))
              )
            )
            (net (rename adc_ram_in_addr_2_ "adc_ram_in_addr<2>")
              (joined
                (portRef Q (instanceRef adc_ram_in_addr_2))
                (portRef I2 (instanceRef PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv_SW0))
                (portRef I1 (instanceRef Mcount_adc_ram_in_addr_lut_2__))
                (portRef (member addra 5) (instanceRef adc_ram_inst))
              )
            )
            (net (rename adc_ram_in_addr_1_ "adc_ram_in_addr<1>")
              (joined
                (portRef Q (instanceRef adc_ram_in_addr_1))
                (portRef I4 (instanceRef PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv_renamed_9))
                (portRef I4 (instanceRef Mcount_adc_ram_in_addr_lut_0__))
                (portRef I0 (instanceRef Mcount_adc_ram_in_addr_lut_1__))
                (portRef (member addra 6) (instanceRef adc_ram_inst))
              )
            )
            (net (rename adc_ram_in_addr_0_ "adc_ram_in_addr<0>")
              (joined
                (portRef Q (instanceRef adc_ram_in_addr_0))
                (portRef I3 (instanceRef PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv_renamed_9))
                (portRef I0 (instanceRef Mcount_adc_ram_in_addr_lut_0__))
                (portRef I4 (instanceRef Mcount_adc_ram_in_addr_lut_1__))
                (portRef (member addra 7) (instanceRef adc_ram_inst))
              )
            )
            (net (rename master_state_1__mag_state_1__wide_mux_51_OUT_7_ "master_state[1]_mag_state[1]_wide_mux_51_OUT<7>")
              (joined
                (portRef D (instanceRef mag_pos_7))
                (portRef O (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT83))
              )
            )
            (net (rename master_state_1__mag_state_1__wide_mux_51_OUT_6_ "master_state[1]_mag_state[1]_wide_mux_51_OUT<6>")
              (joined
                (portRef D (instanceRef mag_pos_6))
                (portRef O (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT7))
              )
            )
            (net (rename master_state_1__mag_state_1__wide_mux_51_OUT_5_ "master_state[1]_mag_state[1]_wide_mux_51_OUT<5>")
              (joined
                (portRef D (instanceRef mag_pos_5))
                (portRef O (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT61))
              )
            )
            (net (rename master_state_1__mag_state_1__wide_mux_51_OUT_4_ "master_state[1]_mag_state[1]_wide_mux_51_OUT<4>")
              (joined
                (portRef D (instanceRef mag_pos_4))
                (portRef O (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT51))
              )
            )
            (net (rename master_state_1__mag_state_1__wide_mux_51_OUT_3_ "master_state[1]_mag_state[1]_wide_mux_51_OUT<3>")
              (joined
                (portRef D (instanceRef mag_pos_3))
                (portRef O (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT41))
              )
            )
            (net (rename master_state_1__mag_state_1__wide_mux_51_OUT_2_ "master_state[1]_mag_state[1]_wide_mux_51_OUT<2>")
              (joined
                (portRef D (instanceRef mag_pos_2))
                (portRef O (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT31))
              )
            )
            (net (rename master_state_1__mag_state_1__wide_mux_51_OUT_1_ "master_state[1]_mag_state[1]_wide_mux_51_OUT<1>")
              (joined
                (portRef D (instanceRef mag_pos_1))
                (portRef O (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT21))
              )
            )
            (net (rename master_state_1__mag_state_1__wide_mux_51_OUT_0_ "master_state[1]_mag_state[1]_wide_mux_51_OUT<0>")
              (joined
                (portRef D (instanceRef mag_pos_0))
                (portRef O (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT11))
              )
            )
            (net (rename sqrt_out_7_ "sqrt_out<7>")
              (joined
                (portRef I (instanceRef Madd_vga_ram_in_data_xor_7_11_INV_0))
                (portRef (member x_out 1) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_out_6_ "sqrt_out<6>")
              (joined
                (portRef (member dina 1) (instanceRef vga_ram_inst))
                (portRef (member x_out 2) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_out_5_ "sqrt_out<5>")
              (joined
                (portRef (member dina 2) (instanceRef vga_ram_inst))
                (portRef (member x_out 3) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_out_4_ "sqrt_out<4>")
              (joined
                (portRef (member dina 3) (instanceRef vga_ram_inst))
                (portRef (member x_out 4) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_out_3_ "sqrt_out<3>")
              (joined
                (portRef (member dina 4) (instanceRef vga_ram_inst))
                (portRef (member x_out 5) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_out_2_ "sqrt_out<2>")
              (joined
                (portRef (member dina 5) (instanceRef vga_ram_inst))
                (portRef (member x_out 6) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_out_1_ "sqrt_out<1>")
              (joined
                (portRef (member dina 6) (instanceRef vga_ram_inst))
                (portRef (member x_out 7) (instanceRef sqrt_inst))
              )
            )
            (net (rename sqrt_out_0_ "sqrt_out<0>")
              (joined
                (portRef (member dina 7) (instanceRef vga_ram_inst))
                (portRef (member x_out 8) (instanceRef sqrt_inst))
              )
            )
            (net (rename vga_ram_out_addr_7_ "vga_ram_out_addr<7>")
              (joined
                (portRef O (instanceRef Madd_vga_ram_out_addr_xor_7_11))
                (portRef (member addrb 0) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_addr_6_ "vga_ram_out_addr<6>")
              (joined
                (portRef O (instanceRef Madd_vga_ram_out_addr_xor_6_11))
                (portRef (member addrb 1) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_addr_5_ "vga_ram_out_addr<5>")
              (joined
                (portRef O (instanceRef Madd_vga_ram_out_addr_xor_5_11))
                (portRef (member addrb 2) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_addr_4_ "vga_ram_out_addr<4>")
              (joined
                (portRef O (instanceRef Madd_vga_ram_out_addr_xor_4_11))
                (portRef (member addrb 3) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_addr_3_ "vga_ram_out_addr<3>")
              (joined
                (portRef O (instanceRef Madd_vga_ram_out_addr_xor_3_11_renamed_39))
                (portRef (member addrb 4) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_addr_2_ "vga_ram_out_addr<2>")
              (joined
                (portRef O (instanceRef Madd_vga_ram_out_addr_xor_2_11))
                (portRef (member addrb 5) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_addr_1_ "vga_ram_out_addr<1>")
              (joined
                (portRef O (instanceRef Madd_vga_ram_out_addr_xor_1_11))
                (portRef (member addrb 6) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_out_addr_0_ "vga_ram_out_addr<0>")
              (joined
                (portRef O (instanceRef Madd_vga_ram_out_addr_xor_0_11_INV_0))
                (portRef (member addrb 7) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_ram_in_data_7_ "vga_ram_in_data<7>")
              (joined
                (portRef O (instanceRef Madd_vga_ram_in_data_xor_7_11_INV_0))
                (portRef (member dina 0) (instanceRef vga_ram_inst))
              )
            )
            (net (rename GND_5_o_GND_5_o_mux_82_OUT_0_ "GND_5_o_GND_5_o_mux_82_OUT<0>")
              (joined
                (portRef D (instanceRef blue_in_0))
                (portRef O (instanceRef GND_5_o_GND_5_o_mux_82_OUT_0__))
              )
            )
            (net adc_clk180_ce
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef fwd_inv (instanceRef fft_core_inst))
                (portRef fwd_inv_we (instanceRef fft_core_inst))
                (portRef (member wea 0) (instanceRef fft_ram_inst))
              )
            )
            (net red_2_OBUF
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef DI (instanceRef Mcount_adc_ram_in_addr_cy_0__))
                (portRef DI (instanceRef Mcount_adc_ram_in_addr_cy_1__))
                (portRef DI (instanceRef Mcount_adc_ram_in_addr_cy_2__))
                (portRef DI (instanceRef Mcount_adc_ram_in_addr_cy_3__))
                (portRef DI (instanceRef Mcount_adc_ram_in_addr_cy_4__))
                (portRef DI (instanceRef Mcount_adc_ram_in_addr_cy_5__))
                (portRef DI (instanceRef Mcount_adc_ram_in_addr_cy_6__))
                (portRef I1 (instanceRef dcm_inst_clkout6_buf))
                (portRef S (instanceRef dcm_inst_clkout6_buf))
                (portRef DI (instanceRef vga_instance_Mcount_h_counter_cy_0__))
                (portRef DI (instanceRef vga_instance_Mcount_h_counter_cy_1__))
                (portRef DI (instanceRef vga_instance_Mcount_h_counter_cy_2__))
                (portRef DI (instanceRef vga_instance_Mcount_h_counter_cy_3__))
                (portRef DI (instanceRef vga_instance_Mcount_h_counter_cy_4__))
                (portRef DI (instanceRef vga_instance_Mcount_h_counter_cy_5__))
                (portRef DI (instanceRef vga_instance_Mcount_h_counter_cy_6__))
                (portRef DI (instanceRef vga_instance_Mcount_h_counter_cy_7__))
                (portRef DI (instanceRef vga_instance_Mcount_h_counter_cy_8__))
                (portRef DI (instanceRef vga_instance_Mcount_v_counter_cy_0__))
                (portRef DI (instanceRef vga_instance_Mcount_v_counter_cy_1__))
                (portRef DI (instanceRef vga_instance_Mcount_v_counter_cy_2__))
                (portRef DI (instanceRef vga_instance_Mcount_v_counter_cy_3__))
                (portRef DI (instanceRef vga_instance_Mcount_v_counter_cy_4__))
                (portRef DI (instanceRef vga_instance_Mcount_v_counter_cy_5__))
                (portRef DI (instanceRef vga_instance_Mcount_v_counter_cy_6__))
                (portRef DI (instanceRef vga_instance_Mcount_v_counter_cy_7__))
                (portRef DI (instanceRef vga_instance_Mcount_v_counter_cy_8__))
                (portRef I (instanceRef red_2_OBUF_renamed_28))
                (portRef I (instanceRef red_1_OBUF))
                (portRef I (instanceRef red_0_OBUF))
                (portRef I (instanceRef green_2_OBUF))
                (portRef I (instanceRef green_1_OBUF))
                (portRef I (instanceRef green_0_OBUF))
                (portRef I0 (instanceRef vga_instance_Mcount_v_counter_lut_8__))
                (portRef I0 (instanceRef vga_instance_Mcount_v_counter_lut_7__))
                (portRef I0 (instanceRef vga_instance_Mcount_v_counter_lut_6__))
                (portRef I0 (instanceRef vga_instance_Mcount_v_counter_lut_5__))
                (portRef I0 (instanceRef vga_instance_Mcount_v_counter_lut_4__))
                (portRef I0 (instanceRef vga_instance_Mcount_v_counter_lut_3__))
                (portRef I0 (instanceRef vga_instance_Mcount_v_counter_lut_2__))
                (portRef I0 (instanceRef vga_instance_Mcount_v_counter_lut_1__))
                (portRef I0 (instanceRef vga_instance_Mcount_v_counter_lut_0__))
                (portRef I0 (instanceRef vga_instance_Mcount_h_counter_lut_9__))
                (portRef I0 (instanceRef vga_instance_Mcount_h_counter_lut_8__))
                (portRef I0 (instanceRef vga_instance_Mcount_h_counter_lut_7__))
                (portRef I0 (instanceRef vga_instance_Mcount_h_counter_lut_6__))
                (portRef I0 (instanceRef vga_instance_Mcount_h_counter_lut_5__))
                (portRef I0 (instanceRef vga_instance_Mcount_h_counter_lut_4__))
                (portRef I0 (instanceRef vga_instance_Mcount_h_counter_lut_3__))
                (portRef I0 (instanceRef vga_instance_Mcount_h_counter_lut_2__))
                (portRef I0 (instanceRef vga_instance_Mcount_h_counter_lut_1__))
                (portRef I0 (instanceRef vga_instance_Mcount_h_counter_lut_0__))
                (portRef (member xn_im 0) (instanceRef fft_core_inst))
                (portRef (member xn_im 1) (instanceRef fft_core_inst))
                (portRef (member xn_im 2) (instanceRef fft_core_inst))
                (portRef (member xn_im 3) (instanceRef fft_core_inst))
                (portRef (member xn_im 4) (instanceRef fft_core_inst))
                (portRef (member xn_im 5) (instanceRef fft_core_inst))
                (portRef (member xn_im 6) (instanceRef fft_core_inst))
                (portRef (member xn_im 7) (instanceRef fft_core_inst))
                (portRef sclr (instanceRef fft_core_inst))
              )
            )
            (net rst_inv
              (joined
                (portRef CE (instanceRef vga_instance_hs_renamed_6))
                (portRef CE (instanceRef vga_instance_vs_renamed_7))
                (portRef O (instanceRef rst_inv1_INV_0))
              )
            )
            (net (rename &_n0352_inv "_n0352_inv")
              (joined
                (portRef O (instanceRef &_n0352_inv1))
                (portRef I0 (instanceRef fft_start_rstpot_renamed_37))
              )
            )
            (net (rename &_n0368_inv "_n0368_inv")
              (joined
                (portRef O (instanceRef &_n0368_inv1))
                (portRef I0 (instanceRef fft_ram_in_en_rstpot_renamed_38))
              )
            )
            (net (rename &_n0387_inv "_n0387_inv")
              (joined
                (portRef O (instanceRef &_n0387_inv_renamed_12))
                (portRef I2 (instanceRef fft_ram_out_en_rstpot_renamed_40))
              )
            )
            (net (rename &_n0327_inv "_n0327_inv")
              (joined
                (portRef CE (instanceRef mag_pos_0))
                (portRef CE (instanceRef mag_pos_1))
                (portRef CE (instanceRef mag_pos_2))
                (portRef CE (instanceRef mag_pos_3))
                (portRef CE (instanceRef mag_pos_4))
                (portRef CE (instanceRef mag_pos_5))
                (portRef CE (instanceRef mag_pos_6))
                (portRef CE (instanceRef mag_pos_7))
                (portRef O (instanceRef &_n0327_inv1))
              )
            )
            (net (rename &_n0438_inv "_n0438_inv")
              (joined
                (portRef CE (instanceRef mult_a_0))
                (portRef CE (instanceRef mult_a_1))
                (portRef CE (instanceRef mult_a_2))
                (portRef CE (instanceRef mult_a_3))
                (portRef CE (instanceRef mult_a_4))
                (portRef CE (instanceRef mult_a_5))
                (portRef CE (instanceRef mult_a_6))
                (portRef CE (instanceRef mult_a_7))
                (portRef CE (instanceRef mult_b_0))
                (portRef CE (instanceRef mult_b_1))
                (portRef CE (instanceRef mult_b_2))
                (portRef CE (instanceRef mult_b_3))
                (portRef CE (instanceRef mult_b_4))
                (portRef CE (instanceRef mult_b_5))
                (portRef CE (instanceRef mult_b_6))
                (portRef CE (instanceRef mult_b_7))
                (portRef O (instanceRef &_n0438_inv1))
              )
            )
            (net (rename &_n0462_inv "_n0462_inv")
              (joined
                (portRef CE (instanceRef sqrt_in_0))
                (portRef CE (instanceRef sqrt_in_1))
                (portRef CE (instanceRef sqrt_in_2))
                (portRef CE (instanceRef sqrt_in_3))
                (portRef CE (instanceRef sqrt_in_4))
                (portRef CE (instanceRef sqrt_in_5))
                (portRef CE (instanceRef sqrt_in_6))
                (portRef CE (instanceRef sqrt_in_7))
                (portRef CE (instanceRef sqrt_in_8))
                (portRef CE (instanceRef sqrt_in_9))
                (portRef CE (instanceRef sqrt_in_10))
                (portRef CE (instanceRef sqrt_in_11))
                (portRef CE (instanceRef sqrt_in_12))
                (portRef CE (instanceRef sqrt_in_13))
                (portRef CE (instanceRef sqrt_in_14))
                (portRef CE (instanceRef sqrt_in_15))
                (portRef O (instanceRef &_n0462_inv1))
              )
            )
            (net (rename mag_state_FSM_FFd2_In "mag_state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef mag_state_FSM_FFd2_renamed_0))
                (portRef O (instanceRef mag_state_FSM_FFd2_In1))
              )
            )
            (net (rename mag_state_FSM_FFd1_In "mag_state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef mag_state_FSM_FFd1_renamed_2))
                (portRef O (instanceRef mag_state_FSM_FFd1_In1))
              )
            )
            (net adc_ram_in_we_inv
              (joined
                (portRef R (instanceRef adc_ram_in_addr_0))
                (portRef R (instanceRef adc_ram_in_addr_1))
                (portRef R (instanceRef adc_ram_in_addr_2))
                (portRef R (instanceRef adc_ram_in_addr_3))
                (portRef R (instanceRef adc_ram_in_addr_4))
                (portRef R (instanceRef adc_ram_in_addr_5))
                (portRef R (instanceRef adc_ram_in_addr_6))
                (portRef R (instanceRef adc_ram_in_addr_7))
                (portRef O (instanceRef adc_ram_in_we_inv1_INV_0))
              )
            )
            (net (rename PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv "PWR_5_o_adc_ram_in_addr[7]_equal_17_o_inv")
              (joined
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_cy_0__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_xor_0__))
                (portRef O (instanceRef PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv_renamed_9))
                (portRef I0 (instanceRef Mcount_adc_ram_in_addr_lut_2__))
                (portRef I0 (instanceRef Mcount_adc_ram_in_addr_lut_3__))
                (portRef I0 (instanceRef Mcount_adc_ram_in_addr_lut_4__))
                (portRef I0 (instanceRef Mcount_adc_ram_in_addr_lut_5__))
                (portRef I0 (instanceRef Mcount_adc_ram_in_addr_lut_6__))
                (portRef I0 (instanceRef Mcount_adc_ram_in_addr_lut_7__))
                (portRef I4 (instanceRef adc_state_rstpot_renamed_41))
              )
            )
            (net Mcount_adc_ram_in_addr
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_xor_0__))
                (portRef D (instanceRef adc_ram_in_addr_0))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_lut_0_ "Mcount_adc_ram_in_addr_lut<0>")
              (joined
                (portRef S (instanceRef Mcount_adc_ram_in_addr_cy_0__))
                (portRef LI (instanceRef Mcount_adc_ram_in_addr_xor_0__))
                (portRef O (instanceRef Mcount_adc_ram_in_addr_lut_0__))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_cy_0_ "Mcount_adc_ram_in_addr_cy<0>")
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_cy_0__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_cy_1__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_xor_1__))
              )
            )
            (net Mcount_adc_ram_in_addr1
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_xor_1__))
                (portRef D (instanceRef adc_ram_in_addr_1))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_lut_1_ "Mcount_adc_ram_in_addr_lut<1>")
              (joined
                (portRef S (instanceRef Mcount_adc_ram_in_addr_cy_1__))
                (portRef LI (instanceRef Mcount_adc_ram_in_addr_xor_1__))
                (portRef O (instanceRef Mcount_adc_ram_in_addr_lut_1__))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_cy_1_ "Mcount_adc_ram_in_addr_cy<1>")
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_cy_1__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_cy_2__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_xor_2__))
              )
            )
            (net Mcount_adc_ram_in_addr2
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_xor_2__))
                (portRef D (instanceRef adc_ram_in_addr_2))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_lut_2_ "Mcount_adc_ram_in_addr_lut<2>")
              (joined
                (portRef S (instanceRef Mcount_adc_ram_in_addr_cy_2__))
                (portRef LI (instanceRef Mcount_adc_ram_in_addr_xor_2__))
                (portRef O (instanceRef Mcount_adc_ram_in_addr_lut_2__))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_cy_2_ "Mcount_adc_ram_in_addr_cy<2>")
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_cy_2__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_cy_3__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_xor_3__))
              )
            )
            (net Mcount_adc_ram_in_addr3
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_xor_3__))
                (portRef D (instanceRef adc_ram_in_addr_3))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_lut_3_ "Mcount_adc_ram_in_addr_lut<3>")
              (joined
                (portRef S (instanceRef Mcount_adc_ram_in_addr_cy_3__))
                (portRef LI (instanceRef Mcount_adc_ram_in_addr_xor_3__))
                (portRef O (instanceRef Mcount_adc_ram_in_addr_lut_3__))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_cy_3_ "Mcount_adc_ram_in_addr_cy<3>")
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_cy_3__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_cy_4__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_xor_4__))
              )
            )
            (net Mcount_adc_ram_in_addr4
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_xor_4__))
                (portRef D (instanceRef adc_ram_in_addr_4))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_lut_4_ "Mcount_adc_ram_in_addr_lut<4>")
              (joined
                (portRef S (instanceRef Mcount_adc_ram_in_addr_cy_4__))
                (portRef LI (instanceRef Mcount_adc_ram_in_addr_xor_4__))
                (portRef O (instanceRef Mcount_adc_ram_in_addr_lut_4__))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_cy_4_ "Mcount_adc_ram_in_addr_cy<4>")
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_cy_4__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_cy_5__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_xor_5__))
              )
            )
            (net Mcount_adc_ram_in_addr5
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_xor_5__))
                (portRef D (instanceRef adc_ram_in_addr_5))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_lut_5_ "Mcount_adc_ram_in_addr_lut<5>")
              (joined
                (portRef S (instanceRef Mcount_adc_ram_in_addr_cy_5__))
                (portRef LI (instanceRef Mcount_adc_ram_in_addr_xor_5__))
                (portRef O (instanceRef Mcount_adc_ram_in_addr_lut_5__))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_cy_5_ "Mcount_adc_ram_in_addr_cy<5>")
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_cy_5__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_cy_6__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_xor_6__))
              )
            )
            (net Mcount_adc_ram_in_addr6
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_xor_6__))
                (portRef D (instanceRef adc_ram_in_addr_6))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_lut_6_ "Mcount_adc_ram_in_addr_lut<6>")
              (joined
                (portRef S (instanceRef Mcount_adc_ram_in_addr_cy_6__))
                (portRef LI (instanceRef Mcount_adc_ram_in_addr_xor_6__))
                (portRef O (instanceRef Mcount_adc_ram_in_addr_lut_6__))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_cy_6_ "Mcount_adc_ram_in_addr_cy<6>")
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_cy_6__))
                (portRef CI (instanceRef Mcount_adc_ram_in_addr_xor_7__))
              )
            )
            (net Mcount_adc_ram_in_addr7
              (joined
                (portRef O (instanceRef Mcount_adc_ram_in_addr_xor_7__))
                (portRef D (instanceRef adc_ram_in_addr_7))
              )
            )
            (net (rename Mcount_adc_ram_in_addr_lut_7_ "Mcount_adc_ram_in_addr_lut<7>")
              (joined
                (portRef LI (instanceRef Mcount_adc_ram_in_addr_xor_7__))
                (portRef O (instanceRef Mcount_adc_ram_in_addr_lut_7__))
              )
            )
            (net (rename fft_state_FSM_FFd2_In "fft_state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef fft_state_FSM_FFd2_renamed_1))
                (portRef O (instanceRef fft_state_FSM_FFd2_In_renamed_10))
              )
            )
            (net (rename fft_state_FSM_FFd1_In "fft_state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef fft_state_FSM_FFd1_renamed_4))
                (portRef O (instanceRef fft_state_FSM_FFd1_In_renamed_11))
              )
            )
            (net (rename master_state_FSM_FFd2_In "master_state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef master_state_FSM_FFd2_renamed_5))
                (portRef O (instanceRef master_state_FSM_FFd2_In_renamed_13))
              )
            )
            (net (rename master_state_FSM_FFd1_In "master_state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef master_state_FSM_FFd1_renamed_3))
                (portRef O (instanceRef master_state_FSM_FFd1_In1))
              )
            )
            (net (rename mag_pos_0_ "mag_pos<0>")
              (joined
                (portRef Q (instanceRef mag_pos_0))
                (portRef I2 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT11))
                (portRef I1 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT4111))
                (portRef I3 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT31))
                (portRef I2 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT21))
                (portRef I4 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT41))
                (portRef (member addrb 7) (instanceRef fft_ram_inst))
                (portRef (member addra 7) (instanceRef vga_ram_inst))
              )
            )
            (net (rename mag_pos_1_ "mag_pos<1>")
              (joined
                (portRef Q (instanceRef mag_pos_1))
                (portRef I2 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT4111))
                (portRef I4 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT31))
                (portRef I3 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT21))
                (portRef I5 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT41))
                (portRef (member addrb 6) (instanceRef fft_ram_inst))
                (portRef (member addra 6) (instanceRef vga_ram_inst))
              )
            )
            (net (rename mag_pos_2_ "mag_pos<2>")
              (joined
                (portRef Q (instanceRef mag_pos_2))
                (portRef I0 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT4111))
                (portRef I2 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT31))
                (portRef I3 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT41))
                (portRef (member addrb 5) (instanceRef fft_ram_inst))
                (portRef (member addra 5) (instanceRef vga_ram_inst))
              )
            )
            (net (rename mag_pos_3_ "mag_pos<3>")
              (joined
                (portRef Q (instanceRef mag_pos_3))
                (portRef I4 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT51))
                (portRef I5 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT61))
                (portRef I2 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT821))
                (portRef I3 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT811))
                (portRef I2 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT7_SW0))
                (portRef I2 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT41))
                (portRef (member addrb 4) (instanceRef fft_ram_inst))
                (portRef (member addra 4) (instanceRef vga_ram_inst))
              )
            )
            (net (rename mag_pos_4_ "mag_pos<4>")
              (joined
                (portRef Q (instanceRef mag_pos_4))
                (portRef I2 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT51))
                (portRef I4 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT61))
                (portRef I1 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT821))
                (portRef I2 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT811))
                (portRef I1 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT7_SW0))
                (portRef (member addrb 3) (instanceRef fft_ram_inst))
                (portRef (member addra 3) (instanceRef vga_ram_inst))
              )
            )
            (net (rename mag_pos_5_ "mag_pos<5>")
              (joined
                (portRef Q (instanceRef mag_pos_5))
                (portRef I2 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT61))
                (portRef I0 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT821))
                (portRef I0 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT7_SW0))
                (portRef I0 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT811))
                (portRef (member addrb 2) (instanceRef fft_ram_inst))
                (portRef (member addra 2) (instanceRef vga_ram_inst))
              )
            )
            (net (rename mag_pos_6_ "mag_pos<6>")
              (joined
                (portRef Q (instanceRef mag_pos_6))
                (portRef I5 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT83))
                (portRef I1 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT7))
                (portRef I1 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT811))
                (portRef I2 (instanceRef &_n0387_inv_renamed_12))
                (portRef (member addrb 1) (instanceRef fft_ram_inst))
                (portRef (member addra 1) (instanceRef vga_ram_inst))
              )
            )
            (net (rename mag_pos_7_ "mag_pos<7>")
              (joined
                (portRef Q (instanceRef mag_pos_7))
                (portRef I0 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT83))
                (portRef I0 (instanceRef master_state_FSM_FFd2_In21))
                (portRef I1 (instanceRef &_n0387_inv_renamed_12))
                (portRef (member addrb 0) (instanceRef fft_ram_inst))
                (portRef (member addra 0) (instanceRef vga_ram_inst))
              )
            )
            (net (rename vga_instance_x_pos_0_ "vga_instance/x_pos<0>")
              (joined
                (portRef I1 (instanceRef Madd_vga_ram_out_addr_xor_1_11))
                (portRef I1 (instanceRef Madd_vga_ram_out_addr_xor_3_111))
                (portRef I1 (instanceRef Madd_vga_ram_out_addr_xor_2_11))
                (portRef I2 (instanceRef Madd_vga_ram_out_addr_xor_3_11_renamed_39))
                (portRef I2 (instanceRef Madd_vga_ram_out_addr_xor_4_11))
                (portRef I2 (instanceRef Madd_vga_ram_out_addr_xor_5_11))
                (portRef Q (instanceRef vga_instance_x_pos_0))
                (portRef I (instanceRef Madd_vga_ram_out_addr_xor_0_11_INV_0))
                (portRef I2 (instanceRef vga_instance_x_pos_0_rstpot_renamed_55))
              )
            )
            (net (rename vga_instance_x_pos_1_ "vga_instance/x_pos<1>")
              (joined
                (portRef I0 (instanceRef Madd_vga_ram_out_addr_xor_1_11))
                (portRef I2 (instanceRef Madd_vga_ram_out_addr_xor_3_111))
                (portRef I2 (instanceRef Madd_vga_ram_out_addr_xor_2_11))
                (portRef I3 (instanceRef Madd_vga_ram_out_addr_xor_3_11_renamed_39))
                (portRef I3 (instanceRef Madd_vga_ram_out_addr_xor_4_11))
                (portRef I3 (instanceRef Madd_vga_ram_out_addr_xor_5_11))
                (portRef Q (instanceRef vga_instance_x_pos_1))
                (portRef I2 (instanceRef vga_instance_x_pos_1_rstpot_renamed_54))
              )
            )
            (net (rename vga_instance_x_pos_2_ "vga_instance/x_pos<2>")
              (joined
                (portRef I0 (instanceRef Madd_vga_ram_out_addr_xor_3_111))
                (portRef I0 (instanceRef Madd_vga_ram_out_addr_xor_2_11))
                (portRef I1 (instanceRef Madd_vga_ram_out_addr_xor_3_11_renamed_39))
                (portRef I1 (instanceRef Madd_vga_ram_out_addr_xor_4_11))
                (portRef I1 (instanceRef Madd_vga_ram_out_addr_xor_5_11))
                (portRef Q (instanceRef vga_instance_x_pos_2))
                (portRef I2 (instanceRef vga_instance_x_pos_2_rstpot_renamed_53))
              )
            )
            (net (rename vga_instance_x_pos_3_ "vga_instance/x_pos<3>")
              (joined
                (portRef I4 (instanceRef Madd_vga_ram_out_addr_xor_6_11))
                (portRef I5 (instanceRef Madd_vga_ram_out_addr_xor_7_11))
                (portRef I0 (instanceRef Madd_vga_ram_out_addr_xor_3_11_renamed_39))
                (portRef I4 (instanceRef Madd_vga_ram_out_addr_xor_4_11))
                (portRef I5 (instanceRef Madd_vga_ram_out_addr_xor_5_11))
                (portRef Q (instanceRef vga_instance_x_pos_3))
                (portRef I2 (instanceRef vga_instance_x_pos_3_rstpot_renamed_52))
              )
            )
            (net (rename vga_instance_x_pos_4_ "vga_instance/x_pos<4>")
              (joined
                (portRef I2 (instanceRef Madd_vga_ram_out_addr_xor_6_11))
                (portRef I2 (instanceRef Madd_vga_ram_out_addr_xor_7_11))
                (portRef I0 (instanceRef Madd_vga_ram_out_addr_xor_4_11))
                (portRef I4 (instanceRef Madd_vga_ram_out_addr_xor_5_11))
                (portRef Q (instanceRef vga_instance_x_pos_4))
                (portRef I1 (instanceRef vga_instance_x_pos_4_rstpot_renamed_60))
              )
            )
            (net (rename vga_instance_x_pos_5_ "vga_instance/x_pos<5>")
              (joined
                (portRef I3 (instanceRef Madd_vga_ram_out_addr_xor_6_11))
                (portRef I3 (instanceRef Madd_vga_ram_out_addr_xor_7_11))
                (portRef I0 (instanceRef Madd_vga_ram_out_addr_xor_5_11))
                (portRef Q (instanceRef vga_instance_x_pos_5))
                (portRef I1 (instanceRef vga_instance_x_pos_5_rstpot_renamed_62))
              )
            )
            (net (rename vga_instance_x_pos_6_ "vga_instance/x_pos<6>")
              (joined
                (portRef I0 (instanceRef Madd_vga_ram_out_addr_xor_6_11))
                (portRef I4 (instanceRef Madd_vga_ram_out_addr_xor_7_11))
                (portRef Q (instanceRef vga_instance_x_pos_6))
                (portRef I1 (instanceRef vga_instance_x_pos_6_rstpot_renamed_58))
              )
            )
            (net (rename vga_instance_x_pos_7_ "vga_instance/x_pos<7>")
              (joined
                (portRef I0 (instanceRef Madd_vga_ram_out_addr_xor_7_11))
                (portRef Q (instanceRef vga_instance_x_pos_7))
                (portRef I1 (instanceRef vga_instance_x_pos_7_rstpot_renamed_51))
              )
            )
            (net (rename vga_ram_out_data_7__y_pos_7__LessThan_81_o1 "vga_ram_out_data[7]_y_pos[7]_LessThan_81_o1")
              (joined
                (portRef O (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o2_renamed_8))
                (portRef S (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_renamed_63))
              )
            )
            (net (rename vga_ram_out_data_7__y_pos_7__LessThan_81_o2 "vga_ram_out_data[7]_y_pos[7]_LessThan_81_o2")
              (joined
                (portRef O (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_renamed_63))
                (portRef I5 (instanceRef GND_5_o_GND_5_o_mux_82_OUT_0__))
              )
            )
            (net (rename Madd_vga_ram_out_addr_xor_3_11 "Madd_vga_ram_out_addr_xor<3>11")
              (joined
                (portRef O (instanceRef Madd_vga_ram_out_addr_xor_3_111))
                (portRef I1 (instanceRef Madd_vga_ram_out_addr_xor_6_11))
                (portRef I1 (instanceRef Madd_vga_ram_out_addr_xor_7_11))
              )
            )
            (net (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT411 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT411")
              (joined
                (portRef O (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT4111))
                (portRef I3 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT51))
                (portRef I3 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT61))
                (portRef I5 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT821))
                (portRef I3 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT7))
                (portRef I4 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT811))
              )
            )
            (net (rename master_state_FSM_FFd2_In2 "master_state_FSM_FFd2-In2")
              (joined
                (portRef O (instanceRef master_state_FSM_FFd2_In21))
                (portRef I5 (instanceRef master_state_FSM_FFd2_In_renamed_13))
                (portRef I3 (instanceRef master_state_FSM_FFd1_In1))
              )
            )
            (net (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT82 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT82")
              (joined
                (portRef I4 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT83))
                (portRef O (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT821))
                (portRef I5 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT7))
                (portRef I5 (instanceRef &_n0387_inv_renamed_12))
              )
            )
            (net (rename Mmux_master_state_1__mag_state_1__wide_mux_51_OUT81 "Mmux_master_state[1]_mag_state[1]_wide_mux_51_OUT81")
              (joined
                (portRef I3 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT83))
                (portRef O (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT811))
                (portRef I3 (instanceRef master_state_FSM_FFd2_In21))
              )
            )
            (net (rename dcm_inst_clkfbout_buf "dcm_inst/clkfbout_buf")
              (joined
                (portRef O (instanceRef dcm_inst_clkf_buf))
                (portRef CLKFBIN (instanceRef dcm_inst_pll_base_inst))
              )
            )
            (net (rename dcm_inst_clkout5 "dcm_inst/clkout5")
              (joined
                (portRef I0 (instanceRef dcm_inst_clkout6_buf))
                (portRef CLKOUT5 (instanceRef dcm_inst_pll_base_inst))
              )
            )
            (net (rename dcm_inst_clkout3 "dcm_inst/clkout3")
              (joined
                (portRef I (instanceRef dcm_inst_clkout4_buf))
                (portRef CLKOUT3 (instanceRef dcm_inst_pll_base_inst))
              )
            )
            (net (rename dcm_inst_clkout2 "dcm_inst/clkout2")
              (joined
                (portRef I (instanceRef dcm_inst_clkout3_buf))
                (portRef CLKOUT2 (instanceRef dcm_inst_pll_base_inst))
              )
            )
            (net (rename dcm_inst_clkout1 "dcm_inst/clkout1")
              (joined
                (portRef I (instanceRef dcm_inst_clkout2_buf))
                (portRef CLKOUT1 (instanceRef dcm_inst_pll_base_inst))
              )
            )
            (net (rename dcm_inst_clkout0 "dcm_inst/clkout0")
              (joined
                (portRef I (instanceRef dcm_inst_clkout1_buf))
                (portRef CLKOUT0 (instanceRef dcm_inst_pll_base_inst))
              )
            )
            (net (rename dcm_inst_clkfbout "dcm_inst/clkfbout")
              (joined
                (portRef I (instanceRef dcm_inst_clkf_buf))
                (portRef CLKFBOUT (instanceRef dcm_inst_pll_base_inst))
              )
            )
            (net (rename dcm_inst_clkin1 "dcm_inst/clkin1")
              (joined
                (portRef O (instanceRef dcm_inst_clkin1_buf))
                (portRef CLKIN (instanceRef dcm_inst_pll_base_inst))
              )
            )
            (net (rename vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_2 "vga_instance/PWR_18_o_v_counter[9]_equal_17_o<9>2")
              (joined
                (portRef I5 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_1))
                (portRef O (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_21))
                (portRef I4 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_inv1))
                (portRef I4 (instanceRef vga_instance_Mcount_v_counter_lut_9__))
                (portRef I5 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o2_renamed_15))
              )
            )
            (net (rename vga_instance_v_counter_9__INV_17_o11 "vga_instance/v_counter[9]_INV_17_o11")
              (joined
                (portRef O (instanceRef vga_instance_v_counter_9__INV_17_o111))
                (portRef I5 (instanceRef vga_instance_v_counter_9__INV_17_o12))
                (portRef I3 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o2_renamed_15))
              )
            )
            (net (rename vga_instance_PWR_18_o_h_counter_9__equal_16_o_9_1 "vga_instance/PWR_18_o_h_counter[9]_equal_16_o<9>1")
              (joined
                (portRef O (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9_11))
                (portRef I0 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_inv1))
                (portRef I3 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o5))
                (portRef I5 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9__))
              )
            )
            (net (rename vga_instance_GND_24_o_v_counter_9__LessThan_8_o2 "vga_instance/GND_24_o_v_counter[9]_LessThan_8_o2")
              (joined
                (portRef O (instanceRef vga_instance_GND_24_o_v_counter_9__LessThan_8_o21))
                (portRef I2 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o2_renamed_15))
              )
            )
            (net (rename vga_instance_h_counter_7_ "vga_instance/h_counter<7>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_h_counter_lut_7__))
                (portRef Q (instanceRef vga_instance_h_counter_7))
                (portRef I1 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_9_11))
                (portRef I1 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_8_11))
                (portRef I0 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_7_11))
                (portRef I2 (instanceRef vga_instance_h_counter_9__INV_16_o1))
                (portRef I0 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9_11))
                (portRef I1 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o4_renamed_17))
              )
            )
            (net (rename vga_instance_h_counter_4_ "vga_instance/h_counter<4>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_h_counter_lut_4__))
                (portRef Q (instanceRef vga_instance_h_counter_4))
                (portRef I2 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_9_11))
                (portRef I4 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_8_11))
                (portRef I2 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_7_11))
                (portRef I1 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9__SW0))
                (portRef I2 (instanceRef vga_instance_x_pos_4_rstpot_renamed_60))
                (portRef I4 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o3_renamed_16))
                (portRef I2 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o5))
                (portRef I4 (instanceRef vga_instance_x_pos_6_rstpot_renamed_58))
                (portRef I3 (instanceRef vga_instance_x_pos_5_rstpot_renamed_62))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_lut_9_ "vga_instance/Mcount_v_counter_lut<9>")
              (joined
                (portRef LI (instanceRef vga_instance_Mcount_v_counter_xor_9__))
                (portRef O (instanceRef vga_instance_Mcount_v_counter_lut_9__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter9 "vga_instance/Mcount_v_counter9")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_xor_9__))
                (portRef D (instanceRef vga_instance_v_counter_9))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_cy_8_ "vga_instance/Mcount_v_counter_cy<8>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_cy_8__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_xor_9__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_lut_8_ "vga_instance/Mcount_v_counter_lut<8>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_lut_8__))
                (portRef S (instanceRef vga_instance_Mcount_v_counter_cy_8__))
                (portRef LI (instanceRef vga_instance_Mcount_v_counter_xor_8__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter8 "vga_instance/Mcount_v_counter8")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_xor_8__))
                (portRef D (instanceRef vga_instance_v_counter_8))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_cy_7_ "vga_instance/Mcount_v_counter_cy<7>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_cy_7__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_cy_8__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_xor_8__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_lut_7_ "vga_instance/Mcount_v_counter_lut<7>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_lut_7__))
                (portRef S (instanceRef vga_instance_Mcount_v_counter_cy_7__))
                (portRef LI (instanceRef vga_instance_Mcount_v_counter_xor_7__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter7 "vga_instance/Mcount_v_counter7")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_xor_7__))
                (portRef D (instanceRef vga_instance_v_counter_7))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_cy_6_ "vga_instance/Mcount_v_counter_cy<6>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_cy_6__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_cy_7__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_xor_7__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_lut_6_ "vga_instance/Mcount_v_counter_lut<6>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_lut_6__))
                (portRef S (instanceRef vga_instance_Mcount_v_counter_cy_6__))
                (portRef LI (instanceRef vga_instance_Mcount_v_counter_xor_6__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter6 "vga_instance/Mcount_v_counter6")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_xor_6__))
                (portRef D (instanceRef vga_instance_v_counter_6))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_cy_5_ "vga_instance/Mcount_v_counter_cy<5>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_cy_5__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_cy_6__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_xor_6__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_lut_5_ "vga_instance/Mcount_v_counter_lut<5>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_lut_5__))
                (portRef S (instanceRef vga_instance_Mcount_v_counter_cy_5__))
                (portRef LI (instanceRef vga_instance_Mcount_v_counter_xor_5__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter5 "vga_instance/Mcount_v_counter5")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_xor_5__))
                (portRef D (instanceRef vga_instance_v_counter_5))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_cy_4_ "vga_instance/Mcount_v_counter_cy<4>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_cy_4__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_cy_5__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_xor_5__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_lut_4_ "vga_instance/Mcount_v_counter_lut<4>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_lut_4__))
                (portRef S (instanceRef vga_instance_Mcount_v_counter_cy_4__))
                (portRef LI (instanceRef vga_instance_Mcount_v_counter_xor_4__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter4 "vga_instance/Mcount_v_counter4")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_xor_4__))
                (portRef D (instanceRef vga_instance_v_counter_4))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_cy_3_ "vga_instance/Mcount_v_counter_cy<3>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_cy_3__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_cy_4__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_xor_4__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_lut_3_ "vga_instance/Mcount_v_counter_lut<3>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_lut_3__))
                (portRef S (instanceRef vga_instance_Mcount_v_counter_cy_3__))
                (portRef LI (instanceRef vga_instance_Mcount_v_counter_xor_3__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter3 "vga_instance/Mcount_v_counter3")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_xor_3__))
                (portRef D (instanceRef vga_instance_v_counter_3))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_cy_2_ "vga_instance/Mcount_v_counter_cy<2>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_cy_2__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_cy_3__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_xor_3__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_lut_2_ "vga_instance/Mcount_v_counter_lut<2>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_lut_2__))
                (portRef S (instanceRef vga_instance_Mcount_v_counter_cy_2__))
                (portRef LI (instanceRef vga_instance_Mcount_v_counter_xor_2__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter2 "vga_instance/Mcount_v_counter2")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_xor_2__))
                (portRef D (instanceRef vga_instance_v_counter_2))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_cy_1_ "vga_instance/Mcount_v_counter_cy<1>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_cy_1__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_cy_2__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_xor_2__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_lut_1_ "vga_instance/Mcount_v_counter_lut<1>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_lut_1__))
                (portRef S (instanceRef vga_instance_Mcount_v_counter_cy_1__))
                (portRef LI (instanceRef vga_instance_Mcount_v_counter_xor_1__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter1 "vga_instance/Mcount_v_counter1")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_xor_1__))
                (portRef D (instanceRef vga_instance_v_counter_1))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_cy_0_ "vga_instance/Mcount_v_counter_cy<0>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_cy_0__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_cy_1__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_xor_1__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter_lut_0_ "vga_instance/Mcount_v_counter_lut<0>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_lut_0__))
                (portRef S (instanceRef vga_instance_Mcount_v_counter_cy_0__))
                (portRef LI (instanceRef vga_instance_Mcount_v_counter_xor_0__))
              )
            )
            (net (rename vga_instance_Mcount_v_counter "vga_instance/Mcount_v_counter")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_v_counter_xor_0__))
                (portRef D (instanceRef vga_instance_v_counter_0))
              )
            )
            (net (rename vga_instance_PWR_18_o_v_counter_9__equal_17_o_inv "vga_instance/PWR_18_o_v_counter[9]_equal_17_o_inv")
              (joined
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_cy_0__))
                (portRef CI (instanceRef vga_instance_Mcount_v_counter_xor_0__))
                (portRef O (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_inv1))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_lut_9_ "vga_instance/Mcount_h_counter_lut<9>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_lut_9__))
                (portRef LI (instanceRef vga_instance_Mcount_h_counter_xor_9__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter9 "vga_instance/Mcount_h_counter9")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_xor_9__))
                (portRef D (instanceRef vga_instance_h_counter_9))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_cy_8_ "vga_instance/Mcount_h_counter_cy<8>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_cy_8__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_xor_9__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_lut_8_ "vga_instance/Mcount_h_counter_lut<8>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_lut_8__))
                (portRef S (instanceRef vga_instance_Mcount_h_counter_cy_8__))
                (portRef LI (instanceRef vga_instance_Mcount_h_counter_xor_8__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter8 "vga_instance/Mcount_h_counter8")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_xor_8__))
                (portRef D (instanceRef vga_instance_h_counter_8))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_cy_7_ "vga_instance/Mcount_h_counter_cy<7>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_cy_7__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_cy_8__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_xor_8__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_lut_7_ "vga_instance/Mcount_h_counter_lut<7>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_lut_7__))
                (portRef S (instanceRef vga_instance_Mcount_h_counter_cy_7__))
                (portRef LI (instanceRef vga_instance_Mcount_h_counter_xor_7__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter7 "vga_instance/Mcount_h_counter7")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_xor_7__))
                (portRef D (instanceRef vga_instance_h_counter_7))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_cy_6_ "vga_instance/Mcount_h_counter_cy<6>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_cy_6__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_cy_7__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_xor_7__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_lut_6_ "vga_instance/Mcount_h_counter_lut<6>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_lut_6__))
                (portRef S (instanceRef vga_instance_Mcount_h_counter_cy_6__))
                (portRef LI (instanceRef vga_instance_Mcount_h_counter_xor_6__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter6 "vga_instance/Mcount_h_counter6")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_xor_6__))
                (portRef D (instanceRef vga_instance_h_counter_6))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_cy_5_ "vga_instance/Mcount_h_counter_cy<5>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_cy_5__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_cy_6__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_xor_6__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_lut_5_ "vga_instance/Mcount_h_counter_lut<5>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_lut_5__))
                (portRef S (instanceRef vga_instance_Mcount_h_counter_cy_5__))
                (portRef LI (instanceRef vga_instance_Mcount_h_counter_xor_5__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter5 "vga_instance/Mcount_h_counter5")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_xor_5__))
                (portRef D (instanceRef vga_instance_h_counter_5))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_cy_4_ "vga_instance/Mcount_h_counter_cy<4>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_cy_4__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_cy_5__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_xor_5__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_lut_4_ "vga_instance/Mcount_h_counter_lut<4>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_lut_4__))
                (portRef S (instanceRef vga_instance_Mcount_h_counter_cy_4__))
                (portRef LI (instanceRef vga_instance_Mcount_h_counter_xor_4__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter4 "vga_instance/Mcount_h_counter4")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_xor_4__))
                (portRef D (instanceRef vga_instance_h_counter_4))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_cy_3_ "vga_instance/Mcount_h_counter_cy<3>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_cy_3__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_cy_4__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_xor_4__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_lut_3_ "vga_instance/Mcount_h_counter_lut<3>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_lut_3__))
                (portRef S (instanceRef vga_instance_Mcount_h_counter_cy_3__))
                (portRef LI (instanceRef vga_instance_Mcount_h_counter_xor_3__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter3 "vga_instance/Mcount_h_counter3")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_xor_3__))
                (portRef D (instanceRef vga_instance_h_counter_3))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_cy_2_ "vga_instance/Mcount_h_counter_cy<2>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_cy_2__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_cy_3__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_xor_3__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_lut_2_ "vga_instance/Mcount_h_counter_lut<2>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_lut_2__))
                (portRef S (instanceRef vga_instance_Mcount_h_counter_cy_2__))
                (portRef LI (instanceRef vga_instance_Mcount_h_counter_xor_2__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter2 "vga_instance/Mcount_h_counter2")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_xor_2__))
                (portRef D (instanceRef vga_instance_h_counter_2))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_cy_1_ "vga_instance/Mcount_h_counter_cy<1>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_cy_1__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_cy_2__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_xor_2__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_lut_1_ "vga_instance/Mcount_h_counter_lut<1>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_lut_1__))
                (portRef S (instanceRef vga_instance_Mcount_h_counter_cy_1__))
                (portRef LI (instanceRef vga_instance_Mcount_h_counter_xor_1__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter1 "vga_instance/Mcount_h_counter1")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_xor_1__))
                (portRef D (instanceRef vga_instance_h_counter_1))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_cy_0_ "vga_instance/Mcount_h_counter_cy<0>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_cy_0__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_cy_1__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_xor_1__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter_lut_0_ "vga_instance/Mcount_h_counter_lut<0>")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_lut_0__))
                (portRef S (instanceRef vga_instance_Mcount_h_counter_cy_0__))
                (portRef LI (instanceRef vga_instance_Mcount_h_counter_xor_0__))
              )
            )
            (net (rename vga_instance_Mcount_h_counter "vga_instance/Mcount_h_counter")
              (joined
                (portRef O (instanceRef vga_instance_Mcount_h_counter_xor_0__))
                (portRef D (instanceRef vga_instance_h_counter_0))
              )
            )
            (net (rename vga_instance_PWR_18_o_h_counter_9__equal_16_o_inv "vga_instance/PWR_18_o_h_counter[9]_equal_16_o_inv")
              (joined
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_cy_0__))
                (portRef CI (instanceRef vga_instance_Mcount_h_counter_xor_0__))
                (portRef O (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_inv1))
              )
            )
            (net (rename vga_instance_v_counter_5_ "vga_instance/v_counter<5>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_v_counter_lut_5__))
                (portRef Q (instanceRef vga_instance_v_counter_5))
                (portRef I5 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_101))
                (portRef I3 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_91))
                (portRef I3 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_81))
                (portRef I0 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_61))
                (portRef I4 (instanceRef vga_instance_v_counter_9__INV_17_o12))
                (portRef I3 (instanceRef vga_instance_y_pos_6_rstpot_renamed_56))
                (portRef I4 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_21))
                (portRef I1 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o2_renamed_15))
              )
            )
            (net (rename vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__cy_0_4 "vga_instance/Msub_GND_24_o_GND_24_o_sub_13_OUT<9:0>_cy<0>4")
              (joined
                (portRef I4 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_101))
                (portRef I4 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_91))
                (portRef I2 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_81))
                (portRef O (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__cy_0_51))
                (portRef I4 (instanceRef vga_instance_y_pos_6_rstpot_renamed_56))
              )
            )
            (net (rename vga_instance_v_counter_1_ "vga_instance/v_counter<1>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_v_counter_lut_1__))
                (portRef Q (instanceRef vga_instance_v_counter_1))
                (portRef I4 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_51))
                (portRef I0 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__cy_0_51))
                (portRef I2 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_41))
                (portRef I1 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_1))
                (portRef I3 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o1_renamed_14))
                (portRef I5 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_inv1))
                (portRef I1 (instanceRef vga_instance_Mcount_v_counter_lut_9__))
                (portRef I1 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_61))
                (portRef I3 (instanceRef vga_instance_v_counter_9__INV_17_o12))
                (portRef I2 (instanceRef vga_instance_y_pos_1_rstpot_renamed_61))
                (portRef I3 (instanceRef vga_instance_y_pos_2_rstpot_renamed_57))
              )
            )
            (net (rename vga_instance_v_counter_0_ "vga_instance/v_counter<0>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_v_counter_lut_0__))
                (portRef Q (instanceRef vga_instance_v_counter_0))
                (portRef I3 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_51))
                (portRef I1 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__cy_0_51))
                (portRef I3 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_41))
                (portRef I0 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_1))
                (portRef I2 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o1_renamed_14))
                (portRef I0 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_inv1))
                (portRef I5 (instanceRef vga_instance_Mcount_v_counter_lut_9__))
                (portRef I2 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_61))
                (portRef I2 (instanceRef vga_instance_y_pos_0_rstpot_renamed_59))
                (portRef I2 (instanceRef vga_instance_y_pos_2_rstpot_renamed_57))
                (portRef I3 (instanceRef vga_instance_y_pos_1_rstpot_renamed_61))
              )
            )
            (net (rename vga_instance_GND_24_o_GND_24_o_sub_13_OUT_3__ "vga_instance/GND_24_o_GND_24_o_sub_13_OUT<3>")
              (joined
                (portRef O (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_41))
                (portRef I2 (instanceRef vga_instance_y_pos_3_rstpot_renamed_48))
              )
            )
            (net (rename vga_instance_GND_24_o_GND_24_o_sub_13_OUT_4__ "vga_instance/GND_24_o_GND_24_o_sub_13_OUT<4>")
              (joined
                (portRef O (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_51))
                (portRef I2 (instanceRef vga_instance_y_pos_4_rstpot_renamed_47))
              )
            )
            (net (rename vga_instance_GND_24_o_GND_24_o_sub_13_OUT_5__ "vga_instance/GND_24_o_GND_24_o_sub_13_OUT<5>")
              (joined
                (portRef O (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_61))
                (portRef I2 (instanceRef vga_instance_y_pos_5_rstpot_renamed_46))
              )
            )
            (net (rename vga_instance_GND_24_o_GND_24_o_sub_13_OUT_7__ "vga_instance/GND_24_o_GND_24_o_sub_13_OUT<7>")
              (joined
                (portRef O (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_81))
                (portRef I2 (instanceRef vga_instance_y_pos_7_rstpot_renamed_45))
              )
            )
            (net (rename vga_instance_GND_24_o_GND_24_o_sub_13_OUT_8__ "vga_instance/GND_24_o_GND_24_o_sub_13_OUT<8>")
              (joined
                (portRef O (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_91))
                (portRef I2 (instanceRef vga_instance_y_pos_8_rstpot_renamed_44))
              )
            )
            (net (rename vga_instance_GND_24_o_GND_24_o_sub_13_OUT_9__ "vga_instance/GND_24_o_GND_24_o_sub_13_OUT<9>")
              (joined
                (portRef O (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_101))
                (portRef I2 (instanceRef vga_instance_y_pos_9_rstpot_renamed_43))
              )
            )
            (net (rename vga_instance_PWR_18_o_v_counter_9__equal_17_o "vga_instance/PWR_18_o_v_counter[9]_equal_17_o")
              (joined
                (portRef O (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_1))
                (portRef I2 (instanceRef vga_instance_Mcount_v_counter_lut_8__))
                (portRef I2 (instanceRef vga_instance_Mcount_v_counter_lut_7__))
                (portRef I2 (instanceRef vga_instance_Mcount_v_counter_lut_6__))
                (portRef I2 (instanceRef vga_instance_Mcount_v_counter_lut_5__))
                (portRef I2 (instanceRef vga_instance_Mcount_v_counter_lut_4__))
                (portRef I2 (instanceRef vga_instance_Mcount_v_counter_lut_3__))
                (portRef I2 (instanceRef vga_instance_Mcount_v_counter_lut_2__))
                (portRef I2 (instanceRef vga_instance_Mcount_v_counter_lut_1__))
                (portRef I2 (instanceRef vga_instance_Mcount_v_counter_lut_0__))
              )
            )
            (net (rename vga_instance_GND_24_o_v_counter_9__AND_10_o "vga_instance/GND_24_o_v_counter[9]_AND_10_o")
              (joined
                (portRef O (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o5))
                (portRef I3 (instanceRef vga_instance_y_pos_9_rstpot_renamed_43))
                (portRef I3 (instanceRef vga_instance_y_pos_8_rstpot_renamed_44))
                (portRef I3 (instanceRef vga_instance_y_pos_7_rstpot_renamed_45))
                (portRef I3 (instanceRef vga_instance_y_pos_5_rstpot_renamed_46))
                (portRef I3 (instanceRef vga_instance_y_pos_4_rstpot_renamed_47))
                (portRef I3 (instanceRef vga_instance_y_pos_3_rstpot_renamed_48))
                (portRef I3 (instanceRef vga_instance_x_pos_9_rstpot_renamed_49))
                (portRef I3 (instanceRef vga_instance_x_pos_8_rstpot_renamed_50))
                (portRef I3 (instanceRef vga_instance_x_pos_7_rstpot_renamed_51))
                (portRef I3 (instanceRef vga_instance_x_pos_3_rstpot_renamed_52))
                (portRef I3 (instanceRef vga_instance_x_pos_2_rstpot_renamed_53))
                (portRef I3 (instanceRef vga_instance_x_pos_1_rstpot_renamed_54))
                (portRef I3 (instanceRef vga_instance_x_pos_0_rstpot_renamed_55))
                (portRef I5 (instanceRef vga_instance_y_pos_6_rstpot_renamed_56))
                (portRef I5 (instanceRef vga_instance_y_pos_2_rstpot_renamed_57))
                (portRef I5 (instanceRef vga_instance_x_pos_6_rstpot_renamed_58))
                (portRef I3 (instanceRef vga_instance_y_pos_0_rstpot_renamed_59))
                (portRef I3 (instanceRef vga_instance_x_pos_4_rstpot_renamed_60))
                (portRef I4 (instanceRef vga_instance_y_pos_1_rstpot_renamed_61))
                (portRef I4 (instanceRef vga_instance_x_pos_5_rstpot_renamed_62))
              )
            )
            (net (rename vga_instance_PWR_18_o_h_counter_9__equal_16_o "vga_instance/PWR_18_o_h_counter[9]_equal_16_o")
              (joined
                (portRef CE (instanceRef vga_instance_v_counter_0))
                (portRef CE (instanceRef vga_instance_v_counter_1))
                (portRef CE (instanceRef vga_instance_v_counter_2))
                (portRef CE (instanceRef vga_instance_v_counter_3))
                (portRef CE (instanceRef vga_instance_v_counter_4))
                (portRef CE (instanceRef vga_instance_v_counter_5))
                (portRef CE (instanceRef vga_instance_v_counter_6))
                (portRef CE (instanceRef vga_instance_v_counter_7))
                (portRef CE (instanceRef vga_instance_v_counter_8))
                (portRef CE (instanceRef vga_instance_v_counter_9))
                (portRef O (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9__))
                (portRef I2 (instanceRef vga_instance_Mcount_h_counter_lut_9__))
                (portRef I2 (instanceRef vga_instance_Mcount_h_counter_lut_8__))
                (portRef I2 (instanceRef vga_instance_Mcount_h_counter_lut_7__))
                (portRef I2 (instanceRef vga_instance_Mcount_h_counter_lut_6__))
                (portRef I2 (instanceRef vga_instance_Mcount_h_counter_lut_5__))
                (portRef I2 (instanceRef vga_instance_Mcount_h_counter_lut_4__))
                (portRef I2 (instanceRef vga_instance_Mcount_h_counter_lut_3__))
                (portRef I2 (instanceRef vga_instance_Mcount_h_counter_lut_2__))
                (portRef I2 (instanceRef vga_instance_Mcount_h_counter_lut_1__))
                (portRef I2 (instanceRef vga_instance_Mcount_h_counter_lut_0__))
              )
            )
            (net (rename vga_instance_GND_24_o_GND_24_o_sub_11_OUT_7_ "vga_instance/GND_24_o_GND_24_o_sub_11_OUT<7>")
              (joined
                (portRef O (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_7_11))
                (portRef I2 (instanceRef vga_instance_x_pos_7_rstpot_renamed_51))
              )
            )
            (net (rename vga_instance_GND_24_o_GND_24_o_sub_11_OUT_8_ "vga_instance/GND_24_o_GND_24_o_sub_11_OUT<8>")
              (joined
                (portRef O (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_8_11))
                (portRef I2 (instanceRef vga_instance_x_pos_8_rstpot_renamed_50))
              )
            )
            (net (rename vga_instance_GND_24_o_GND_24_o_sub_11_OUT_9_ "vga_instance/GND_24_o_GND_24_o_sub_11_OUT<9>")
              (joined
                (portRef O (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_9_11))
                (portRef I2 (instanceRef vga_instance_x_pos_9_rstpot_renamed_49))
              )
            )
            (net (rename vga_instance_v_counter_9__INV_17_o "vga_instance/v_counter[9]_INV_17_o")
              (joined
                (portRef D (instanceRef vga_instance_vs_renamed_7))
                (portRef O (instanceRef vga_instance_v_counter_9__INV_17_o12))
              )
            )
            (net (rename vga_instance_h_counter_9__INV_16_o "vga_instance/h_counter[9]_INV_16_o")
              (joined
                (portRef D (instanceRef vga_instance_hs_renamed_6))
                (portRef O (instanceRef vga_instance_h_counter_9__INV_16_o1))
              )
            )
            (net (rename vga_instance_v_counter_2_ "vga_instance/v_counter<2>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_v_counter_lut_2__))
                (portRef Q (instanceRef vga_instance_v_counter_2))
                (portRef I1 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_51))
                (portRef I2 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__cy_0_51))
                (portRef I0 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_41))
                (portRef I2 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_1))
                (portRef I1 (instanceRef vga_instance_GND_24_o_v_counter_9__LessThan_8_o21))
                (portRef I0 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o1_renamed_14))
                (portRef I1 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_inv1))
                (portRef I2 (instanceRef vga_instance_Mcount_v_counter_lut_9__))
                (portRef I3 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_61))
                (portRef I1 (instanceRef vga_instance_v_counter_9__INV_17_o12))
                (portRef I4 (instanceRef vga_instance_y_pos_2_rstpot_renamed_57))
              )
            )
            (net (rename vga_instance_v_counter_3_ "vga_instance/v_counter<3>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_v_counter_lut_3__))
                (portRef Q (instanceRef vga_instance_v_counter_3))
                (portRef I2 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_51))
                (portRef I3 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__cy_0_51))
                (portRef I1 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_41))
                (portRef I3 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_1))
                (portRef I2 (instanceRef vga_instance_GND_24_o_v_counter_9__LessThan_8_o21))
                (portRef I1 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o1_renamed_14))
                (portRef I2 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_inv1))
                (portRef I3 (instanceRef vga_instance_Mcount_v_counter_lut_9__))
                (portRef I4 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_61))
                (portRef I2 (instanceRef vga_instance_v_counter_9__INV_17_o12))
              )
            )
            (net (rename vga_instance_v_counter_4_ "vga_instance/v_counter<4>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_v_counter_lut_4__))
                (portRef Q (instanceRef vga_instance_v_counter_4))
                (portRef I0 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_51))
                (portRef I4 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__cy_0_51))
                (portRef I0 (instanceRef vga_instance_GND_24_o_v_counter_9__LessThan_8_o21))
                (portRef I5 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_61))
                (portRef I0 (instanceRef vga_instance_v_counter_9__INV_17_o12))
                (portRef I3 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_21))
              )
            )
            (net (rename vga_instance_v_counter_6_ "vga_instance/v_counter<6>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_v_counter_lut_6__))
                (portRef Q (instanceRef vga_instance_v_counter_6))
                (portRef I1 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_101))
                (portRef I1 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_91))
                (portRef I0 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_81))
                (portRef I2 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_21))
                (portRef I3 (instanceRef vga_instance_v_counter_9__INV_17_o111))
                (portRef I2 (instanceRef vga_instance_y_pos_6_rstpot_renamed_56))
              )
            )
            (net (rename vga_instance_v_counter_7_ "vga_instance/v_counter<7>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_v_counter_lut_7__))
                (portRef Q (instanceRef vga_instance_v_counter_7))
                (portRef I2 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_101))
                (portRef I2 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_91))
                (portRef I1 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_81))
                (portRef I1 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_21))
                (portRef I2 (instanceRef vga_instance_v_counter_9__INV_17_o111))
              )
            )
            (net (rename vga_instance_v_counter_8_ "vga_instance/v_counter<8>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_v_counter_lut_8__))
                (portRef Q (instanceRef vga_instance_v_counter_8))
                (portRef I3 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_101))
                (portRef I0 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_91))
                (portRef I0 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_21))
                (portRef I0 (instanceRef vga_instance_v_counter_9__INV_17_o111))
              )
            )
            (net (rename vga_instance_v_counter_9_ "vga_instance/v_counter<9>")
              (joined
                (portRef Q (instanceRef vga_instance_v_counter_9))
                (portRef I0 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_13_OUT_9_0__xor_0_101))
                (portRef I4 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_9_1))
                (portRef I3 (instanceRef vga_instance_PWR_18_o_v_counter_9__equal_17_o_inv1))
                (portRef I0 (instanceRef vga_instance_Mcount_v_counter_lut_9__))
                (portRef I1 (instanceRef vga_instance_v_counter_9__INV_17_o111))
                (portRef I0 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o2_renamed_15))
              )
            )
            (net (rename vga_instance_h_counter_0_ "vga_instance/h_counter<0>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_h_counter_lut_0__))
                (portRef Q (instanceRef vga_instance_h_counter_0))
                (portRef I4 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_inv1))
                (portRef I1 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o3_renamed_16))
                (portRef I0 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9__))
                (portRef I1 (instanceRef vga_instance_x_pos_0_rstpot_renamed_55))
              )
            )
            (net (rename vga_instance_h_counter_1_ "vga_instance/h_counter<1>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_h_counter_lut_1__))
                (portRef Q (instanceRef vga_instance_h_counter_1))
                (portRef I3 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_inv1))
                (portRef I0 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o3_renamed_16))
                (portRef I1 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9__))
                (portRef I1 (instanceRef vga_instance_x_pos_1_rstpot_renamed_54))
              )
            )
            (net (rename vga_instance_h_counter_2_ "vga_instance/h_counter<2>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_h_counter_lut_2__))
                (portRef Q (instanceRef vga_instance_h_counter_2))
                (portRef I2 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9__))
                (portRef I2 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_inv1))
                (portRef I3 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o3_renamed_16))
                (portRef I1 (instanceRef vga_instance_x_pos_2_rstpot_renamed_53))
              )
            )
            (net (rename vga_instance_h_counter_3_ "vga_instance/h_counter<3>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_h_counter_lut_3__))
                (portRef Q (instanceRef vga_instance_h_counter_3))
                (portRef I2 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o3_renamed_16))
                (portRef I1 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_inv1))
                (portRef I3 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9__))
                (portRef I1 (instanceRef vga_instance_x_pos_3_rstpot_renamed_52))
              )
            )
            (net (rename vga_instance_h_counter_5_ "vga_instance/h_counter<5>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_h_counter_lut_5__))
                (portRef Q (instanceRef vga_instance_h_counter_5))
                (portRef I4 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_9_11))
                (portRef I2 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_8_11))
                (portRef I3 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_7_11))
                (portRef I1 (instanceRef vga_instance_h_counter_9__INV_16_o1))
                (portRef I2 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9_11))
                (portRef I3 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o4_renamed_17))
                (portRef I3 (instanceRef vga_instance_x_pos_6_rstpot_renamed_58))
                (portRef I2 (instanceRef vga_instance_x_pos_5_rstpot_renamed_62))
              )
            )
            (net (rename vga_instance_h_counter_6_ "vga_instance/h_counter<6>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_h_counter_lut_6__))
                (portRef Q (instanceRef vga_instance_h_counter_6))
                (portRef I3 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_9_11))
                (portRef I3 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_8_11))
                (portRef I1 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_7_11))
                (portRef I0 (instanceRef vga_instance_h_counter_9__INV_16_o1))
                (portRef I2 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o4_renamed_17))
                (portRef I1 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9_11))
                (portRef I2 (instanceRef vga_instance_x_pos_6_rstpot_renamed_58))
              )
            )
            (net (rename vga_instance_h_counter_8_ "vga_instance/h_counter<8>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_h_counter_lut_8__))
                (portRef Q (instanceRef vga_instance_h_counter_8))
                (portRef I5 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_9_11))
                (portRef I0 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_8_11))
                (portRef I3 (instanceRef vga_instance_h_counter_9__INV_16_o1))
                (portRef I1 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o5))
                (portRef I0 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9__SW0))
              )
            )
            (net (rename vga_instance_h_counter_9_ "vga_instance/h_counter<9>")
              (joined
                (portRef I1 (instanceRef vga_instance_Mcount_h_counter_lut_9__))
                (portRef Q (instanceRef vga_instance_h_counter_9))
                (portRef I0 (instanceRef vga_instance_Msub_GND_24_o_GND_24_o_sub_11_OUT_10_0__xor_9_11))
                (portRef I4 (instanceRef vga_instance_h_counter_9__INV_16_o1))
                (portRef I2 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9__SW0))
                (portRef I0 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o4_renamed_17))
                (portRef I0 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o5))
              )
            )
            (net N0
              (joined
                (portRef O (instanceRef PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv_SW0))
                (portRef I5 (instanceRef PWR_5_o_adc_ram_in_addr_7__equal_17_o_inv_renamed_9))
                (portRef I5 (instanceRef Mcount_adc_ram_in_addr_lut_0__))
                (portRef I5 (instanceRef Mcount_adc_ram_in_addr_lut_1__))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef GND_5_o_GND_5_o_mux_82_OUT_0__SW0))
                (portRef I2 (instanceRef GND_5_o_GND_5_o_mux_82_OUT_0__))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef fft_state_FSM_FFd2_In_SW0))
                (portRef I4 (instanceRef fft_state_FSM_FFd2_In_renamed_10))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef fft_state_FSM_FFd1_In_SW0))
                (portRef I5 (instanceRef fft_state_FSM_FFd1_In_renamed_11))
              )
            )
            (net N11
              (joined
                (portRef O (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT7_SW0))
                (portRef I4 (instanceRef Mmux_master_state_1__mag_state_1__wide_mux_51_OUT7))
              )
            )
            (net N13
              (joined
                (portRef O (instanceRef &_n0387_inv_SW0))
                (portRef I4 (instanceRef &_n0387_inv_renamed_12))
              )
            )
            (net N15
              (joined
                (portRef O (instanceRef master_state_FSM_FFd2_In_SW0))
                (portRef I4 (instanceRef master_state_FSM_FFd2_In_renamed_13))
              )
            )
            (net (rename vga_instance_GND_24_o_v_counter_9__AND_10_o1 "vga_instance/GND_24_o_v_counter[9]_AND_10_o1")
              (joined
                (portRef O (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o1_renamed_14))
                (portRef I4 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o2_renamed_15))
              )
            )
            (net (rename vga_instance_GND_24_o_v_counter_9__AND_10_o2 "vga_instance/GND_24_o_v_counter[9]_AND_10_o2")
              (joined
                (portRef O (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o2_renamed_15))
                (portRef I5 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o5))
              )
            )
            (net (rename vga_instance_GND_24_o_v_counter_9__AND_10_o3 "vga_instance/GND_24_o_v_counter[9]_AND_10_o3")
              (joined
                (portRef O (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o3_renamed_16))
                (portRef I4 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o4_renamed_17))
              )
            )
            (net (rename vga_instance_GND_24_o_v_counter_9__AND_10_o4 "vga_instance/GND_24_o_v_counter[9]_AND_10_o4")
              (joined
                (portRef O (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o4_renamed_17))
                (portRef I4 (instanceRef vga_instance_GND_24_o_v_counter_9__AND_10_o5))
              )
            )
            (net N17
              (joined
                (portRef O (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9__SW0))
                (portRef I5 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_inv1))
                (portRef I4 (instanceRef vga_instance_PWR_18_o_h_counter_9__equal_16_o_9__))
              )
            )
            (net (rename adc_data_7_ "adc_data<7>")
              (joined
                (portRef (member adc_data 0))
                (portRef I (instanceRef adc_data_7_IBUF_renamed_18))
              )
            )
            (net (rename adc_data_6_ "adc_data<6>")
              (joined
                (portRef (member adc_data 1))
                (portRef I (instanceRef adc_data_6_IBUF_renamed_19))
              )
            )
            (net (rename adc_data_5_ "adc_data<5>")
              (joined
                (portRef (member adc_data 2))
                (portRef I (instanceRef adc_data_5_IBUF_renamed_20))
              )
            )
            (net (rename adc_data_4_ "adc_data<4>")
              (joined
                (portRef (member adc_data 3))
                (portRef I (instanceRef adc_data_4_IBUF_renamed_21))
              )
            )
            (net (rename adc_data_3_ "adc_data<3>")
              (joined
                (portRef (member adc_data 4))
                (portRef I (instanceRef adc_data_3_IBUF_renamed_22))
              )
            )
            (net (rename adc_data_2_ "adc_data<2>")
              (joined
                (portRef (member adc_data 5))
                (portRef I (instanceRef adc_data_2_IBUF_renamed_23))
              )
            )
            (net (rename adc_data_1_ "adc_data<1>")
              (joined
                (portRef (member adc_data 6))
                (portRef I (instanceRef adc_data_1_IBUF_renamed_24))
              )
            )
            (net (rename adc_data_0_ "adc_data<0>")
              (joined
                (portRef (member adc_data 7))
                (portRef I (instanceRef adc_data_0_IBUF_renamed_25))
              )
            )
            (net rst
              (joined
                (portRef rst)
                (portRef I (instanceRef rst_IBUF_renamed_26))
              )
            )
            (net (rename blue_1_ "blue<1>")
              (joined
                (portRef (member blue 0))
                (portRef O (instanceRef blue_1_OBUF))
              )
            )
            (net (rename blue_0_ "blue<0>")
              (joined
                (portRef (member blue 1))
                (portRef O (instanceRef blue_0_OBUF_renamed_27))
              )
            )
            (net (rename red_2_ "red<2>")
              (joined
                (portRef (member red 0))
                (portRef O (instanceRef red_2_OBUF_renamed_28))
              )
            )
            (net (rename red_1_ "red<1>")
              (joined
                (portRef (member red 1))
                (portRef O (instanceRef red_1_OBUF))
              )
            )
            (net (rename red_0_ "red<0>")
              (joined
                (portRef (member red 2))
                (portRef O (instanceRef red_0_OBUF))
              )
            )
            (net (rename green_2_ "green<2>")
              (joined
                (portRef (member green 0))
                (portRef O (instanceRef green_2_OBUF))
              )
            )
            (net (rename green_1_ "green<1>")
              (joined
                (portRef (member green 1))
                (portRef O (instanceRef green_1_OBUF))
              )
            )
            (net (rename green_0_ "green<0>")
              (joined
                (portRef (member green 2))
                (portRef O (instanceRef green_0_OBUF))
              )
            )
            (net adc_clk
              (joined
                (portRef adc_clk)
                (portRef O (instanceRef adc_clk_OBUF_renamed_29))
              )
            )
            (net hs
              (joined
                (portRef hs)
                (portRef O (instanceRef hs_OBUF))
              )
            )
            (net vs
              (joined
                (portRef vs)
                (portRef O (instanceRef vs_OBUF))
              )
            )
            (net fft_ce_glue_set
              (joined
                (portRef D (instanceRef fft_ce_renamed_30))
                (portRef O (instanceRef fft_ce_glue_set_renamed_36))
              )
            )
            (net adc_ram_in_we_0_rstpot
              (joined
                (portRef D (instanceRef adc_ram_in_we_0_renamed_31))
                (portRef O (instanceRef adc_ram_in_we_0_rstpot_renamed_42))
              )
            )
            (net fft_start_rstpot
              (joined
                (portRef D (instanceRef fft_start_renamed_32))
                (portRef O (instanceRef fft_start_rstpot_renamed_37))
              )
            )
            (net fft_ram_in_en_rstpot
              (joined
                (portRef D (instanceRef fft_ram_in_en_renamed_33))
                (portRef O (instanceRef fft_ram_in_en_rstpot_renamed_38))
              )
            )
            (net fft_ram_out_en_rstpot
              (joined
                (portRef D (instanceRef fft_ram_out_en_renamed_34))
                (portRef O (instanceRef fft_ram_out_en_rstpot_renamed_40))
              )
            )
            (net adc_state_rstpot
              (joined
                (portRef D (instanceRef adc_state_renamed_35))
                (portRef O (instanceRef adc_state_rstpot_renamed_41))
              )
            )
            (net (rename vga_instance_y_pos_9_rstpot "vga_instance/y_pos_9_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_y_pos_9))
                (portRef O (instanceRef vga_instance_y_pos_9_rstpot_renamed_43))
              )
            )
            (net (rename vga_instance_y_pos_8_rstpot "vga_instance/y_pos_8_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_y_pos_8))
                (portRef O (instanceRef vga_instance_y_pos_8_rstpot_renamed_44))
              )
            )
            (net (rename vga_instance_y_pos_7_rstpot "vga_instance/y_pos_7_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_y_pos_7))
                (portRef O (instanceRef vga_instance_y_pos_7_rstpot_renamed_45))
              )
            )
            (net (rename vga_instance_y_pos_6_rstpot "vga_instance/y_pos_6_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_y_pos_6))
                (portRef O (instanceRef vga_instance_y_pos_6_rstpot_renamed_56))
              )
            )
            (net (rename vga_instance_y_pos_5_rstpot "vga_instance/y_pos_5_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_y_pos_5))
                (portRef O (instanceRef vga_instance_y_pos_5_rstpot_renamed_46))
              )
            )
            (net (rename vga_instance_y_pos_4_rstpot "vga_instance/y_pos_4_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_y_pos_4))
                (portRef O (instanceRef vga_instance_y_pos_4_rstpot_renamed_47))
              )
            )
            (net (rename vga_instance_y_pos_3_rstpot "vga_instance/y_pos_3_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_y_pos_3))
                (portRef O (instanceRef vga_instance_y_pos_3_rstpot_renamed_48))
              )
            )
            (net (rename vga_instance_y_pos_2_rstpot "vga_instance/y_pos_2_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_y_pos_2))
                (portRef O (instanceRef vga_instance_y_pos_2_rstpot_renamed_57))
              )
            )
            (net (rename vga_instance_y_pos_1_rstpot "vga_instance/y_pos_1_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_y_pos_1))
                (portRef O (instanceRef vga_instance_y_pos_1_rstpot_renamed_61))
              )
            )
            (net (rename vga_instance_y_pos_0_rstpot "vga_instance/y_pos_0_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_y_pos_0))
                (portRef O (instanceRef vga_instance_y_pos_0_rstpot_renamed_59))
              )
            )
            (net (rename vga_instance_x_pos_9_rstpot "vga_instance/x_pos_9_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_x_pos_9))
                (portRef O (instanceRef vga_instance_x_pos_9_rstpot_renamed_49))
              )
            )
            (net (rename vga_instance_x_pos_8_rstpot "vga_instance/x_pos_8_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_x_pos_8))
                (portRef O (instanceRef vga_instance_x_pos_8_rstpot_renamed_50))
              )
            )
            (net (rename vga_instance_x_pos_7_rstpot "vga_instance/x_pos_7_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_x_pos_7))
                (portRef O (instanceRef vga_instance_x_pos_7_rstpot_renamed_51))
              )
            )
            (net (rename vga_instance_x_pos_6_rstpot "vga_instance/x_pos_6_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_x_pos_6))
                (portRef O (instanceRef vga_instance_x_pos_6_rstpot_renamed_58))
              )
            )
            (net (rename vga_instance_x_pos_5_rstpot "vga_instance/x_pos_5_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_x_pos_5))
                (portRef O (instanceRef vga_instance_x_pos_5_rstpot_renamed_62))
              )
            )
            (net (rename vga_instance_x_pos_4_rstpot "vga_instance/x_pos_4_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_x_pos_4))
                (portRef O (instanceRef vga_instance_x_pos_4_rstpot_renamed_60))
              )
            )
            (net (rename vga_instance_x_pos_3_rstpot "vga_instance/x_pos_3_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_x_pos_3))
                (portRef O (instanceRef vga_instance_x_pos_3_rstpot_renamed_52))
              )
            )
            (net (rename vga_instance_x_pos_2_rstpot "vga_instance/x_pos_2_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_x_pos_2))
                (portRef O (instanceRef vga_instance_x_pos_2_rstpot_renamed_53))
              )
            )
            (net (rename vga_instance_x_pos_1_rstpot "vga_instance/x_pos_1_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_x_pos_1))
                (portRef O (instanceRef vga_instance_x_pos_1_rstpot_renamed_54))
              )
            )
            (net (rename vga_instance_x_pos_0_rstpot "vga_instance/x_pos_0_rstpot")
              (joined
                (portRef D (instanceRef vga_instance_x_pos_0))
                (portRef O (instanceRef vga_instance_x_pos_0_rstpot_renamed_55))
              )
            )
            (net N19
              (joined
                (portRef O (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_F))
                (portRef I0 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_renamed_63))
              )
            )
            (net N20
              (joined
                (portRef O (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_G))
                (portRef I1 (instanceRef vga_ram_out_data_7__y_pos_7__LessThan_81_o1_renamed_63))
              )
            )
          )
      )
    )
  )

  (design fft_with_ram
    (cellRef fft_with_ram
      (libraryRef fft_with_ram_lib)
    )
    (property PART (string "xc6slx16-3-csg324") (owner "Xilinx"))
  )
)

