
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/flash_ctrl/rtl/flash_mp.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Flash Memory Protection</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module flash_mp #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int MpRegions = 8,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int NumBanks = 2,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int AllPagesW = 16,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int TotalRegions = MpRegions+1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int BankW = $clog2(NumBanks)</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // configuration from sw</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input flash_ctrl_reg_pkg::flash_ctrl_reg2hw_mp_region_cfg_mreg_t [TotalRegions-1:0] region_cfgs_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input flash_ctrl_reg_pkg::flash_ctrl_reg2hw_mp_bank_cfg_mreg_t [NumBanks-1:0] bank_cfgs_i,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // interface signals to/from *_ctrl</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input [AllPagesW-1:0] req_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input addr_ovfl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input [BankW-1:0] req_bk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rd_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input prog_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input pg_erase_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input bk_erase_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic rd_done_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic prog_done_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic erase_done_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic error_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [AllPagesW-1:0] err_addr_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [BankW-1:0] err_bank_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // interface signals to/from flash_phy</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic req_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic rd_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic prog_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic pg_erase_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic bk_erase_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rd_done_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input prog_done_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input erase_done_i</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 ">  import flash_ctrl_pkg::*;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // There could be multiple region matches due to region overlap</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [AllPagesW-1:0] region_end[TotalRegions];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [TotalRegions-1:0] region_match;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [TotalRegions-1:0] region_sel;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [TotalRegions-1:0] rd_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [TotalRegions-1:0] prog_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [TotalRegions-1:0] pg_erase_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [NumBanks-1:0] bk_erase_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic final_rd_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic final_prog_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic final_pg_erase_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic final_bk_erase_en;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Lower indices always have priority</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign region_sel[0] = region_match[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  for (genvar i = 1; i < TotalRegions; i++) begin: gen_region_priority</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign region_sel[i] = region_match[i] & ~|region_match[i-1:0];</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // check for region match</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    for (int unsigned i = 0; i < TotalRegions; i++) begin: region_comps</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      region_end[i] = region_cfgs_i[i].base.q + region_cfgs_i[i].size.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      region_match[i] = req_addr_i >= region_cfgs_i[i].base.q &</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                        req_addr_i <  region_end[i] &</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                        req_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      rd_en[i] = region_cfgs_i[i].en.q & region_cfgs_i[i].rd_en.q & region_sel[i];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      prog_en[i] = region_cfgs_i[i].en.q & region_cfgs_i[i].prog_en.q & region_sel[i];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      pg_erase_en[i] = region_cfgs_i[i].en.q & region_cfgs_i[i].erase_en.q & region_sel[i];</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // check for bank erase</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    for (int unsigned i = 0; i < NumBanks; i++) begin: bank_comps</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      bk_erase_en[i] = (req_bk_i == i) & bank_cfgs_i[i].q;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign final_rd_en = rd_i & |rd_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign final_prog_en = prog_i & |prog_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign final_pg_erase_en = pg_erase_i & |pg_erase_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign final_bk_erase_en = bk_erase_i & |bk_erase_en;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rd_o = req_i & final_rd_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prog_o = req_i & final_prog_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign pg_erase_o = req_i & final_pg_erase_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign bk_erase_o = req_i & final_bk_erase_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign req_o = rd_o | prog_o | pg_erase_o | bk_erase_o;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic txn_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic txn_ens;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic no_allowed_txn;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign txn_ens = final_rd_en | final_prog_en | final_pg_erase_en | final_bk_erase_en;</pre>
<pre style="margin:0; padding:0 ">  // if incoming address overflowed or no transaction enbales, error back</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign no_allowed_txn = req_i & (addr_ovfl_i | ~txn_ens);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // return done and error the next cycle</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      txn_err <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      err_addr_o <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      err_bank_o <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if (txn_err) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      txn_err <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if (no_allowed_txn) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      txn_err <= 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      err_addr_o <= req_addr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      err_bank_o <= req_bk_i;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rd_done_o = rd_done_i | txn_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prog_done_o = prog_done_i | txn_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign erase_done_o = erase_done_i | txn_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign error_o = txn_err;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //////////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Assertions, Assumptions, and Coverpoints //</pre>
<pre style="margin:0; padding:0 ">  //////////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Bank erase enable should always be one-hot.  We cannot erase multiple banks</pre>
<pre style="margin:0; padding:0 ">  // at the same time</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(bkEraseEnOnehot_a, (req_o & bk_erase_o) |-> $onehot(bk_erase_en), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  // Requests can only happen one at a time</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(requestTypesOnehot_a, req_o |-> $onehot({rd_o, prog_o, pg_erase_o, bk_erase_o}),</pre>
<pre style="margin:0; padding:0 ">                                                    clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule // flash_erase_ctrl</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
