# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../QPSKBlock2.srcs/sources_1/new/control.vhd" \
"../../../../QPSKBlock2.srcs/sim_1/new/controlTB.vhd" \

# Do not sort compile order
nosort
