// -------------------------------------------------------------
// 
// File Name: C:\Users\acer\OneDrive\Documents\ITS CAK V2\Magang\BRIN\Progress\Matlab Simulink\HDL Coder\proyek\RSP\RSP\RSP\RADIX22FFT_SDNF2_2_block12.v
// Created: 2023-09-29 06:09:50
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: RADIX22FFT_SDNF2_2_block12
// Source Path: RSP/RSP/Velocity Processor/Doppler Processing/Doppler Processor/FFT/RADIX22FFT_SDNF2_2
// Hierarchy Level: 5
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module RADIX22FFT_SDNF2_2_block12
          (clk,
           reset,
           enb,
           rotate_27,
           dout_12_re,
           dout_12_im,
           dout_28_re,
           dout_28_im,
           dout_1_vld,
           dout_27_re,
           dout_27_im,
           dout_28_re_1,
           dout_28_im_1);


  input   clk;
  input   reset;
  input   enb;
  input   rotate_27;  // ufix1
  input   signed [12:0] dout_12_re;  // sfix13_En10
  input   signed [12:0] dout_12_im;  // sfix13_En10
  input   signed [12:0] dout_28_re;  // sfix13_En10
  input   signed [12:0] dout_28_im;  // sfix13_En10
  input   dout_1_vld;
  output  signed [13:0] dout_27_re;  // sfix14_En10
  output  signed [13:0] dout_27_im;  // sfix14_En10
  output  signed [13:0] dout_28_re_1;  // sfix14_En10
  output  signed [13:0] dout_28_im_1;  // sfix14_En10


  wire signed [13:0] din1_re;  // sfix14_En10
  wire signed [13:0] din1_im;  // sfix14_En10
  wire signed [13:0] din2_re;  // sfix14_En10
  wire signed [13:0] din2_im;  // sfix14_En10
  reg  Radix22ButterflyG2_NF_din_vld_dly;
  reg signed [14:0] Radix22ButterflyG2_NF_btf1_re_reg;  // sfix15
  reg signed [14:0] Radix22ButterflyG2_NF_btf1_im_reg;  // sfix15
  reg signed [14:0] Radix22ButterflyG2_NF_btf2_re_reg;  // sfix15
  reg signed [14:0] Radix22ButterflyG2_NF_btf2_im_reg;  // sfix15
  reg  Radix22ButterflyG2_NF_din_vld_dly_next;
  reg signed [14:0] Radix22ButterflyG2_NF_btf1_re_reg_next;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_btf1_im_reg_next;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_btf2_re_reg_next;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_btf2_im_reg_next;  // sfix15_En10
  reg signed [13:0] dout_27_re_1;  // sfix14_En10
  reg signed [13:0] dout_27_im_1;  // sfix14_En10
  reg signed [13:0] dout_28_re_2;  // sfix14_En10
  reg signed [13:0] dout_28_im_2;  // sfix14_En10
  reg  dout_2_vld;
  reg signed [14:0] Radix22ButterflyG2_NF_add_cast;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_add_cast_0;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_add_cast_1;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_add_cast_2;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_sub_cast;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_sub_cast_0;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_sub_cast_1;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_sub_cast_2;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_add_cast_3;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_add_cast_4;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_add_cast_5;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_add_cast_6;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_sub_cast_3;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_sub_cast_4;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_sub_cast_5;  // sfix15_En10
  reg signed [14:0] Radix22ButterflyG2_NF_sub_cast_6;  // sfix15_En10


  assign din1_re = {dout_12_re[12], dout_12_re};



  assign din1_im = {dout_12_im[12], dout_12_im};



  assign din2_re = {dout_28_re[12], dout_28_re};



  assign din2_im = {dout_28_im[12], dout_28_im};



  // Radix22ButterflyG2_NF
  always @(posedge clk or posedge reset)
    begin : Radix22ButterflyG2_NF_process
      if (reset == 1'b1) begin
        Radix22ButterflyG2_NF_din_vld_dly <= 1'b0;
        Radix22ButterflyG2_NF_btf1_re_reg <= 15'sb000000000000000;
        Radix22ButterflyG2_NF_btf1_im_reg <= 15'sb000000000000000;
        Radix22ButterflyG2_NF_btf2_re_reg <= 15'sb000000000000000;
        Radix22ButterflyG2_NF_btf2_im_reg <= 15'sb000000000000000;
      end
      else begin
        if (enb) begin
          Radix22ButterflyG2_NF_din_vld_dly <= Radix22ButterflyG2_NF_din_vld_dly_next;
          Radix22ButterflyG2_NF_btf1_re_reg <= Radix22ButterflyG2_NF_btf1_re_reg_next;
          Radix22ButterflyG2_NF_btf1_im_reg <= Radix22ButterflyG2_NF_btf1_im_reg_next;
          Radix22ButterflyG2_NF_btf2_re_reg <= Radix22ButterflyG2_NF_btf2_re_reg_next;
          Radix22ButterflyG2_NF_btf2_im_reg <= Radix22ButterflyG2_NF_btf2_im_reg_next;
        end
      end
    end

  always @(Radix22ButterflyG2_NF_btf1_im_reg, Radix22ButterflyG2_NF_btf1_re_reg,
       Radix22ButterflyG2_NF_btf2_im_reg, Radix22ButterflyG2_NF_btf2_re_reg,
       Radix22ButterflyG2_NF_din_vld_dly, din1_im, din1_re, din2_im, din2_re,
       dout_1_vld, rotate_27) begin
    Radix22ButterflyG2_NF_add_cast_1 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_add_cast_2 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_sub_cast_1 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_sub_cast_2 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_add_cast_5 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_add_cast_6 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_sub_cast_5 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_sub_cast_6 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_add_cast = 15'sb000000000000000;
    Radix22ButterflyG2_NF_add_cast_0 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_sub_cast = 15'sb000000000000000;
    Radix22ButterflyG2_NF_sub_cast_0 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_add_cast_3 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_add_cast_4 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_sub_cast_3 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_sub_cast_4 = 15'sb000000000000000;
    Radix22ButterflyG2_NF_btf1_re_reg_next = Radix22ButterflyG2_NF_btf1_re_reg;
    Radix22ButterflyG2_NF_btf1_im_reg_next = Radix22ButterflyG2_NF_btf1_im_reg;
    Radix22ButterflyG2_NF_btf2_re_reg_next = Radix22ButterflyG2_NF_btf2_re_reg;
    Radix22ButterflyG2_NF_btf2_im_reg_next = Radix22ButterflyG2_NF_btf2_im_reg;
    Radix22ButterflyG2_NF_din_vld_dly_next = dout_1_vld;
    if (rotate_27 != 1'b0) begin
      if (dout_1_vld) begin
        Radix22ButterflyG2_NF_add_cast_1 = {din1_re[13], din1_re};
        Radix22ButterflyG2_NF_add_cast_2 = {din2_im[13], din2_im};
        Radix22ButterflyG2_NF_btf1_re_reg_next = Radix22ButterflyG2_NF_add_cast_1 + Radix22ButterflyG2_NF_add_cast_2;
        Radix22ButterflyG2_NF_sub_cast_1 = {din1_re[13], din1_re};
        Radix22ButterflyG2_NF_sub_cast_2 = {din2_im[13], din2_im};
        Radix22ButterflyG2_NF_btf2_re_reg_next = Radix22ButterflyG2_NF_sub_cast_1 - Radix22ButterflyG2_NF_sub_cast_2;
        Radix22ButterflyG2_NF_add_cast_5 = {din1_im[13], din1_im};
        Radix22ButterflyG2_NF_add_cast_6 = {din2_re[13], din2_re};
        Radix22ButterflyG2_NF_btf2_im_reg_next = Radix22ButterflyG2_NF_add_cast_5 + Radix22ButterflyG2_NF_add_cast_6;
        Radix22ButterflyG2_NF_sub_cast_5 = {din1_im[13], din1_im};
        Radix22ButterflyG2_NF_sub_cast_6 = {din2_re[13], din2_re};
        Radix22ButterflyG2_NF_btf1_im_reg_next = Radix22ButterflyG2_NF_sub_cast_5 - Radix22ButterflyG2_NF_sub_cast_6;
      end
    end
    else if (dout_1_vld) begin
      Radix22ButterflyG2_NF_add_cast = {din1_re[13], din1_re};
      Radix22ButterflyG2_NF_add_cast_0 = {din2_re[13], din2_re};
      Radix22ButterflyG2_NF_btf1_re_reg_next = Radix22ButterflyG2_NF_add_cast + Radix22ButterflyG2_NF_add_cast_0;
      Radix22ButterflyG2_NF_sub_cast = {din1_re[13], din1_re};
      Radix22ButterflyG2_NF_sub_cast_0 = {din2_re[13], din2_re};
      Radix22ButterflyG2_NF_btf2_re_reg_next = Radix22ButterflyG2_NF_sub_cast - Radix22ButterflyG2_NF_sub_cast_0;
      Radix22ButterflyG2_NF_add_cast_3 = {din1_im[13], din1_im};
      Radix22ButterflyG2_NF_add_cast_4 = {din2_im[13], din2_im};
      Radix22ButterflyG2_NF_btf1_im_reg_next = Radix22ButterflyG2_NF_add_cast_3 + Radix22ButterflyG2_NF_add_cast_4;
      Radix22ButterflyG2_NF_sub_cast_3 = {din1_im[13], din1_im};
      Radix22ButterflyG2_NF_sub_cast_4 = {din2_im[13], din2_im};
      Radix22ButterflyG2_NF_btf2_im_reg_next = Radix22ButterflyG2_NF_sub_cast_3 - Radix22ButterflyG2_NF_sub_cast_4;
    end
    dout_27_re_1 = Radix22ButterflyG2_NF_btf1_re_reg[13:0];
    dout_27_im_1 = Radix22ButterflyG2_NF_btf1_im_reg[13:0];
    dout_28_re_2 = Radix22ButterflyG2_NF_btf2_re_reg[13:0];
    dout_28_im_2 = Radix22ButterflyG2_NF_btf2_im_reg[13:0];
    dout_2_vld = Radix22ButterflyG2_NF_din_vld_dly;
  end



  assign dout_27_re = dout_27_re_1;

  assign dout_27_im = dout_27_im_1;

  assign dout_28_re_1 = dout_28_re_2;

  assign dout_28_im_1 = dout_28_im_2;

endmodule  // RADIX22FFT_SDNF2_2_block12

