

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Wed Apr 24 15:14:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution11 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455  |equalizer_Pipeline_Shift_Accumulate_Loop  |      110|      110|  1.100 us|  1.100 us|  110|  110|       no|
        |grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465        |equalizer_Pipeline_VITIS_LOOP_51_1        |      115|      115|  1.150 us|  1.150 us|  115|  115|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop      |        ?|        ?|  2 ~ 1151|          -|          -|     ?|        no|
        | + Coef_Clear_Loop  |      792|      792|         8|          -|          -|    99|        no|
        | + Coef_Read_Loop   |      354|      354|       118|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    203|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|    1752|   2138|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    831|    -|
|Register         |        -|    -|     541|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    3|    2293|   3172|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    1|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                      |control_s_axi                             |        0|   0|  100|   168|    0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455  |equalizer_Pipeline_Shift_Accumulate_Loop  |        0|   0|  358|   267|    0|
    |grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465        |equalizer_Pipeline_VITIS_LOOP_51_1        |        0|   0|  411|   335|    0|
    |gmem_m_axi_U                                         |gmem_m_axi                                |        0|   0|  718|  1318|    0|
    |mul_32s_32s_32_2_1_U18                               |mul_32s_32s_32_2_1                        |        0|   3|  165|    50|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |Total                                                |                                          |        0|   3| 1752|  2138|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |coefs_2_U           |coefs_2_RAM_AUTO_1R1W           |        1|  0|   0|    0|    99|   32|     1|         3168|
    |signal_shift_reg_U  |signal_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        2|  0|   0|    0|   198|   64|     2|         6336|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |accumulate_fu_597_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln42_fu_686_p2                |         +|   0|  0|  15|           8|           2|
    |add_ln43_fu_661_p2                |         +|   0|  0|  71|          64|          64|
    |j_1_fu_698_p2                     |         +|   0|  0|  10|           2|           1|
    |icmp_ln34_fu_571_p2               |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln48_fu_692_p2               |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln67_fu_704_p2               |      icmp|   0|  0|  18|          32|          16|
    |ap_block_state15                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state28                  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op127_write_state15  |        or|   0|  0|   2|           1|           1|
    |select_ln17_1_fu_710_p3           |    select|   0|  0|  13|           1|          13|
    |select_ln17_fu_577_p3             |    select|   0|  0|   5|           1|           5|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 203|         177|         154|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  130|         29|    1|         29|
    |ap_phi_mux_tmp_data_V_5_phi_fu_378_p8  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_dest_V_1_phi_fu_298_p8  |    9|          2|    1|          2|
    |ap_phi_mux_tmp_id_V_1_phi_fu_314_p8    |    9|          2|    1|          2|
    |ap_phi_mux_tmp_keep_V_1_phi_fu_362_p8  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_strb_V_1_phi_fu_346_p8  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_user_V_1_phi_fu_330_p8  |    9|          2|    1|          2|
    |coef_scale_reg_412                     |    9|          2|   32|         64|
    |coefs_2_address0                       |   14|          3|    7|         21|
    |coefs_2_ce0                            |   14|          3|    1|          3|
    |coefs_2_ce1                            |    9|          2|    1|          2|
    |coefs_2_d0                             |   14|          3|   32|         96|
    |coefs_2_we0                            |   14|          3|    1|          3|
    |gmem_ARADDR                            |   20|          4|   64|        256|
    |gmem_ARLEN                             |   20|          4|   32|        128|
    |gmem_ARVALID                           |   20|          4|    1|          4|
    |gmem_AWADDR                            |   14|          3|   64|        192|
    |gmem_AWLEN                             |   14|          3|   32|         96|
    |gmem_AWVALID                           |   14|          3|    1|          3|
    |gmem_BREADY                            |   14|          3|    1|          3|
    |gmem_RREADY                            |   20|          4|    1|          4|
    |gmem_WDATA                             |   14|          3|   32|         96|
    |gmem_WSTRB                             |   14|          3|    4|         12|
    |gmem_WVALID                            |   14|          3|    1|          3|
    |gmem_blk_n_AR                          |    9|          2|    1|          2|
    |gmem_blk_n_AW                          |    9|          2|    1|          2|
    |gmem_blk_n_B                           |    9|          2|    1|          2|
    |gmem_blk_n_R                           |    9|          2|    1|          2|
    |gmem_blk_n_W                           |    9|          2|    1|          2|
    |grp_fu_590_ce                          |   14|          3|    1|          3|
    |grp_fu_590_p0                          |   20|          4|   32|        128|
    |grp_fu_590_p1                          |   20|          4|   32|        128|
    |i_1_reg_390                            |    9|          2|    8|         16|
    |input_r_TDATA_blk_n                    |    9|          2|    1|          2|
    |input_r_TREADY_int_regslice            |   14|          3|    1|          3|
    |j_reg_401                              |    9|          2|    2|          4|
    |output_r_TDATA_blk_n                   |    9|          2|    1|          2|
    |output_r_TDATA_int_regslice            |   14|          3|   32|         96|
    |output_r_TDEST_int_regslice            |   14|          3|    1|          3|
    |output_r_TID_int_regslice              |   14|          3|    1|          3|
    |output_r_TKEEP_int_regslice            |   14|          3|    4|         12|
    |output_r_TLAST_int_regslice            |   14|          3|    1|          3|
    |output_r_TSTRB_int_regslice            |   14|          3|    4|         12|
    |output_r_TUSER_int_regslice            |   14|          3|    1|          3|
    |signal_shift_reg_address0              |   14|          3|    7|         21|
    |signal_shift_reg_ce0                   |   14|          3|    1|          3|
    |signal_shift_reg_d0                    |   14|          3|   32|         96|
    |signal_shift_reg_we0                   |   14|          3|    1|          3|
    |state_fu_184                           |   20|          4|    3|         12|
    |tmp_data_V_2_reg_445                   |    9|          2|   32|         64|
    |tmp_data_V_5_reg_374                   |    9|          2|   32|         64|
    |tmp_dest_V_1_reg_294                   |    9|          2|    1|          2|
    |tmp_id_V_1_reg_310                     |    9|          2|    1|          2|
    |tmp_keep_V_1_reg_358                   |    9|          2|    4|          8|
    |tmp_last_V_1_reg_434                   |    9|          2|    1|          2|
    |tmp_strb_V_1_reg_342                   |    9|          2|    4|          8|
    |tmp_user_V_1_reg_326                   |    9|          2|    1|          2|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  831|        179|  598|       1816|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |accumulate_reg_883                                                |  32|   0|   32|          0|
    |add_ln42_reg_899                                                  |   8|   0|    8|          0|
    |ap_CS_fsm                                                         |  28|   0|   28|          0|
    |coef_scale_reg_412                                                |  32|   0|   32|          0|
    |coefs_read_reg_780                                                |  64|   0|   64|          0|
    |gmem_addr_1_reg_893                                               |  64|   0|   64|          0|
    |gmem_addr_read_reg_873                                            |  32|   0|   32|          0|
    |gmem_addr_reg_793                                                 |  64|   0|   64|          0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg  |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg        |   1|   0|    1|          0|
    |i_1_reg_390                                                       |   8|   0|    8|          0|
    |j_1_reg_907                                                       |   2|   0|    2|          0|
    |j_reg_401                                                         |   2|   0|    2|          0|
    |mul_ln84_reg_878                                                  |  32|   0|   32|          0|
    |p_4_0_0_0134_phi_reg_422                                          |   1|   0|    1|          0|
    |read_coefs_fu_180                                                 |   1|   0|    1|          0|
    |state_1_reg_817                                                   |   3|   0|   32|         29|
    |state_fu_184                                                      |   3|   0|   32|         29|
    |tmp_data_V_2_reg_445                                              |  32|   0|   32|          0|
    |tmp_data_V_5_reg_374                                              |  32|   0|   32|          0|
    |tmp_data_V_reg_821                                                |  32|   0|   32|          0|
    |tmp_dest_V_1_reg_294                                              |   1|   0|    1|          0|
    |tmp_dest_V_reg_863                                                |   1|   0|    1|          0|
    |tmp_id_V_1_reg_310                                                |   1|   0|    1|          0|
    |tmp_id_V_reg_856                                                  |   1|   0|    1|          0|
    |tmp_keep_V_1_reg_358                                              |   4|   0|    4|          0|
    |tmp_keep_V_reg_829                                                |   4|   0|    4|          0|
    |tmp_last_V_1_reg_434                                              |   1|   0|    1|          0|
    |tmp_last_V_reg_850                                                |   1|   0|    1|          0|
    |tmp_out_data_V_fu_156                                             |  32|   0|   32|          0|
    |tmp_out_dest_V_fu_176                                             |   1|   0|    1|          0|
    |tmp_out_id_V_fu_172                                               |   1|   0|    1|          0|
    |tmp_out_keep_V_fu_160                                             |   4|   0|    4|          0|
    |tmp_out_strb_V_fu_164                                             |   4|   0|    4|          0|
    |tmp_out_user_V_fu_168                                             |   1|   0|    1|          0|
    |tmp_strb_V_1_reg_342                                              |   4|   0|    4|          0|
    |tmp_strb_V_reg_836                                                |   4|   0|    4|          0|
    |tmp_user_V_1_reg_326                                              |   1|   0|    1|          0|
    |tmp_user_V_reg_843                                                |   1|   0|    1|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 541|   0|  599|         58|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|               gmem|       pointer|
|output_r_TDATA         |  out|   32|          axis|  output_r_V_data_V|       pointer|
|output_r_TVALID        |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TREADY        |   in|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TDEST         |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TKEEP         |  out|    4|          axis|  output_r_V_keep_V|       pointer|
|output_r_TSTRB         |  out|    4|          axis|  output_r_V_strb_V|       pointer|
|output_r_TUSER         |  out|    1|          axis|  output_r_V_user_V|       pointer|
|output_r_TLAST         |  out|    1|          axis|  output_r_V_last_V|       pointer|
|output_r_TID           |  out|    1|          axis|    output_r_V_id_V|       pointer|
|input_r_TDATA          |   in|   32|          axis|   input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|   input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|   input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|   input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|   input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|     input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 27 16 15 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 28 2 
16 --> 17 24 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 16 
24 --> 25 27 
25 --> 26 
26 --> 24 
27 --> 15 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_out_data_V = alloca i32 1"   --->   Operation 29 'alloca' 'tmp_out_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_out_keep_V = alloca i32 1"   --->   Operation 30 'alloca' 'tmp_out_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_out_strb_V = alloca i32 1"   --->   Operation 31 'alloca' 'tmp_out_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_out_user_V = alloca i32 1"   --->   Operation 32 'alloca' 'tmp_out_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_out_id_V = alloca i32 1"   --->   Operation 33 'alloca' 'tmp_out_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_out_dest_V = alloca i32 1"   --->   Operation 34 'alloca' 'tmp_out_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%read_coefs = alloca i32 1"   --->   Operation 35 'alloca' 'read_coefs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%state = alloca i32 1"   --->   Operation 36 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 37 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%accumulate_loc = alloca i64 1"   --->   Operation 38 'alloca' 'accumulate_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [equalizer.cpp:3]   --->   Operation 39 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 40 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (3.25ns)   --->   "%coefs_2 = alloca i64 1" [equalizer.cpp:21]   --->   Operation 61 'alloca' 'coefs_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:84]   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i62 %trunc_ln" [equalizer.cpp:84]   --->   Operation 63 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln84" [equalizer.cpp:84]   --->   Operation 64 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.82ns)   --->   "%store_ln29 = store i32 0, i32 %state" [equalizer.cpp:29]   --->   Operation 65 'store' 'store_ln29' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln29 = store i1 0, i1 %read_coefs" [equalizer.cpp:29]   --->   Operation 66 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln29 = br void %while.body" [equalizer.cpp:29]   --->   Operation 67 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.48>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1 = load i32 %tmp_out_data_V"   --->   Operation 68 'load' 'tmp_out_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1 = load i4 %tmp_out_keep_V"   --->   Operation 69 'load' 'tmp_out_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1 = load i4 %tmp_out_strb_V"   --->   Operation 70 'load' 'tmp_out_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1 = load i1 %tmp_out_user_V"   --->   Operation 71 'load' 'tmp_out_user_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1 = load i1 %tmp_out_id_V"   --->   Operation 72 'load' 'tmp_out_id_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1 = load i1 %tmp_out_dest_V"   --->   Operation 73 'load' 'tmp_out_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%state_1 = load i32 %state"   --->   Operation 74 'load' 'state_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [equalizer.cpp:18]   --->   Operation 75 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 76 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 77 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 78 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 79 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 80 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 81 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 82 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 83 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.95ns)   --->   "%switch_ln32 = switch i32 %state_1, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %sw.bb2, i32 4096, void %for.inc52.preheader" [equalizer.cpp:32]   --->   Operation 84 'switch' 'switch_ln32' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 85 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 85 'call' 'call_ln0' <Predicate = (state_1 == 4096)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%read_coefs_load = load i1 %read_coefs" [equalizer.cpp:40]   --->   Operation 86 'load' 'read_coefs_load' <Predicate = (state_1 == 17)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln40 = br i1 %read_coefs_load, void %for.inc.preheader, void %if.end32" [equalizer.cpp:40]   --->   Operation 87 'br' 'br_ln40' <Predicate = (state_1 == 17)> <Delay = 1.58>
ST_2 : Operation 88 [1/1] (1.58ns)   --->   "%br_ln42 = br void %for.inc" [equalizer.cpp:42]   --->   Operation 88 'br' 'br_ln42' <Predicate = (state_1 == 17 & !read_coefs_load)> <Delay = 1.58>
ST_2 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln34 = icmp_eq  i32 %tmp_data_V, i32 48879" [equalizer.cpp:34]   --->   Operation 89 'icmp' 'icmp_ln34' <Predicate = (state_1 == 0)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.18ns)   --->   "%select_ln17 = select i1 %icmp_ln34, i32 17, i32 0" [equalizer.cpp:17]   --->   Operation 90 'select' 'select_ln17' <Predicate = (state_1 == 0)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln100 = br i1 %tmp_last_V, void %sw.bb.if.end75_crit_edge, void %while.end" [equalizer.cpp:100]   --->   Operation 91 'br' 'br_ln100' <Predicate = (state_1 == 0)> <Delay = 1.58>
ST_2 : Operation 92 [1/1] (1.82ns)   --->   "%store_ln100 = store i32 %select_ln17, i32 %state" [equalizer.cpp:100]   --->   Operation 92 'store' 'store_ln100' <Predicate = (state_1 == 0 & !tmp_last_V)> <Delay = 1.82>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln100 = br void %if.end75" [equalizer.cpp:100]   --->   Operation 93 'br' 'br_ln100' <Predicate = (state_1 == 0 & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.58ns)   --->   "%br_ln100 = br i1 %tmp_last_V, void %if.end75, void %while.end" [equalizer.cpp:100]   --->   Operation 94 'br' 'br_ln100' <Predicate = (state_1 != 0 & state_1 != 17 & state_1 != 4096)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 96 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:84]   --->   Operation 96 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %tmp_data_V, i32 0" [equalizer.cpp:85]   --->   Operation 97 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 98 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:84]   --->   Operation 98 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 99 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:84]   --->   Operation 99 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 100 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:84]   --->   Operation 100 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:84]   --->   Operation 101 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 102 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:84]   --->   Operation 102 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 103 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:84]   --->   Operation 103 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 104 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [equalizer.cpp:84]   --->   Operation 104 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 105 [2/2] (6.91ns)   --->   "%mul_ln84 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:84]   --->   Operation 105 'mul' 'mul_ln84' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 106 [1/2] (6.91ns)   --->   "%mul_ln84 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:84]   --->   Operation 106 'mul' 'mul_ln84' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.55>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%accumulate_loc_load = load i32 %accumulate_loc"   --->   Operation 107 'load' 'accumulate_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (2.55ns)   --->   "%accumulate = add i32 %mul_ln84, i32 %accumulate_loc_load" [equalizer.cpp:84]   --->   Operation 108 'add' 'accumulate' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 109 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 1.82>
ST_15 : Operation 110 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 110 'write' 'write_ln304' <Predicate = (state_1 == 4096)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 111 [1/1] (1.58ns)   --->   "%br_ln100 = br i1 %tmp_last_V, void %for.inc52.preheader.if.end75_crit_edge, void %while.end" [equalizer.cpp:100]   --->   Operation 111 'br' 'br_ln100' <Predicate = (state_1 == 4096)> <Delay = 1.58>
ST_15 : Operation 112 [1/1] (1.82ns)   --->   "%store_ln100 = store i32 4096, i32 %state" [equalizer.cpp:100]   --->   Operation 112 'store' 'store_ln100' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 1.82>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln100 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V" [equalizer.cpp:100]   --->   Operation 113 'store' 'store_ln100' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln100 = store i1 %tmp_id_V, i1 %tmp_out_id_V" [equalizer.cpp:100]   --->   Operation 114 'store' 'store_ln100' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln100 = store i1 %tmp_user_V, i1 %tmp_out_user_V" [equalizer.cpp:100]   --->   Operation 115 'store' 'store_ln100' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln100 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V" [equalizer.cpp:100]   --->   Operation 116 'store' 'store_ln100' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln100 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V" [equalizer.cpp:100]   --->   Operation 117 'store' 'store_ln100' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 %accumulate, i32 %tmp_out_data_V" [equalizer.cpp:100]   --->   Operation 118 'store' 'store_ln100' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln100 = br void %if.end75" [equalizer.cpp:100]   --->   Operation 119 'br' 'br_ln100' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln29 = br void %while.body" [equalizer.cpp:29]   --->   Operation 120 'br' 'br_ln29' <Predicate = (state_1 != 17 & !tmp_last_V) | (state_1 == 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i1 %tmp_out_dest_V_1, void %sw.bb, i1 %tmp_out_dest_V_1, void %if.end32, i1 %tmp_dest_V, void %for.inc52.preheader, i1 %tmp_out_dest_V_1, void %sw.epilog"   --->   Operation 121 'phi' 'tmp_dest_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i1 %tmp_out_id_V_1, void %sw.bb, i1 %tmp_out_id_V_1, void %if.end32, i1 %tmp_id_V, void %for.inc52.preheader, i1 %tmp_out_id_V_1, void %sw.epilog"   --->   Operation 122 'phi' 'tmp_id_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i1 %tmp_out_user_V_1, void %sw.bb, i1 %tmp_out_user_V_1, void %if.end32, i1 %tmp_user_V, void %for.inc52.preheader, i1 %tmp_out_user_V_1, void %sw.epilog"   --->   Operation 123 'phi' 'tmp_user_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i4 %tmp_out_strb_V_1, void %sw.bb, i4 %tmp_out_strb_V_1, void %if.end32, i4 %tmp_strb_V, void %for.inc52.preheader, i4 %tmp_out_strb_V_1, void %sw.epilog"   --->   Operation 124 'phi' 'tmp_strb_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i4 %tmp_out_keep_V_1, void %sw.bb, i4 %tmp_out_keep_V_1, void %if.end32, i4 %tmp_keep_V, void %for.inc52.preheader, i4 %tmp_out_keep_V_1, void %sw.epilog"   --->   Operation 125 'phi' 'tmp_keep_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = phi i32 %tmp_out_data_V_1, void %sw.bb, i32 %tmp_out_data_V_1, void %if.end32, i32 %accumulate, void %for.inc52.preheader, i32 %tmp_out_data_V_1, void %sw.epilog"   --->   Operation 126 'phi' 'tmp_data_V_5' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 127 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 127 'write' 'write_ln304' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 2> <Delay = 3.52>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%i_1 = phi i8 %add_ln42, void %for.inc.split, i8 98, void %for.inc.preheader" [equalizer.cpp:42]   --->   Operation 128 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %i_1" [equalizer.cpp:42]   --->   Operation 129 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [equalizer.cpp:42]   --->   Operation 130 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 99, i64 99, i64 99"   --->   Operation 131 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %tmp, void %for.inc.split, void %VITIS_LOOP_51_1.preheader" [equalizer.cpp:42]   --->   Operation 132 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i8 %i_1" [equalizer.cpp:43]   --->   Operation 133 'trunc' 'trunc_ln43' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln43, i2 0" [equalizer.cpp:43]   --->   Operation 134 'bitconcatenate' 'shl_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %shl_ln1" [equalizer.cpp:43]   --->   Operation 135 'zext' 'zext_ln43' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (3.52ns)   --->   "%add_ln43 = add i64 %zext_ln43, i64 %coefs_read" [equalizer.cpp:43]   --->   Operation 136 'add' 'add_ln43' <Predicate = (!tmp)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln43, i32 2, i32 63" [equalizer.cpp:43]   --->   Operation 137 'partselect' 'trunc_ln2' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i62 %trunc_ln2" [equalizer.cpp:43]   --->   Operation 138 'sext' 'sext_ln43' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln43" [equalizer.cpp:43]   --->   Operation 139 'getelementptr' 'gmem_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%coefs_2_addr = getelementptr i32 %coefs_2, i64 0, i64 %zext_ln42" [equalizer.cpp:44]   --->   Operation 140 'getelementptr' 'coefs_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %coefs_2_addr" [equalizer.cpp:44]   --->   Operation 141 'store' 'store_ln44' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_16 : Operation 142 [1/1] (1.91ns)   --->   "%add_ln42 = add i8 %i_1, i8 255" [equalizer.cpp:42]   --->   Operation 142 'add' 'add_ln42' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln48 = br void %VITIS_LOOP_51_1" [equalizer.cpp:48]   --->   Operation 143 'br' 'br_ln48' <Predicate = (tmp)> <Delay = 1.58>

State 17 <SV = 3> <Delay = 7.30>
ST_17 : Operation 144 [1/1] (7.30ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [equalizer.cpp:43]   --->   Operation 144 'writereq' 'gmem_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 4> <Delay = 7.30>
ST_18 : Operation 145 [1/1] (7.30ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_1, i32 0, i4 15" [equalizer.cpp:43]   --->   Operation 145 'write' 'write_ln43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 146 [5/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [equalizer.cpp:43]   --->   Operation 146 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 147 [4/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [equalizer.cpp:43]   --->   Operation 147 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 148 [3/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [equalizer.cpp:43]   --->   Operation 148 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 149 [2/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [equalizer.cpp:43]   --->   Operation 149 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 9> <Delay = 7.30>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [equalizer.cpp:9]   --->   Operation 150 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [equalizer.cpp:43]   --->   Operation 151 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc" [equalizer.cpp:42]   --->   Operation 152 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 24 <SV = 3> <Delay = 4.47>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%j = phi i2 %j_1, void %VITIS_LOOP_51_1.split, i2 0, void %VITIS_LOOP_51_1.preheader"   --->   Operation 153 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%coef_scale = phi i32 %tmp_data_V_4, void %VITIS_LOOP_51_1.split, i32 %tmp_data_V, void %VITIS_LOOP_51_1.preheader"   --->   Operation 154 'phi' 'coef_scale' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%p_4_0_0_0134_phi = phi i1 %tmp_last_V_2, void %VITIS_LOOP_51_1.split, i1 0, void %VITIS_LOOP_51_1.preheader"   --->   Operation 155 'phi' 'p_4_0_0_0134_phi' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.95ns)   --->   "%icmp_ln48 = icmp_eq  i2 %j, i2 3" [equalizer.cpp:48]   --->   Operation 156 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 157 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (1.56ns)   --->   "%j_1 = add i2 %j, i2 1" [equalizer.cpp:48]   --->   Operation 158 'add' 'j_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %VITIS_LOOP_51_1.split, void %if.end32.loopexit" [equalizer.cpp:48]   --->   Operation 159 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 160 'wait' 'empty_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 161 [2/2] (3.52ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_51_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read, i32 %coefs_2"   --->   Operation 161 'call' 'call_ln283' <Predicate = (!icmp_ln48)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 162 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end32"   --->   Operation 162 'br' 'br_ln0' <Predicate = (icmp_ln48)> <Delay = 1.58>

State 25 <SV = 4> <Delay = 0.00>
ST_25 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_51_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read, i32 %coefs_2"   --->   Operation 163 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 5> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [equalizer.cpp:15]   --->   Operation 164 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%empty_26 = wait i32 @_ssdm_op_Wait"   --->   Operation 165 'wait' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%empty_27 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 166 'read' 'empty_27' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue i44 %empty_27"   --->   Operation 167 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue i44 %empty_27"   --->   Operation 168 'extractvalue' 'tmp_last_V_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln48 = br void %VITIS_LOOP_51_1" [equalizer.cpp:48]   --->   Operation 169 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>

State 27 <SV = 4> <Delay = 5.00>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 %tmp_last_V, void %sw.bb2, i1 %p_4_0_0_0134_phi, void %if.end32.loopexit"   --->   Operation 170 'phi' 'tmp_last_V_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln67)   --->   "%tmp_data_V_2 = phi i32 %tmp_data_V, void %sw.bb2, i32 %coef_scale, void %if.end32.loopexit"   --->   Operation 171 'phi' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln67 = icmp_eq  i32 %tmp_data_V_2, i32 43962" [equalizer.cpp:67]   --->   Operation 172 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 173 [1/1] (0.70ns)   --->   "%select_ln17_1 = select i1 %icmp_ln67, i32 4096, i32 17" [equalizer.cpp:17]   --->   Operation 173 'select' 'select_ln17_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 174 [1/1] (1.58ns)   --->   "%br_ln100 = br i1 %tmp_last_V_1, void %if.end32.if.end75_crit_edge, void %while.end" [equalizer.cpp:100]   --->   Operation 174 'br' 'br_ln100' <Predicate = true> <Delay = 1.58>
ST_27 : Operation 175 [1/1] (1.82ns)   --->   "%store_ln100 = store i32 %select_ln17_1, i32 %state" [equalizer.cpp:100]   --->   Operation 175 'store' 'store_ln100' <Predicate = (!tmp_last_V_1)> <Delay = 1.82>
ST_27 : Operation 176 [1/1] (1.58ns)   --->   "%store_ln100 = store i1 1, i1 %read_coefs" [equalizer.cpp:100]   --->   Operation 176 'store' 'store_ln100' <Predicate = (!tmp_last_V_1)> <Delay = 1.58>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln100 = br void %if.end75" [equalizer.cpp:100]   --->   Operation 177 'br' 'br_ln100' <Predicate = (!tmp_last_V_1)> <Delay = 0.00>

State 28 <SV = 15> <Delay = 0.00>
ST_28 : Operation 178 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 178 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [equalizer.cpp:106]   --->   Operation 179 'ret' 'ret_ln106' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ signal_shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_out_data_V      (alloca           ) [ 00111111111111111111111111110]
tmp_out_keep_V      (alloca           ) [ 00111111111111111111111111110]
tmp_out_strb_V      (alloca           ) [ 00111111111111111111111111110]
tmp_out_user_V      (alloca           ) [ 00111111111111111111111111110]
tmp_out_id_V        (alloca           ) [ 00111111111111111111111111110]
tmp_out_dest_V      (alloca           ) [ 00111111111111111111111111110]
read_coefs          (alloca           ) [ 01111111111111111111111111110]
state               (alloca           ) [ 01111111111111111111111111110]
coefs_read          (read             ) [ 00111111111111111111111111110]
accumulate_loc      (alloca           ) [ 00111111111111111111111111110]
spectopmodule_ln3   (spectopmodule    ) [ 00000000000000000000000000000]
specinterface_ln3   (specinterface    ) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
coefs_2             (alloca           ) [ 00111111111111111111111111110]
trunc_ln            (partselect       ) [ 00000000000000000000000000000]
sext_ln84           (sext             ) [ 00000000000000000000000000000]
gmem_addr           (getelementptr    ) [ 00111111111111111111111111110]
store_ln29          (store            ) [ 00000000000000000000000000000]
store_ln29          (store            ) [ 00000000000000000000000000000]
br_ln29             (br               ) [ 00000000000000000000000000000]
tmp_out_data_V_1    (load             ) [ 00111111111111111111111111110]
tmp_out_keep_V_1    (load             ) [ 00111111111111111111111111110]
tmp_out_strb_V_1    (load             ) [ 00111111111111111111111111110]
tmp_out_user_V_1    (load             ) [ 00111111111111111111111111110]
tmp_out_id_V_1      (load             ) [ 00111111111111111111111111110]
tmp_out_dest_V_1    (load             ) [ 00111111111111111111111111110]
state_1             (load             ) [ 00111111111111111111111111110]
specloopname_ln18   (specloopname     ) [ 00000000000000000000000000000]
empty               (read             ) [ 00000000000000000000000000000]
tmp_data_V          (extractvalue     ) [ 00111111111111111111111111110]
tmp_keep_V          (extractvalue     ) [ 00111111111111111111111111110]
tmp_strb_V          (extractvalue     ) [ 00111111111111111111111111110]
tmp_user_V          (extractvalue     ) [ 00111111111111111111111111110]
tmp_last_V          (extractvalue     ) [ 00111111111111111111111111110]
tmp_id_V            (extractvalue     ) [ 00111111111111111111111111110]
tmp_dest_V          (extractvalue     ) [ 00111111111111111111111111110]
switch_ln32         (switch           ) [ 00000000000000000000000000000]
read_coefs_load     (load             ) [ 00111111111111111111111111110]
br_ln40             (br               ) [ 00111111111111111111111111110]
br_ln42             (br               ) [ 00111111111111111111111111110]
icmp_ln34           (icmp             ) [ 00000000000000000000000000000]
select_ln17         (select           ) [ 00000000000000000000000000000]
br_ln100            (br               ) [ 00111111111111111111111111110]
store_ln100         (store            ) [ 00000000000000000000000000000]
br_ln100            (br               ) [ 00000000000000000000000000000]
br_ln100            (br               ) [ 00111111111111111111111111110]
call_ln0            (call             ) [ 00000000000000000000000000000]
store_ln85          (store            ) [ 00000000000000000000000000000]
gmem_load_1_req     (readreq          ) [ 00000000000000000000000000000]
gmem_addr_read      (read             ) [ 00000000000011000000000000000]
mul_ln84            (mul              ) [ 00000000000000100000000000000]
accumulate_loc_load (load             ) [ 00000000000000000000000000000]
accumulate          (add              ) [ 00100000000000011111111111110]
write_ln304         (write            ) [ 00000000000000000000000000000]
br_ln100            (br               ) [ 00000000000000000000000000000]
store_ln100         (store            ) [ 00000000000000000000000000000]
store_ln100         (store            ) [ 00000000000000000000000000000]
store_ln100         (store            ) [ 00000000000000000000000000000]
store_ln100         (store            ) [ 00000000000000000000000000000]
store_ln100         (store            ) [ 00000000000000000000000000000]
store_ln100         (store            ) [ 00000000000000000000000000000]
store_ln100         (store            ) [ 00000000000000000000000000000]
br_ln100            (br               ) [ 00000000000000000000000000000]
br_ln29             (br               ) [ 00000000000000000000000000000]
tmp_dest_V_1        (phi              ) [ 00011111111111110000000000001]
tmp_id_V_1          (phi              ) [ 00011111111111110000000000001]
tmp_user_V_1        (phi              ) [ 00011111111111110000000000001]
tmp_strb_V_1        (phi              ) [ 00011111111111110000000000001]
tmp_keep_V_1        (phi              ) [ 00011111111111110000000000001]
tmp_data_V_5        (phi              ) [ 00011111111111110000000000001]
i_1                 (phi              ) [ 00000000000000001000000000000]
zext_ln42           (zext             ) [ 00000000000000000000000000000]
tmp                 (bitselect        ) [ 00111111111111111111111111110]
empty_23            (speclooptripcount) [ 00000000000000000000000000000]
br_ln42             (br               ) [ 00000000000000000000000000000]
trunc_ln43          (trunc            ) [ 00000000000000000000000000000]
shl_ln1             (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln43           (zext             ) [ 00000000000000000000000000000]
add_ln43            (add              ) [ 00000000000000000000000000000]
trunc_ln2           (partselect       ) [ 00000000000000000000000000000]
sext_ln43           (sext             ) [ 00000000000000000000000000000]
gmem_addr_1         (getelementptr    ) [ 00000000000000000111111100000]
coefs_2_addr        (getelementptr    ) [ 00000000000000000000000000000]
store_ln44          (store            ) [ 00000000000000000000000000000]
add_ln42            (add              ) [ 00111111111111111111111111110]
br_ln48             (br               ) [ 00111111111111111111111111110]
gmem_addr_2_req     (writereq         ) [ 00000000000000000000000000000]
write_ln43          (write            ) [ 00000000000000000000000000000]
specloopname_ln9    (specloopname     ) [ 00000000000000000000000000000]
gmem_addr_2_resp    (writeresp        ) [ 00000000000000000000000000000]
br_ln42             (br               ) [ 00111111111111111111111111110]
j                   (phi              ) [ 00000000000000000000000010000]
coef_scale          (phi              ) [ 00111111111111110000000011010]
p_4_0_0_0134_phi    (phi              ) [ 00111111111111110000000010010]
icmp_ln48           (icmp             ) [ 00111111111111111111111111110]
empty_24            (speclooptripcount) [ 00000000000000000000000000000]
j_1                 (add              ) [ 00111111111111111111111111110]
br_ln48             (br               ) [ 00000000000000000000000000000]
empty_25            (wait             ) [ 00000000000000000000000000000]
br_ln0              (br               ) [ 00111111111111111111111111110]
call_ln283          (call             ) [ 00000000000000000000000000000]
specloopname_ln15   (specloopname     ) [ 00000000000000000000000000000]
empty_26            (wait             ) [ 00000000000000000000000000000]
empty_27            (read             ) [ 00000000000000000000000000000]
tmp_data_V_4        (extractvalue     ) [ 00111111111111111111111111110]
tmp_last_V_2        (extractvalue     ) [ 00111111111111111111111111110]
br_ln48             (br               ) [ 00111111111111111111111111110]
tmp_last_V_1        (phi              ) [ 00111111111111111111111111110]
tmp_data_V_2        (phi              ) [ 00000000000000000000000000010]
icmp_ln67           (icmp             ) [ 00000000000000000000000000000]
select_ln17_1       (select           ) [ 00000000000000000000000000000]
br_ln100            (br               ) [ 00111111111111111111111111110]
store_ln100         (store            ) [ 00000000000000000000000000000]
store_ln100         (store            ) [ 00000000000000000000000000000]
br_ln100            (br               ) [ 00000000000000000000000000000]
write_ln304         (write            ) [ 00000000000000000000000000000]
ret_ln106           (ret              ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coefs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_r_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_r_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_r_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="signal_shift_reg">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_VITIS_LOOP_51_1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_out_data_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_data_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_out_keep_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_keep_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_out_strb_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_strb_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_out_user_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_user_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_out_id_V_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_id_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_out_dest_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_dest_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="read_coefs_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_coefs/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="state_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="accumulate_loc_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accumulate_loc/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="coefs_2_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coefs_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="coefs_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coefs_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="44" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="0" index="3" bw="4" slack="0"/>
<pin id="207" dir="0" index="4" bw="1" slack="0"/>
<pin id="208" dir="0" index="5" bw="1" slack="0"/>
<pin id="209" dir="0" index="6" bw="1" slack="0"/>
<pin id="210" dir="0" index="7" bw="1" slack="0"/>
<pin id="211" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_27/26 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_readreq_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="3"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="gmem_addr_read_read_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="10"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="0" index="3" bw="4" slack="0"/>
<pin id="237" dir="0" index="4" bw="1" slack="0"/>
<pin id="238" dir="0" index="5" bw="1" slack="0"/>
<pin id="239" dir="0" index="6" bw="1" slack="0"/>
<pin id="240" dir="0" index="7" bw="1" slack="0"/>
<pin id="241" dir="0" index="8" bw="32" slack="0"/>
<pin id="242" dir="0" index="9" bw="4" slack="0"/>
<pin id="243" dir="0" index="10" bw="4" slack="0"/>
<pin id="244" dir="0" index="11" bw="1" slack="0"/>
<pin id="245" dir="0" index="12" bw="1" slack="0"/>
<pin id="246" dir="0" index="13" bw="1" slack="0"/>
<pin id="247" dir="0" index="14" bw="1" slack="0"/>
<pin id="248" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/14 write_ln304/15 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_writeresp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_2_req/17 gmem_addr_2_resp/19 "/>
</bind>
</comp>

<comp id="265" class="1004" name="write_ln43_write_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="0" index="3" bw="1" slack="0"/>
<pin id="270" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/18 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln85_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="2"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="coefs_2_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coefs_2_addr/16 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln44_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/16 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_dest_V_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_dest_V_1_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="4" bw="1" slack="13"/>
<pin id="304" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="306" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_dest_V_1/15 "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_id_V_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_id_V_1_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="4" bw="1" slack="13"/>
<pin id="320" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="322" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_1/15 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_user_V_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_user_V_1_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="4" bw="1" slack="13"/>
<pin id="336" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="338" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_1/15 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_strb_V_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="1"/>
<pin id="344" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_strb_V_1_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="4" bw="4" slack="13"/>
<pin id="352" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="354" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="8" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_strb_V_1/15 "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_keep_V_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_keep_V_1_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="4" bw="4" slack="13"/>
<pin id="368" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="370" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="8" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_1/15 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_data_V_5_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_data_V_5_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="4" bw="32" slack="1"/>
<pin id="384" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_5/15 "/>
</bind>
</comp>

<comp id="390" class="1005" name="i_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="1"/>
<pin id="392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="i_1_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="8" slack="1"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/16 "/>
</bind>
</comp>

<comp id="401" class="1005" name="j_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="1"/>
<pin id="403" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="405" class="1004" name="j_phi_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="1" slack="1"/>
<pin id="409" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/24 "/>
</bind>
</comp>

<comp id="412" class="1005" name="coef_scale_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coef_scale (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="coef_scale_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="32" slack="2"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="coef_scale/24 "/>
</bind>
</comp>

<comp id="422" class="1005" name="p_4_0_0_0134_phi_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_4_0_0_0134_phi (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_4_0_0_0134_phi_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="1" slack="1"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_4_0_0_0134_phi/24 "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_last_V_1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="10"/>
<pin id="436" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_last_V_1_phi_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="3"/>
<pin id="439" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="1" slack="1"/>
<pin id="441" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="4" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_1/27 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_data_V_2_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="447" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_data_V_2_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="3"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="32" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_2/27 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="0" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="64" slack="1"/>
<pin id="459" dir="0" index="3" bw="32" slack="1"/>
<pin id="460" dir="0" index="4" bw="32" slack="0"/>
<pin id="461" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="0" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="32" slack="0"/>
<pin id="469" dir="0" index="3" bw="4" slack="0"/>
<pin id="470" dir="0" index="4" bw="4" slack="0"/>
<pin id="471" dir="0" index="5" bw="1" slack="0"/>
<pin id="472" dir="0" index="6" bw="1" slack="0"/>
<pin id="473" dir="0" index="7" bw="1" slack="0"/>
<pin id="474" dir="0" index="8" bw="1" slack="0"/>
<pin id="475" dir="0" index="9" bw="32" slack="0"/>
<pin id="476" dir="0" index="10" bw="64" slack="3"/>
<pin id="477" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="478" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln283/24 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="44" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_4/26 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="44" slack="0"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_2/26 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="62" slack="0"/>
<pin id="499" dir="0" index="1" bw="64" slack="0"/>
<pin id="500" dir="0" index="2" bw="3" slack="0"/>
<pin id="501" dir="0" index="3" bw="7" slack="0"/>
<pin id="502" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln84_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="62" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="gmem_addr_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="0"/>
<pin id="514" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln29_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln29_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_out_data_V_1_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_data_V_1/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_out_keep_V_1_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="1"/>
<pin id="532" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_keep_V_1/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_out_strb_V_1_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="1"/>
<pin id="535" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_strb_V_1/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_out_user_V_1_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_user_V_1/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_out_id_V_1_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_id_V_1/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_out_dest_V_1_load_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_dest_V_1/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="state_1_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_1/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_keep_V_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="44" slack="0"/>
<pin id="550" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_strb_V_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="44" slack="0"/>
<pin id="554" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_user_V_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="44" slack="0"/>
<pin id="558" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_id_V_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="44" slack="0"/>
<pin id="562" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_dest_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="44" slack="0"/>
<pin id="566" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="read_coefs_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_coefs_load/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln34_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln17_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="0" index="2" bw="32" slack="0"/>
<pin id="581" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln100_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="1"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="0" index="1" bw="32" slack="10"/>
<pin id="593" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln84/12 mul_ln79/10 mul_ln57/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="accumulate_loc_load_load_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="13"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulate_loc_load/14 "/>
</bind>
</comp>

<comp id="597" class="1004" name="accumulate_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulate/14 "/>
</bind>
</comp>

<comp id="603" class="1004" name="store_ln100_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="14" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="14"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/15 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln100_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="13"/>
<pin id="610" dir="0" index="1" bw="1" slack="14"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/15 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln100_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="13"/>
<pin id="614" dir="0" index="1" bw="1" slack="14"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/15 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln100_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="13"/>
<pin id="618" dir="0" index="1" bw="1" slack="14"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/15 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln100_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="13"/>
<pin id="622" dir="0" index="1" bw="4" slack="14"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/15 "/>
</bind>
</comp>

<comp id="624" class="1004" name="store_ln100_store_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="13"/>
<pin id="626" dir="0" index="1" bw="4" slack="14"/>
<pin id="627" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/15 "/>
</bind>
</comp>

<comp id="628" class="1004" name="store_ln100_store_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="0" index="1" bw="32" slack="14"/>
<pin id="631" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/15 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln42_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/16 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="8" slack="0"/>
<pin id="640" dir="0" index="2" bw="4" slack="0"/>
<pin id="641" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="645" class="1004" name="trunc_ln43_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/16 "/>
</bind>
</comp>

<comp id="649" class="1004" name="shl_ln1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="9" slack="0"/>
<pin id="651" dir="0" index="1" bw="7" slack="0"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/16 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln43_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="9" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/16 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln43_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="9" slack="0"/>
<pin id="663" dir="0" index="1" bw="64" slack="2"/>
<pin id="664" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/16 "/>
</bind>
</comp>

<comp id="666" class="1004" name="trunc_ln2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="62" slack="0"/>
<pin id="668" dir="0" index="1" bw="64" slack="0"/>
<pin id="669" dir="0" index="2" bw="3" slack="0"/>
<pin id="670" dir="0" index="3" bw="7" slack="0"/>
<pin id="671" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/16 "/>
</bind>
</comp>

<comp id="676" class="1004" name="sext_ln43_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="62" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/16 "/>
</bind>
</comp>

<comp id="680" class="1004" name="gmem_addr_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="0" index="1" bw="64" slack="0"/>
<pin id="683" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/16 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln42_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/16 "/>
</bind>
</comp>

<comp id="692" class="1004" name="icmp_ln48_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="2" slack="0"/>
<pin id="694" dir="0" index="1" bw="2" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/24 "/>
</bind>
</comp>

<comp id="698" class="1004" name="j_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/24 "/>
</bind>
</comp>

<comp id="704" class="1004" name="icmp_ln67_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/27 "/>
</bind>
</comp>

<comp id="710" class="1004" name="select_ln17_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="0" index="2" bw="32" slack="0"/>
<pin id="714" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/27 "/>
</bind>
</comp>

<comp id="718" class="1004" name="store_ln100_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="14" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="4"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/27 "/>
</bind>
</comp>

<comp id="723" class="1004" name="store_ln100_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="4"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/27 "/>
</bind>
</comp>

<comp id="728" class="1005" name="tmp_out_data_V_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_data_V "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_out_keep_V_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="1"/>
<pin id="736" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_keep_V "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_out_strb_V_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="1"/>
<pin id="742" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_strb_V "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_out_user_V_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_user_V "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_out_id_V_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_id_V "/>
</bind>
</comp>

<comp id="758" class="1005" name="tmp_out_dest_V_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_dest_V "/>
</bind>
</comp>

<comp id="764" class="1005" name="read_coefs_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="read_coefs "/>
</bind>
</comp>

<comp id="771" class="1005" name="state_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state "/>
</bind>
</comp>

<comp id="780" class="1005" name="coefs_read_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="64" slack="1"/>
<pin id="782" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coefs_read "/>
</bind>
</comp>

<comp id="787" class="1005" name="accumulate_loc_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate_loc "/>
</bind>
</comp>

<comp id="793" class="1005" name="gmem_addr_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="3"/>
<pin id="795" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="817" class="1005" name="state_1_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="13"/>
<pin id="819" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_1 "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_data_V_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="2"/>
<pin id="823" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="829" class="1005" name="tmp_keep_V_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="4" slack="12"/>
<pin id="831" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_strb_V_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="4" slack="12"/>
<pin id="838" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_user_V_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="12"/>
<pin id="845" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="850" class="1005" name="tmp_last_V_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="3"/>
<pin id="852" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_id_V_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="12"/>
<pin id="858" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="863" class="1005" name="tmp_dest_V_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="12"/>
<pin id="865" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="873" class="1005" name="gmem_addr_read_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="878" class="1005" name="mul_ln84_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln84 "/>
</bind>
</comp>

<comp id="883" class="1005" name="accumulate_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate "/>
</bind>
</comp>

<comp id="893" class="1005" name="gmem_addr_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="add_ln42_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="0"/>
<pin id="901" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="907" class="1005" name="j_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="2" slack="0"/>
<pin id="909" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="tmp_data_V_4_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_last_V_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="212"><net_src comp="92" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="225"><net_src comp="102" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="106" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="249"><net_src comp="108" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="252"><net_src comp="6" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="253"><net_src comp="8" pin="0"/><net_sink comp="232" pin=4"/></net>

<net id="254"><net_src comp="10" pin="0"/><net_sink comp="232" pin=5"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="232" pin=6"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="232" pin=7"/></net>

<net id="257"><net_src comp="110" pin="0"/><net_sink comp="232" pin=12"/></net>

<net id="263"><net_src comp="130" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="132" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="134" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="274"><net_src comp="136" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="280"><net_src comp="104" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="126" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="232" pin=14"/></net>

<net id="308"><net_src comp="298" pin="8"/><net_sink comp="232" pin=14"/></net>

<net id="309"><net_src comp="298" pin="8"/><net_sink comp="294" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="232" pin=13"/></net>

<net id="324"><net_src comp="314" pin="8"/><net_sink comp="232" pin=13"/></net>

<net id="325"><net_src comp="314" pin="8"/><net_sink comp="310" pin=0"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="232" pin=11"/></net>

<net id="340"><net_src comp="330" pin="8"/><net_sink comp="232" pin=11"/></net>

<net id="341"><net_src comp="330" pin="8"/><net_sink comp="326" pin=0"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="232" pin=10"/></net>

<net id="356"><net_src comp="346" pin="8"/><net_sink comp="232" pin=10"/></net>

<net id="357"><net_src comp="346" pin="8"/><net_sink comp="342" pin=0"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="232" pin=9"/></net>

<net id="372"><net_src comp="362" pin="8"/><net_sink comp="232" pin=9"/></net>

<net id="373"><net_src comp="362" pin="8"/><net_sink comp="358" pin=0"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="232" pin=8"/></net>

<net id="388"><net_src comp="378" pin="8"/><net_sink comp="232" pin=8"/></net>

<net id="389"><net_src comp="378" pin="8"/><net_sink comp="374" pin=0"/></net>

<net id="393"><net_src comp="112" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="404"><net_src comp="124" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="421"><net_src comp="415" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="425"><net_src comp="140" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="422" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="433"><net_src comp="426" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="443"><net_src comp="422" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="444"><net_src comp="437" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="454"><net_src comp="412" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="462"><net_src comp="98" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="0" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="32" pin="0"/><net_sink comp="455" pin=4"/></net>

<net id="479"><net_src comp="150" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="480"><net_src comp="0" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="481"><net_src comp="18" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="482"><net_src comp="20" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="483"><net_src comp="22" pin="0"/><net_sink comp="465" pin=4"/></net>

<net id="484"><net_src comp="24" pin="0"/><net_sink comp="465" pin=5"/></net>

<net id="485"><net_src comp="26" pin="0"/><net_sink comp="465" pin=6"/></net>

<net id="486"><net_src comp="28" pin="0"/><net_sink comp="465" pin=7"/></net>

<net id="487"><net_src comp="30" pin="0"/><net_sink comp="465" pin=8"/></net>

<net id="488"><net_src comp="415" pin="4"/><net_sink comp="465" pin=9"/></net>

<net id="492"><net_src comp="202" pin="8"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="202" pin="8"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="196" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="82" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="84" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="510"><net_src comp="497" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="0" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="46" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="86" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="551"><net_src comp="202" pin="8"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="202" pin="8"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="202" pin="8"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="202" pin="8"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="202" pin="8"/><net_sink comp="564" pin=0"/></net>

<net id="575"><net_src comp="489" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="100" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="94" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="46" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="577" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="601"><net_src comp="594" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="602"><net_src comp="597" pin="2"/><net_sink comp="232" pin=8"/></net>

<net id="607"><net_src comp="96" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="635"><net_src comp="394" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="642"><net_src comp="114" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="394" pin="4"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="116" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="648"><net_src comp="394" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="122" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="645" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="124" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="660"><net_src comp="649" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="657" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="672"><net_src comp="80" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="661" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="82" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="84" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="679"><net_src comp="666" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="0" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="394" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="128" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="405" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="142" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="405" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="146" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="448" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="154" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="96" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="94" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="722"><net_src comp="710" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="110" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="156" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="737"><net_src comp="160" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="743"><net_src comp="164" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="749"><net_src comp="168" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="755"><net_src comp="172" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="761"><net_src comp="176" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="767"><net_src comp="180" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="774"><net_src comp="184" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="778"><net_src comp="771" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="779"><net_src comp="771" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="783"><net_src comp="196" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="786"><net_src comp="780" pin="1"/><net_sink comp="465" pin=10"/></net>

<net id="790"><net_src comp="188" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="455" pin=3"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="796"><net_src comp="511" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="820"><net_src comp="545" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="489" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="832"><net_src comp="548" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="232" pin=9"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="362" pin=4"/></net>

<net id="839"><net_src comp="552" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="232" pin=10"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="846"><net_src comp="556" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="232" pin=11"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="330" pin=4"/></net>

<net id="853"><net_src comp="493" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="232" pin=12"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="859"><net_src comp="560" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="232" pin=13"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="866"><net_src comp="564" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="232" pin=14"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="876"><net_src comp="227" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="881"><net_src comp="590" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="886"><net_src comp="597" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="232" pin=8"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="889"><net_src comp="883" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="896"><net_src comp="680" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="902"><net_src comp="686" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="910"><net_src comp="698" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="915"><net_src comp="489" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="920"><net_src comp="493" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="426" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {17 18 19 20 21 22 23 24 25 }
	Port: output_r_V_data_V | {15 28 }
	Port: output_r_V_keep_V | {15 28 }
	Port: output_r_V_strb_V | {15 28 }
	Port: output_r_V_user_V | {15 28 }
	Port: output_r_V_last_V | {15 28 }
	Port: output_r_V_id_V | {15 28 }
	Port: output_r_V_dest_V | {15 28 }
	Port: signal_shift_reg | {2 3 4 }
 - Input state : 
	Port: equalizer : gmem | {2 3 4 5 6 7 8 9 10 11 24 25 }
	Port: equalizer : coefs | {1 }
	Port: equalizer : input_r_V_data_V | {2 24 25 26 }
	Port: equalizer : input_r_V_keep_V | {2 24 25 26 }
	Port: equalizer : input_r_V_strb_V | {2 24 25 26 }
	Port: equalizer : input_r_V_user_V | {2 24 25 26 }
	Port: equalizer : input_r_V_last_V | {2 24 25 26 }
	Port: equalizer : input_r_V_id_V | {2 24 25 26 }
	Port: equalizer : input_r_V_dest_V | {2 24 25 26 }
	Port: equalizer : signal_shift_reg | {2 3 }
  - Chain level:
	State 1
		sext_ln84 : 1
		gmem_addr : 2
		store_ln29 : 1
		store_ln29 : 1
	State 2
		switch_ln32 : 1
		br_ln40 : 1
		icmp_ln34 : 1
		select_ln17 : 2
		br_ln100 : 1
		store_ln100 : 3
		br_ln100 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		accumulate : 1
		write_ln304 : 2
	State 15
		tmp_dest_V_1 : 1
		tmp_id_V_1 : 1
		tmp_user_V_1 : 1
		tmp_strb_V_1 : 1
		tmp_keep_V_1 : 1
		tmp_data_V_5 : 1
		write_ln304 : 2
	State 16
		zext_ln42 : 1
		tmp : 1
		br_ln42 : 2
		trunc_ln43 : 1
		shl_ln1 : 2
		zext_ln43 : 3
		add_ln43 : 4
		trunc_ln2 : 5
		sext_ln43 : 6
		gmem_addr_1 : 7
		coefs_2_addr : 2
		store_ln44 : 3
		add_ln42 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		icmp_ln48 : 1
		j_1 : 1
		br_ln48 : 2
		call_ln283 : 1
	State 25
	State 26
	State 27
		icmp_ln67 : 1
		select_ln17_1 : 2
		br_ln100 : 1
		store_ln100 : 3
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455 |    3    |  1.588  |   347   |   193   |
|          |    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465    |    3    |  3.2953 |   411   |   232   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    mul   |                      grp_fu_590                     |    3    |    0    |   165   |    50   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                  accumulate_fu_597                  |    0    |    0    |    0    |    39   |
|    add   |                   add_ln43_fu_661                   |    0    |    0    |    0    |    71   |
|          |                   add_ln42_fu_686                   |    0    |    0    |    0    |    15   |
|          |                      j_1_fu_698                     |    0    |    0    |    0    |    10   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  select  |                  select_ln17_fu_577                 |    0    |    0    |    0    |    32   |
|          |                 select_ln17_1_fu_710                |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                   icmp_ln34_fu_571                  |    0    |    0    |    0    |    18   |
|   icmp   |                   icmp_ln48_fu_692                  |    0    |    0    |    0    |    8    |
|          |                   icmp_ln67_fu_704                  |    0    |    0    |    0    |    18   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                coefs_read_read_fu_196               |    0    |    0    |    0    |    0    |
|   read   |                   grp_read_fu_202                   |    0    |    0    |    0    |    0    |
|          |              gmem_addr_read_read_fu_227             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  readreq |                  grp_readreq_fu_220                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   write  |                   grp_write_fu_232                  |    0    |    0    |    0    |    0    |
|          |               write_ln43_write_fu_265               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| writeresp|                 grp_writeresp_fu_258                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                      grp_fu_489                     |    0    |    0    |    0    |    0    |
|          |                      grp_fu_493                     |    0    |    0    |    0    |    0    |
|          |                  tmp_keep_V_fu_548                  |    0    |    0    |    0    |    0    |
|extractvalue|                  tmp_strb_V_fu_552                  |    0    |    0    |    0    |    0    |
|          |                  tmp_user_V_fu_556                  |    0    |    0    |    0    |    0    |
|          |                   tmp_id_V_fu_560                   |    0    |    0    |    0    |    0    |
|          |                  tmp_dest_V_fu_564                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|partselect|                   trunc_ln_fu_497                   |    0    |    0    |    0    |    0    |
|          |                   trunc_ln2_fu_666                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   sext   |                   sext_ln84_fu_507                  |    0    |    0    |    0    |    0    |
|          |                   sext_ln43_fu_676                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   zext   |                   zext_ln42_fu_632                  |    0    |    0    |    0    |    0    |
|          |                   zext_ln43_fu_657                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| bitselect|                      tmp_fu_637                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                  trunc_ln43_fu_645                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    shl_ln1_fu_649                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    9    |  4.8833 |   923   |   718   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|     coefs_2    |    1   |    0   |    0   |    0   |
|signal_shift_reg|    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    2   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| accumulate_loc_reg_787 |   32   |
|   accumulate_reg_883   |   32   |
|    add_ln42_reg_899    |    8   |
|   coef_scale_reg_412   |   32   |
|   coefs_read_reg_780   |   64   |
|   gmem_addr_1_reg_893  |   32   |
| gmem_addr_read_reg_873 |   32   |
|    gmem_addr_reg_793   |   32   |
|       i_1_reg_390      |    8   |
|       j_1_reg_907      |    2   |
|        j_reg_401       |    2   |
|    mul_ln84_reg_878    |   32   |
|p_4_0_0_0134_phi_reg_422|    1   |
|   read_coefs_reg_764   |    1   |
|     state_1_reg_817    |   32   |
|      state_reg_771     |   32   |
|  tmp_data_V_2_reg_445  |   32   |
|  tmp_data_V_4_reg_912  |   32   |
|  tmp_data_V_5_reg_374  |   32   |
|   tmp_data_V_reg_821   |   32   |
|  tmp_dest_V_1_reg_294  |    1   |
|   tmp_dest_V_reg_863   |    1   |
|   tmp_id_V_1_reg_310   |    1   |
|    tmp_id_V_reg_856    |    1   |
|  tmp_keep_V_1_reg_358  |    4   |
|   tmp_keep_V_reg_829   |    4   |
|  tmp_last_V_1_reg_434  |    1   |
|  tmp_last_V_2_reg_917  |    1   |
|   tmp_last_V_reg_850   |    1   |
| tmp_out_data_V_reg_728 |   32   |
| tmp_out_dest_V_reg_758 |    1   |
|  tmp_out_id_V_reg_752  |    1   |
| tmp_out_keep_V_reg_734 |    4   |
| tmp_out_strb_V_reg_740 |    4   |
| tmp_out_user_V_reg_746 |    1   |
|  tmp_strb_V_1_reg_342  |    4   |
|   tmp_strb_V_reg_836   |    4   |
|  tmp_user_V_1_reg_326  |    1   |
|   tmp_user_V_reg_843   |    1   |
+------------------------+--------+
|          Total         |   570  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_232     |  p8  |   4  |  32  |   128  ||    20   |
|     grp_write_fu_232     |  p9  |   3  |   4  |   12   ||    14   |
|     grp_write_fu_232     |  p10 |   3  |   4  |   12   ||    14   |
|     grp_write_fu_232     |  p11 |   3  |   1  |    3   ||    14   |
|     grp_write_fu_232     |  p12 |   2  |   1  |    2   ||    9    |
|     grp_write_fu_232     |  p13 |   3  |   1  |    3   ||    14   |
|     grp_write_fu_232     |  p14 |   3  |   1  |    3   ||    14   |
|   grp_writeresp_fu_258   |  p0  |   2  |   1  |    2   |
| p_4_0_0_0134_phi_reg_422 |  p0  |   2  |   1  |    2   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   167  || 15.1271 ||   108   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    4   |   923  |   718  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   108  |    -   |
|  Register |    -   |    -   |    -   |   570  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    9   |   20   |  1493  |   826  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
