[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5103       tick          5268           329            98          5268 
      2   5103       tick           106             0             0           106 
      3   5103       tick           108             0             0           108 
      4   5103       tick           106             0             0           106 
      5   5103       tick           106             0             0           106 
      6   5103       tick           102             0             0           102 
      7   5103       tick           119             0             0           119 
      8   5103       tick           106             0             0           106 
      9   5103       tick           107             0             0           107 
     10   5103       tick           108             0             0           108 
     11   5103       tick           142             0             0           142 
     12   5103       tick           109             0             0           109 
     13   5103       tick           112             0             0           112 
     14   5103       tick           106             0             0           106 
     15   5103       tick           109             0             0           109 
     16   5103       tick           109             0             0           109 
     17   5103       tick           111             0             0           111 
     18   5103       tick           105             0             0           105 
     19   5103       tick           109             0             0           109 
     20   5103       tick           109             0             0           109 
     21   5103       tick           109             0             0           109 
     22   5103       tick           107             0             0           107 
     23   5103       tick           109             0             0           109 
     24   5103       tick           105             0             0           105 
     25   5103       tick           109             0             0           109 
     26   5103       tick           109             0             0           109 
     27   5103       tick           111             0             0           111 
     28   5103       tick           111             0             0           111 
     29   5103       tick           109             0             0           109 
     30   5103       tick           105             0             0           105 
     31   5103       exit           396            32             7           396 
