

================================================================
== Vivado HLS Report for 'd_conv'
================================================================
* Date:           Mon Dec 21 15:44:35 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        d_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.446|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+-----+-----+-----+-----+----------+
        |                 |              |  Latency  |  Interval | Pipeline |
        |     Instance    |    Module    | min | max | min | max |   Type   |
        +-----------------+--------------+-----+-----+-----+-----+----------+
        |fir_filter_a_U0  |fir_filter_a  |    3|    3|    1|    1| function |
        |fir_filter_b_U0  |fir_filter_b  |    3|    3|    1|    1| function |
        |iq_mult_U0       |iq_mult       |    0|    0|    0|    0|   none   |
        |Block_proc_U0    |Block_proc    |    0|    0|    0|    0|   none   |
        |Block_proc33_U0  |Block_proc33  |    0|    0|    0|    0|   none   |
        +-----------------+--------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       5|    -|
|FIFO             |        0|      -|      20|     112|    -|
|Instance         |        -|    122|    4854|    3267|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       6|    -|
|Register         |        -|      -|       2|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|    122|    4876|    3390|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|     13|       1|       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+------+------+-----+
    |     Instance    |    Module    | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------+--------------+---------+-------+------+------+-----+
    |Block_proc_U0    |Block_proc    |        0|      0|    18|     7|    0|
    |Block_proc33_U0  |Block_proc33  |        0|      0|    18|     7|    0|
    |fir_filter_a_U0  |fir_filter_a  |        0|     61|  2392|  1576|    0|
    |fir_filter_b_U0  |fir_filter_b  |        0|     61|  2392|  1576|    0|
    |iq_mult_U0       |iq_mult       |        0|      0|    34|   101|    0|
    +-----------------+--------------+---------+-------+------+------+-----+
    |Total            |              |        0|    122|  4854|  3267|    0|
    +-----------------+--------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+---+----+-----+------+-----+---------+
    |         Name         | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+---+----+-----+------+-----+---------+
    |extLd4_loc_channel_U  |        0|  5|   0|    -|     2|   16|       32|
    |extLd_loc_channel_U   |        0|  5|   0|    -|     2|   16|       32|
    |x_i_V_U               |        0|  5|   0|    -|     2|   16|       32|
    |x_q_V_U               |        0|  5|   0|    -|     2|   16|       32|
    +----------------------+---------+---+----+-----+------+-----+---------+
    |Total                 |        0| 20|   0|    0|     8|   64|      128|
    +----------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_x_i_V        |    and   |      0|  0|   1|           1|           1|
    |ap_channel_done_x_q_V        |    and   |      0|  0|   1|           1|           1|
    |iq_mult_U0_ap_continue       |    and   |      0|  0|   1|           1|           1|
    |ap_sync_channel_write_x_i_V  |    or    |      0|  0|   1|           1|           1|
    |ap_sync_channel_write_x_q_V  |    or    |      0|  0|   1|           1|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|   5|           5|           5|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_x_i_V  |   3|          2|    1|          2|
    |ap_sync_reg_channel_write_x_q_V  |   3|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |   6|          4|    2|          4|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_x_i_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_q_V  |  1|   0|    1|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            |  2|   0|    2|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------+-----+-----+--------------+--------------+--------------+
|x_V             |  in |    8|    ap_vld    |      x_V     |    scalar    |
|x_V_ap_vld      |  in |    1|    ap_vld    |      x_V     |    scalar    |
|ref_i_V         |  in |    8|    ap_vld    |    ref_i_V   |    scalar    |
|ref_i_V_ap_vld  |  in |    1|    ap_vld    |    ref_i_V   |    scalar    |
|ref_q_V         |  in |    8|    ap_vld    |    ref_q_V   |    scalar    |
|ref_q_V_ap_vld  |  in |    1|    ap_vld    |    ref_q_V   |    scalar    |
|y_i_V           | out |   32|    ap_vld    |     y_i_V    |    pointer   |
|y_i_V_ap_vld    | out |    1|    ap_vld    |     y_i_V    |    pointer   |
|y_q_V           | out |   32|    ap_vld    |     y_q_V    |    pointer   |
|y_q_V_ap_vld    | out |    1|    ap_vld    |     y_q_V    |    pointer   |
|ap_clk          |  in |    1| ap_ctrl_none |    d_conv    | return value |
|ap_rst          |  in |    1| ap_ctrl_none |    d_conv    | return value |
+----------------+-----+-----+--------------+--------------+--------------+

