module Decoder_2x4_case_tb();
  wire [3:0] D;
  logic [1:0] A;
  
  Decoder_2x4_case Decoder1(.*);
  
  initial
    $monitor("time=%d\t,D=%b\t,A=%b\t",$time,D,A);
  
  initial begin
  A=2'd0;
    repeat(8) begin
      #5 A=A+1;
  
  
  end
  end
    initial begin
      $dumpfile("Decoder 2x4_case.vcd");
      $dumpvars(0,Decoder_2x4_case_tb);
    end
    endmodule
