// Seed: 632754960
module module_0 ();
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd79
) (
    _id_1,
    id_2
);
  inout logic [7:0] id_2;
  inout wire _id_1;
  always release id_1[id_1];
  module_0 modCall_1 ();
  assign id_2[-1] = id_1;
  generate
    wire id_3;
  endgenerate
  id_4(
      (1 / id_1)
  );
  wire id_5;
endmodule
program module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3;
endprogram
module module_3;
  id_1 :
  assert property (@(posedge 1) id_1)
  else;
  assign {id_1, -1'h0} = id_1 - -1;
endmodule
module module_4 (
    output wire id_0,
    output logic id_1,
    input tri id_2,
    input wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wand id_6,
    output supply1 id_7,
    output wand id_8,
    input wor id_9,
    input tri0 id_10,
    input tri id_11,
    input supply0 id_12,
    input tri id_13,
    input tri id_14,
    output tri id_15,
    input supply0 id_16,
    input supply0 id_17,
    input tri id_18,
    input tri0 id_19,
    output supply1 id_20,
    output tri0 id_21,
    output logic id_22,
    input tri0 id_23#(.id_28(1)),
    input supply1 id_24,
    input supply1 id_25,
    input wand id_26
);
  logic [1 : ~  1 'h0] id_29, id_30, id_31;
  always id_1 = -1;
  assign id_31[-1'b0] = -1;
  assign id_30 = id_25;
  module_3 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always_ff @(id_30) id_22 <= 1'b0;
endmodule
