{
  "design": {
    "design_info": {
      "boundary_crc": "0x3FAEEAB98382DF",
      "device": "xc7s50csga324-1",
      "name": "design_2",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_2_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "clk_out1": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_out2": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_2_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "522.315"
          },
          "CLKOUT1_REQUESTED_DUTY_CYCLE": {
            "value": "15"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT1_REQUESTED_PHASE": {
            "value": "0"
          },
          "CLKOUT2_JITTER": {
            "value": "522.315"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "668.310"
          },
          "CLKOUT2_REQUESTED_DUTY_CYCLE": {
            "value": "2.5"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "0"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "15.000"
          },
          "MMCM_CLKOUT0_DUTY_CYCLE": {
            "value": "0.133"
          },
          "MMCM_CLKOUT0_PHASE": {
            "value": "0.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "15"
          },
          "MMCM_CLKOUT1_DUTY_CYCLE": {
            "value": "0.067"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "0.000"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      }
    },
    "nets": {
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/resetn"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clk_out1"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "clk_out2"
        ]
      }
    }
  }
}