Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 14 02:56:57 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_CA_control_sets_placed.rpt
| Design       : TOP_CA
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           11 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |             323 |          118 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |               Enable Signal              |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  fsm_inst/FSM_sequential_state_reg[0]_0            |                                          |                                                     |                1 |              1 |         1.00 |
|  nolabel_line160/clock                             |                                          | inst_grid/cell15/SR[0]                              |                3 |              3 |         1.00 |
|  fsm_inst/FSM_sequential_next_state_reg[2]_i_2_n_1 |                                          |                                                     |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                               | fsm_inst/next_row                        | inst_grid/cell15/SR[0]                              |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                               | uart_inst/uart_rx_blk/rx_data[7]_i_1_n_1 | inst_grid/cell15/SR[0]                              |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                               | fsm_inst/E[0]                            | inst_grid/cell15/SR[0]                              |                2 |              8 |         4.00 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell7/next_cell_state_reg[7]_i_2__10_n_1  |                3 |              8 |         2.67 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell12/next_cell_state_reg[7]_i_2__1_n_1  |                3 |              8 |         2.67 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell13/next_cell_state_reg[7]_i_2__13_n_1 |                5 |              8 |         1.60 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell14/next_cell_state_reg[7]_i_2__0_n_1  |                5 |              8 |         1.60 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell15/next_cell_state_reg[7]_i_2__14_n_1 |                2 |              8 |         4.00 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell0/next_cell_state_reg[7]_i_2_n_1      |                2 |              8 |         4.00 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell1/next_cell_state_reg[7]_i_2__7_n_1   |                3 |              8 |         2.67 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell2/next_cell_state_reg[7]_i_2__6_n_1   |                3 |              8 |         2.67 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell11/next_cell_state_reg[7]_i_2__12_n_1 |                2 |              8 |         4.00 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell8/next_cell_state_reg[7]_i_2__3_n_1   |                3 |              8 |         2.67 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell3/next_cell_state_reg[7]_i_2__8_n_1   |                3 |              8 |         2.67 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell10/next_cell_state_reg[7]_i_2__2_n_1  |                4 |              8 |         2.00 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell9/next_cell_state_reg[7]_i_2__11_n_1  |                3 |              8 |         2.67 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell4/next_cell_state_reg[7]_i_2__5_n_1   |                3 |              8 |         2.67 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell5/next_cell_state_reg[7]_i_2__9_n_1   |                4 |              8 |         2.00 |
|  n_0_1244_BUFG                                     |                                          | inst_grid/cell6/next_cell_state_reg[7]_i_2__4_n_1   |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG                               |                                          | uart_inst/uart_tx_blk/SR[0]                         |                5 |             19 |         3.80 |
|  CLK100MHZ_IBUF_BUFG                               |                                          |                                                     |                9 |             27 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                          | inst_grid/cell15/SR[0]                              |               62 |            176 |         2.84 |
+----------------------------------------------------+------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


