<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='150' type='MachineBasicBlock::iterator'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='274' u='r' c='_ZNK4llvm17ScheduleDAGInstrs3endEv'/>
<offset>7552</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='149'>/// The end of the range to be scheduled.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='868' u='r' c='_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='869' u='r' c='_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='899' u='r' c='_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='900' u='w' c='_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='977' u='r' c='_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='977' u='r' c='_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='977' u='r' c='_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1028' u='r' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1039' u='r' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1040' u='m' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1041' u='r' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1267' u='r' c='_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='397' u='r' c='_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='673' u='r' c='_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='677' u='r' c='_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='682' u='r' c='_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='685' u='r' c='_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='690' u='r' c='_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='193' u='w' c='_ZN4llvm17ScheduleDAGInstrs11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='202' u='r' c='_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='202' u='m' c='_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='548' u='r' c='_ZN4llvm17ScheduleDAGInstrs10initSUnitsEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='769' u='r' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='797' u='r' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='202' u='r' c='_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategy8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='208' u='w' c='_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategy8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='215' u='r' c='_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategy12restoreOrderEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='314' u='r' c='_ZN4llvm21GCNIterativeScheduler8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='374' u='r' c='_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='412' u='w' c='_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='307' u='a' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='330' u='a' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='378' u='w' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='383' u='r' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='385' u='r' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='405' u='w' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='406' u='w' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='410' u='a' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='511' u='w' c='_ZN4llvm20GCNScheduleDAGMILive16finalizeScheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='534' u='r' c='_ZN4llvm20GCNScheduleDAGMILive16finalizeScheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='534' u='m' c='_ZN4llvm20GCNScheduleDAGMILive16finalizeScheduleEv'/>
