{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 08:11:30 2009 " "Info: Processing started: Sun Oct 11 08:11:30 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mem_cof -c mem_cof --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mem_cof -c mem_cof --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/mem_cof.v" 22 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a0~porta_address_reg0 memory sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|q_a\[0\] 197.01 MHz 5.076 ns Internal " "Info: Clock \"clk\" has Internal fmax of 197.01 MHz between source memory \"sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|q_a\[0\]\" (period= 5.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X13_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|q_a\[0\] 2 MEM M4K_X13_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0 sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0 sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.740 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 128 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 128; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/mem_cof.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.708 ns) 2.740 ns sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|q_a\[0\] 2 MEM M4K_X13_Y5 1 " "Info: 2: + IC(0.563 ns) + CELL(0.708 ns) = 2.740 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 79.45 % ) " "Info: Total cell delay = 2.177 ns ( 79.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.55 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.754 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 128 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 128; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/mem_cof.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.722 ns) 2.754 ns sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X13_Y5 1 " "Info: 2: + IC(0.563 ns) + CELL(0.722 ns) = 2.754 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.56 % ) " "Info: Total cell delay = 2.191 ns ( 79.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.44 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.708ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0 sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.708ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a1~porta_address_reg6 ram_addr\[6\] clk 7.349 ns memory " "Info: tsu for memory \"sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a1~porta_address_reg6\" (data pin = \"ram_addr\[6\]\", clock pin = \"clk\") is 7.349 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.010 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ram_addr\[6\] 1 PIN PIN_98 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_98; Fanout = 8; PIN Node = 'ram_addr\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_addr[6] } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/mem_cof.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.158 ns) + CELL(0.383 ns) 10.010 ns sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a1~porta_address_reg6 2 MEM M4K_X13_Y3 1 " "Info: 2: + IC(8.158 ns) + CELL(0.383 ns) = 10.010 ns; Loc. = M4K_X13_Y3; Fanout = 1; MEM Node = 'sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a1~porta_address_reg6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.541 ns" { ram_addr[6] sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.852 ns ( 18.50 % ) " "Info: Total cell delay = 1.852 ns ( 18.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.158 ns ( 81.50 % ) " "Info: Total interconnect delay = 8.158 ns ( 81.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.010 ns" { ram_addr[6] sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg6 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.010 ns" { ram_addr[6] {} ram_addr[6]~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg6 {} } { 0.000ns 0.000ns 8.158ns } { 0.000ns 1.469ns 0.383ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 57 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.754 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 128 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 128; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/mem_cof.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.722 ns) 2.754 ns sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a1~porta_address_reg6 2 MEM M4K_X13_Y3 1 " "Info: 2: + IC(0.563 ns) + CELL(0.722 ns) = 2.754 ns; Loc. = M4K_X13_Y3; Fanout = 1; MEM Node = 'sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a1~porta_address_reg6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.56 % ) " "Info: Total cell delay = 2.191 ns ( 79.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.44 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg6 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg6 {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.010 ns" { ram_addr[6] sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg6 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.010 ns" { ram_addr[6] {} ram_addr[6]~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg6 {} } { 0.000ns 0.000ns 8.158ns } { 0.000ns 1.469ns 0.383ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg6 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a1~porta_address_reg6 {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ram_dout\[2\] sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|q_a\[2\] 8.528 ns memory " "Info: tco from clock \"clk\" to destination pin \"ram_dout\[2\]\" through memory \"sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|q_a\[2\]\" is 8.528 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.740 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 128 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 128; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/mem_cof.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.708 ns) 2.740 ns sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|q_a\[2\] 2 MEM M4K_X13_Y4 1 " "Info: 2: + IC(0.563 ns) + CELL(0.708 ns) = 2.740 ns; Loc. = M4K_X13_Y4; Fanout = 1; MEM Node = 'sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|q_a\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 79.45 % ) " "Info: Total cell delay = 2.177 ns ( 79.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.55 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.138 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|q_a\[2\] 1 MEM M4K_X13_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X13_Y4; Fanout = 1; MEM Node = 'sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|q_a\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.910 ns) + CELL(2.124 ns) 5.138 ns ram_dout\[2\] 2 PIN PIN_97 0 " "Info: 2: + IC(2.910 ns) + CELL(2.124 ns) = 5.138 ns; Loc. = PIN_97; Fanout = 0; PIN Node = 'ram_dout\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.034 ns" { sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[2] ram_dout[2] } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/mem_cof.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 43.36 % ) " "Info: Total cell delay = 2.228 ns ( 43.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.910 ns ( 56.64 % ) " "Info: Total interconnect delay = 2.910 ns ( 56.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[2] ram_dout[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.138 ns" { sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[2] {} ram_dout[2] {} } { 0.000ns 2.910ns } { 0.104ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.708ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[2] ram_dout[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.138 ns" { sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|q_a[2] {} ram_dout[2] {} } { 0.000ns 2.910ns } { 0.104ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a5~porta_address_reg8 ram_addr\[8\] clk -1.115 ns memory " "Info: th for memory \"sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a5~porta_address_reg8\" (data pin = \"ram_addr\[8\]\", clock pin = \"clk\") is -1.115 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 128 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 128; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/mem_cof.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a5~porta_address_reg8 2 MEM M4K_X13_Y6 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a5~porta_address_reg8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a5~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a5~porta_address_reg8 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a5~porta_address_reg8 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.055 ns + " "Info: + Micro hold delay of destination is 0.055 ns" {  } { { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 141 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.963 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ram_addr\[8\] 1 PIN PIN_92 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 8; PIN Node = 'ram_addr\[8\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_addr[8] } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/mem_cof.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.383 ns) 3.963 ns sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a5~porta_address_reg8 2 MEM M4K_X13_Y6 1 " "Info: 2: + IC(2.111 ns) + CELL(0.383 ns) = 3.963 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'sys_ram:uut_ram\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\|ram_block1a5~porta_address_reg8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { ram_addr[8] sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a5~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_oaa1.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex9_cof_M4K_test1/db/altsyncram_oaa1.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.852 ns ( 46.73 % ) " "Info: Total cell delay = 1.852 ns ( 46.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.111 ns ( 53.27 % ) " "Info: Total interconnect delay = 2.111 ns ( 53.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { ram_addr[8] sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a5~porta_address_reg8 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { ram_addr[8] {} ram_addr[8]~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a5~porta_address_reg8 {} } { 0.000ns 0.000ns 2.111ns } { 0.000ns 1.469ns 0.383ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a5~porta_address_reg8 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a5~porta_address_reg8 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { ram_addr[8] sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a5~porta_address_reg8 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { ram_addr[8] {} ram_addr[8]~out0 {} sys_ram:uut_ram|altsyncram:altsyncram_component|altsyncram_oaa1:auto_generated|ram_block1a5~porta_address_reg8 {} } { 0.000ns 0.000ns 2.111ns } { 0.000ns 1.469ns 0.383ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 08:11:31 2009 " "Info: Processing ended: Sun Oct 11 08:11:31 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
