// Seed: 1361701373
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1
    , id_4,
    output tri1 id_2
);
  uwire id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire id_6;
endmodule
module module_2;
  wire id_1, id_2, id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge 1'd0) id_5 = id_19;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_5
  );
  wire id_21;
  wire id_22;
  wire id_23;
  wor  id_24 = 1;
  wire id_25;
endmodule
