INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zayin/Lecture 5 - Registers and State Space/Lecture 5 - Registers and State Space.sim/sim_1/impl/timing/xsim/tb_Shift_Register_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Register
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zayin/Lecture 5 - Registers and State Space/Lecture 5 - Registers and State Space.srcs/sim_1/new/tb_Shift_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Shift_Register'
