/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   C:/Users/cjwsa/Documents/Zephyr_Projects/mcxw71_sniffer/Sniffer/debug/Sniffer/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE\dts\bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /cpus
 *   4   /cpus/cpu@0
 *   5   /cpus/cpu@0/mpu@e000ed90
 *   6   /soc
 *   7   /soc/interrupt-controller@e000e100
 *   8   /soc/peripheral@50000000
 *   9   /soc/peripheral@50000000/fast_peripherals0@8000000
 *   10  /soc/peripheral@50000000/pbridge2@0
 *   11  /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000
 *   12  /soc/peripheral@50000000/pbridge2@0/pinctrl@44000
 *   13  /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@30000
 *   14  /gpio_keys
 *   15  /gpio_keys/button_0
 *   16  /pinctrl
 *   17  /pinctrl/pinmux_flexcan
 *   18  /pinctrl/pinmux_flexcan/group0
 *   19  /pinctrl/pinmux_lpadc0
 *   20  /pinctrl/pinmux_lpadc0/group0
 *   21  /pinctrl/pinmux_lpi2c0
 *   22  /pinctrl/pinmux_lpi2c0/group0
 *   23  /pinctrl/pinmux_lpi2c1
 *   24  /pinctrl/pinmux_lpi2c1/group0
 *   25  /pinctrl/pinmux_lpspi1
 *   26  /pinctrl/pinmux_lpspi1/group0
 *   27  /pinctrl/pinmux_lpuart0
 *   28  /pinctrl/pinmux_lpuart0/group0
 *   29  /pinctrl/pinmux_lpuart1
 *   30  /pinctrl/pinmux_lpuart1/group0
 *   31  /pinctrl/pinmux_tpm0
 *   32  /pinctrl/pinmux_tpm0/group0
 *   33  /soc/peripheral@50000000/pbridge2@0/pwm@31000
 *   34  /pwmleds
 *   35  /pwmleds/pwm_led_0
 *   36  /pwmleds/pwm_led_1
 *   37  /pwmleds/pwm_led_2
 *   38  /soc/timer@e000e010
 *   39  /soc/memory-controller@50020000
 *   40  /soc/memory-controller@50020000/flash@0
 *   41  /soc/memory-controller@50020000/flash@0/partitions
 *   42  /soc/memory-controller@50020000/flash@0/partitions/partition@0
 *   43  /soc/memory-controller@50020000/flash@0/partitions/partition@10000
 *   44  /soc/memory-controller@50020000/flash@0/partitions/partition@7C000
 *   45  /soc/memory-controller@50020000/flash@0/partitions/partition@E4000
 *   46  /soc/peripheral@50000000/pbridge2@0/pinctrl@42000
 *   47  /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@10000
 *   48  /soc/peripheral@50000000/pbridge2@0/pinctrl@43000
 *   49  /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@20000
 *   50  /soc/peripheral@50000000/fast_peripherals1@8800000
 *   51  /soc/peripheral@50000000/fast_peripherals1@8800000/smu2@1c0000
 *   52  /soc/peripheral@50000000/fast_peripherals1@8800000/smu2@1c0000/memory@8800
 *   53  /soc/peripheral@50000000/pbridge2@0/regulator@4a000
 *   54  /soc/peripheral@50000000/pbridge2@0/adc@47000
 *   55  /soc/peripheral@50000000/pbridge2@0/pinctrl@45000
 *   56  /soc/peripheral@50000000/pbridge2@0/gpio@46000
 *   57  /soc/peripheral@50000000/pbridge2@0/hci_ble
 *   58  /soc/peripheral@50000000/pbridge2@0/i2c@33000
 *   59  /soc/peripheral@50000000/pbridge2@0/i2c@34000
 *   60  /soc/peripheral@50000000/pbridge2@0/ieee802154
 *   61  /soc/peripheral@50000000/pbridge2@0/nbu
 *   62  /soc/peripheral@50000000/pbridge2@0/pwm@32000
 *   63  /soc/peripheral@50000000/pbridge2@0/rtc@4002c000
 *   64  /soc/peripheral@50000000/pbridge2@0/serial@38000
 *   65  /soc/peripheral@50000000/pbridge2@0/serial@39000
 *   66  /soc/peripheral@50000000/pbridge2@0/spi@36000
 *   67  /soc/peripheral@50000000/pbridge2@0/timer@2d000
 *   68  /soc/peripheral@50000000/pbridge2@0/timer@2e000
 *   69  /soc/peripheral@50000000/pbridge2@0/trng
 *   70  /soc/peripheral@50000000/pbridge2@0/vbat@2b000
 *   71  /soc/peripheral@50000000/pbridge2@0/watchdog@1a000
 *   72  /soc/peripheral@50000000/pbridge2@0/watchdog@1b000
 *   73  /soc/peripheral@50000000/pbridge2@0/can@3b000
 *   74  /soc/peripheral@50000000/pbridge2@0/can@3b000/can-transceiver
 *   75  /soc/peripheral@50000000/pbridge2@0/spi@37000
 *   76  /soc/peripheral@50000000/pbridge2@0/spi@37000/flash@0
 *   77  /soc/sram@14000000
 *   78  /soc/sram@14000000/code_memory@0
 *   79  /soc/sram@30000000
 *   80  /soc/sram@30000000/system_memory@0
 *   81  /soc/sram@30000000/system_memory@1a000
 *   82  /user_led
 *   83  /user_led/led
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 8
#define DT_N_CHILD_NUM_STATUS_OKAY 8
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_pinctrl) fn(DT_N_S_user_led) fn(DT_N_S_pwmleds) fn(DT_N_S_gpio_keys)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_user_led) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_user_led, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_user_led, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_pinctrl) fn(DT_N_S_user_led) fn(DT_N_S_pwmleds) fn(DT_N_S_gpio_keys)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_user_led) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_user_led, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_user_led, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /cpus */ \
	6, /* /soc */ \
	14, /* /gpio_keys */ \
	16, /* /pinctrl */ \
	34, /* /pwmleds */ \
	82, /* /user_led */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 1
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 3
#define DT_N_S_cpus_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	4, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m33f):
 *   $ZEPHYR_BASE\dts\bindings\cpu\arm,cortex-m33f.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) fn(cpu0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpu0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 1
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 4
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	3, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	5, /* /cpus/cpu@0/mpu@e000ed90 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m33f DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0         DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m33f 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m33f"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m33f"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m33f"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m33f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m33f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M33F
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv8m-mpu):
 *   $ZEPHYR_BASE\dts\bindings\mmu_mpu\arm,armv8m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UNQUOTED mpu@e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_TOKEN mpu_e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UPPER_TOKEN MPU_E000ED90

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL(fn) fn(mpu)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL_VARGS(fn, ...) fn(mpu, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_HASH otj85KLBeEBY12eXojsCVZB1yE6Ww_J1xjGC9_C8_ok

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 5
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	4, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv8m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200 /* 0xe000ed90 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv8m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200 /* 0xe000ed90 */, 64 /* 0x40 */}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv8m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 6
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 6
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_controller_50020000) fn(DT_N_S_soc_S_sram_14000000) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_peripheral_50000000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_controller_50020000) fn(DT_N_S_soc_S_sram_14000000) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_peripheral_50000000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 6
#define DT_N_S_soc_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	8, /* /soc/peripheral@50000000 */ \
	38, /* /soc/timer@e000e010 */ \
	39, /* /soc/memory-controller@50020000 */ \
	77, /* /soc/sram@14000000 */ \
	79, /* /soc/sram@30000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v8m-nvic):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\arm,v8m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_HASH MNKByYDCdVxyLwiy4A_bv2jZfVhfDT01mZ2_1uEhUYQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 7
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	13, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@30000 */ \
	33, /* /soc/peripheral@50000000/pbridge2@0/pwm@31000 */ \
	39, /* /soc/memory-controller@50020000 */ \
	47, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@10000 */ \
	49, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@20000 */ \
	54, /* /soc/peripheral@50000000/pbridge2@0/adc@47000 */ \
	56, /* /soc/peripheral@50000000/pbridge2@0/gpio@46000 */ \
	58, /* /soc/peripheral@50000000/pbridge2@0/i2c@33000 */ \
	59, /* /soc/peripheral@50000000/pbridge2@0/i2c@34000 */ \
	61, /* /soc/peripheral@50000000/pbridge2@0/nbu */ \
	62, /* /soc/peripheral@50000000/pbridge2@0/pwm@32000 */ \
	63, /* /soc/peripheral@50000000/pbridge2@0/rtc@4002c000 */ \
	64, /* /soc/peripheral@50000000/pbridge2@0/serial@38000 */ \
	65, /* /soc/peripheral@50000000/pbridge2@0/serial@39000 */ \
	66, /* /soc/peripheral@50000000/pbridge2@0/spi@36000 */ \
	67, /* /soc/peripheral@50000000/pbridge2@0/timer@2d000 */ \
	68, /* /soc/peripheral@50000000/pbridge2@0/timer@2e000 */ \
	70, /* /soc/peripheral@50000000/pbridge2@0/vbat@2b000 */ \
	71, /* /soc/peripheral@50000000/pbridge2@0/watchdog@1a000 */ \
	72, /* /soc/peripheral@50000000/pbridge2@0/watchdog@1b000 */ \
	73, /* /soc/peripheral@50000000/pbridge2@0/can@3b000 */ \
	75, /* /soc/peripheral@50000000/pbridge2@0/spi@37000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v8m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v8m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 3
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v8m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v8m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v8m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V8M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_PATH "/soc/peripheral@50000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME "peripheral@50000000"
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_UNQUOTED peripheral@50000000
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_TOKEN peripheral_50000000
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_UPPER_TOKEN PERIPHERAL_50000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_NODELABEL(fn) fn(peripheral)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(peripheral, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_HASH 28fD_igmPBtYluaI3Ha3G4XzJzLZsrJj3_t8aasSMhQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_ORD 8
#define DT_N_S_soc_S_peripheral_50000000_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_SUPPORTS_ORDS \
	9, /* /soc/peripheral@50000000/fast_peripherals0@8000000 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	50, /* /soc/peripheral@50000000/fast_peripherals1@8800000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_EXISTS 1
#define DT_N_NODELABEL_peripheral DT_N_S_soc_S_peripheral_50000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1342177280 /* 0x50000000 */
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_LENGTH 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_50000000, 0)
#define DT_N_S_soc_S_peripheral_50000000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/fast_peripherals0@8000000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_PATH "/soc/peripheral@50000000/fast_peripherals0@8000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FULL_NAME "fast_peripherals0@8000000"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FULL_NAME_UNQUOTED fast_peripherals0@8000000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FULL_NAME_TOKEN fast_peripherals0_8000000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FULL_NAME_UPPER_TOKEN FAST_PERIPHERALS0_8000000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FOREACH_NODELABEL(fn) fn(fast_peripheral0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(fast_peripheral0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_HASH 8tG_BjleDgnv9K2xPjzbkAkGb8GBcfElAUORVapmQVQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_ORD 9
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_REQUIRES_ORDS \
	8, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_SUPPORTS_ORDS \
	13, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@30000 */ \
	47, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@10000 */ \
	49, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@20000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_EXISTS 1
#define DT_N_NODELABEL_fast_peripheral0 DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 134217728 /* 0x8000000 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_RANGES_IDX_0_VAL_LENGTH 262144 /* 0x40000 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_PATH "/soc/peripheral@50000000/pbridge2@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FULL_NAME "pbridge2@0"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FULL_NAME_UNQUOTED pbridge2@0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FULL_NAME_TOKEN pbridge2_0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FULL_NAME_UPPER_TOKEN PBRIDGE2_0

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FOREACH_NODELABEL(fn) fn(pbridge2)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pbridge2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_CHILD_NUM 27
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_CHILD_NUM_STATUS_OKAY 21
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_HASH 4I63ZXbouhPL_iEud42bOR0ZKUFwY_7Wwn0ybS3sGWY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_ORD 10
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_REQUIRES_ORDS \
	8, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_SUPPORTS_ORDS \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */ \
	12, /* /soc/peripheral@50000000/pbridge2@0/pinctrl@44000 */ \
	33, /* /soc/peripheral@50000000/pbridge2@0/pwm@31000 */ \
	46, /* /soc/peripheral@50000000/pbridge2@0/pinctrl@42000 */ \
	48, /* /soc/peripheral@50000000/pbridge2@0/pinctrl@43000 */ \
	53, /* /soc/peripheral@50000000/pbridge2@0/regulator@4a000 */ \
	54, /* /soc/peripheral@50000000/pbridge2@0/adc@47000 */ \
	55, /* /soc/peripheral@50000000/pbridge2@0/pinctrl@45000 */ \
	56, /* /soc/peripheral@50000000/pbridge2@0/gpio@46000 */ \
	57, /* /soc/peripheral@50000000/pbridge2@0/hci_ble */ \
	58, /* /soc/peripheral@50000000/pbridge2@0/i2c@33000 */ \
	59, /* /soc/peripheral@50000000/pbridge2@0/i2c@34000 */ \
	60, /* /soc/peripheral@50000000/pbridge2@0/ieee802154 */ \
	61, /* /soc/peripheral@50000000/pbridge2@0/nbu */ \
	62, /* /soc/peripheral@50000000/pbridge2@0/pwm@32000 */ \
	63, /* /soc/peripheral@50000000/pbridge2@0/rtc@4002c000 */ \
	64, /* /soc/peripheral@50000000/pbridge2@0/serial@38000 */ \
	65, /* /soc/peripheral@50000000/pbridge2@0/serial@39000 */ \
	66, /* /soc/peripheral@50000000/pbridge2@0/spi@36000 */ \
	67, /* /soc/peripheral@50000000/pbridge2@0/timer@2d000 */ \
	68, /* /soc/peripheral@50000000/pbridge2@0/timer@2e000 */ \
	69, /* /soc/peripheral@50000000/pbridge2@0/trng */ \
	70, /* /soc/peripheral@50000000/pbridge2@0/vbat@2b000 */ \
	71, /* /soc/peripheral@50000000/pbridge2@0/watchdog@1a000 */ \
	72, /* /soc/peripheral@50000000/pbridge2@0/watchdog@1b000 */ \
	73, /* /soc/peripheral@50000000/pbridge2@0/can@3b000 */ \
	75, /* /soc/peripheral@50000000/pbridge2@0/spi@37000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_EXISTS 1
#define DT_N_NODELABEL_pbridge2 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_REG_IDX_0_VAL_ADDRESS 1342177280 /* 0x50000000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_REG_IDX_0_VAL_SIZE 307200 /* 0x4b000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_P_ranges_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_P_reg {0 /* 0x0 */, 307200 /* 0x4b000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_P_reg_IDX_1 307200
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
 *
 * Binding (compatible = nxp,scg-k4):
 *   $ZEPHYR_BASE\dts\bindings\clock\nxp,scg-k4.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_PATH "/soc/peripheral@50000000/pbridge2@0/clock-controller@1e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FULL_NAME "clock-controller@1e000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FULL_NAME_UNQUOTED clock-controller@1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FULL_NAME_TOKEN clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FULL_NAME_UPPER_TOKEN CLOCK_CONTROLLER_1E000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FOREACH_NODELABEL(fn) fn(scg)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(scg, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_HASH dbqkMq0MuieduXT0W7YAmBCDjZ4pZ9EW0AvjprNCjy4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_ORD 11
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000/pbridge2@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_SUPPORTS_ORDS \
	12, /* /soc/peripheral@50000000/pbridge2@0/pinctrl@44000 */ \
	33, /* /soc/peripheral@50000000/pbridge2@0/pwm@31000 */ \
	46, /* /soc/peripheral@50000000/pbridge2@0/pinctrl@42000 */ \
	48, /* /soc/peripheral@50000000/pbridge2@0/pinctrl@43000 */ \
	54, /* /soc/peripheral@50000000/pbridge2@0/adc@47000 */ \
	55, /* /soc/peripheral@50000000/pbridge2@0/pinctrl@45000 */ \
	58, /* /soc/peripheral@50000000/pbridge2@0/i2c@33000 */ \
	59, /* /soc/peripheral@50000000/pbridge2@0/i2c@34000 */ \
	62, /* /soc/peripheral@50000000/pbridge2@0/pwm@32000 */ \
	64, /* /soc/peripheral@50000000/pbridge2@0/serial@38000 */ \
	65, /* /soc/peripheral@50000000/pbridge2@0/serial@39000 */ \
	66, /* /soc/peripheral@50000000/pbridge2@0/spi@36000 */ \
	71, /* /soc/peripheral@50000000/pbridge2@0/watchdog@1a000 */ \
	72, /* /soc/peripheral@50000000/pbridge2@0/watchdog@1b000 */ \
	73, /* /soc/peripheral@50000000/pbridge2@0/can@3b000 */ \
	75, /* /soc/peripheral@50000000/pbridge2@0/spi@37000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_EXISTS 1
#define DT_N_INST_0_nxp_scg_k4 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_NODELABEL_scg     DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_REG_IDX_0_VAL_ADDRESS 1342300160 /* 0x5001e000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_REG_IDX_0_VAL_SIZE 1028 /* 0x404 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_COMPAT_MATCHES_nxp_scg_k4 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_COMPAT_MODEL_IDX_0 "scg-k4"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_reg {122880 /* 0x1e000 */, 1028 /* 0x404 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_reg_IDX_0 122880
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_reg_IDX_1 1028
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_compatible {"nxp,scg-k4"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_compatible_IDX_0 "nxp,scg-k4"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_compatible_IDX_0_STRING_UNQUOTED nxp,scg-k4
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_compatible_IDX_0_STRING_TOKEN nxp_scg_k4
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_SCG_K4
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/pinctrl@44000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_PATH "/soc/peripheral@50000000/pbridge2@0/pinctrl@44000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FULL_NAME "pinctrl@44000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FULL_NAME_UNQUOTED pinctrl@44000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FULL_NAME_TOKEN pinctrl_44000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FULL_NAME_UPPER_TOKEN PINCTRL_44000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FOREACH_NODELABEL(fn) fn(portc)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FOREACH_NODELABEL_VARGS(fn, ...) fn(portc, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_HASH avmZk3SWkibZ6QH58sQNrvvObsmG71MAfbHpoKWHMIE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_ORD 12
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_SUPPORTS_ORDS \
	13, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@30000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_EXISTS 1
#define DT_N_INST_2_nxp_port_pinmux DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000
#define DT_N_NODELABEL_portc        DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_REG_IDX_0_VAL_ADDRESS 1342455808 /* 0x50044000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_REG_IDX_0_VAL_SIZE 220 /* 0xdc */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_reg {278528 /* 0x44000 */, 220 /* 0xdc */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_reg_IDX_0 278528
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_reg_IDX_1 220
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_clocks_IDX_0_VAL_mrcc_offset 272
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@30000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_PATH "/soc/peripheral@50000000/fast_peripherals0@8000000/gpio@30000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FULL_NAME "gpio@30000"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FULL_NAME_UNQUOTED gpio@30000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FULL_NAME_TOKEN gpio_30000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FULL_NAME_UPPER_TOKEN GPIO_30000

/* Node parent (/soc/peripheral@50000000/fast_peripherals0@8000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_PARENT DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FOREACH_NODELABEL(fn) fn(gpioc)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioc, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_HASH ubKIJ7zyCRLnt___7DCfn_Z_s9oXElcq0WxpnCuWamY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_ORD 13
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/peripheral@50000000/fast_peripherals0@8000000 */ \
	12, /* /soc/peripheral@50000000/pbridge2@0/pinctrl@44000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_SUPPORTS_ORDS \
	14, /* /gpio_keys */ \
	15, /* /gpio_keys/button_0 */ \
	76, /* /soc/peripheral@50000000/pbridge2@0/spi@37000/flash@0 */ \
	82, /* /user_led */ \
	83, /* /user_led/led */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_gpio DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000
#define DT_N_NODELABEL_gpioc         DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_REG_IDX_0_VAL_ADDRESS 1476591616 /* 0x58030000 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_REG_IDX_0_VAL_SIZE 296 /* 0x128 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_0_VAL_irq 63
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_1_VAL_irq 64
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_reg {196608 /* 0x30000 */, 296 /* 0x128 */}
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_reg_IDX_0 196608
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_reg_IDX_1 296
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_nxp_kinetis_port DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_gpio_port_offest 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_gpio_port_offest_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_interrupts {63 /* 0x3f */, 0 /* 0x0 */, 64 /* 0x40 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_interrupts_IDX_0 63
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_interrupts_IDX_2 64
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE\dts\bindings\input\gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"
#define DT_N_S_gpio_keys_FULL_NAME_UNQUOTED gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_TOKEN gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_UPPER_TOKEN GPIO_KEYS

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_NODELABEL_NUM 0
#define DT_N_S_gpio_keys_FOREACH_NODELABEL(fn) 
#define DT_N_S_gpio_keys_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_CHILD_NUM 1
#define DT_N_S_gpio_keys_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button_0)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0)
#define DT_N_S_gpio_keys_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpio_keys_S_button_0)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_gpio_keys_HASH o_cyM_1oGxkDdZvjWwmF_qWSV_TFQR0RmVqGE69cQ78

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 14
#define DT_N_S_gpio_keys_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */ \
	13, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@30000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	15, /* /gpio_keys/button_0 */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_RANGES_NUM 0
#define DT_N_S_gpio_keys_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_debounce_interval_ms 30
#define DT_N_S_gpio_keys_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_gpio_keys_P_polling_mode 0
#define DT_N_S_gpio_keys_P_polling_mode_EXISTS 1
#define DT_N_S_gpio_keys_P_no_disconnect 0
#define DT_N_S_gpio_keys_P_no_disconnect_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_deferred_init 0
#define DT_N_S_gpio_keys_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_gpio_keys_P_wakeup_source 0
#define DT_N_S_gpio_keys_P_wakeup_source_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_0
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_0_PATH "/gpio_keys/button_0"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME "button_0"
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_UNQUOTED button_0
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_TOKEN button_0
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_UPPER_TOKEN BUTTON_0

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_0_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_S_button_0_NODELABEL_NUM 1
#define DT_N_S_gpio_keys_S_button_0_FOREACH_NODELABEL(fn) fn(user_button_0)
#define DT_N_S_gpio_keys_S_button_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_button_0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_gpio_keys) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_0_CHILD_NUM 0
#define DT_N_S_gpio_keys_S_button_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_gpio_keys_S_button_0_HASH C_Hn3JvE9sI_pLDHANZiWQipVdDvQbayAS5TLiYvirs

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_0_ORD 15
#define DT_N_S_gpio_keys_S_button_0_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_0_REQUIRES_ORDS \
	13, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@30000 */ \
	14, /* /gpio_keys */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_0_EXISTS 1
#define DT_N_ALIAS_sw0               DT_N_S_gpio_keys_S_button_0
#define DT_N_NODELABEL_user_button_0 DT_N_S_gpio_keys_S_button_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_0_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_0_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_0_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_0_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_S_button_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin 6
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label "User SW2"
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UNQUOTED User SW2
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_TOKEN User_SW2
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UPPER_TOKEN USER_SW2
#define DT_N_S_gpio_keys_S_button_0_P_label_IDX_0 "User SW2"
#define DT_N_S_gpio_keys_S_button_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, label, 0)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, label, 0)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_label_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_zephyr_code 11
#define DT_N_S_gpio_keys_S_button_0_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /pinctrl
 *
 * Node identifier: DT_N_S_pinctrl
 *
 * Binding (compatible = nxp,port-pinctrl):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,port-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_PATH "/pinctrl"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_FULL_NAME "pinctrl"
#define DT_N_S_pinctrl_FULL_NAME_UNQUOTED pinctrl
#define DT_N_S_pinctrl_FULL_NAME_TOKEN pinctrl
#define DT_N_S_pinctrl_FULL_NAME_UPPER_TOKEN PINCTRL

/* Node parent (/) identifier: */
#define DT_N_S_pinctrl_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_NODELABEL_NUM 1
#define DT_N_S_pinctrl_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_pinctrl_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_CHILD_NUM 8
#define DT_N_S_pinctrl_CHILD_NUM_STATUS_OKAY 8
#define DT_N_S_pinctrl_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart0) fn(DT_N_S_pinctrl_S_pinmux_lpuart1) fn(DT_N_S_pinctrl_S_pinmux_tpm0) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1) fn(DT_N_S_pinctrl_S_pinmux_lpspi1) fn(DT_N_S_pinctrl_S_pinmux_flexcan) fn(DT_N_S_pinctrl_S_pinmux_lpadc0)
#define DT_N_S_pinctrl_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpuart0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpuart1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_tpm0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpi2c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpi2c1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpspi1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcan) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpadc0)
#define DT_N_S_pinctrl_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpuart1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_tpm0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpspi1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcan, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpuart1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_tpm0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpi2c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpi2c1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpspi1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcan, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart0) fn(DT_N_S_pinctrl_S_pinmux_lpuart1) fn(DT_N_S_pinctrl_S_pinmux_tpm0) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1) fn(DT_N_S_pinctrl_S_pinmux_lpspi1) fn(DT_N_S_pinctrl_S_pinmux_flexcan) fn(DT_N_S_pinctrl_S_pinmux_lpadc0)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpuart0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpuart1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_tpm0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpi2c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpi2c1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpspi1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcan) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpadc0)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpuart1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_tpm0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpspi1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcan, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpuart1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_tpm0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpi2c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpi2c1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpspi1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcan, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_HASH 01QuO_7SrEK_FK3pBqPkBim8omttEGOeu46fT9NfDAg

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_ORD 16
#define DT_N_S_pinctrl_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_SUPPORTS_ORDS \
	17, /* /pinctrl/pinmux_flexcan */ \
	19, /* /pinctrl/pinmux_lpadc0 */ \
	21, /* /pinctrl/pinmux_lpi2c0 */ \
	23, /* /pinctrl/pinmux_lpi2c1 */ \
	25, /* /pinctrl/pinmux_lpspi1 */ \
	27, /* /pinctrl/pinmux_lpuart0 */ \
	29, /* /pinctrl/pinmux_lpuart1 */ \
	31, /* /pinctrl/pinmux_tpm0 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_EXISTS 1
#define DT_N_INST_0_nxp_port_pinctrl DT_N_S_pinctrl
#define DT_N_NODELABEL_pinctrl       DT_N_S_pinctrl

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_REG_NUM 0
#define DT_N_S_pinctrl_RANGES_NUM 0
#define DT_N_S_pinctrl_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_IRQ_NUM 0
#define DT_N_S_pinctrl_IRQ_LEVEL 0
#define DT_N_S_pinctrl_COMPAT_MATCHES_nxp_port_pinctrl 1
#define DT_N_S_pinctrl_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_pinctrl_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_COMPAT_MODEL_IDX_0 "port-pinctrl"
#define DT_N_S_pinctrl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_P_compatible {"nxp,port-pinctrl"}
#define DT_N_S_pinctrl_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_P_compatible_IDX_0 "nxp,port-pinctrl"
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinctrl
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinctrl
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINCTRL
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl, compatible, 0)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl, compatible, 0)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_compatible_LEN 1
#define DT_N_S_pinctrl_P_compatible_EXISTS 1
#define DT_N_S_pinctrl_P_zephyr_deferred_init 0
#define DT_N_S_pinctrl_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_pinctrl_P_wakeup_source 0
#define DT_N_S_pinctrl_P_wakeup_source_EXISTS 1
#define DT_N_S_pinctrl_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_pinctrl_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexcan
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexcan
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_PATH "/pinctrl/pinmux_flexcan"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_FULL_NAME "pinmux_flexcan"
#define DT_N_S_pinctrl_S_pinmux_flexcan_FULL_NAME_UNQUOTED pinmux_flexcan
#define DT_N_S_pinctrl_S_pinmux_flexcan_FULL_NAME_TOKEN pinmux_flexcan
#define DT_N_S_pinctrl_S_pinmux_flexcan_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCAN

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_FOREACH_NODELABEL(fn) fn(pinmux_flexcan)
#define DT_N_S_pinctrl_S_pinmux_flexcan_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcan, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexcan_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcan_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcan_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcan_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcan_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_HASH BfiIqXeBtm3sbx3ry8z13FeBKfq9xzpxcvwP2zJVobk

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_ORD 17
#define DT_N_S_pinctrl_S_pinmux_flexcan_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_REQUIRES_ORDS \
	16, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_SUPPORTS_ORDS \
	18, /* /pinctrl/pinmux_flexcan/group0 */ \
	73, /* /soc/peripheral@50000000/pbridge2@0/can@3b000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcan DT_N_S_pinctrl_S_pinmux_flexcan

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcan_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_flexcan/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexcan_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_PATH "/pinctrl/pinmux_flexcan/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_flexcan) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_flexcan

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcan) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_HASH nCmQk8I49DLsJMD1R7mJ8PAHbUFGVuqjosuvFjTdsNY

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_ORD 18
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_REQUIRES_ORDS \
	17, /* /pinctrl/pinmux_flexcan */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_pinmux {557843200 /* 0x21400300 */, 553648896 /* 0x21000300 */}
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_pinmux_IDX_0 557843200
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_pinmux_IDX_1 553648896
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate "slow"
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate_IDX_0 "slow"
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate_IDX_0_ENUM_IDX 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate_IDX_0_ENUM_VAL_slow_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_flexcan_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_lpadc0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpadc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_PATH "/pinctrl/pinmux_lpadc0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FULL_NAME "pinmux_lpadc0"
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FULL_NAME_UNQUOTED pinmux_lpadc0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FULL_NAME_TOKEN pinmux_lpadc0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FULL_NAME_UPPER_TOKEN PINMUX_LPADC0

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_NODELABEL(fn) fn(pinmux_lpadc0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_lpadc0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_HASH IU9Pk3N1W4WSgvOtoVS_eAYR2TWVlPnBFkOZ_HpO91k

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_ORD 19
#define DT_N_S_pinctrl_S_pinmux_lpadc0_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_REQUIRES_ORDS \
	16, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_SUPPORTS_ORDS \
	20, /* /pinctrl/pinmux_lpadc0/group0 */ \
	54, /* /soc/peripheral@50000000/pbridge2@0/adc@47000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_EXISTS 1
#define DT_N_NODELABEL_pinmux_lpadc0 DT_N_S_pinctrl_S_pinmux_lpadc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_lpadc0/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_PATH "/pinctrl/pinmux_lpadc0/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_lpadc0) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_lpadc0

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_HASH GVEQkOk7XMhFDzVqiuaJrtrV4rUwlSMnBdpRxBoWWdw

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_ORD 20
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_REQUIRES_ORDS \
	19, /* /pinctrl/pinmux_lpadc0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux {813694976 /* 0x30800000 */, 817889280 /* 0x30c00000 */, 809500672 /* 0x30400000 */}
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_0 813694976
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_1 817889280
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_2 809500672
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 2)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 2)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_LEN 3
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_lpi2c0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpi2c0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_PATH "/pinctrl/pinmux_lpi2c0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FULL_NAME "pinmux_lpi2c0"
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FULL_NAME_UNQUOTED pinmux_lpi2c0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FULL_NAME_TOKEN pinmux_lpi2c0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FULL_NAME_UPPER_TOKEN PINMUX_LPI2C0

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FOREACH_NODELABEL(fn) fn(pinmux_lpi2c0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_lpi2c0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_HASH _yKpR7AOZq7rG57sdPgG9ef69MvESEjr9_oYXe2Mlvk

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_ORD 21
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_REQUIRES_ORDS \
	16, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_SUPPORTS_ORDS \
	22, /* /pinctrl/pinmux_lpi2c0/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_EXISTS 1
#define DT_N_NODELABEL_pinmux_lpi2c0 DT_N_S_pinctrl_S_pinmux_lpi2c0

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_lpi2c0/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_PATH "/pinctrl/pinmux_lpi2c0/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_lpi2c0) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_lpi2c0

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_HASH FSBupnOoIYq6KOExM_r5vhRQci13MibdLlgWuiRAXLU

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_ORD 22
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_REQUIRES_ORDS \
	21, /* /pinctrl/pinmux_lpi2c0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_pinmux {79692800 /* 0x4c00400 */, 75498496 /* 0x4800400 */}
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_pinmux_IDX_0 79692800
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_pinmux_IDX_1 75498496
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_open_drain 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_lpi2c1
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpi2c1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_PATH "/pinctrl/pinmux_lpi2c1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FULL_NAME "pinmux_lpi2c1"
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FULL_NAME_UNQUOTED pinmux_lpi2c1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FULL_NAME_TOKEN pinmux_lpi2c1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FULL_NAME_UPPER_TOKEN PINMUX_LPI2C1

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FOREACH_NODELABEL(fn) fn(pinmux_lpi2c1)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_lpi2c1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_HASH kCpfyySjBIEzBixYCNYVaG69RXQbQtBcuqOsXX8rb98

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_ORD 23
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_REQUIRES_ORDS \
	16, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_SUPPORTS_ORDS \
	24, /* /pinctrl/pinmux_lpi2c1/group0 */ \
	59, /* /soc/peripheral@50000000/pbridge2@0/i2c@34000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_EXISTS 1
#define DT_N_NODELABEL_pinmux_lpi2c1 DT_N_S_pinctrl_S_pinmux_lpi2c1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_lpi2c1/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_PATH "/pinctrl/pinmux_lpi2c1/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_lpi2c1) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_lpi2c1

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_HASH CwRsQ8TxmmGIObvk4g6TBzgOiVNXNSaxz4ZFkZtxpDo

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_ORD 24
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_REQUIRES_ORDS \
	23, /* /pinctrl/pinmux_lpi2c1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_pinmux {289408000 /* 0x11400400 */, 285213696 /* 0x11000400 */}
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_pinmux_IDX_0 289408000
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_pinmux_IDX_1 285213696
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_open_drain 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_lpspi1
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpspi1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_PATH "/pinctrl/pinmux_lpspi1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FULL_NAME "pinmux_lpspi1"
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FULL_NAME_UNQUOTED pinmux_lpspi1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FULL_NAME_TOKEN pinmux_lpspi1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FULL_NAME_UPPER_TOKEN PINMUX_LPSPI1

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FOREACH_NODELABEL(fn) fn(pinmux_lpspi1)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_lpspi1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_HASH DxJPkrXiUP83_kwFMrxgqYNUDY2AQbeRmF9iKo_2UVg

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_ORD 25
#define DT_N_S_pinctrl_S_pinmux_lpspi1_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_REQUIRES_ORDS \
	16, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_SUPPORTS_ORDS \
	26, /* /pinctrl/pinmux_lpspi1/group0 */ \
	75, /* /soc/peripheral@50000000/pbridge2@0/spi@37000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_EXISTS 1
#define DT_N_NODELABEL_pinmux_lpspi1 DT_N_S_pinctrl_S_pinmux_lpspi1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpspi1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_lpspi1/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_PATH "/pinctrl/pinmux_lpspi1/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_lpspi1) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_lpspi1

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_lpspi1) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_HASH OvCqYU99TaiXv7OkpZhw9aEhvNmCxm3zlpFO2tFF2Fo

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_ORD 26
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_REQUIRES_ORDS \
	25, /* /pinctrl/pinmux_lpspi1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux {272630272 /* 0x10400200 */, 276824576 /* 0x10800200 */, 281018880 /* 0x10c00200 */, 268435968 /* 0x10000200 */}
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_IDX_0 272630272
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_IDX_1 276824576
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_IDX_2 281018880
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_IDX_3 268435968
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 2) \
	fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 3)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 3)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_LEN 4
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_lpuart0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpuart0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_PATH "/pinctrl/pinmux_lpuart0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FULL_NAME "pinmux_lpuart0"
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FULL_NAME_UNQUOTED pinmux_lpuart0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FULL_NAME_TOKEN pinmux_lpuart0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FULL_NAME_UPPER_TOKEN PINMUX_LPUART0

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FOREACH_NODELABEL(fn) fn(pinmux_lpuart0)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_lpuart0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_HASH PM_E9XTaKeTw0VYShTPigmYtdNA1KhtRWDY57o7ciH0

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_ORD 27
#define DT_N_S_pinctrl_S_pinmux_lpuart0_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_REQUIRES_ORDS \
	16, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_SUPPORTS_ORDS \
	28, /* /pinctrl/pinmux_lpuart0/group0 */ \
	64, /* /soc/peripheral@50000000/pbridge2@0/serial@38000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_EXISTS 1
#define DT_N_NODELABEL_pinmux_lpuart0 DT_N_S_pinctrl_S_pinmux_lpuart0

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpuart0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_lpuart0/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_PATH "/pinctrl/pinmux_lpuart0/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_lpuart0) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_lpuart0

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart0) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_HASH 5B0h9wlG0R2B1_yxIrsvfvIPFUxl60n1dPPILvo78I0

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_ORD 28
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_REQUIRES_ORDS \
	27, /* /pinctrl/pinmux_lpuart0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_pinmux {67110400 /* 0x4000600 */, 71304704 /* 0x4400600 */}
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_pinmux_IDX_0 67110400
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_pinmux_IDX_1 71304704
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_lpuart1
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpuart1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_PATH "/pinctrl/pinmux_lpuart1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FULL_NAME "pinmux_lpuart1"
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FULL_NAME_UNQUOTED pinmux_lpuart1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FULL_NAME_TOKEN pinmux_lpuart1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FULL_NAME_UPPER_TOKEN PINMUX_LPUART1

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FOREACH_NODELABEL(fn) fn(pinmux_lpuart1)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_lpuart1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_HASH tl_FrnJiy_O4FdJGZQ1NhLyVcRS9rw51keLYwQOvJ4A

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_ORD 29
#define DT_N_S_pinctrl_S_pinmux_lpuart1_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_REQUIRES_ORDS \
	16, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_SUPPORTS_ORDS \
	30, /* /pinctrl/pinmux_lpuart1/group0 */ \
	65, /* /soc/peripheral@50000000/pbridge2@0/serial@39000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_EXISTS 1
#define DT_N_NODELABEL_pinmux_lpuart1 DT_N_S_pinctrl_S_pinmux_lpuart1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpuart1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_lpuart1/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_PATH "/pinctrl/pinmux_lpuart1/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_lpuart1) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_lpuart1

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart1) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_HASH d1XURMT_IsEU40XNWUIOb6UpyziBegq0kSwYRF8Ss7U

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_ORD 30
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_REQUIRES_ORDS \
	29, /* /pinctrl/pinmux_lpuart1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_pinmux {545260288 /* 0x20800300 */, 549454592 /* 0x20c00300 */}
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_pinmux_IDX_0 545260288
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_pinmux_IDX_1 549454592
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_tpm0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_tpm0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_PATH "/pinctrl/pinmux_tpm0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_FULL_NAME "pinmux_tpm0"
#define DT_N_S_pinctrl_S_pinmux_tpm0_FULL_NAME_UNQUOTED pinmux_tpm0
#define DT_N_S_pinctrl_S_pinmux_tpm0_FULL_NAME_TOKEN pinmux_tpm0
#define DT_N_S_pinctrl_S_pinmux_tpm0_FULL_NAME_UPPER_TOKEN PINMUX_TPM0

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_FOREACH_NODELABEL(fn) fn(pinmux_tpm0)
#define DT_N_S_pinctrl_S_pinmux_tpm0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_tpm0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_tpm0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_tpm0_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_tpm0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_tpm0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_tpm0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_tpm0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_tpm0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_tpm0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_tpm0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_HASH J5roRMccjvJR4Qm_w_V3VFz346TYUlvtRm6elaYVKZE

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_ORD 31
#define DT_N_S_pinctrl_S_pinmux_tpm0_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_REQUIRES_ORDS \
	16, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_SUPPORTS_ORDS \
	32, /* /pinctrl/pinmux_tpm0/group0 */ \
	33, /* /soc/peripheral@50000000/pbridge2@0/pwm@31000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_EXISTS 1
#define DT_N_NODELABEL_pinmux_tpm0 DT_N_S_pinctrl_S_pinmux_tpm0

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_tpm0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_tpm0/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_tpm0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_PATH "/pinctrl/pinmux_tpm0/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_tpm0) identifier: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_tpm0

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_tpm0) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_HASH MaTsiuxytpZpTpai1_yDWw_gKCrytjiudWGKoVAyuPw

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_ORD 32
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_REQUIRES_ORDS \
	31, /* /pinctrl/pinmux_tpm0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_pinmux {88081664 /* 0x5400500 */, 83887360 /* 0x5000500 */, 79693056 /* 0x4c00500 */}
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_pinmux_IDX_0 88081664
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_pinmux_IDX_1 83887360
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_pinmux_IDX_2 79693056
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, pinmux, 2)
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, pinmux, 2)
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_pinmux_LEN 3
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_tpm0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/pwm@31000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000
 *
 * Binding (compatible = nxp,kinetis-tpm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\nxp,kinetis-tpm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_PATH "/soc/peripheral@50000000/pbridge2@0/pwm@31000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FULL_NAME "pwm@31000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FULL_NAME_UNQUOTED pwm@31000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FULL_NAME_TOKEN pwm_31000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FULL_NAME_UPPER_TOKEN PWM_31000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FOREACH_NODELABEL(fn) fn(tpm0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FOREACH_NODELABEL_VARGS(fn, ...) fn(tpm0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_HASH OZq9aDjjjhPduXp3DK8ztZQs1ZLQNkQdg94_re7zBmM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_ORD 33
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */ \
	31, /* /pinctrl/pinmux_tpm0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_SUPPORTS_ORDS \
	34, /* /pwmleds */ \
	35, /* /pwmleds/pwm_led_0 */ \
	36, /* /pwmleds/pwm_led_1 */ \
	37, /* /pwmleds/pwm_led_2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_tpm DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000
#define DT_N_NODELABEL_tpm0         DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_REG_IDX_0_VAL_ADDRESS 1342377984 /* 0x50031000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_REG_IDX_0_VAL_SIZE 136 /* 0x88 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_COMPAT_MATCHES_nxp_kinetis_tpm 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_COMPAT_MODEL_IDX_0 "kinetis-tpm"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_tpm0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_reg {200704 /* 0x31000 */, 136 /* 0x88 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_reg_IDX_0 200704
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_reg_IDX_1 136
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_tpm0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_tpm0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_prescaler 16
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_prescaler_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_prescaler_IDX_0_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_compatible {"nxp,kinetis-tpm"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_compatible_IDX_0 "nxp,kinetis-tpm"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-tpm
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_tpm
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_TPM
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_clocks_IDX_0_VAL_name 7
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_clocks_IDX_0_VAL_mrcc_offset 196
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /pwmleds
 *
 * Node identifier: DT_N_S_pwmleds
 *
 * Binding (compatible = pwm-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\pwm-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_PATH "/pwmleds"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_FULL_NAME "pwmleds"
#define DT_N_S_pwmleds_FULL_NAME_UNQUOTED pwmleds
#define DT_N_S_pwmleds_FULL_NAME_TOKEN pwmleds
#define DT_N_S_pwmleds_FULL_NAME_UPPER_TOKEN PWMLEDS

/* Node parent (/) identifier: */
#define DT_N_S_pwmleds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_pwmleds_NODELABEL_NUM 0
#define DT_N_S_pwmleds_FOREACH_NODELABEL(fn) 
#define DT_N_S_pwmleds_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pwmleds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_CHILD_NUM 3
#define DT_N_S_pwmleds_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_pwmleds_FOREACH_CHILD(fn) fn(DT_N_S_pwmleds_S_pwm_led_0) fn(DT_N_S_pwmleds_S_pwm_led_1) fn(DT_N_S_pwmleds_S_pwm_led_2)
#define DT_N_S_pwmleds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pwmleds_S_pwm_led_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_pwm_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_pwm_led_2)
#define DT_N_S_pwmleds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_pwm_led_0, __VA_ARGS__) fn(DT_N_S_pwmleds_S_pwm_led_1, __VA_ARGS__) fn(DT_N_S_pwmleds_S_pwm_led_2, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_pwm_led_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_pwm_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_pwm_led_2, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pwmleds_S_pwm_led_0) fn(DT_N_S_pwmleds_S_pwm_led_1) fn(DT_N_S_pwmleds_S_pwm_led_2)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pwmleds_S_pwm_led_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_pwm_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_pwm_led_2)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_pwm_led_0, __VA_ARGS__) fn(DT_N_S_pwmleds_S_pwm_led_1, __VA_ARGS__) fn(DT_N_S_pwmleds_S_pwm_led_2, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_pwm_led_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_pwm_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_pwm_led_2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pwmleds_HASH LAVLDxln4k2d8rWkHY5gWY_V_wbRKRVUOItR1NgXPw4

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_ORD 34
#define DT_N_S_pwmleds_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_REQUIRES_ORDS \
	0, /* / */ \
	33, /* /soc/peripheral@50000000/pbridge2@0/pwm@31000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_SUPPORTS_ORDS \
	35, /* /pwmleds/pwm_led_0 */ \
	36, /* /pwmleds/pwm_led_1 */ \
	37, /* /pwmleds/pwm_led_2 */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_EXISTS 1
#define DT_N_INST_0_pwm_leds DT_N_S_pwmleds

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_REG_NUM 0
#define DT_N_S_pwmleds_RANGES_NUM 0
#define DT_N_S_pwmleds_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_IRQ_NUM 0
#define DT_N_S_pwmleds_IRQ_LEVEL 0
#define DT_N_S_pwmleds_COMPAT_MATCHES_pwm_leds 1
#define DT_N_S_pwmleds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_P_compatible {"pwm-leds"}
#define DT_N_S_pwmleds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_P_compatible_IDX_0 "pwm-leds"
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_UNQUOTED pwm-leds
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_TOKEN pwm_leds
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_UPPER_TOKEN PWM_LEDS
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds, compatible, 0)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds, compatible, 0)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds, compatible, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds, compatible, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_P_compatible_LEN 1
#define DT_N_S_pwmleds_P_compatible_EXISTS 1

/*
 * Devicetree node: /pwmleds/pwm_led_0
 *
 * Node identifier: DT_N_S_pwmleds_S_pwm_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_S_pwm_led_0_PATH "/pwmleds/pwm_led_0"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_S_pwm_led_0_FULL_NAME "pwm_led_0"
#define DT_N_S_pwmleds_S_pwm_led_0_FULL_NAME_UNQUOTED pwm_led_0
#define DT_N_S_pwmleds_S_pwm_led_0_FULL_NAME_TOKEN pwm_led_0
#define DT_N_S_pwmleds_S_pwm_led_0_FULL_NAME_UPPER_TOKEN PWM_LED_0

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_pwm_led_0_PARENT DT_N_S_pwmleds

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_S_pwm_led_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pwmleds_S_pwm_led_0_NODELABEL_NUM 1
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_NODELABEL(fn) fn(blue_pwm_led)
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(blue_pwm_led, __VA_ARGS__)
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pwmleds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_S_pwm_led_0_CHILD_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pwmleds_S_pwm_led_0_HASH 9AazpJGoUz9iIo_1AZ3WD6yneQZjjssfQisq6_rbYq0

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_pwm_led_0_ORD 35
#define DT_N_S_pwmleds_S_pwm_led_0_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_pwm_led_0_REQUIRES_ORDS \
	33, /* /soc/peripheral@50000000/pbridge2@0/pwm@31000 */ \
	34, /* /pwmleds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_pwm_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_pwm_led_0_EXISTS 1
#define DT_N_ALIAS_blue_pwm_led     DT_N_S_pwmleds_S_pwm_led_0
#define DT_N_NODELABEL_blue_pwm_led DT_N_S_pwmleds_S_pwm_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_S_pwm_led_0_REG_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_0_RANGES_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_S_pwm_led_0_IRQ_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_0_IRQ_LEVEL 0
#define DT_N_S_pwmleds_S_pwm_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_S_pwm_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_VAL_channel 1
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_VAL_period 20000000
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_VAL_flags 1
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_pwm_led_0, pwms, 0)
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_pwm_led_0, pwms, 0)
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_pwm_led_0, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_pwm_led_0, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_EXISTS 1

/*
 * Devicetree node: /pwmleds/pwm_led_1
 *
 * Node identifier: DT_N_S_pwmleds_S_pwm_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_S_pwm_led_1_PATH "/pwmleds/pwm_led_1"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_S_pwm_led_1_FULL_NAME "pwm_led_1"
#define DT_N_S_pwmleds_S_pwm_led_1_FULL_NAME_UNQUOTED pwm_led_1
#define DT_N_S_pwmleds_S_pwm_led_1_FULL_NAME_TOKEN pwm_led_1
#define DT_N_S_pwmleds_S_pwm_led_1_FULL_NAME_UPPER_TOKEN PWM_LED_1

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_pwm_led_1_PARENT DT_N_S_pwmleds

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_S_pwm_led_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pwmleds_S_pwm_led_1_NODELABEL_NUM 1
#define DT_N_S_pwmleds_S_pwm_led_1_FOREACH_NODELABEL(fn) fn(green_pwm_led)
#define DT_N_S_pwmleds_S_pwm_led_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(green_pwm_led, __VA_ARGS__)
#define DT_N_S_pwmleds_S_pwm_led_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pwmleds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_S_pwm_led_1_CHILD_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pwmleds_S_pwm_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_pwmleds_S_pwm_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_pwm_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_pwm_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pwmleds_S_pwm_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwmleds_S_pwm_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_pwm_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_pwm_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pwmleds_S_pwm_led_1_HASH FYKejvW68F22IO8b1tJZyHZD5siC5mQNNQwGnObhjZU

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_pwm_led_1_ORD 36
#define DT_N_S_pwmleds_S_pwm_led_1_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_pwm_led_1_REQUIRES_ORDS \
	33, /* /soc/peripheral@50000000/pbridge2@0/pwm@31000 */ \
	34, /* /pwmleds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_pwm_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_pwm_led_1_EXISTS 1
#define DT_N_ALIAS_green_pwm_led     DT_N_S_pwmleds_S_pwm_led_1
#define DT_N_NODELABEL_green_pwm_led DT_N_S_pwmleds_S_pwm_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_S_pwm_led_1_REG_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_1_RANGES_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_S_pwm_led_1_IRQ_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_1_IRQ_LEVEL 0
#define DT_N_S_pwmleds_S_pwm_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_S_pwm_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_IDX_0_VAL_channel 2
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_IDX_0_VAL_period 20000000
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_IDX_0_VAL_flags 1
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_pwm_led_1, pwms, 0)
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_pwm_led_1, pwms, 0)
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_pwm_led_1, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_pwm_led_1, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_pwm_led_1_P_pwms_EXISTS 1

/*
 * Devicetree node: /pwmleds/pwm_led_2
 *
 * Node identifier: DT_N_S_pwmleds_S_pwm_led_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_S_pwm_led_2_PATH "/pwmleds/pwm_led_2"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_S_pwm_led_2_FULL_NAME "pwm_led_2"
#define DT_N_S_pwmleds_S_pwm_led_2_FULL_NAME_UNQUOTED pwm_led_2
#define DT_N_S_pwmleds_S_pwm_led_2_FULL_NAME_TOKEN pwm_led_2
#define DT_N_S_pwmleds_S_pwm_led_2_FULL_NAME_UPPER_TOKEN PWM_LED_2

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_pwm_led_2_PARENT DT_N_S_pwmleds

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_S_pwm_led_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_pwmleds_S_pwm_led_2_NODELABEL_NUM 1
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_NODELABEL(fn) fn(red_pwm_led)
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(red_pwm_led, __VA_ARGS__)
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_ANCESTOR(fn) fn(DT_N_S_pwmleds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_S_pwm_led_2_CHILD_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD(fn) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pwmleds_S_pwm_led_2_HASH 2rJeI7gCoA4XTTOLj0tRzLYc3gUaA7UCjnABuKYBml0

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_pwm_led_2_ORD 37
#define DT_N_S_pwmleds_S_pwm_led_2_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_pwm_led_2_REQUIRES_ORDS \
	33, /* /soc/peripheral@50000000/pbridge2@0/pwm@31000 */ \
	34, /* /pwmleds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_pwm_led_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_pwm_led_2_EXISTS 1
#define DT_N_ALIAS_red_pwm_led     DT_N_S_pwmleds_S_pwm_led_2
#define DT_N_NODELABEL_red_pwm_led DT_N_S_pwmleds_S_pwm_led_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_S_pwm_led_2_REG_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_2_RANGES_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_S_pwm_led_2_IRQ_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_2_IRQ_LEVEL 0
#define DT_N_S_pwmleds_S_pwm_led_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_S_pwm_led_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_VAL_channel 0
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_VAL_period 20000000
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_VAL_flags 1
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_pwm_led_2, pwms, 0)
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_pwm_led_2, pwms, 0)
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_pwm_led_2, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_pwm_led_2, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv8m-systick):
 *   $ZEPHYR_BASE\dts\bindings\timer\arm,armv8m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_e000e010_HASH aZrzPLAIRgEwRZJIvTCzJONA6gPgc4QlhkiU5oWGArA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 38
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv8m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv8m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv8m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@50020000
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_50020000
 *
 * Binding (compatible = nxp,msf1):
 *   $ZEPHYR_BASE\dts\bindings\flash_controller\nxp,msf1.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_50020000_PATH "/soc/memory-controller@50020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_50020000_FULL_NAME "memory-controller@50020000"
#define DT_N_S_soc_S_memory_controller_50020000_FULL_NAME_UNQUOTED memory-controller@50020000
#define DT_N_S_soc_S_memory_controller_50020000_FULL_NAME_TOKEN memory_controller_50020000
#define DT_N_S_soc_S_memory_controller_50020000_FULL_NAME_UPPER_TOKEN MEMORY_CONTROLLER_50020000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_controller_50020000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_50020000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_controller_50020000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_FOREACH_NODELABEL(fn) fn(fmu)
#define DT_N_S_soc_S_memory_controller_50020000_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmu, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_50020000_CHILD_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_memory_controller_50020000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0)
#define DT_N_S_soc_S_memory_controller_50020000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0)
#define DT_N_S_soc_S_memory_controller_50020000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0)
#define DT_N_S_soc_S_memory_controller_50020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0)
#define DT_N_S_soc_S_memory_controller_50020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_memory_controller_50020000_HASH fkeLOcI1gB8XYQ4q5_ri5tw7aVP1OoAu6F_ZRMd_I2I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_50020000_ORD 39
#define DT_N_S_soc_S_memory_controller_50020000_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_50020000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_50020000_SUPPORTS_ORDS \
	40, /* /soc/memory-controller@50020000/flash@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_50020000_EXISTS 1
#define DT_N_INST_0_nxp_msf1 DT_N_S_soc_S_memory_controller_50020000
#define DT_N_NODELABEL_fmu   DT_N_S_soc_S_memory_controller_50020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_50020000_REG_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_REG_IDX_0_VAL_ADDRESS 1342308352 /* 0x50020000 */
#define DT_N_S_soc_S_memory_controller_50020000_REG_IDX_0_VAL_SIZE 48 /* 0x30 */
#define DT_N_S_soc_S_memory_controller_50020000_RANGES_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_memory_controller_50020000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_memory_controller_50020000_RANGES_IDX_0_VAL_LENGTH 1048576 /* 0x100000 */
#define DT_N_S_soc_S_memory_controller_50020000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_memory_controller_50020000, 0)
#define DT_N_S_soc_S_memory_controller_50020000_IRQ_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_IRQ_IDX_0_VAL_irq 27
#define DT_N_S_soc_S_memory_controller_50020000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_memory_controller_50020000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_memory_controller_50020000_IRQ_LEVEL 1
#define DT_N_S_soc_S_memory_controller_50020000_COMPAT_MATCHES_nxp_msf1 1
#define DT_N_S_soc_S_memory_controller_50020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_memory_controller_50020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_COMPAT_MODEL_IDX_0 "msf1"
#define DT_N_S_soc_S_memory_controller_50020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_50020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_50020000_P_reg {1342308352 /* 0x50020000 */, 48 /* 0x30 */}
#define DT_N_S_soc_S_memory_controller_50020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_P_reg_IDX_0 1342308352
#define DT_N_S_soc_S_memory_controller_50020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_P_reg_IDX_1 48
#define DT_N_S_soc_S_memory_controller_50020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_P_status "okay"
#define DT_N_S_soc_S_memory_controller_50020000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_memory_controller_50020000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_memory_controller_50020000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_memory_controller_50020000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_memory_controller_50020000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_memory_controller_50020000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_50020000, status, 0)
#define DT_N_S_soc_S_memory_controller_50020000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_50020000, status, 0)
#define DT_N_S_soc_S_memory_controller_50020000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_50020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_50020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_P_status_LEN 1
#define DT_N_S_soc_S_memory_controller_50020000_P_status_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_P_compatible {"nxp,msf1"}
#define DT_N_S_soc_S_memory_controller_50020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_P_compatible_IDX_0 "nxp,msf1"
#define DT_N_S_soc_S_memory_controller_50020000_P_compatible_IDX_0_STRING_UNQUOTED nxp,msf1
#define DT_N_S_soc_S_memory_controller_50020000_P_compatible_IDX_0_STRING_TOKEN nxp_msf1
#define DT_N_S_soc_S_memory_controller_50020000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MSF1
#define DT_N_S_soc_S_memory_controller_50020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_50020000, compatible, 0)
#define DT_N_S_soc_S_memory_controller_50020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_50020000, compatible, 0)
#define DT_N_S_soc_S_memory_controller_50020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_50020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_50020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_controller_50020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_P_interrupts {27 /* 0x1b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_memory_controller_50020000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_P_interrupts_IDX_0 27
#define DT_N_S_soc_S_memory_controller_50020000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_memory_controller_50020000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_controller_50020000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_controller_50020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_controller_50020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@50020000/flash@0
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_50020000_S_flash_0
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE\dts\bindings\mtd\soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_PATH "/soc/memory-controller@50020000/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FULL_NAME "flash@0"
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FULL_NAME_UNQUOTED flash@0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FULL_NAME_TOKEN flash_0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FULL_NAME_UPPER_TOKEN FLASH_0

/* Node parent (/soc/memory-controller@50020000) identifier: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_PARENT DT_N_S_soc_S_memory_controller_50020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FOREACH_NODELABEL(fn) fn(flash)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_memory_controller_50020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_CHILD_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_HASH _Ee2CbUH37_qKCXC5YANijraz_A37PKeQuhC1sxuXfY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_ORD 40
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_REQUIRES_ORDS \
	39, /* /soc/memory-controller@50020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_SUPPORTS_ORDS \
	41, /* /soc/memory-controller@50020000/flash@0/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_memory_controller_50020000_S_flash_0
#define DT_N_NODELABEL_flash     DT_N_S_soc_S_memory_controller_50020000_S_flash_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_REG_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_REG_IDX_0_VAL_ADDRESS 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_REG_IDX_0_VAL_SIZE 1048576 /* 0x100000 */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_erase_block_size 8192
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_write_block_size 16
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_compatible_IDX_0_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_compatible_IDX_0_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_compatible_IDX_0_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_reg {0 /* 0x0 */, 1048576 /* 0x100000 */}
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_reg_IDX_1 1048576
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_wakeup_source 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@50020000/flash@0/partitions
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE\dts\bindings\mtd\fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_PATH "/soc/memory-controller@50020000/flash@0/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/memory-controller@50020000/flash@0) identifier: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_PARENT DT_N_S_soc_S_memory_controller_50020000_S_flash_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0) fn(DT_N_S_soc_S_memory_controller_50020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_CHILD_NUM 4
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_HASH bMX9mZY_TB9vrk5B65KTCaVksIft_Z9D0zIkBG5_Eo8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_ORD 41
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_REQUIRES_ORDS \
	40, /* /soc/memory-controller@50020000/flash@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_SUPPORTS_ORDS \
	42, /* /soc/memory-controller@50020000/flash@0/partitions/partition@0 */ \
	43, /* /soc/memory-controller@50020000/flash@0/partitions/partition@10000 */ \
	44, /* /soc/memory-controller@50020000/flash@0/partitions/partition@7C000 */ \
	45, /* /soc/memory-controller@50020000/flash@0/partitions/partition@E4000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/memory-controller@50020000/flash@0/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_PATH "/soc/memory-controller@50020000/flash@0/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/memory-controller@50020000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(boot_partition)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(boot_partition, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0) fn(DT_N_S_soc_S_memory_controller_50020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_HASH wPCAUqex_3dG6EaRKt9ofB635hg9ViVaIMRtINlKPZA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_ORD 42
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_REQUIRES_ORDS \
	41, /* /soc/memory-controller@50020000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1 65536
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@50020000/flash@0/partitions/partition@10000
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_PATH "/soc/memory-controller@50020000/flash@0/partitions/partition@10000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME "partition@10000"
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME_UNQUOTED partition@10000
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME_TOKEN partition_10000
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME_UPPER_TOKEN PARTITION_10000

/* Node parent (/soc/memory-controller@50020000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_PARENT DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_NODELABEL(fn) fn(slot0_partition)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot0_partition, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0) fn(DT_N_S_soc_S_memory_controller_50020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_HASH 6LycaSRZMeiHRu5vL3dtymVUdP53Ex3u9ajF7kHTvYI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_ORD 43
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_REQUIRES_ORDS \
	41, /* /soc/memory-controller@50020000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_EXISTS 1
#define DT_N_NODELABEL_slot0_partition DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_REG_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_VAL_ADDRESS 65536 /* 0x10000 */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_VAL_SIZE 442368 /* 0x6c000 */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_P_read_only 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_P_reg {65536 /* 0x10000 */, 442368 /* 0x6c000 */}
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_0 65536
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_1 442368
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@50020000/flash@0/partitions/partition@7C000
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_PATH "/soc/memory-controller@50020000/flash@0/partitions/partition@7C000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FULL_NAME "partition@7C000"
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FULL_NAME_UNQUOTED partition@7C000
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FULL_NAME_TOKEN partition_7C000
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FULL_NAME_UPPER_TOKEN PARTITION_7C000

/* Node parent (/soc/memory-controller@50020000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_PARENT DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FOREACH_NODELABEL(fn) fn(slot1_partition)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot1_partition, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0) fn(DT_N_S_soc_S_memory_controller_50020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_HASH A6poFxHyk4KdGEVHe_bBpunZIb4_OWVQfX_RRXAZkrg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_ORD 44
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_REQUIRES_ORDS \
	41, /* /soc/memory-controller@50020000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_EXISTS 1
#define DT_N_NODELABEL_slot1_partition DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_REG_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_REG_IDX_0_VAL_ADDRESS 507904 /* 0x7c000 */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_REG_IDX_0_VAL_SIZE 425984 /* 0x68000 */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_P_read_only 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_P_reg {507904 /* 0x7c000 */, 425984 /* 0x68000 */}
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_P_reg_IDX_0 507904
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_P_reg_IDX_1 425984
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@50020000/flash@0/partitions/partition@E4000
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_PATH "/soc/memory-controller@50020000/flash@0/partitions/partition@E4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FULL_NAME "partition@E4000"
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FULL_NAME_UNQUOTED partition@E4000
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FULL_NAME_TOKEN partition_E4000
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FULL_NAME_UPPER_TOKEN PARTITION_E4000

/* Node parent (/soc/memory-controller@50020000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_PARENT DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FOREACH_NODELABEL(fn) fn(storage_partition)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0) fn(DT_N_S_soc_S_memory_controller_50020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_HASH CJ2a1OS80RtgD2l2nPoted2nBe9I5FcJcjCptBRQ6SA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_ORD 45
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_REQUIRES_ORDS \
	41, /* /soc/memory-controller@50020000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_REG_NUM 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_REG_IDX_0_VAL_ADDRESS 933888 /* 0xe4000 */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_REG_IDX_0_VAL_SIZE 114688 /* 0x1c000 */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_P_read_only 0
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_P_reg {933888 /* 0xe4000 */, 114688 /* 0x1c000 */}
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_P_reg_IDX_0 933888
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_P_reg_IDX_1 114688
#define DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/pinctrl@42000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_PATH "/soc/peripheral@50000000/pbridge2@0/pinctrl@42000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FULL_NAME "pinctrl@42000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FULL_NAME_UNQUOTED pinctrl@42000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FULL_NAME_TOKEN pinctrl_42000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FULL_NAME_UPPER_TOKEN PINCTRL_42000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FOREACH_NODELABEL(fn) fn(porta)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FOREACH_NODELABEL_VARGS(fn, ...) fn(porta, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_HASH 1H43v0DFe7Z3MHxmNslsGEp9k6HPA_XECzmWiOe9Qcc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_ORD 46
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_SUPPORTS_ORDS \
	47, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@10000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_EXISTS 1
#define DT_N_INST_0_nxp_port_pinmux DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000
#define DT_N_NODELABEL_porta        DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_REG_IDX_0_VAL_ADDRESS 1342447616 /* 0x50042000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_REG_IDX_0_VAL_SIZE 220 /* 0xdc */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_reg {270336 /* 0x42000 */, 220 /* 0xdc */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_reg_IDX_0 270336
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_reg_IDX_1 220
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_clocks_IDX_0_VAL_mrcc_offset 264
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@10000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_PATH "/soc/peripheral@50000000/fast_peripherals0@8000000/gpio@10000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FULL_NAME "gpio@10000"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FULL_NAME_UNQUOTED gpio@10000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FULL_NAME_TOKEN gpio_10000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FULL_NAME_UPPER_TOKEN GPIO_10000

/* Node parent (/soc/peripheral@50000000/fast_peripherals0@8000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_PARENT DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FOREACH_NODELABEL(fn) fn(gpioa)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioa, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_HASH VHB3zedzUGpeXn__Ch0UXc28WbXFfWLlVOx6YT4F35Y

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_ORD 47
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/peripheral@50000000/fast_peripherals0@8000000 */ \
	46, /* /soc/peripheral@50000000/pbridge2@0/pinctrl@42000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_EXISTS 1
#define DT_N_INST_2_nxp_kinetis_gpio DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000
#define DT_N_NODELABEL_gpioa         DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_REG_IDX_0_VAL_ADDRESS 1476460544 /* 0x58010000 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_REG_IDX_0_VAL_SIZE 296 /* 0x128 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_0_VAL_irq 59
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_1_VAL_irq 60
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_reg {65536 /* 0x10000 */, 296 /* 0x128 */}
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_reg_IDX_0 65536
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_reg_IDX_1 296
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_nxp_kinetis_port DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_gpio_port_offest 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_gpio_port_offest_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_interrupts {59 /* 0x3b */, 0 /* 0x0 */, 60 /* 0x3c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_interrupts_IDX_0 59
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_interrupts_IDX_2 60
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/pinctrl@43000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_PATH "/soc/peripheral@50000000/pbridge2@0/pinctrl@43000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FULL_NAME "pinctrl@43000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FULL_NAME_UNQUOTED pinctrl@43000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FULL_NAME_TOKEN pinctrl_43000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FULL_NAME_UPPER_TOKEN PINCTRL_43000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FOREACH_NODELABEL(fn) fn(portb)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FOREACH_NODELABEL_VARGS(fn, ...) fn(portb, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_HASH raggxN6rsaenJ2GjE5YBsT_5H3x7SZNaYWuCt90oZUM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_ORD 48
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_SUPPORTS_ORDS \
	49, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@20000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_EXISTS 1
#define DT_N_INST_1_nxp_port_pinmux DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000
#define DT_N_NODELABEL_portb        DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_REG_IDX_0_VAL_ADDRESS 1342451712 /* 0x50043000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_REG_IDX_0_VAL_SIZE 220 /* 0xdc */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_reg {274432 /* 0x43000 */, 220 /* 0xdc */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_reg_IDX_0 274432
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_reg_IDX_1 220
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_clocks_IDX_0_VAL_mrcc_offset 268
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@20000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_PATH "/soc/peripheral@50000000/fast_peripherals0@8000000/gpio@20000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FULL_NAME "gpio@20000"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FULL_NAME_UNQUOTED gpio@20000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FULL_NAME_TOKEN gpio_20000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FULL_NAME_UPPER_TOKEN GPIO_20000

/* Node parent (/soc/peripheral@50000000/fast_peripherals0@8000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_PARENT DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FOREACH_NODELABEL(fn) fn(gpiob)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiob, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_HASH p_SmQXoVCs2unyen56R7_fW6bW_41FqfaqmaL0auszk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_ORD 49
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/peripheral@50000000/fast_peripherals0@8000000 */ \
	48, /* /soc/peripheral@50000000/pbridge2@0/pinctrl@43000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_EXISTS 1
#define DT_N_INST_3_nxp_kinetis_gpio DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000
#define DT_N_NODELABEL_gpiob         DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_REG_IDX_0_VAL_ADDRESS 1476526080 /* 0x58020000 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_REG_IDX_0_VAL_SIZE 296 /* 0x128 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_0_VAL_irq 61
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_1_VAL_irq 62
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_reg {131072 /* 0x20000 */, 296 /* 0x128 */}
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_reg_IDX_0 131072
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_reg_IDX_1 296
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_nxp_kinetis_port DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_gpio_port_offest 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_gpio_port_offest_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_interrupts {61 /* 0x3d */, 0 /* 0x0 */, 62 /* 0x3e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_interrupts_IDX_0 61
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_interrupts_IDX_2 62
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/fast_peripherals1@8800000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_PATH "/soc/peripheral@50000000/fast_peripherals1@8800000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FULL_NAME "fast_peripherals1@8800000"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FULL_NAME_UNQUOTED fast_peripherals1@8800000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FULL_NAME_TOKEN fast_peripherals1_8800000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FULL_NAME_UPPER_TOKEN FAST_PERIPHERALS1_8800000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FOREACH_NODELABEL(fn) fn(fast_peripheral1)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FOREACH_NODELABEL_VARGS(fn, ...) fn(fast_peripheral1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_HASH sdBIb7mqOSQPrIE7AkTu_Uc_ssJfeKhyaWVi3NJg7Pk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_ORD 50
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_REQUIRES_ORDS \
	8, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_SUPPORTS_ORDS \
	51, /* /soc/peripheral@50000000/fast_peripherals1@8800000/smu2@1c0000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_EXISTS 1
#define DT_N_NODELABEL_fast_peripheral1 DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 142606336 /* 0x8800000 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_RANGES_IDX_0_VAL_LENGTH 2138112 /* 0x20a000 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/fast_peripherals1@8800000/smu2@1c0000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_PATH "/soc/peripheral@50000000/fast_peripherals1@8800000/smu2@1c0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FULL_NAME "smu2@1c0000"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FULL_NAME_UNQUOTED smu2@1c0000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FULL_NAME_TOKEN smu2_1c0000
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FULL_NAME_UPPER_TOKEN SMU2_1C0000

/* Node parent (/soc/peripheral@50000000/fast_peripherals1@8800000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_PARENT DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FOREACH_NODELABEL(fn) fn(smu2)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(smu2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_HASH d2zAlR7slaMgUd5CHJb39CdkV8IBVZfaGqkr9Hubs1o

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_ORD 51
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_REQUIRES_ORDS \
	50, /* /soc/peripheral@50000000/fast_peripherals1@8800000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_SUPPORTS_ORDS \
	52, /* /soc/peripheral@50000000/fast_peripherals1@8800000/smu2@1c0000/memory@8800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_EXISTS 1
#define DT_N_NODELABEL_smu2 DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1835008 /* 0x1c0000 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_RANGES_IDX_0_VAL_LENGTH 40960 /* 0xa000 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/fast_peripherals1@8800000/smu2@1c0000/memory@8800
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_PATH "/soc/peripheral@50000000/fast_peripherals1@8800000/smu2@1c0000/memory@8800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FULL_NAME "memory@8800"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FULL_NAME_UNQUOTED memory@8800
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FULL_NAME_TOKEN memory_8800
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FULL_NAME_UPPER_TOKEN MEMORY_8800

/* Node parent (/soc/peripheral@50000000/fast_peripherals1@8800000/smu2@1c0000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_PARENT DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FOREACH_NODELABEL(fn) fn(rpmsgmem)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FOREACH_NODELABEL_VARGS(fn, ...) fn(rpmsgmem, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_HASH cqZeNLmMqIcdtTRyiwCgN1KvkVjo2ukp9ZhNzrsHS6E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_ORD 52
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_REQUIRES_ORDS \
	51, /* /soc/peripheral@50000000/fast_peripherals1@8800000/smu2@1c0000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_EXISTS 1
#define DT_N_INST_1_zephyr_memory_region DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800
#define DT_N_INST_3_mmio_sram            DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800
#define DT_N_NODELABEL_rpmsgmem          DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_REG_IDX_0_VAL_ADDRESS 1486653440 /* 0x589c8800 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_REG_IDX_0_VAL_SIZE 6144 /* 0x1800 */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_region "rpmsg_sh_mem"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_region_STRING_UNQUOTED rpmsg_sh_mem
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_region_STRING_TOKEN rpmsg_sh_mem
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_region_STRING_UPPER_TOKEN RPMSG_SH_MEM
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_region_IDX_0 "rpmsg_sh_mem"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, zephyr_memory_region, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, zephyr_memory_region, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, compatible, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, compatible, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, compatible, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_reg {34816 /* 0x8800 */, 6144 /* 0x1800 */}
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_reg_IDX_0 34816
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_reg_IDX_1 6144
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_attr 1048576
#define DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800_P_zephyr_memory_attr_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/regulator@4a000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000
 *
 * Binding (compatible = nxp,vref):
 *   $ZEPHYR_BASE\dts\bindings\regulator\nxp,vref.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_PATH "/soc/peripheral@50000000/pbridge2@0/regulator@4a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FULL_NAME "regulator@4a000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FULL_NAME_UNQUOTED regulator@4a000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FULL_NAME_TOKEN regulator_4a000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FULL_NAME_UPPER_TOKEN REGULATOR_4A000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FOREACH_NODELABEL(fn) fn(vref)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(vref, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_HASH PcOSCLvqQ2Lr8ArUADD8NUXHeFvnOoCZx8AWaD81t_M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_ORD 53
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000/pbridge2@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_SUPPORTS_ORDS \
	54, /* /soc/peripheral@50000000/pbridge2@0/adc@47000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_EXISTS 1
#define DT_N_INST_0_nxp_vref DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000
#define DT_N_NODELABEL_vref  DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_REG_IDX_0_VAL_ADDRESS 1342480384 /* 0x5004a000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_REG_IDX_0_VAL_SIZE 20 /* 0x14 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_COMPAT_MATCHES_nxp_vref 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_COMPAT_MODEL_IDX_0 "vref"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_reg {303104 /* 0x4a000 */, 20 /* 0x14 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_reg_IDX_0 303104
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_reg_IDX_1 20
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_nxp_buffer_startup_delay_us 400
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_nxp_buffer_startup_delay_us_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_nxp_bandgap_startup_time_us 20
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_nxp_bandgap_startup_time_us_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_nxp_current_compensation_en 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_nxp_current_compensation_en_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_compatible {"nxp,vref"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_compatible_IDX_0 "nxp,vref"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_compatible_IDX_0_STRING_UNQUOTED nxp,vref
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_compatible_IDX_0_STRING_TOKEN nxp_vref
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_VREF
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_name "mcxw71-vref"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_name_STRING_UNQUOTED mcxw71-vref
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_name_STRING_TOKEN mcxw71_vref
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_name_STRING_UPPER_TOKEN MCXW71_VREF
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_name_IDX_0 "mcxw71-vref"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_name_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, regulator_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, regulator_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, regulator_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, regulator_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_name_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_min_microvolt 1000000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_min_microvolt_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_max_microvolt 2100000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000_P_regulator_max_microvolt_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/adc@47000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000
 *
 * Binding (compatible = nxp,lpc-lpadc):
 *   $ZEPHYR_BASE\dts\bindings\adc\nxp,lpc-lpadc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_PATH "/soc/peripheral@50000000/pbridge2@0/adc@47000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FULL_NAME "adc@47000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FULL_NAME_UNQUOTED adc@47000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FULL_NAME_TOKEN adc_47000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FULL_NAME_UPPER_TOKEN ADC_47000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FOREACH_NODELABEL(fn) fn(adc0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_HASH V9qdvN20Zzie1dLJHenaRhV3h6mh_ci1CXFebQuJt0g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_ORD 54
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */ \
	19, /* /pinctrl/pinmux_lpadc0 */ \
	53, /* /soc/peripheral@50000000/pbridge2@0/regulator@4a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_lpadc DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000
#define DT_N_NODELABEL_adc0       DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_REG_IDX_0_VAL_ADDRESS 1342468096 /* 0x50047000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_REG_IDX_0_VAL_SIZE 1412 /* 0x584 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_IRQ_IDX_0_VAL_irq 71
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_COMPAT_MATCHES_nxp_lpc_lpadc 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_COMPAT_MODEL_IDX_0 "lpc-lpadc"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpadc0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_reg {290816 /* 0x47000 */, 1412 /* 0x584 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_reg_IDX_0 290816
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_reg_IDX_1 1412
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_interrupts {71 /* 0x47 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_interrupts_IDX_0 71
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_voltage_ref 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_voltage_ref_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_voltage_ref_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_voltage_ref_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_voltage_ref_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_calibration_average 128
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_calibration_average_IDX_0_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_calibration_average_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_calibration_average_IDX_0_ENUM_VAL_128_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_calibration_average_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_no_power_level 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_no_power_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_power_level 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_power_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_power_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_power_level_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_power_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_offset_value_a 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_offset_value_a_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_offset_value_b 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_offset_value_b_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_nxp_references_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_nxp_references_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_nxp_references_IDX_0_VAL_vref_mv 1800
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_nxp_references_IDX_0_VAL_vref_mv_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_nxp_references_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, nxp_references, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_nxp_references_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, nxp_references, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_nxp_references_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, nxp_references, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_nxp_references_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, nxp_references, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_nxp_references_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_nxp_references_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_compatible {"nxp,lpc-lpadc"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_compatible_IDX_0 "nxp,lpc-lpadc"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-lpadc
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_lpadc
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_LPADC
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_clocks_IDX_0_VAL_name 7
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_clocks_IDX_0_VAL_mrcc_offset 284
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_lpadc0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpadc0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/pinctrl@45000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_PATH "/soc/peripheral@50000000/pbridge2@0/pinctrl@45000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FULL_NAME "pinctrl@45000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FULL_NAME_UNQUOTED pinctrl@45000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FULL_NAME_TOKEN pinctrl_45000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FULL_NAME_UPPER_TOKEN PINCTRL_45000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FOREACH_NODELABEL(fn) fn(portd)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FOREACH_NODELABEL_VARGS(fn, ...) fn(portd, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_HASH vbgeYY6wPCnihda7ETZGyFZ8fmDM9eIWuLcYQCuNFw4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_ORD 55
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_SUPPORTS_ORDS \
	56, /* /soc/peripheral@50000000/pbridge2@0/gpio@46000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_EXISTS 1
#define DT_N_INST_3_nxp_port_pinmux DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000
#define DT_N_NODELABEL_portd        DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_REG_IDX_0_VAL_ADDRESS 1342459904 /* 0x50045000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_REG_IDX_0_VAL_SIZE 220 /* 0xdc */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_reg {282624 /* 0x45000 */, 220 /* 0xdc */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_reg_IDX_0 282624
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_reg_IDX_1 220
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_clocks_IDX_0_VAL_mrcc_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/gpio@46000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_PATH "/soc/peripheral@50000000/pbridge2@0/gpio@46000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FULL_NAME "gpio@46000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FULL_NAME_UNQUOTED gpio@46000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FULL_NAME_TOKEN gpio_46000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FULL_NAME_UPPER_TOKEN GPIO_46000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FOREACH_NODELABEL(fn) fn(gpiod)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiod, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_HASH RRGzMnSzSTgR_v8DlbiTvg9iqvzEV2Hxjehpg1Y9grw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_ORD 56
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	55, /* /soc/peripheral@50000000/pbridge2@0/pinctrl@45000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_gpio DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000
#define DT_N_NODELABEL_gpiod         DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_REG_IDX_0_VAL_ADDRESS 1342464000 /* 0x50046000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_REG_IDX_0_VAL_SIZE 296 /* 0x128 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_0_VAL_irq 65
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_1_VAL_irq 66
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_reg {286720 /* 0x46000 */, 296 /* 0x128 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_reg_IDX_0 286720
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_reg_IDX_1 296
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_nxp_kinetis_port DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_gpio_port_offest 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_gpio_port_offest_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_interrupts {65 /* 0x41 */, 0 /* 0x0 */, 66 /* 0x42 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_interrupts_IDX_0 65
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_interrupts_IDX_2 66
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/hci_ble
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble
 *
 * Binding (compatible = nxp,hci-ble):
 *   $ZEPHYR_BASE\dts\bindings\bluetooth\nxp,hci-ble.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_PATH "/soc/peripheral@50000000/pbridge2@0/hci_ble"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FULL_NAME "hci_ble"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FULL_NAME_UNQUOTED hci_ble
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FULL_NAME_TOKEN hci_ble
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FULL_NAME_UPPER_TOKEN HCI_BLE

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FOREACH_NODELABEL(fn) fn(hci)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FOREACH_NODELABEL_VARGS(fn, ...) fn(hci, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_HASH j0IqdiB6mHhAS0ayOoCEOZTMADmQUlYkW8JpynZyWtA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_ORD 57
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000/pbridge2@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_EXISTS 1
#define DT_N_INST_0_nxp_hci_ble DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble
#define DT_N_NODELABEL_hci      DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_COMPAT_MATCHES_nxp_hci_ble 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_COMPAT_MODEL_IDX_0 "hci-ble"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_name "BT NXP"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_name_STRING_UNQUOTED BT NXP
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_name_STRING_TOKEN BT_NXP
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_name_STRING_UPPER_TOKEN BT_NXP
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_name_IDX_0 "BT NXP"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_name_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, bt_hci_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, bt_hci_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_name_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus "ipm"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus_STRING_UNQUOTED ipm
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus_STRING_TOKEN ipm
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus_STRING_UPPER_TOKEN IPM
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus_IDX_0 "ipm"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus_IDX_0_ENUM_IDX 11
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus_IDX_0_ENUM_VAL_ipm_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, bt_hci_bus, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, bt_hci_bus, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_bus_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_vs_ext 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_bt_hci_vs_ext_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_compatible {"nxp,hci-ble"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_compatible_IDX_0 "nxp,hci-ble"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_compatible_IDX_0_STRING_UNQUOTED nxp,hci-ble
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_compatible_IDX_0_STRING_TOKEN nxp_hci_ble
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_HCI_BLE
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/i2c@33000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000
 *
 * Binding (compatible = nxp,lpi2c):
 *   $ZEPHYR_BASE\dts\bindings\i2c\nxp,lpi2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_PATH "/soc/peripheral@50000000/pbridge2@0/i2c@33000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FULL_NAME "i2c@33000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FULL_NAME_UNQUOTED i2c@33000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FULL_NAME_TOKEN i2c_33000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FULL_NAME_UPPER_TOKEN I2C_33000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FOREACH_NODELABEL(fn) fn(lpi2c0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpi2c0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_HASH zu4JvzVyYSUw27N9SjQHIAt7eX_w2ek08f_ecukEpG0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_ORD 58
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_EXISTS 1
#define DT_N_INST_1_nxp_lpi2c DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000
#define DT_N_NODELABEL_lpi2c0 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_REG_IDX_0_VAL_ADDRESS 1342386176 /* 0x50033000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_REG_IDX_0_VAL_SIZE 380 /* 0x17c */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_COMPAT_MATCHES_nxp_lpi2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_COMPAT_MODEL_IDX_0 "lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_reg {208896 /* 0x33000 */, 380 /* 0x17c */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_reg_IDX_0 208896
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_reg_IDX_1 380
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clock_frequency 100000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_compatible {"nxp,lpi2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_compatible_IDX_0 "nxp,lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_compatible_IDX_0_STRING_TOKEN nxp_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPI2C
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_interrupts {39 /* 0x27 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clocks_IDX_0_VAL_name 7
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clocks_IDX_0_VAL_mrcc_offset 224
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/i2c@34000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000
 *
 * Binding (compatible = nxp,lpi2c):
 *   $ZEPHYR_BASE\dts\bindings\i2c\nxp,lpi2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_PATH "/soc/peripheral@50000000/pbridge2@0/i2c@34000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FULL_NAME "i2c@34000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FULL_NAME_UNQUOTED i2c@34000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FULL_NAME_TOKEN i2c_34000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FULL_NAME_UPPER_TOKEN I2C_34000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FOREACH_NODELABEL(fn) fn(lpi2c1)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpi2c1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_HASH 1TfZndv70MiBJCi8euy2OGqJbzc4zoP7a1JYSwJrO0E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_ORD 59
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */ \
	23, /* /pinctrl/pinmux_lpi2c1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_EXISTS 1
#define DT_N_INST_0_nxp_lpi2c DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000
#define DT_N_NODELABEL_lpi2c1 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_REG_IDX_0_VAL_ADDRESS 1342390272 /* 0x50034000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_REG_IDX_0_VAL_SIZE 380 /* 0x17c */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_IRQ_IDX_0_VAL_irq 40
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_COMPAT_MATCHES_nxp_lpi2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_COMPAT_MODEL_IDX_0 "lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpi2c1

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_reg {212992 /* 0x34000 */, 380 /* 0x17c */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_reg_IDX_0 212992
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_reg_IDX_1 380
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clock_frequency 100000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_compatible {"nxp,lpi2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_compatible_IDX_0 "nxp,lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_compatible_IDX_0_STRING_TOKEN nxp_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPI2C
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_interrupts {40 /* 0x28 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_interrupts_IDX_0 40
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clocks_IDX_0_VAL_name 7
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clocks_IDX_0_VAL_mrcc_offset 228
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_lpi2c1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpi2c1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/ieee802154
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154
 *
 * Binding (compatible = nxp,mcxw-ieee802154):
 *   $ZEPHYR_BASE\dts\bindings\ieee802154\nxp,mcxw-ieee802154.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_PATH "/soc/peripheral@50000000/pbridge2@0/ieee802154"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FULL_NAME "ieee802154"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FULL_NAME_UNQUOTED ieee802154
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FULL_NAME_TOKEN ieee802154
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FULL_NAME_UPPER_TOKEN IEEE802154

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FOREACH_NODELABEL(fn) fn(ieee802154)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FOREACH_NODELABEL_VARGS(fn, ...) fn(ieee802154, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_HASH JDryIBH_DRZZC7UuiYSFvBPId_m_R37md_emf30Kq2I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_ORD 60
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000/pbridge2@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_EXISTS 1
#define DT_N_INST_0_nxp_mcxw_ieee802154 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154
#define DT_N_NODELABEL_ieee802154       DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_COMPAT_MATCHES_nxp_mcxw_ieee802154 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_COMPAT_MODEL_IDX_0 "mcxw-ieee802154"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_compatible {"nxp,mcxw-ieee802154"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_compatible_IDX_0 "nxp,mcxw-ieee802154"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_compatible_IDX_0_STRING_UNQUOTED nxp,mcxw-ieee802154
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_compatible_IDX_0_STRING_TOKEN nxp_mcxw_ieee802154
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCXW_IEEE802154
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/nbu
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu
 *
 * Binding (compatible = nxp,nbu):
 *   $ZEPHYR_BASE\dts\bindings\arm\nxp,nbu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_PATH "/soc/peripheral@50000000/pbridge2@0/nbu"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FULL_NAME "nbu"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FULL_NAME_UNQUOTED nbu
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FULL_NAME_TOKEN nbu
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FULL_NAME_UPPER_TOKEN NBU

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FOREACH_NODELABEL(fn) fn(nbu)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FOREACH_NODELABEL_VARGS(fn, ...) fn(nbu, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_HASH eescVvcPXT2VaNOl5Ya_CG72DQI8T_3RMt_xhE6Yzdc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_ORD 61
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_EXISTS 1
#define DT_N_INST_0_nxp_nbu DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu
#define DT_N_NODELABEL_nbu  DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_IDX_0_VAL_irq 48
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_NAME_nbu_rx_int_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_NAME_nbu_rx_int_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_NAME_nbu_rx_int_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_NAME_nbu_rx_int_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_NAME_nbu_rx_int_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_COMPAT_MATCHES_nxp_nbu 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_COMPAT_MODEL_IDX_0 "nbu"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupts {48 /* 0x30 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupts_IDX_0 48
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_nbu_name "NBU NXP"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_nbu_name_STRING_UNQUOTED NBU NXP
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_nbu_name_STRING_TOKEN NBU_NXP
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_nbu_name_STRING_UPPER_TOKEN NBU_NXP
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_nbu_name_IDX_0 "NBU NXP"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_nbu_name_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_nbu_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, nbu_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_nbu_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, nbu_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_nbu_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, nbu_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_nbu_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, nbu_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_nbu_name_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_nbu_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_compatible {"nxp,nbu"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_compatible_IDX_0 "nxp,nbu"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_compatible_IDX_0_STRING_UNQUOTED nxp,nbu
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_compatible_IDX_0_STRING_TOKEN nxp_nbu
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_NBU
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupt_names {"nbu_rx_int"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupt_names_IDX_0 "nbu_rx_int"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupt_names_IDX_0_STRING_UNQUOTED nbu_rx_int
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupt_names_IDX_0_STRING_TOKEN nbu_rx_int
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN NBU_RX_INT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_wakeup_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/pwm@32000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000
 *
 * Binding (compatible = nxp,kinetis-tpm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\nxp,kinetis-tpm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_PATH "/soc/peripheral@50000000/pbridge2@0/pwm@32000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FULL_NAME "pwm@32000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FULL_NAME_UNQUOTED pwm@32000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FULL_NAME_TOKEN pwm_32000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FULL_NAME_UPPER_TOKEN PWM_32000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FOREACH_NODELABEL(fn) fn(tpm1)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FOREACH_NODELABEL_VARGS(fn, ...) fn(tpm1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_HASH Qjlnh_AL4IHgFfcW07TsszDLe7AKgqBQLwPU9tpd7Bc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_ORD 62
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_tpm DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000
#define DT_N_NODELABEL_tpm1         DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_REG_IDX_0_VAL_ADDRESS 1342382080 /* 0x50032000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_REG_IDX_0_VAL_SIZE 136 /* 0x88 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_IRQ_IDX_0_VAL_irq 38
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_COMPAT_MATCHES_nxp_kinetis_tpm 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_COMPAT_MODEL_IDX_0 "kinetis-tpm"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_reg {204800 /* 0x32000 */, 136 /* 0x88 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_reg_IDX_0 204800
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_reg_IDX_1 136
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_interrupts {38 /* 0x26 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_interrupts_IDX_0 38
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_prescaler 16
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_prescaler_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_prescaler_IDX_0_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_compatible {"nxp,kinetis-tpm"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_compatible_IDX_0 "nxp,kinetis-tpm"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-tpm
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_tpm
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_TPM
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_clocks_IDX_0_VAL_name 7
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_clocks_IDX_0_VAL_mrcc_offset 200
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/rtc@4002c000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000
 *
 * Binding (compatible = nxp,rtc):
 *   $ZEPHYR_BASE\dts\bindings\rtc\nxp,rtc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_PATH "/soc/peripheral@50000000/pbridge2@0/rtc@4002c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FULL_NAME "rtc@4002c000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FULL_NAME_UNQUOTED rtc@4002c000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FULL_NAME_TOKEN rtc_4002c000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FULL_NAME_UPPER_TOKEN RTC_4002C000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FOREACH_NODELABEL(fn) fn(rtc)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(rtc, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_HASH nOwe36ovTRwxByOBqyF_eFSzUEI5wfw_8hcVA_vc1Z8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_ORD 63
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_EXISTS 1
#define DT_N_INST_0_nxp_rtc DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000
#define DT_N_NODELABEL_rtc  DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_REG_IDX_0_VAL_ADDRESS 1073922048 /* 0x4002c000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_REG_IDX_0_VAL_SIZE 80 /* 0x50 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_0_VAL_irq 32
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_1_VAL_irq 33
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_NAME_alarm_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_NAME_alarm_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_NAME_alarm_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_NAME_alarm_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_NAME_alarm_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_NAME_seconds_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_NAME_seconds_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_NAME_seconds_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_NAME_seconds_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_NAME_seconds_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_COMPAT_MATCHES_nxp_rtc 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_COMPAT_MODEL_IDX_0 "rtc"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_reg {1073922048 /* 0x4002c000 */, 80 /* 0x50 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_reg_IDX_0 1073922048
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_reg_IDX_1 80
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source "RTC"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source_STRING_UNQUOTED RTC
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source_STRING_TOKEN RTC
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source_STRING_UPPER_TOKEN RTC
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source_IDX_0 "RTC"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source_IDX_0_ENUM_VAL_RTC_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, clock_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, clock_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_frequency 32768
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupts {32 /* 0x20 */, 0 /* 0x0 */, 33 /* 0x21 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupts_IDX_0 32
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupts_IDX_2 33
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_prescaler 32768
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_compatible {"nxp,rtc"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_compatible_IDX_0 "nxp,rtc"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_compatible_IDX_0_STRING_UNQUOTED nxp,rtc
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_compatible_IDX_0_STRING_TOKEN nxp_rtc
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_RTC
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names {"alarm", "seconds"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_IDX_0 "alarm"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_IDX_0_STRING_UNQUOTED alarm
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_IDX_0_STRING_TOKEN alarm
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN ALARM
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_IDX_1 "seconds"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_IDX_1_STRING_UNQUOTED seconds
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_IDX_1_STRING_TOKEN seconds
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN SECONDS
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, interrupt_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, interrupt_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/serial@38000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000
 *
 * Binding (compatible = nxp,lpuart):
 *   $ZEPHYR_BASE\dts\bindings\serial\nxp,lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_PATH "/soc/peripheral@50000000/pbridge2@0/serial@38000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FULL_NAME "serial@38000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FULL_NAME_UNQUOTED serial@38000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FULL_NAME_TOKEN serial_38000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FULL_NAME_UPPER_TOKEN SERIAL_38000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FOREACH_NODELABEL(fn) fn(lpuart0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpuart0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_HASH maI4y2bMt7F7lQCVu_5Ut6cnqR1gX3zQ3ZW_5x_4CYU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_ORD 64
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */ \
	27, /* /pinctrl/pinmux_lpuart0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_EXISTS 1
#define DT_N_INST_0_nxp_lpuart DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000
#define DT_N_NODELABEL_lpuart0 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_REG_IDX_0_VAL_ADDRESS 1342406656 /* 0x50038000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_REG_IDX_0_VAL_SIZE 52 /* 0x34 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_IRQ_IDX_0_VAL_irq 44
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_COMPAT_MATCHES_nxp_lpuart 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_COMPAT_MODEL_IDX_0 "lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpuart0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_reg {229376 /* 0x38000 */, 52 /* 0x34 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_reg_IDX_0 229376
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_reg_IDX_1 52
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_nxp_loopback 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_nxp_loopback_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_single_wire 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_nxp_rs485_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_nxp_rs485_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_nxp_rs485_de_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_nxp_rs485_de_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_current_speed 115200
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_compatible {"nxp,lpuart"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_compatible_IDX_0 "nxp,lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_compatible_IDX_0_STRING_TOKEN nxp_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPUART
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_interrupts {44 /* 0x2c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_interrupts_IDX_0 44
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_clocks_IDX_0_VAL_name 7
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_clocks_IDX_0_VAL_mrcc_offset 224
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_tx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_rx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_rx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_lpuart0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpuart0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/serial@39000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000
 *
 * Binding (compatible = nxp,lpuart):
 *   $ZEPHYR_BASE\dts\bindings\serial\nxp,lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_PATH "/soc/peripheral@50000000/pbridge2@0/serial@39000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FULL_NAME "serial@39000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FULL_NAME_UNQUOTED serial@39000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FULL_NAME_TOKEN serial_39000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FULL_NAME_UPPER_TOKEN SERIAL_39000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FOREACH_NODELABEL(fn) fn(lpuart1)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpuart1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_HASH YGc2_B_nTMDvFuRRl3USJ_Ob26p_KXVRKPhQQQnOlYw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_ORD 65
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */ \
	29, /* /pinctrl/pinmux_lpuart1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_EXISTS 1
#define DT_N_INST_1_nxp_lpuart DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000
#define DT_N_NODELABEL_lpuart1 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_REG_IDX_0_VAL_ADDRESS 1342410752 /* 0x50039000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_REG_IDX_0_VAL_SIZE 52 /* 0x34 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_IRQ_IDX_0_VAL_irq 45
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_COMPAT_MATCHES_nxp_lpuart 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_COMPAT_MODEL_IDX_0 "lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpuart1

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_reg {233472 /* 0x39000 */, 52 /* 0x34 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_reg_IDX_0 233472
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_reg_IDX_1 52
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_nxp_loopback 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_nxp_loopback_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_single_wire 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_nxp_rs485_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_nxp_rs485_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_nxp_rs485_de_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_nxp_rs485_de_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_current_speed 115200
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_compatible {"nxp,lpuart"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_compatible_IDX_0 "nxp,lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_compatible_IDX_0_STRING_TOKEN nxp_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPUART
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_interrupts {45 /* 0x2d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_interrupts_IDX_0 45
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_clocks_IDX_0_VAL_name 7
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_clocks_IDX_0_VAL_mrcc_offset 228
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_tx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_rx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_rx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_lpuart1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpuart1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/spi@36000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000
 *
 * Binding (compatible = nxp,lpspi):
 *   $ZEPHYR_BASE\dts\bindings\spi\nxp,lpspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_PATH "/soc/peripheral@50000000/pbridge2@0/spi@36000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FULL_NAME "spi@36000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FULL_NAME_UNQUOTED spi@36000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FULL_NAME_TOKEN spi_36000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FULL_NAME_UPPER_TOKEN SPI_36000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FOREACH_NODELABEL(fn) fn(lpspi0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpspi0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_HASH t2RkweNtyOoWiRXHD60FvwjbZ7HP32SfOgWrYODKXmA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_ORD 66
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_EXISTS 1
#define DT_N_INST_1_nxp_lpspi DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000
#define DT_N_NODELABEL_lpspi0 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_REG_IDX_0_VAL_ADDRESS 1342398464 /* 0x50036000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_REG_IDX_0_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_IRQ_IDX_0_VAL_irq 42
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_COMPAT_MATCHES_nxp_lpspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_COMPAT_MODEL_IDX_0 "lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_reg {221184 /* 0x36000 */, 2048 /* 0x800 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_reg_IDX_0 221184
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_reg_IDX_1 2048
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_clocks_IDX_0_VAL_name 7
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_clocks_IDX_0_VAL_mrcc_offset 216
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config_STRING_UNQUOTED sdi-in,sdo-out
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config_STRING_TOKEN sdi_in_sdo_out
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config_STRING_UPPER_TOKEN SDI_IN_SDO_OUT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config_IDX_0 "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config_IDX_0_ENUM_VAL_sdi_in_sdo_out_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_data_pin_config_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_tristate_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_tristate_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_rx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_tx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_compatible {"nxp,lpspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_compatible_IDX_0 "nxp,lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_compatible_IDX_0_STRING_TOKEN nxp_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPSPI
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_interrupts {42 /* 0x2a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_interrupts_IDX_0 42
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/timer@2d000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000
 *
 * Binding (compatible = nxp,lptmr):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,lptmr.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_PATH "/soc/peripheral@50000000/pbridge2@0/timer@2d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FULL_NAME "timer@2d000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FULL_NAME_UNQUOTED timer@2d000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FULL_NAME_TOKEN timer_2d000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FULL_NAME_UPPER_TOKEN TIMER_2D000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FOREACH_NODELABEL(fn) fn(lptmr0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lptmr0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_HASH 8BUI8HBZO4Qv_HQfI4mmq1Du6U3sbkpA1e0hWzKQr28

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_ORD 67
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_EXISTS 1
#define DT_N_INST_0_nxp_lptmr DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000
#define DT_N_NODELABEL_lptmr0 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_REG_IDX_0_VAL_ADDRESS 1342361600 /* 0x5002d000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_IRQ_IDX_0_VAL_irq 34
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_COMPAT_MATCHES_nxp_lptmr 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_COMPAT_MODEL_IDX_0 "lptmr"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_reg {184320 /* 0x2d000 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_reg_IDX_0 184320
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_reg_IDX_1 16
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_clock_frequency 32000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_clk_source 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_clk_source_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_clk_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_clk_source_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_resolution 32
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_resolution_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_prescale_glitch_filter 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_prescale_glitch_filter_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_prescale_glitch_filter_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_prescale_glitch_filter_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_prescale_glitch_filter_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_timer_mode_sel 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_timer_mode_sel_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_timer_mode_sel_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_timer_mode_sel_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_timer_mode_sel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_interrupts {34 /* 0x22 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_interrupts_IDX_0 34
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_compatible {"nxp,lptmr"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_compatible_IDX_0 "nxp,lptmr"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lptmr
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_compatible_IDX_0_STRING_TOKEN nxp_lptmr
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPTMR
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/timer@2e000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000
 *
 * Binding (compatible = nxp,lptmr):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,lptmr.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_PATH "/soc/peripheral@50000000/pbridge2@0/timer@2e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FULL_NAME "timer@2e000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FULL_NAME_UNQUOTED timer@2e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FULL_NAME_TOKEN timer_2e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FULL_NAME_UPPER_TOKEN TIMER_2E000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FOREACH_NODELABEL(fn) fn(lptmr1)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lptmr1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_HASH 11DND5XGK__8kteTshr20o3KtG40BGgf1pOheV_gw2A

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_ORD 68
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_EXISTS 1
#define DT_N_INST_1_nxp_lptmr DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000
#define DT_N_NODELABEL_lptmr1 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_REG_IDX_0_VAL_ADDRESS 1342365696 /* 0x5002e000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_IRQ_IDX_0_VAL_irq 35
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_COMPAT_MATCHES_nxp_lptmr 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_COMPAT_MODEL_IDX_0 "lptmr"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_reg {188416 /* 0x2e000 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_reg_IDX_0 188416
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_reg_IDX_1 16
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_clock_frequency 32000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_clk_source 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_clk_source_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_clk_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_clk_source_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_resolution 32
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_resolution_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_prescale_glitch_filter 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_prescale_glitch_filter_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_prescale_glitch_filter_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_prescale_glitch_filter_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_prescale_glitch_filter_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_timer_mode_sel 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_timer_mode_sel_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_timer_mode_sel_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_timer_mode_sel_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_timer_mode_sel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_interrupts {35 /* 0x23 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_interrupts_IDX_0 35
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_compatible {"nxp,lptmr"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_compatible_IDX_0 "nxp,lptmr"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lptmr
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_compatible_IDX_0_STRING_TOKEN nxp_lptmr
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPTMR
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/trng
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng
 *
 * Binding (compatible = nxp,ele-trng):
 *   $ZEPHYR_BASE\dts\bindings\rng\nxp,ele-trng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_PATH "/soc/peripheral@50000000/pbridge2@0/trng"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FULL_NAME "trng"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FULL_NAME_UNQUOTED trng
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FULL_NAME_TOKEN trng
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FULL_NAME_UPPER_TOKEN TRNG

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FOREACH_NODELABEL(fn) fn(trng)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FOREACH_NODELABEL_VARGS(fn, ...) fn(trng, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_HASH s8w7LqJtU3N9VZ8rAbhlDOUM0JvfO6j4xDkdEnajoHc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_ORD 69
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_REQUIRES_ORDS \
	10, /* /soc/peripheral@50000000/pbridge2@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_EXISTS 1
#define DT_N_INST_0_nxp_ele_trng DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng
#define DT_N_NODELABEL_trng      DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_COMPAT_MATCHES_nxp_ele_trng 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_COMPAT_MODEL_IDX_0 "ele-trng"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_compatible {"nxp,ele-trng"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_compatible_IDX_0 "nxp,ele-trng"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_compatible_IDX_0_STRING_UNQUOTED nxp,ele-trng
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_compatible_IDX_0_STRING_TOKEN nxp_ele_trng
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_ELE_TRNG
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/vbat@2b000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_PATH "/soc/peripheral@50000000/pbridge2@0/vbat@2b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FULL_NAME "vbat@2b000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FULL_NAME_UNQUOTED vbat@2b000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FULL_NAME_TOKEN vbat_2b000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FULL_NAME_UPPER_TOKEN VBAT_2B000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FOREACH_NODELABEL(fn) fn(vbat)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(vbat, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_HASH 4OFBNOkjGhboP48_Qhh60wMjnHVmYwMTX7lGopOuplM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_ORD 70
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_EXISTS 1
#define DT_N_NODELABEL_vbat DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_REG_IDX_0_VAL_ADDRESS 1342353408 /* 0x5002b000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_REG_IDX_0_VAL_SIZE 828 /* 0x33c */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_IRQ_IDX_0_VAL_irq 74
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_P_reg {176128 /* 0x2b000 */, 828 /* 0x33c */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_P_reg_IDX_0 176128
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_P_reg_IDX_1 828
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_P_interrupts {74 /* 0x4a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_P_interrupts_IDX_0 74
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000_P_interrupts_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/watchdog@1a000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000
 *
 * Binding (compatible = nxp,wdog32):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\nxp,wdog32.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_PATH "/soc/peripheral@50000000/pbridge2@0/watchdog@1a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FULL_NAME "watchdog@1a000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FULL_NAME_UNQUOTED watchdog@1a000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FULL_NAME_TOKEN watchdog_1a000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FULL_NAME_UPPER_TOKEN WATCHDOG_1A000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FOREACH_NODELABEL(fn) fn(wdog0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wdog0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_HASH wMSqxsgX7091OYIko9TdV4f9BWgnYpZK4_tqWDNXgJY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_ORD 71
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_EXISTS 1
#define DT_N_ALIAS_watchdog0   DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000
#define DT_N_INST_0_nxp_wdog32 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000
#define DT_N_NODELABEL_wdog0   DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_REG_IDX_0_VAL_ADDRESS 1342283776 /* 0x5001a000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_REG_IDX_0_VAL_SIZE 10 /* 0xa */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_IRQ_IDX_0_VAL_irq 23
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_COMPAT_MATCHES_nxp_wdog32 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_COMPAT_MODEL_IDX_0 "wdog32"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_reg {106496 /* 0x1a000 */, 10 /* 0xa */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_reg_IDX_0 106496
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_reg_IDX_1 10
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_interrupts {23 /* 0x17 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_interrupts_IDX_0 23
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clocks_IDX_0_VAL_name 5
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clocks_IDX_0_VAL_mrcc_offset 104
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clk_divider 256
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_compatible {"nxp,wdog32"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_compatible_IDX_0 "nxp,wdog32"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_compatible_IDX_0_STRING_UNQUOTED nxp,wdog32
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_compatible_IDX_0_STRING_TOKEN nxp_wdog32
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_WDOG32
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/watchdog@1b000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000
 *
 * Binding (compatible = nxp,wdog32):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\nxp,wdog32.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_PATH "/soc/peripheral@50000000/pbridge2@0/watchdog@1b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FULL_NAME "watchdog@1b000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FULL_NAME_UNQUOTED watchdog@1b000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FULL_NAME_TOKEN watchdog_1b000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FULL_NAME_UPPER_TOKEN WATCHDOG_1B000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FOREACH_NODELABEL(fn) fn(wdog1)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wdog1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_HASH nG7606k7Mv0soXOeI1STSapw_L3SRqvvUcmhjCHkQRE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_ORD 72
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_EXISTS 1
#define DT_N_INST_1_nxp_wdog32 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000
#define DT_N_NODELABEL_wdog1   DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_REG_IDX_0_VAL_ADDRESS 1342287872 /* 0x5001b000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_REG_IDX_0_VAL_SIZE 10 /* 0xa */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_COMPAT_MATCHES_nxp_wdog32 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_COMPAT_MODEL_IDX_0 "wdog32"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_reg {110592 /* 0x1b000 */, 10 /* 0xa */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_reg_IDX_0 110592
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_reg_IDX_1 10
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_interrupts {24 /* 0x18 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clocks_IDX_0_VAL_name 5
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clocks_IDX_0_VAL_mrcc_offset 108
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clk_divider 256
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_compatible {"nxp,wdog32"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_compatible_IDX_0 "nxp,wdog32"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_compatible_IDX_0_STRING_UNQUOTED nxp,wdog32
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_compatible_IDX_0_STRING_TOKEN nxp_wdog32
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_WDOG32
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/can@3b000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000
 *
 * Binding (compatible = nxp,flexcan):
 *   $ZEPHYR_BASE\dts\bindings\can\nxp,flexcan.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_PATH "/soc/peripheral@50000000/pbridge2@0/can@3b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FULL_NAME "can@3b000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FULL_NAME_UNQUOTED can@3b000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FULL_NAME_TOKEN can_3b000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FULL_NAME_UPPER_TOKEN CAN_3B000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FOREACH_NODELABEL(fn) fn(flexcan0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcan0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_HASH _3eZojIHWC_K7BU0JwZFIW4g147_XRMdykMmNH7iBk8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_ORD 73
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */ \
	17, /* /pinctrl/pinmux_flexcan */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_SUPPORTS_ORDS \
	74, /* /soc/peripheral@50000000/pbridge2@0/can@3b000/can-transceiver */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_EXISTS 1
#define DT_N_INST_0_nxp_flexcan DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000
#define DT_N_NODELABEL_flexcan0 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_REG_IDX_0_VAL_ADDRESS 1342418944 /* 0x5003b000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_REG_IDX_0_VAL_SIZE 12416 /* 0x3080 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_IDX_0_VAL_irq 47
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_NAME_common_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_NAME_common_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_NAME_common_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_NAME_common_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_NAME_common_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_COMPAT_MATCHES_nxp_flexcan 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_COMPAT_MODEL_IDX_0 "flexcan"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexcan

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_reg {241664 /* 0x3b000 */, 12416 /* 0x3080 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_reg_IDX_0 241664
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_reg_IDX_1 12416
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupts {47 /* 0x2f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupts_IDX_0 47
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clocks_IDX_0_VAL_name 7
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clocks_IDX_0_VAL_mrcc_offset 236
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clk_source 2
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_compatible {"nxp,flexcan"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_compatible_IDX_0 "nxp,flexcan"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_compatible_IDX_0_STRING_UNQUOTED nxp,flexcan
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_compatible_IDX_0_STRING_TOKEN nxp_flexcan
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FLEXCAN
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupt_names {"common"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupt_names_IDX_0 "common"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupt_names_IDX_0_STRING_UNQUOTED common
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupt_names_IDX_0_STRING_TOKEN common
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN COMMON
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_flexcan
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexcan
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/can@3b000/can-transceiver
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_PATH "/soc/peripheral@50000000/pbridge2@0/can@3b000/can-transceiver"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FULL_NAME "can-transceiver"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FULL_NAME_UNQUOTED can-transceiver
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FULL_NAME_TOKEN can_transceiver
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FULL_NAME_UPPER_TOKEN CAN_TRANSCEIVER

/* Node parent (/soc/peripheral@50000000/pbridge2@0/can@3b000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_HASH EmUQiCmLJCeG2h573A2C9CBoSXOmdY7YYiLUDwKkzxU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_ORD 74
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_REQUIRES_ORDS \
	73, /* /soc/peripheral@50000000/pbridge2@0/can@3b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_P_max_bitrate 5000000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver_P_max_bitrate_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/spi@37000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000
 *
 * Binding (compatible = nxp,lpspi):
 *   $ZEPHYR_BASE\dts\bindings\spi\nxp,lpspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_PATH "/soc/peripheral@50000000/pbridge2@0/spi@37000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FULL_NAME "spi@37000"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FULL_NAME_UNQUOTED spi@37000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FULL_NAME_TOKEN spi_37000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FULL_NAME_UPPER_TOKEN SPI_37000

/* Node parent (/soc/peripheral@50000000/pbridge2@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FOREACH_NODELABEL(fn) fn(lpspi1)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpspi1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_HASH 2tkY2gyUhWgyExiyiD3hBJCx4bXbWBreBPqo2O6U6lM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_ORD 75
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_REQUIRES_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@50000000/pbridge2@0 */ \
	11, /* /soc/peripheral@50000000/pbridge2@0/clock-controller@1e000 */ \
	25, /* /pinctrl/pinmux_lpspi1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_SUPPORTS_ORDS \
	76, /* /soc/peripheral@50000000/pbridge2@0/spi@37000/flash@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_EXISTS 1
#define DT_N_INST_0_nxp_lpspi DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000
#define DT_N_NODELABEL_lpspi1 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_REG_IDX_0_VAL_ADDRESS 1342402560 /* 0x50037000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_REG_IDX_0_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_COMPAT_MATCHES_nxp_lpspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_COMPAT_MODEL_IDX_0 "lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpspi1

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_reg {225280 /* 0x37000 */, 2048 /* 0x800 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_reg_IDX_0 225280
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_reg_IDX_1 2048
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_clocks_IDX_0_VAL_name 7
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_clocks_IDX_0_VAL_mrcc_offset 220
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_clocks_IDX_0_VAL_mrcc_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pcs_sck_delay 5
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pcs_sck_delay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_sck_pcs_delay 5
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_sck_pcs_delay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_transfer_delay 125
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_transfer_delay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config_STRING_UNQUOTED sdi-in,sdo-out
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config_STRING_TOKEN sdi_in_sdo_out
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config_STRING_UPPER_TOKEN SDI_IN_SDO_OUT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config_IDX_0 "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config_IDX_0_ENUM_VAL_sdi_in_sdo_out_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_data_pin_config_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_tristate_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_tristate_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_rx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_tx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_compatible {"nxp,lpspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_compatible_IDX_0 "nxp,lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_compatible_IDX_0_STRING_TOKEN nxp_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPSPI
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_interrupts {43 /* 0x2b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_lpspi1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpspi1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pbridge2@0/spi@37000/flash@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0
 *
 * Binding (compatible = jedec,spi-nor):
 *   $ZEPHYR_BASE\dts\bindings\mtd\jedec,spi-nor.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_PATH "/soc/peripheral@50000000/pbridge2@0/spi@37000/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FULL_NAME "flash@0"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FULL_NAME_UNQUOTED flash@0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FULL_NAME_TOKEN flash_0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FULL_NAME_UPPER_TOKEN FLASH_0

/* Node parent (/soc/peripheral@50000000/pbridge2@0/spi@37000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FOREACH_NODELABEL(fn) fn(mx25r6435fm2il0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(mx25r6435fm2il0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_HASH _vCL_jW4XY5Anje2kDA5UH29T_qL793SbxgzuAYCDsQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_ORD 76
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_REQUIRES_ORDS \
	13, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@30000 */ \
	75, /* /soc/peripheral@50000000/pbridge2@0/spi@37000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_EXISTS 1
#define DT_N_INST_0_jedec_spi_nor      DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0
#define DT_N_NODELABEL_mx25r6435fm2il0 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0

/* Bus info (controller: '/soc/peripheral@50000000/pbridge2@0/spi@37000', type: '['spi']') */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_BUS_spi 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_BUS DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_COMPAT_MATCHES_jedec_spi_nor 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_COMPAT_VENDOR_IDX_0 "JEDEC Solid State Technology Association"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_COMPAT_MODEL_IDX_0 "spi-nor"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wp_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wp_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wp_gpios_IDX_0_VAL_pin 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wp_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wp_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wp_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wp_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, wp_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wp_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, wp_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wp_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, wp_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wp_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, wp_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wp_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wp_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_spi_max_frequency 8000000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_duplex 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_duplex_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_duplex_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_duplex_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_duplex_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_frame_format 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_frame_format_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_frame_format_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_frame_format_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_frame_format_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_spi_cpol 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_spi_cpol_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_spi_cpha 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_spi_cpha_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_spi_hold_cs 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_spi_hold_cs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_compatible {"jedec,spi-nor"}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_compatible_IDX_0 "jedec,spi-nor"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_compatible_IDX_0_STRING_UNQUOTED jedec,spi-nor
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_compatible_IDX_0_STRING_TOKEN jedec_spi_nor
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_compatible_IDX_0_STRING_UPPER_TOKEN JEDEC_SPI_NOR
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_requires_ulbpr 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_requires_ulbpr_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_has_dpd 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_has_dpd_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_dpd_wakeup_sequence {30000 /* 0x7530 */, 20 /* 0x14 */, 35000 /* 0x88b8 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_dpd_wakeup_sequence_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_dpd_wakeup_sequence_IDX_0 30000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_dpd_wakeup_sequence_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_dpd_wakeup_sequence_IDX_1 20
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_dpd_wakeup_sequence_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_dpd_wakeup_sequence_IDX_2 35000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_dpd_wakeup_sequence_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, dpd_wakeup_sequence, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, dpd_wakeup_sequence, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, dpd_wakeup_sequence, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_dpd_wakeup_sequence_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, dpd_wakeup_sequence, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, dpd_wakeup_sequence, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, dpd_wakeup_sequence, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_dpd_wakeup_sequence_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, dpd_wakeup_sequence, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, dpd_wakeup_sequence, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, dpd_wakeup_sequence, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_dpd_wakeup_sequence_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, dpd_wakeup_sequence, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, dpd_wakeup_sequence, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, dpd_wakeup_sequence, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_dpd_wakeup_sequence_LEN 3
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_dpd_wakeup_sequence_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_t_enter_dpd 10000
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_t_enter_dpd_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode "low-power"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode_STRING_UNQUOTED low-power
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode_STRING_TOKEN low_power
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode_STRING_UPPER_TOKEN LOW_POWER
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode_IDX_0 "low-power"
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode_IDX_0_ENUM_VAL_low_power_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, mxicy_mx25r_power_mode, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, mxicy_mx25r_power_mode, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, mxicy_mx25r_power_mode, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, mxicy_mx25r_power_mode, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_mxicy_mx25r_power_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_use_4b_addr_opcodes 0
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_use_4b_addr_opcodes_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_jedec_id {194 /* 0xc2 */, 40 /* 0x28 */, 23 /* 0x17 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_jedec_id_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_jedec_id_IDX_0 194
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_jedec_id_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_jedec_id_IDX_1 40
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_jedec_id_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_jedec_id_IDX_2 23
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_jedec_id_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, jedec_id, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, jedec_id, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, jedec_id, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_jedec_id_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, jedec_id, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, jedec_id, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, jedec_id, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_jedec_id_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, jedec_id, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, jedec_id, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, jedec_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_jedec_id_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, jedec_id, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, jedec_id, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, jedec_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_jedec_id_LEN 3
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_jedec_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_size 67108864
#define DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0_P_size_EXISTS 1

/*
 * Devicetree node: /soc/sram@14000000
 *
 * Node identifier: DT_N_S_soc_S_sram_14000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_14000000_PATH "/soc/sram@14000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_14000000_FULL_NAME "sram@14000000"
#define DT_N_S_soc_S_sram_14000000_FULL_NAME_UNQUOTED sram@14000000
#define DT_N_S_soc_S_sram_14000000_FULL_NAME_TOKEN sram_14000000
#define DT_N_S_soc_S_sram_14000000_FULL_NAME_UPPER_TOKEN SRAM_14000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sram_14000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_14000000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_14000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_14000000_FOREACH_NODELABEL(fn) fn(ctcm)
#define DT_N_S_soc_S_sram_14000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctcm, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_14000000_CHILD_NUM 1
#define DT_N_S_soc_S_sram_14000000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_sram_14000000_HASH fTWKxOnuUOgQSWbHx0n60GBEJD87RM6biYsflKjomA4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_14000000_ORD 77
#define DT_N_S_soc_S_sram_14000000_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_14000000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_14000000_SUPPORTS_ORDS \
	78, /* /soc/sram@14000000/code_memory@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_14000000_EXISTS 1
#define DT_N_NODELABEL_ctcm DT_N_S_soc_S_sram_14000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_14000000_REG_NUM 0
#define DT_N_S_soc_S_sram_14000000_RANGES_NUM 1
#define DT_N_S_soc_S_sram_14000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_sram_14000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 335544320 /* 0x14000000 */
#define DT_N_S_soc_S_sram_14000000_RANGES_IDX_0_VAL_LENGTH 16384 /* 0x4000 */
#define DT_N_S_soc_S_sram_14000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_sram_14000000, 0)
#define DT_N_S_soc_S_sram_14000000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_14000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_14000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_14000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_14000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/sram@14000000/code_memory@0
 *
 * Node identifier: DT_N_S_soc_S_sram_14000000_S_code_memory_0
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_PATH "/soc/sram@14000000/code_memory@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FULL_NAME "code_memory@0"
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FULL_NAME_UNQUOTED code_memory@0
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FULL_NAME_TOKEN code_memory_0
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FULL_NAME_UPPER_TOKEN CODE_MEMORY_0

/* Node parent (/soc/sram@14000000) identifier: */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_PARENT DT_N_S_soc_S_sram_14000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FOREACH_NODELABEL(fn) fn(ctcm0)
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctcm0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sram_14000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_CHILD_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_HASH HF9D9ol5am6mFnUGpjbCRzbQhxmRVhMmR8If6QfDP3A

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_ORD 78
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_REQUIRES_ORDS \
	77, /* /soc/sram@14000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_soc_S_sram_14000000_S_code_memory_0
#define DT_N_NODELABEL_ctcm0  DT_N_S_soc_S_sram_14000000_S_code_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_REG_NUM 1
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_REG_IDX_0_VAL_ADDRESS 335544320 /* 0x14000000 */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_RANGES_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_IRQ_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_reg {0 /* 0x0 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_reg_IDX_1 16384
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0, compatible, 0)
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0, compatible, 0)
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_compatible_LEN 1
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_wakeup_source 0
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_14000000_S_code_memory_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_PATH "/soc/sram@30000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_FULL_NAME "sram@30000000"
#define DT_N_S_soc_S_sram_30000000_FULL_NAME_UNQUOTED sram@30000000
#define DT_N_S_soc_S_sram_30000000_FULL_NAME_TOKEN sram_30000000
#define DT_N_S_soc_S_sram_30000000_FULL_NAME_UPPER_TOKEN SRAM_30000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sram_30000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_FOREACH_NODELABEL(fn) fn(stcm)
#define DT_N_S_soc_S_sram_30000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(stcm, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_CHILD_NUM 2
#define DT_N_S_soc_S_sram_30000000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_sram_30000000_HASH nZIEQYdE8CrAT6pJvEvRLrLmaxzL86DUuunWWH78RZ8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_ORD 79
#define DT_N_S_soc_S_sram_30000000_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_SUPPORTS_ORDS \
	80, /* /soc/sram@30000000/system_memory@0 */ \
	81, /* /soc/sram@30000000/system_memory@1a000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_EXISTS 1
#define DT_N_NODELABEL_stcm DT_N_S_soc_S_sram_30000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_REG_NUM 0
#define DT_N_S_soc_S_sram_30000000_RANGES_NUM 1
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 805306368 /* 0x30000000 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_VAL_LENGTH 114688 /* 0x1c000 */
#define DT_N_S_soc_S_sram_30000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_sram_30000000, 0)
#define DT_N_S_soc_S_sram_30000000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000/system_memory@0
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000_S_system_memory_0
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_PATH "/soc/sram@30000000/system_memory@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FULL_NAME "system_memory@0"
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FULL_NAME_UNQUOTED system_memory@0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FULL_NAME_TOKEN system_memory_0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FULL_NAME_UPPER_TOKEN SYSTEM_MEMORY_0

/* Node parent (/soc/sram@30000000) identifier: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_PARENT DT_N_S_soc_S_sram_30000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FOREACH_NODELABEL(fn) fn(stcm0)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(stcm0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_CHILD_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_HASH xq_A8MTLMjJAzY5Ll1e_N_lMybGo5w61kc2Ck7nVkJ0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_ORD 80
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_REQUIRES_ORDS \
	79, /* /soc/sram@30000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_EXISTS 1
#define DT_N_INST_1_mmio_sram DT_N_S_soc_S_sram_30000000_S_system_memory_0
#define DT_N_NODELABEL_stcm0  DT_N_S_soc_S_sram_30000000_S_system_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_REG_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_REG_IDX_0_VAL_ADDRESS 805306368 /* 0x30000000 */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_REG_IDX_0_VAL_SIZE 106496 /* 0x1a000 */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_reg {0 /* 0x0 */, 106496 /* 0x1a000 */}
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_reg_IDX_1 106496
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0, compatible, 0)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0, compatible, 0)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_compatible_LEN 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000/system_memory@1a000
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000_S_system_memory_1a000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_PATH "/soc/sram@30000000/system_memory@1a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FULL_NAME "system_memory@1a000"
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FULL_NAME_UNQUOTED system_memory@1a000
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FULL_NAME_TOKEN system_memory_1a000
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FULL_NAME_UPPER_TOKEN SYSTEM_MEMORY_1A000

/* Node parent (/soc/sram@30000000) identifier: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_PARENT DT_N_S_soc_S_sram_30000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FOREACH_NODELABEL(fn) fn(stcm1)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(stcm1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_HASH wUkBhtu5MrMjiuG6zl4QFO88JDfvs1tc5extEosuC4c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_ORD 81
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_REQUIRES_ORDS \
	79, /* /soc/sram@30000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_soc_S_sram_30000000_S_system_memory_1a000
#define DT_N_INST_2_mmio_sram            DT_N_S_soc_S_sram_30000000_S_system_memory_1a000
#define DT_N_NODELABEL_stcm1             DT_N_S_soc_S_sram_30000000_S_system_memory_1a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_REG_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_REG_IDX_0_VAL_ADDRESS 805412864 /* 0x3001a000 */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_memory_region "RetainedMem"
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_memory_region_STRING_UNQUOTED RetainedMem
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_memory_region_STRING_TOKEN RetainedMem
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_memory_region_STRING_UPPER_TOKEN RETAINEDMEM
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_memory_region_IDX_0 "RetainedMem"
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, compatible, 0) \
	fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_LEN 2
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_reg {106496 /* 0x1a000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_reg_IDX_0 106496
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30000000_S_system_memory_1a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /user_led
 *
 * Node identifier: DT_N_S_user_led
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_user_led_PATH "/user_led"

/* Node's name with unit-address: */
#define DT_N_S_user_led_FULL_NAME "user_led"
#define DT_N_S_user_led_FULL_NAME_UNQUOTED user_led
#define DT_N_S_user_led_FULL_NAME_TOKEN user_led
#define DT_N_S_user_led_FULL_NAME_UPPER_TOKEN USER_LED

/* Node parent (/) identifier: */
#define DT_N_S_user_led_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_user_led_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_user_led_NODELABEL_NUM 0
#define DT_N_S_user_led_FOREACH_NODELABEL(fn) 
#define DT_N_S_user_led_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_user_led_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_user_led_CHILD_NUM 1
#define DT_N_S_user_led_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_user_led_FOREACH_CHILD(fn) fn(DT_N_S_user_led_S_led)
#define DT_N_S_user_led_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_user_led_S_led)
#define DT_N_S_user_led_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_user_led_S_led, __VA_ARGS__)
#define DT_N_S_user_led_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_user_led_S_led, __VA_ARGS__)
#define DT_N_S_user_led_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_user_led_S_led)
#define DT_N_S_user_led_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_user_led_S_led)
#define DT_N_S_user_led_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_user_led_S_led, __VA_ARGS__)
#define DT_N_S_user_led_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_user_led_S_led, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_user_led_HASH DdTdZEoZNcNfcHN1ToJbVnyYLZGBust_Y6vyDdj77wo

/* Node's dependency ordinal: */
#define DT_N_S_user_led_ORD 82
#define DT_N_S_user_led_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_user_led_REQUIRES_ORDS \
	0, /* / */ \
	13, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@30000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_user_led_SUPPORTS_ORDS \
	83, /* /user_led/led */

/* Existence and alternate IDs: */
#define DT_N_S_user_led_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_user_led

/* Macros for properties that are special in the specification: */
#define DT_N_S_user_led_REG_NUM 0
#define DT_N_S_user_led_RANGES_NUM 0
#define DT_N_S_user_led_FOREACH_RANGE(fn) 
#define DT_N_S_user_led_IRQ_NUM 0
#define DT_N_S_user_led_IRQ_LEVEL 0
#define DT_N_S_user_led_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_user_led_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_user_led_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_user_led_P_compatible {"gpio-leds"}
#define DT_N_S_user_led_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_user_led_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_user_led_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_user_led_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_user_led_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_user_led_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_user_led, compatible, 0)
#define DT_N_S_user_led_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_user_led, compatible, 0)
#define DT_N_S_user_led_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_user_led, compatible, 0, __VA_ARGS__)
#define DT_N_S_user_led_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_user_led, compatible, 0, __VA_ARGS__)
#define DT_N_S_user_led_P_compatible_LEN 1
#define DT_N_S_user_led_P_compatible_EXISTS 1

/*
 * Devicetree node: /user_led/led
 *
 * Node identifier: DT_N_S_user_led_S_led
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_user_led_S_led_PATH "/user_led/led"

/* Node's name with unit-address: */
#define DT_N_S_user_led_S_led_FULL_NAME "led"
#define DT_N_S_user_led_S_led_FULL_NAME_UNQUOTED led
#define DT_N_S_user_led_S_led_FULL_NAME_TOKEN led
#define DT_N_S_user_led_S_led_FULL_NAME_UPPER_TOKEN LED

/* Node parent (/user_led) identifier: */
#define DT_N_S_user_led_S_led_PARENT DT_N_S_user_led

/* Node's index in its parent's list of children: */
#define DT_N_S_user_led_S_led_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_user_led_S_led_NODELABEL_NUM 1
#define DT_N_S_user_led_S_led_FOREACH_NODELABEL(fn) fn(blue_led)
#define DT_N_S_user_led_S_led_FOREACH_NODELABEL_VARGS(fn, ...) fn(blue_led, __VA_ARGS__)
#define DT_N_S_user_led_S_led_FOREACH_ANCESTOR(fn) fn(DT_N_S_user_led) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_user_led_S_led_CHILD_NUM 0
#define DT_N_S_user_led_S_led_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_user_led_S_led_FOREACH_CHILD(fn) 
#define DT_N_S_user_led_S_led_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_user_led_S_led_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_user_led_S_led_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_user_led_S_led_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_user_led_S_led_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_user_led_S_led_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_user_led_S_led_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_user_led_S_led_HASH XtBCd56yzh4blV_zvU4F1OU5hwkm5Ms3wy6VcyJMQms

/* Node's dependency ordinal: */
#define DT_N_S_user_led_S_led_ORD 83
#define DT_N_S_user_led_S_led_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_user_led_S_led_REQUIRES_ORDS \
	13, /* /soc/peripheral@50000000/fast_peripherals0@8000000/gpio@30000 */ \
	82, /* /user_led */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_user_led_S_led_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_user_led_S_led_EXISTS 1
#define DT_N_ALIAS_led0         DT_N_S_user_led_S_led
#define DT_N_NODELABEL_blue_led DT_N_S_user_led_S_led

/* Macros for properties that are special in the specification: */
#define DT_N_S_user_led_S_led_REG_NUM 0
#define DT_N_S_user_led_S_led_RANGES_NUM 0
#define DT_N_S_user_led_S_led_FOREACH_RANGE(fn) 
#define DT_N_S_user_led_S_led_IRQ_NUM 0
#define DT_N_S_user_led_S_led_IRQ_LEVEL 0
#define DT_N_S_user_led_S_led_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_user_led_S_led_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_user_led_S_led_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_user_led_S_led_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000
#define DT_N_S_user_led_S_led_P_gpios_IDX_0_VAL_pin 1
#define DT_N_S_user_led_S_led_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_user_led_S_led_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_user_led_S_led_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_user_led_S_led_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_user_led_S_led, gpios, 0)
#define DT_N_S_user_led_S_led_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_user_led_S_led, gpios, 0)
#define DT_N_S_user_led_S_led_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_user_led_S_led, gpios, 0, __VA_ARGS__)
#define DT_N_S_user_led_S_led_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_user_led_S_led, gpios, 0, __VA_ARGS__)
#define DT_N_S_user_led_S_led_P_gpios_LEN 1
#define DT_N_S_user_led_S_led_P_gpios_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_bt_hci                  DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble
#define DT_CHOSEN_zephyr_bt_hci_EXISTS           1
#define DT_CHOSEN_zephyr_ieee802154              DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154
#define DT_CHOSEN_zephyr_ieee802154_EXISTS       1
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_nbu                     DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu
#define DT_CHOSEN_zephyr_nbu_EXISTS              1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_memory_controller_50020000_S_flash_0
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_memory_controller_50020000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_code_partition          DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000
#define DT_CHOSEN_zephyr_code_partition_EXISTS   1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_soc_S_sram_30000000_S_system_memory_0
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_uart_pipe               DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000
#define DT_CHOSEN_zephyr_uart_pipe_EXISTS        1
#define DT_CHOSEN_zephyr_canbus                  DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000
#define DT_CHOSEN_zephyr_canbus_EXISTS           1
#define DT_CHOSEN_zephyr_uart_mcumgr             DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000
#define DT_CHOSEN_zephyr_uart_mcumgr_EXISTS      1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_controller_50020000) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000) fn(DT_N_S_soc_S_sram_14000000) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_pinctrl) fn(DT_N_S_pinctrl_S_pinmux_lpuart0) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_lpuart1) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_tpm0) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_lpspi1) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexcan) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0) fn(DT_N_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0) fn(DT_N_S_user_led) fn(DT_N_S_user_led_S_led) fn(DT_N_S_pwmleds) fn(DT_N_S_pwmleds_S_pwm_led_0) fn(DT_N_S_pwmleds_S_pwm_led_1) fn(DT_N_S_pwmleds_S_pwm_led_2) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_controller_50020000) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000) fn(DT_N_S_soc_S_sram_14000000) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_pinctrl) fn(DT_N_S_pinctrl_S_pinmux_lpuart0) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_lpuart1) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_tpm0) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_lpspi1) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexcan) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0) fn(DT_N_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0) fn(DT_N_S_user_led) fn(DT_N_S_user_led_S_led) fn(DT_N_S_pwmleds) fn(DT_N_S_pwmleds_S_pwm_led_0) fn(DT_N_S_pwmleds_S_pwm_led_1) fn(DT_N_S_pwmleds_S_pwm_led_2) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_33000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_36000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_gpio_46000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_32000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_10000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpuart0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpuart1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_tpm0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpspi1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcan, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__) fn(DT_N_S_user_led, __VA_ARGS__) fn(DT_N_S_user_led_S_led, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_pwmleds_S_pwm_led_0, __VA_ARGS__) fn(DT_N_S_pwmleds_S_pwm_led_1, __VA_ARGS__) fn(DT_N_S_pwmleds_S_pwm_led_2, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_7c000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions_S_partition_e4000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_vbat_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000_S_can_transceiver, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpuart0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpuart0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpuart1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpuart1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_tpm0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_tpm0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpi2c0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpi2c1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpspi1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpspi1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcan, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcan_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__) fn(DT_N_S_user_led, __VA_ARGS__) fn(DT_N_S_user_led_S_led, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_pwmleds_S_pwm_led_0, __VA_ARGS__) fn(DT_N_S_pwmleds_S_pwm_led_1, __VA_ARGS__) fn(DT_N_S_pwmleds_S_pwm_led_2, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__)

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v8m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_systick 1
#define DT_COMPAT_HAS_OKAY_nxp_msf1 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_nxp_scg_k4 1
#define DT_COMPAT_HAS_OKAY_nxp_port_pinmux 1
#define DT_COMPAT_HAS_OKAY_nxp_lpuart 1
#define DT_COMPAT_HAS_OKAY_nxp_lpi2c 1
#define DT_COMPAT_HAS_OKAY_nxp_lpspi 1
#define DT_COMPAT_HAS_OKAY_jedec_spi_nor 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_tpm 1
#define DT_COMPAT_HAS_OKAY_nxp_wdog32 1
#define DT_COMPAT_HAS_OKAY_nxp_lptmr 1
#define DT_COMPAT_HAS_OKAY_nxp_nbu 1
#define DT_COMPAT_HAS_OKAY_nxp_hci_ble 1
#define DT_COMPAT_HAS_OKAY_nxp_mcxw_ieee802154 1
#define DT_COMPAT_HAS_OKAY_nxp_ele_trng 1
#define DT_COMPAT_HAS_OKAY_nxp_flexcan 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_lpadc 1
#define DT_COMPAT_HAS_OKAY_nxp_vref 1
#define DT_COMPAT_HAS_OKAY_nxp_rtc 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_gpio 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m33f 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_mpu 1
#define DT_COMPAT_HAS_OKAY_nxp_port_pinctrl 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_pwm_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v8m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_systick_NUM_OKAY 1
#define DT_N_INST_nxp_msf1_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 4
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 2
#define DT_N_INST_nxp_scg_k4_NUM_OKAY 1
#define DT_N_INST_nxp_port_pinmux_NUM_OKAY 4
#define DT_N_INST_nxp_lpuart_NUM_OKAY 2
#define DT_N_INST_nxp_lpi2c_NUM_OKAY 1
#define DT_N_INST_nxp_lpspi_NUM_OKAY 1
#define DT_N_INST_jedec_spi_nor_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_tpm_NUM_OKAY 1
#define DT_N_INST_nxp_wdog32_NUM_OKAY 1
#define DT_N_INST_nxp_lptmr_NUM_OKAY 1
#define DT_N_INST_nxp_nbu_NUM_OKAY 1
#define DT_N_INST_nxp_hci_ble_NUM_OKAY 1
#define DT_N_INST_nxp_mcxw_ieee802154_NUM_OKAY 1
#define DT_N_INST_nxp_ele_trng_NUM_OKAY 1
#define DT_N_INST_nxp_flexcan_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_lpadc_NUM_OKAY 1
#define DT_N_INST_nxp_vref_NUM_OKAY 1
#define DT_N_INST_nxp_rtc_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_gpio_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m33f_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_mpu_NUM_OKAY 1
#define DT_N_INST_nxp_port_pinctrl_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_pwm_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v8m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v8m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v8m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v8m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_msf1(fn) fn(DT_N_S_soc_S_memory_controller_50020000)
#define DT_FOREACH_OKAY_VARGS_nxp_msf1(fn, ...) fn(DT_N_S_soc_S_memory_controller_50020000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_msf1(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_msf1(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_memory_controller_50020000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_sram_14000000_S_code_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_system_memory_1a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals1_8800000_S_smu2_1c0000_S_memory_8800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_scg_k4(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000)
#define DT_FOREACH_OKAY_VARGS_nxp_scg_k4(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_clock_controller_1e000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_scg_k4(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_scg_k4(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_port_pinmux(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000)
#define DT_FOREACH_OKAY_VARGS_nxp_port_pinmux(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_42000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_43000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_44000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pinctrl_45000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_port_pinmux(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_port_pinmux(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpuart(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpuart(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_38000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_serial_39000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpuart(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpuart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpi2c(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpi2c(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_i2c_34000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpi2c(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpi2c(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpspi(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpspi(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpspi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpspi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_jedec_spi_nor(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0)
#define DT_FOREACH_OKAY_VARGS_jedec_spi_nor(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_spi_37000_S_flash_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_jedec_spi_nor(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_jedec_spi_nor(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_tpm(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_tpm(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_pwm_31000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_tpm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_tpm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_wdog32(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000)
#define DT_FOREACH_OKAY_VARGS_nxp_wdog32(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_watchdog_1a000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_wdog32(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_wdog32(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lptmr(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000)
#define DT_FOREACH_OKAY_VARGS_nxp_lptmr(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_timer_2d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lptmr(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lptmr(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_nbu(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu)
#define DT_FOREACH_OKAY_VARGS_nxp_nbu(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_nbu, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_nbu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_nbu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_hci_ble(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble)
#define DT_FOREACH_OKAY_VARGS_nxp_hci_ble(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_hci_ble, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_hci_ble(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_hci_ble(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mcxw_ieee802154(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154)
#define DT_FOREACH_OKAY_VARGS_nxp_mcxw_ieee802154(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_ieee802154, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mcxw_ieee802154(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mcxw_ieee802154(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_ele_trng(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng)
#define DT_FOREACH_OKAY_VARGS_nxp_ele_trng(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_trng, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_ele_trng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_ele_trng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_flexcan(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000)
#define DT_FOREACH_OKAY_VARGS_nxp_flexcan(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_can_3b000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_flexcan(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_flexcan(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_lpadc(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_lpadc(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_adc_47000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_lpadc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_lpadc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_vref(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000)
#define DT_FOREACH_OKAY_VARGS_nxp_vref(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_regulator_4a000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_vref(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_vref(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_rtc(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000)
#define DT_FOREACH_OKAY_VARGS_nxp_rtc(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pbridge2_0_S_rtc_4002c000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_rtc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_rtc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_gpio(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_gpio(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_fast_peripherals0_8000000_S_gpio_30000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_gpio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_gpio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m33f(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m33f(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m33f(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m33f(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_port_pinctrl(fn) fn(DT_N_S_pinctrl)
#define DT_FOREACH_OKAY_VARGS_nxp_port_pinctrl(fn, ...) fn(DT_N_S_pinctrl, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_port_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_port_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_user_led)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_user_led, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_pwm_leds(fn) fn(DT_N_S_pwmleds)
#define DT_FOREACH_OKAY_VARGS_pwm_leds(fn, ...) fn(DT_N_S_pwmleds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_pwm_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_pwm_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_gpio_keys)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_jedec_spi_nor_BUS_spi 1
