Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu Mar 21 14:03:47 2024
| Host         : Amh2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pwm_block_wrapper_control_sets_placed.rpt
| Design       : pwm_block_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |              27 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------+-----------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal             | Enable Signal |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+---------------+-----------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF                             |               |                                                     |                1 |              1 |         1.00 |
|  btn_IBUF                             |               |                                                     |                1 |              1 |         1.00 |
|  btn2_IBUF                            |               | pwm_block_i/btn_pwn_inc_0/U0/output_temp[9]_i_2_n_0 |                3 |              9 |         3.00 |
|  pwm_block_i/clk_divider_0/U0/clk_out |               |                                                     |                2 |             10 |         5.00 |
|  clk_IBUF                             |               | pwm_block_i/clk_divider_0/U0/clk_temp               |                8 |             27 |         3.38 |
+---------------------------------------+---------------+-----------------------------------------------------+------------------+----------------+--------------+


