{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 00:54:51 2011 " "Info: Processing started: Tue Jun 21 00:54:51 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU16 -c CPU16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU16 -c CPU16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[0\]\$latch " "Warning: Node \"register_out\[0\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[0\] " "Warning: Node \"memory_address_register\[0\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[1\] " "Warning: Node \"memory_address_register\[1\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[2\] " "Warning: Node \"memory_address_register\[2\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[3\] " "Warning: Node \"memory_address_register\[3\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[4\] " "Warning: Node \"memory_address_register\[4\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[5\] " "Warning: Node \"memory_address_register\[5\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[6\] " "Warning: Node \"memory_address_register\[6\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[7\] " "Warning: Node \"memory_address_register\[7\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[1\]\$latch " "Warning: Node \"register_out\[1\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[2\]\$latch " "Warning: Node \"register_out\[2\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[3\]\$latch " "Warning: Node \"register_out\[3\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[4\]\$latch " "Warning: Node \"register_out\[4\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[5\]\$latch " "Warning: Node \"register_out\[5\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[6\]\$latch " "Warning: Node \"register_out\[6\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[7\]\$latch " "Warning: Node \"register_out\[7\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[8\]\$latch " "Warning: Node \"register_out\[8\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[9\]\$latch " "Warning: Node \"register_out\[9\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[10\]\$latch " "Warning: Node \"register_out\[10\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[11\]\$latch " "Warning: Node \"register_out\[11\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[12\]\$latch " "Warning: Node \"register_out\[12\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[13\]\$latch " "Warning: Node \"register_out\[13\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[14\]\$latch " "Warning: Node \"register_out\[14\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[15\]\$latch " "Warning: Node \"register_out\[15\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[0\] " "Warning: Node \"program_address_register\[0\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[1\] " "Warning: Node \"program_address_register\[1\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[2\] " "Warning: Node \"program_address_register\[2\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[3\] " "Warning: Node \"program_address_register\[3\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[4\] " "Warning: Node \"program_address_register\[4\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[5\] " "Warning: Node \"program_address_register\[5\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[6\] " "Warning: Node \"program_address_register\[6\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[7\] " "Warning: Node \"program_address_register\[7\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "state.decode " "Info: Detected ripple clock \"state.decode\" as buffer" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.decode" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr5~0 " "Info: Detected gated clock \"WideOr5~0\" as buffer" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state.execute_store " "Info: Detected ripple clock \"state.execute_store\" as buffer" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.execute_store" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register program_address_register\[2\] memory altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0~porta_address_reg2 86.61 MHz 11.546 ns Internal " "Info: Clock \"clock\" has Internal fmax of 86.61 MHz between source register \"program_address_register\[2\]\" and destination memory \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0~porta_address_reg2\" (period= 11.546 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.115 ns + Longest register memory " "Info: + Longest register to memory delay is 1.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns program_address_register\[2\] 1 REG LCCOMB_X16_Y16_N18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y16_N18; Fanout = 2; REG Node = 'program_address_register\[2\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_address_register[2] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.159 ns) 1.115 ns altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X17_Y16 16 " "Info: 2: + IC(0.956 ns) + CELL(0.159 ns) = 1.115 ns; Loc. = M4K_X17_Y16; Fanout = 16; MEM Node = 'altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { program_address_register[2] altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_2es.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_2es.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.159 ns ( 14.26 % ) " "Info: Total cell delay = 0.159 ns ( 14.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.956 ns ( 85.74 % ) " "Info: Total interconnect delay = 0.956 ns ( 85.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { program_address_register[2] altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "1.115 ns" { program_address_register[2] {} altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.956ns } { 0.000ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.618 ns - Smallest " "Info: - Smallest clock skew is -4.618 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.934 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 183 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 183; COMB Node = 'clock~clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.747 ns) 2.934 ns altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X17_Y16 16 " "Info: 3: + IC(0.923 ns) + CELL(0.747 ns) = 2.934 ns; Loc. = M4K_X17_Y16; Fanout = 16; MEM Node = 'altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { clock~clkctrl altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_2es.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_2es.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.43 % ) " "Info: Total cell delay = 1.773 ns ( 60.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 39.57 % ) " "Info: Total interconnect delay = 1.161 ns ( 39.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { clock clock~clkctrl altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.934 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.238ns 0.923ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.552 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 7.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.879 ns) 3.552 ns state.execute_store 2 REG LCFF_X24_Y15_N17 5 " "Info: 2: + IC(1.647 ns) + CELL(0.879 ns) = 3.552 ns; Loc. = LCFF_X24_Y15_N17; Fanout = 5; REG Node = 'state.execute_store'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { clock state.execute_store } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.322 ns) 4.257 ns WideOr5~0 3 COMB LCCOMB_X24_Y15_N10 1 " "Info: 3: + IC(0.383 ns) + CELL(0.322 ns) = 4.257 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 1; COMB Node = 'WideOr5~0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { state.execute_store WideOr5~0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.000 ns) 5.845 ns WideOr5~0clkctrl 4 COMB CLKCTRL_G8 16 " "Info: 4: + IC(1.588 ns) + CELL(0.000 ns) = 5.845 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'WideOr5~0clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { WideOr5~0 WideOr5~0clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.319 ns) 7.552 ns program_address_register\[2\] 5 REG LCCOMB_X16_Y16_N18 2 " "Info: 5: + IC(1.388 ns) + CELL(0.319 ns) = 7.552 ns; Loc. = LCCOMB_X16_Y16_N18; Fanout = 2; REG Node = 'program_address_register\[2\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { WideOr5~0clkctrl program_address_register[2] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.546 ns ( 33.71 % ) " "Info: Total cell delay = 2.546 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.006 ns ( 66.29 % ) " "Info: Total interconnect delay = 5.006 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.552 ns" { clock state.execute_store WideOr5~0 WideOr5~0clkctrl program_address_register[2] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.552 ns" { clock {} clock~combout {} state.execute_store {} WideOr5~0 {} WideOr5~0clkctrl {} program_address_register[2] {} } { 0.000ns 0.000ns 1.647ns 0.383ns 1.588ns 1.388ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { clock clock~clkctrl altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.934 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.238ns 0.923ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.552 ns" { clock state.execute_store WideOr5~0 WideOr5~0clkctrl program_address_register[2] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.552 ns" { clock {} clock~combout {} state.execute_store {} WideOr5~0 {} WideOr5~0clkctrl {} program_address_register[2] {} } { 0.000ns 0.000ns 1.647ns 0.383ns 1.588ns 1.388ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_2es.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_2es.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } } { "db/altsyncram_2es.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_2es.tdf" 35 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { program_address_register[2] altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "1.115 ns" { program_address_register[2] {} altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.956ns } { 0.000ns 0.159ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { clock clock~clkctrl altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.934 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.238ns 0.923ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.552 ns" { clock state.execute_store WideOr5~0 WideOr5~0clkctrl program_address_register[2] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.552 ns" { clock {} clock~combout {} state.execute_store {} WideOr5~0 {} WideOr5~0clkctrl {} program_address_register[2] {} } { 0.000ns 0.000ns 1.647ns 0.383ns 1.588ns 1.388ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 137 " "Warning: Circuit may not operate. Detected 137 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "instruction_register\[7\]~reg0 memory_address_register\[7\] clock 3.65 ns " "Info: Found hold time violation between source  pin or register \"instruction_register\[7\]~reg0\" and destination pin or register \"memory_address_register\[7\]\" for clock \"clock\" (Hold time is 3.65 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.624 ns + Largest " "Info: + Largest clock skew is 4.624 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.479 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.879 ns) 3.552 ns state.execute_store 2 REG LCFF_X24_Y15_N17 5 " "Info: 2: + IC(1.647 ns) + CELL(0.879 ns) = 3.552 ns; Loc. = LCFF_X24_Y15_N17; Fanout = 5; REG Node = 'state.execute_store'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { clock state.execute_store } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.322 ns) 4.257 ns WideOr5~0 3 COMB LCCOMB_X24_Y15_N10 1 " "Info: 3: + IC(0.383 ns) + CELL(0.322 ns) = 4.257 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 1; COMB Node = 'WideOr5~0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { state.execute_store WideOr5~0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.000 ns) 5.845 ns WideOr5~0clkctrl 4 COMB CLKCTRL_G8 16 " "Info: 4: + IC(1.588 ns) + CELL(0.000 ns) = 5.845 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'WideOr5~0clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { WideOr5~0 WideOr5~0clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.178 ns) 7.479 ns memory_address_register\[7\] 5 REG LCCOMB_X18_Y16_N6 1 " "Info: 5: + IC(1.456 ns) + CELL(0.178 ns) = 7.479 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 1; REG Node = 'memory_address_register\[7\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { WideOr5~0clkctrl memory_address_register[7] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 32.16 % ) " "Info: Total cell delay = 2.405 ns ( 32.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.074 ns ( 67.84 % ) " "Info: Total interconnect delay = 5.074 ns ( 67.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.479 ns" { clock state.execute_store WideOr5~0 WideOr5~0clkctrl memory_address_register[7] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.479 ns" { clock {} clock~combout {} state.execute_store {} WideOr5~0 {} WideOr5~0clkctrl {} memory_address_register[7] {} } { 0.000ns 0.000ns 1.647ns 0.383ns 1.588ns 1.456ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 183 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 183; COMB Node = 'clock~clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns instruction_register\[7\]~reg0 3 REG LCFF_X18_Y16_N21 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X18_Y16_N21; Fanout = 3; REG Node = 'instruction_register\[7\]~reg0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock~clkctrl instruction_register[7]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl instruction_register[7]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} instruction_register[7]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.479 ns" { clock state.execute_store WideOr5~0 WideOr5~0clkctrl memory_address_register[7] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.479 ns" { clock {} clock~combout {} state.execute_store {} WideOr5~0 {} WideOr5~0clkctrl {} memory_address_register[7] {} } { 0.000ns 0.000ns 1.647ns 0.383ns 1.588ns 1.456ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.178ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl instruction_register[7]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} instruction_register[7]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.697 ns - Shortest register register " "Info: - Shortest register to register delay is 0.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_register\[7\]~reg0 1 REG LCFF_X18_Y16_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y16_N21; Fanout = 3; REG Node = 'instruction_register\[7\]~reg0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[7]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.322 ns) 0.697 ns memory_address_register\[7\] 2 REG LCCOMB_X18_Y16_N6 1 " "Info: 2: + IC(0.375 ns) + CELL(0.322 ns) = 0.697 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 1; REG Node = 'memory_address_register\[7\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { instruction_register[7]~reg0 memory_address_register[7] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.322 ns ( 46.20 % ) " "Info: Total cell delay = 0.322 ns ( 46.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.375 ns ( 53.80 % ) " "Info: Total interconnect delay = 0.375 ns ( 53.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { instruction_register[7]~reg0 memory_address_register[7] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "0.697 ns" { instruction_register[7]~reg0 {} memory_address_register[7] {} } { 0.000ns 0.375ns } { 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.479 ns" { clock state.execute_store WideOr5~0 WideOr5~0clkctrl memory_address_register[7] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.479 ns" { clock {} clock~combout {} state.execute_store {} WideOr5~0 {} WideOr5~0clkctrl {} memory_address_register[7] {} } { 0.000ns 0.000ns 1.647ns 0.383ns 1.588ns 1.456ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.178ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl instruction_register[7]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} instruction_register[7]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { instruction_register[7]~reg0 memory_address_register[7] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "0.697 ns" { instruction_register[7]~reg0 {} memory_address_register[7] {} } { 0.000ns 0.375ns } { 0.000ns 0.322ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register_B\[5\] reset clock 4.223 ns register " "Info: tsu for register \"register_B\[5\]\" (data pin = \"reset\", clock pin = \"clock\") is 4.223 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.114 ns + Longest pin register " "Info: + Longest pin to register delay is 7.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_M2 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 5; PIN Node = 'reset'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.461 ns) 2.787 ns register_D\[0\]~0 2 COMB LCCOMB_X23_Y15_N8 3 " "Info: 2: + IC(1.300 ns) + CELL(0.461 ns) = 2.787 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 3; COMB Node = 'register_D\[0\]~0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { reset register_D[0]~0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.319 ns) 4.543 ns register_B\[0\]~0 3 COMB LCCOMB_X18_Y14_N18 16 " "Info: 3: + IC(1.437 ns) + CELL(0.319 ns) = 4.543 ns; Loc. = LCCOMB_X18_Y14_N18; Fanout = 16; COMB Node = 'register_B\[0\]~0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { register_D[0]~0 register_B[0]~0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.758 ns) 7.114 ns register_B\[5\] 4 REG LCFF_X20_Y17_N1 6 " "Info: 4: + IC(1.813 ns) + CELL(0.758 ns) = 7.114 ns; Loc. = LCFF_X20_Y17_N1; Fanout = 6; REG Node = 'register_B\[5\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { register_B[0]~0 register_B[5] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.564 ns ( 36.04 % ) " "Info: Total cell delay = 2.564 ns ( 36.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.550 ns ( 63.96 % ) " "Info: Total interconnect delay = 4.550 ns ( 63.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { reset register_D[0]~0 register_B[0]~0 register_B[5] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.114 ns" { reset {} reset~combout {} register_D[0]~0 {} register_B[0]~0 {} register_B[5] {} } { 0.000ns 0.000ns 1.300ns 1.437ns 1.813ns } { 0.000ns 1.026ns 0.461ns 0.319ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.853 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 183 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 183; COMB Node = 'clock~clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns register_B\[5\] 3 REG LCFF_X20_Y17_N1 6 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X20_Y17_N1; Fanout = 6; REG Node = 'register_B\[5\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clock~clkctrl register_B[5] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clock clock~clkctrl register_B[5] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clock {} clock~combout {} clock~clkctrl {} register_B[5] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { reset register_D[0]~0 register_B[0]~0 register_B[5] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.114 ns" { reset {} reset~combout {} register_D[0]~0 {} register_B[0]~0 {} register_B[5] {} } { 0.000ns 0.000ns 1.300ns 1.437ns 1.813ns } { 0.000ns 1.026ns 0.461ns 0.319ns 0.758ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clock clock~clkctrl register_B[5] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clock {} clock~combout {} clock~clkctrl {} register_B[5] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock register_out\[0\] register_out\[0\]\$latch 12.411 ns register " "Info: tco from clock \"clock\" to destination pin \"register_out\[0\]\" through register \"register_out\[0\]\$latch\" is 12.411 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.953 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.879 ns) 3.552 ns state.execute_store 2 REG LCFF_X24_Y15_N17 5 " "Info: 2: + IC(1.647 ns) + CELL(0.879 ns) = 3.552 ns; Loc. = LCFF_X24_Y15_N17; Fanout = 5; REG Node = 'state.execute_store'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { clock state.execute_store } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.000 ns) 5.226 ns state.execute_store~clkctrl 3 COMB CLKCTRL_G9 16 " "Info: 3: + IC(1.674 ns) + CELL(0.000 ns) = 5.226 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'state.execute_store~clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { state.execute_store state.execute_store~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.322 ns) 6.953 ns register_out\[0\]\$latch 4 REG LCCOMB_X21_Y15_N6 3 " "Info: 4: + IC(1.405 ns) + CELL(0.322 ns) = 6.953 ns; Loc. = LCCOMB_X21_Y15_N6; Fanout = 3; REG Node = 'register_out\[0\]\$latch'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { state.execute_store~clkctrl register_out[0]$latch } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.227 ns ( 32.03 % ) " "Info: Total cell delay = 2.227 ns ( 32.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.726 ns ( 67.97 % ) " "Info: Total interconnect delay = 4.726 ns ( 67.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { clock state.execute_store state.execute_store~clkctrl register_out[0]$latch } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { clock {} clock~combout {} state.execute_store {} state.execute_store~clkctrl {} register_out[0]$latch {} } { 0.000ns 0.000ns 1.647ns 1.674ns 1.405ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.458 ns + Longest register pin " "Info: + Longest register to pin delay is 5.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_out\[0\]\$latch 1 REG LCCOMB_X21_Y15_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y15_N6; Fanout = 3; REG Node = 'register_out\[0\]\$latch'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[0]$latch } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.618 ns) + CELL(2.840 ns) 5.458 ns register_out\[0\] 2 PIN PIN_H3 0 " "Info: 2: + IC(2.618 ns) + CELL(2.840 ns) = 5.458 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'register_out\[0\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { register_out[0]$latch register_out[0] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 52.03 % ) " "Info: Total cell delay = 2.840 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.618 ns ( 47.97 % ) " "Info: Total interconnect delay = 2.618 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { register_out[0]$latch register_out[0] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { register_out[0]$latch {} register_out[0] {} } { 0.000ns 2.618ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { clock state.execute_store state.execute_store~clkctrl register_out[0]$latch } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { clock {} clock~combout {} state.execute_store {} state.execute_store~clkctrl {} register_out[0]$latch {} } { 0.000ns 0.000ns 1.647ns 1.674ns 1.405ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.322ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { register_out[0]$latch register_out[0] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { register_out[0]$latch {} register_out[0] {} } { 0.000ns 2.618ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "instruction_register\[3\]~reg0 reset clock -0.894 ns register " "Info: th for register \"instruction_register\[3\]~reg0\" (data pin = \"reset\", clock pin = \"clock\") is -0.894 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.855 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 183 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 183; COMB Node = 'clock~clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns instruction_register\[3\]~reg0 3 REG LCFF_X18_Y16_N15 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X18_Y16_N15; Fanout = 3; REG Node = 'instruction_register\[3\]~reg0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock~clkctrl instruction_register[3]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl instruction_register[3]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} instruction_register[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.035 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_M2 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 5; PIN Node = 'reset'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.177 ns) 2.759 ns instruction_register\[0\]~0 2 COMB LCCOMB_X19_Y16_N16 16 " "Info: 2: + IC(1.556 ns) + CELL(0.177 ns) = 2.759 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 16; COMB Node = 'instruction_register\[0\]~0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { reset instruction_register[0]~0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.758 ns) 4.035 ns instruction_register\[3\]~reg0 3 REG LCFF_X18_Y16_N15 3 " "Info: 3: + IC(0.518 ns) + CELL(0.758 ns) = 4.035 ns; Loc. = LCFF_X18_Y16_N15; Fanout = 3; REG Node = 'instruction_register\[3\]~reg0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { instruction_register[0]~0 instruction_register[3]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 48.60 % ) " "Info: Total cell delay = 1.961 ns ( 48.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.074 ns ( 51.40 % ) " "Info: Total interconnect delay = 2.074 ns ( 51.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.035 ns" { reset instruction_register[0]~0 instruction_register[3]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "4.035 ns" { reset {} reset~combout {} instruction_register[0]~0 {} instruction_register[3]~reg0 {} } { 0.000ns 0.000ns 1.556ns 0.518ns } { 0.000ns 1.026ns 0.177ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl instruction_register[3]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} instruction_register[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.035 ns" { reset instruction_register[0]~0 instruction_register[3]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "4.035 ns" { reset {} reset~combout {} instruction_register[0]~0 {} instruction_register[3]~reg0 {} } { 0.000ns 0.000ns 1.556ns 0.518ns } { 0.000ns 1.026ns 0.177ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 00:54:52 2011 " "Info: Processing ended: Tue Jun 21 00:54:52 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
