
---------- Begin Simulation Statistics ----------
final_tick                               190185010354500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  18012                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827416                       # Number of bytes of host memory used
host_op_rate                                    31636                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   555.20                       # Real time elapsed on the host
host_tick_rate                               62096507                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      17564243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034476                       # Number of seconds simulated
sim_ticks                                 34476085750                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1070667                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2143594                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3074248                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       176793                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4230322                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1889279                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3074248                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1184969                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4290752                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           32431                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       119311                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15708025                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9246815                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       176813                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713376                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1348702                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6678260                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564223                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     67915221                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.258620                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.229318                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     63637152     93.70%     93.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1125714      1.66%     95.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       450041      0.66%     96.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       987420      1.45%     97.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       158089      0.23%     97.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       127103      0.19%     97.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        48320      0.07%     97.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        32680      0.05%     98.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1348702      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     67915221                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353407     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564223                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.895215                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.895215                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      63940260                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26593286                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1246984                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1963098                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         177126                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1620821                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4612303                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391273                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              390576                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10256                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4290752                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            898402                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              67773271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         34023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16808084                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          195                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          354252                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.062228                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       997684                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1921710                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.243764                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     68948296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.424221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.638773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         63911706     92.70%     92.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           302841      0.44%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           313927      0.46%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           339378      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           548310      0.80%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           818007      1.19%     96.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           235501      0.34%     96.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           224810      0.33%     96.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2253816      3.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     68948296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       225392                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3106121                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.500042                       # Inst execution rate
system.switch_cpus.iew.exec_refs             17767898                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             390566                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        20309545                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5121009                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        28411                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       584241                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24235312                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      17377332                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       386103                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      34478983                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         263505                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10576920                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         177126                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11054141                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1239614                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        44710                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          456                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          757                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1197006                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       317770                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          757                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       184184                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        41208                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21991991                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21350097                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.711764                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15653098                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.309636                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21408192                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         53224404                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17790744                       # number of integer regfile writes
system.switch_cpus.ipc                       0.145028                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.145028                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       101768      0.29%      0.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16892459     48.45%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          511      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     48.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     17458166     50.07%     98.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       412182      1.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       34865086                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2594311                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.074410                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           86744      3.34%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      3.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2489733     95.97%     99.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17834      0.69%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       37357629                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    141415105                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21350097                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30906687                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24235312                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          34865086                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6670986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       142326                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9956669                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     68948296                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.505670                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.348582                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     57286044     83.09%     83.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3688992      5.35%     88.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1780000      2.58%     91.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1375622      2.00%     93.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2340977      3.40%     96.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1240033      1.80%     98.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       876211      1.27%     99.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       215447      0.31%     99.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       144970      0.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     68948296                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.505642                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              898451                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    52                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       207889                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       184016                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5121009                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       584241                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        24459564                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 68952149                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        35741094                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614520                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9734860                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1799779                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       25482732                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        138194                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67951458                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25681325                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     32309302                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2815744                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          62155                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         177126                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      28412601                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9694628                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34724633                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1945                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2074                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9473511                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2059                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             90809002                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            49528084                       # The number of ROB writes
system.switch_cpus.timesIdled                      49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       680265                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2835608                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         680265                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1068559                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        50326                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1020341                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4366                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4366                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1068561                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3216519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3216519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3216519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     71888064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71888064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71888064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1072927                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1072927    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1072927                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2484343500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6009345750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  34476085750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410366                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       148513                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2379695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7979                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410308                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4253829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4253953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     97054080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97058048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1110949                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3220864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2529298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.268954                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.443416                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1849033     73.10%     73.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 680265     26.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2529298                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1515989500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127421500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       345422                       # number of demand (read+write) hits
system.l2.demand_hits::total                   345422                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       345422                       # number of overall hits
system.l2.overall_hits::total                  345422                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1072863                       # number of demand (read+write) misses
system.l2.demand_misses::total                1072927                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1072863                       # number of overall misses
system.l2.overall_misses::total               1072927                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4832500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 108709658000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     108714490500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4832500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 108709658000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    108714490500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418285                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418349                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418285                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418349                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.756451                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.756462                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.756451                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.756462                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79221.311475                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101326.691292                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101325.151199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79221.311475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101326.691292                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101325.151199                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               50326                       # number of writebacks
system.l2.writebacks::total                     50326                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1072863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1072924                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1072863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1072924                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4222500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  97981058000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  97985280500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4222500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  97981058000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  97985280500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.756451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.756460                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.756451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.756460                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69221.311475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91326.719255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91325.462475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69221.311475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91326.719255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91325.462475                       # average overall mshr miss latency
system.l2.replacements                        1110949                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        98187                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            98187                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        98187                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        98187                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       639983                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        639983                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3613                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3613                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4366                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4366                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    369704000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     369704000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.547186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.547186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84677.966102                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84677.966102                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4366                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4366                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    326044000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    326044000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.547186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.547186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74677.966102                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74677.966102                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4832500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4832500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79221.311475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77943.548387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4222500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4222500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69221.311475                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69221.311475                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       341809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            341809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1068497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1068499                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 108339954000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 108339954000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.757635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.757635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101394.719873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101394.530084                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1068497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1068497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  97655014000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  97655014000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.757635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.757634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91394.747950                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91394.747950                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.766496                       # Cycle average of tags in use
system.l2.tags.total_refs                     2145246                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1110949                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.931003                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      94.557540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.005408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.068294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1951.134708                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.952702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998909                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          315                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          912                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          515                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6784213                       # Number of tag accesses
system.l2.tags.data_accesses                  6784213                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     68663104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           68667200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3220864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3220864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1072861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1072925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        50326                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50326                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       113238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1991615420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1991734227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       113238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           115094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93423135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93423135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93423135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       113238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1991615420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2085157362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     50078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1070410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.025402358250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3094                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3094                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2074483                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47027                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1072924                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50326                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1072924                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50326                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2453                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   248                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             70198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             67060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             66715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             64673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            69231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            68998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            70045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3144                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  33627654250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5352355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             53698985500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31413.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50163.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    81561                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16354                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  7.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                32.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1072924                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50326                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  228804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  440905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  338160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   62599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1022586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     70.128087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.654740                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    29.487556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       954386     93.33%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        61561      6.02%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4857      0.47%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1165      0.11%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          365      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          139      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           46      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           36      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1022586                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     339.790239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.683707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8356.670168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         3090     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::458752-475135            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3094                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.175178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.164246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.621590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2835     91.63%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               58      1.87%     93.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              128      4.14%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               64      2.07%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3094                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               68510144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  156992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3202944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                68667136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3220864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1987.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        92.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1991.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34476015500                       # Total gap between requests
system.mem_ctrls.avgGap                      30693.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     68506240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3202944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 113237.913036574915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1987065483.499674558640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 92903354.029974237084                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1072863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        50326                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1715000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  53697270500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 698306875750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28114.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50050.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13875668.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     8.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3649282560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1939613115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3819178860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          135208440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2721011280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15566635590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        130010880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27960940725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        811.024225                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    211209250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1151020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33113845250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3652088580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1941100755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3823976940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          126031680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2721011280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15554213580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        140506080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27958928895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        810.965871                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    239019250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1151020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33086035250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    34476074500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       898281                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           898292                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       898281                       # number of overall hits
system.cpu.icache.overall_hits::total          898292                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            122                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          121                       # number of overall misses
system.cpu.icache.overall_misses::total           122                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8560500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8560500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8560500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8560500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       898402                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       898414                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       898402                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       898414                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000135                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000135                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70747.933884                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70168.032787                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70747.933884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70168.032787                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           60                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           60                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4924500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4924500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4924500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4924500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80729.508197                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80729.508197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80729.508197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80729.508197                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       898281                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          898292                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           122                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8560500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8560500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       898402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       898414                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70747.933884                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70168.032787                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           60                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4924500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4924500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80729.508197                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80729.508197                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007454                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000181                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007272                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1796890                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1796890                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1818771                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1818771                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1818771                       # number of overall hits
system.cpu.dcache.overall_hits::total         1818771                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2895962                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2895964                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2895962                       # number of overall misses
system.cpu.dcache.overall_misses::total       2895964                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 213327473881                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 213327473881                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 213327473881                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 213327473881                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4714733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4714735                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4714733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4714735                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.614237                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.614237                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.614237                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.614237                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 73663.768337                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73663.717464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 73663.768337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73663.717464                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     49239515                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1249508                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.407123                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        98187                       # number of writebacks
system.cpu.dcache.writebacks::total             98187                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1477677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1477677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1477677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1477677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418285                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 114525176416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 114525176416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 114525176416                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 114525176416                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.300820                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.300820                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.300820                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.300820                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80749.057077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80749.057077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80749.057077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80749.057077                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417259                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1560332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1560332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2887930                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2887932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 212897456000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 212897456000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4448262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4448264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.649227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.649227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73719.742515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73719.691461                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1477512                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1477512                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 114105584000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 114105584000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.317072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.317072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80901.962397                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80901.962397                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8032                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8032                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    430017881                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    430017881                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 53538.082794                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53538.082794                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          165                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          165                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7867                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7867                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    419592416                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    419592416                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029523                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029523                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 53335.758993                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53335.758993                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190185010354500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.185531                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3235500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417259                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.282928                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.185530                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000181                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000181                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          592                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10847753                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10847753                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190292056132000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  23861                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827684                       # Number of bytes of host memory used
host_op_rate                                    42358                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1676.41                       # Real time elapsed on the host
host_tick_rate                               63854293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.107046                       # Number of seconds simulated
sim_ticks                                107045777500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3832593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7665192                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5243152                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       106367                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9571533                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4625690                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5243152                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       617462                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9594582                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13889                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        59396                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45768774                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26343338                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       106367                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501738                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4502424                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4436170                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445404                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    213410925                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.250434                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.233029                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    201224278     94.29%     94.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2584693      1.21%     95.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1516222      0.71%     96.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      3041928      1.43%     97.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       163643      0.08%     97.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       270043      0.13%     97.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        75554      0.04%     97.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        32140      0.02%     97.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4502424      2.11%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    213410925                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428657                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661127     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445404                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.136385                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.136385                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     204129619                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59197508                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2314766                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2387692                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         106413                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5153065                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13178399                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5118186                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              208551                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6104                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9594582                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            481509                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             213449342                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16845                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34562122                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          212826                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.044815                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       535800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4639579                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.161436                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    214091555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.286349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.344251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        203240245     94.93%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           692118      0.32%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           695294      0.32%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           699459      0.33%     95.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1147238      0.54%     96.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2309679      1.08%     97.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           488954      0.23%     97.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           495764      0.23%     97.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4322804      2.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    214091555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       129718                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8755249                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.509609                       # Inst execution rate
system.switch_cpus.iew.exec_refs             66219597                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             208549                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        44335848                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13495161                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16442                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       308964                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57870044                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      66011048                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       204720                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     109102881                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         822494                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      41189782                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         106413                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      42718566                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      5017840                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23969                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          244                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          256                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       866471                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       168454                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          256                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       106434                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        23284                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55582737                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55925178                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.743301                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41314709                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.261221                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55953339                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        177475781                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46916983                       # number of integer regfile writes
system.switch_cpus.ipc                       0.140127                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.140127                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        65153      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42962007     39.30%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          285      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     66059352     60.43%     99.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       220804      0.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      109307601                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            10348750                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.094675                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           50171      0.48%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10287793     99.41%     99.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10786      0.10%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      119591198                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    443226208                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55925178                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62294741                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57870044                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         109307601                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4424617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       170701                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6914588                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    214091555                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.510565                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.335967                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    177210690     82.77%     82.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11733654      5.48%     88.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5386529      2.52%     90.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3902342      1.82%     92.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8441464      3.94%     96.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4083663      1.91%     98.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2689887      1.26%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       376238      0.18%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       267088      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    214091555                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.510565                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              481509                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        60996                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        72958                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13495161                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       308964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        84078572                       # number of misc regfile reads
system.switch_cpus.numCycles                214091555                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        94871421                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303542                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       36380558                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3840938                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      101100516                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        194889                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156800518                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58626746                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76656415                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5445622                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          46194                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         106413                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     109826193                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6352852                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76058214                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          968                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1008                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          31062710                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1005                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            266790075                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116448223                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5154352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2350061                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10308704                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2350061                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 107045777500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3831366                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24411                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3808182                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1233                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1233                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3831366                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11497791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11497791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11497791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    246848640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    246848640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               246848640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3832599                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3832599    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3832599                       # Request fanout histogram
system.membus.reqLayer2.occupancy          8124984500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21547620750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 107045777500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 107045777500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 107045777500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 107045777500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5151439                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101892                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8904458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2913                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5151439                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15463056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15463056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    334837312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              334837312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3851998                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1562304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9006350                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.260934                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.439144                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6656289     73.91%     73.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2350061     26.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9006350                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5231833000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7731528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 107045777500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1321752                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1321752                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1321752                       # number of overall hits
system.l2.overall_hits::total                 1321752                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3832600                       # number of demand (read+write) misses
system.l2.demand_misses::total                3832600                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3832600                       # number of overall misses
system.l2.overall_misses::total               3832600                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 390100288500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     390100288500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 390100288500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    390100288500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5154352                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5154352                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5154352                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5154352                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.743566                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.743566                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.743566                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.743566                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101784.764520                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101784.764520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101784.764520                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101784.764520                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24411                       # number of writebacks
system.l2.writebacks::total                     24411                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3832600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3832600                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3832600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3832600                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 351774288500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 351774288500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 351774288500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 351774288500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.743566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.743566                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.743566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.743566                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91784.764520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91784.764520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91784.764520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91784.764520                       # average overall mshr miss latency
system.l2.replacements                        3851998                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        77481                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            77481                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        77481                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        77481                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2330657                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2330657                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1680                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1680                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1233                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    112516500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     112516500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.423275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.423275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91254.257908                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91254.257908                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    100186500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    100186500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.423275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.423275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81254.257908                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81254.257908                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1320072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1320072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3831367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3831367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 389987772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 389987772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5151439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5151439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.743747                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.743747                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101788.153419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101788.153419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3831367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3831367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 351674102000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 351674102000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.743747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.743747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91788.153419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91788.153419                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 107045777500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     8028423                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3854046                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.083116                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.957024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2028.042976                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.990255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          923                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24469406                       # Number of tag accesses
system.l2.tags.data_accesses                 24469406                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 107045777500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    245286400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          245286400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1562304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1562304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3832600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3832600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24411                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24411                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2291415932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2291415932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14594728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14594728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14594728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2291415932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2306010660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     24259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3828003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.090285592250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1500                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7327448                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22795                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3832599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24411                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3832599                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24411                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4596                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   152                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            248956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            237097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            234486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            236319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            239509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            236247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            242879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            237943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            239478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            233076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           234877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           239976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           235880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           239971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           243611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           247698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1550                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 121944972750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19140015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            193720029000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31856.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50606.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   156031                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8135                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  4.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3832599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24411                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  648468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1639266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1306074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  234195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3688096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.848811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.864968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    16.401767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3546484     96.16%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       138254      3.75%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2491      0.07%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          499      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          176      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           93      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           41      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           33      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3688096                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2479.003333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     85.422998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  33334.292658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767         1486     99.07%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            4      0.27%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            2      0.13%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-131071            1      0.07%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-163839            1      0.07%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-196607            2      0.13%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-327679            1      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::557056-589823            1      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-688127            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-819199            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.172667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.161966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.614631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1377     91.80%     91.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      1.53%     93.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               68      4.53%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               28      1.87%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1500                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              244992192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  294144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1552576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               245286336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1562304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2288.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2291.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  107045748000                       # Total gap between requests
system.mem_ctrls.avgGap                      27753.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    244992192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1552576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2288667500.219707489014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14503850.934241661802                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3832599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        24411                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 193720029000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2508618324000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50545.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 102765897.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     4.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          13179683160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7005163935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13670015520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           66967380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8450070720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      48490444350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        271520160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        91133865225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        851.354134                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    315322250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3574480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 103155975250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13153329420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6991160385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13661933040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           59664600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8450070720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      48483879090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        277048800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        91077086055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        850.823715                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    329046500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3574480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 103142251000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   141521852000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190292056132000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1379790                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1379801                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1379790                       # number of overall hits
system.cpu.icache.overall_hits::total         1379801                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            122                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          121                       # number of overall misses
system.cpu.icache.overall_misses::total           122                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8560500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8560500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8560500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8560500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1379911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1379923                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1379911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1379923                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70747.933884                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70168.032787                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70747.933884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70168.032787                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           60                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           60                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4924500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4924500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4924500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4924500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80729.508197                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80729.508197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80729.508197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80729.508197                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1379790                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1379801                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           122                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8560500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8560500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1379911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1379923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70747.933884                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70168.032787                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           60                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4924500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4924500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80729.508197                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80729.508197                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190292056132000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.042326                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1379863                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22255.854839                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000744                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.041583                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2759908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2759908                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190292056132000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190292056132000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190292056132000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190292056132000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190292056132000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190292056132000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190292056132000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4703194                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4703194                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4703194                       # number of overall hits
system.cpu.dcache.overall_hits::total         4703194                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13149849                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13149851                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13149849                       # number of overall misses
system.cpu.dcache.overall_misses::total      13149851                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 963875166681                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 963875166681                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 963875166681                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 963875166681                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17853043                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17853045                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17853043                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17853045                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.736561                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.736561                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.736561                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.736561                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 73299.333451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73299.322303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 73299.333451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73299.322303                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    244105657                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6300160                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.745946                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       175668                       # number of writebacks
system.cpu.dcache.writebacks::total            175668                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6577212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6577212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6577212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6577212                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6572637                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6572637                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6572637                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6572637                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 526351830757                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 526351830757                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 526351830757                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 526351830757                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368152                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368152                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368152                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368152                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80082.291287                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80082.291287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80082.291287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80082.291287                       # average overall mshr miss latency
system.cpu.dcache.replacements                6571611                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4307209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4307209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13138853                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13138855                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 963305814500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 963305814500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17446062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17446064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.753113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.753113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73317.344710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73317.333550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6576956                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6576956                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6561897                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6561897                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 525797539500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 525797539500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80128.892529                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80128.892529                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    569352181                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    569352181                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 51778.117588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51778.117588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          256                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          256                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    554291257                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    554291257                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51609.986685                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51609.986685                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190292056132000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.761461                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11275829                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6572635                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.715572                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.761461                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          587                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42278725                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42278725                       # Number of data accesses

---------- End Simulation Statistics   ----------
