{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732991539028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732991539029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 15:32:18 2024 " "Processing started: Sat Nov 30 15:32:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732991539029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732991539029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off orientacion -c orientacion " "Command: quartus_map --read_settings_files=on --write_settings_files=off orientacion -c orientacion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732991539029 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732991539606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumaoresta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumaoresta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumaoResta-Behavioral " "Found design unit 1: SumaoResta-Behavioral" {  } { { "SumaoResta.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/SumaoResta.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732991540378 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumaoResta " "Found entity 1: SumaoResta" {  } { { "SumaoResta.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/SumaoResta.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732991540378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732991540378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacionparte2v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ubicacionparte2v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ubicacionparte2v2-BEHAVIOR " "Found design unit 1: ubicacionparte2v2-BEHAVIOR" {  } { { "ubicacionparte2v2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/ubicacionparte2v2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732991540412 ""} { "Info" "ISGN_ENTITY_NAME" "1 ubicacionparte2v2 " "Found entity 1: ubicacionparte2v2" {  } { { "ubicacionparte2v2.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/ubicacionparte2v2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732991540412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732991540412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ubicacion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ubicacion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ubicacion " "Found entity 1: ubicacion" {  } { { "ubicacion.bdf" "" { Schematic "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/ubicacion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732991540415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732991540415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orientacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orientacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orientacion-rtl " "Found design unit 1: orientacion-rtl" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732991540418 ""} { "Info" "ISGN_ENTITY_NAME" "1 orientacion " "Found entity 1: orientacion" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732991540418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732991540418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ubicacion " "Elaborating entity \"ubicacion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732991540494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orientacion orientacion:inst1 " "Elaborating entity \"orientacion\" for hierarchy \"orientacion:inst1\"" {  } { { "ubicacion.bdf" "inst1" { Schematic "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/ubicacion.bdf" { { 104 400 584 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732991540551 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gd orientacion.vhd(40) " "VHDL Process Statement warning at orientacion.vhd(40): signal \"gd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1732991540555 "|ubicacion|orientacion:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gi orientacion.vhd(40) " "VHDL Process Statement warning at orientacion.vhd(40): signal \"gi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1732991540556 "|ubicacion|orientacion:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gi orientacion.vhd(41) " "VHDL Process Statement warning at orientacion.vhd(41): signal \"gi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1732991540556 "|ubicacion|orientacion:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gd orientacion.vhd(41) " "VHDL Process Statement warning at orientacion.vhd(41): signal \"gd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1732991540556 "|ubicacion|orientacion:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc2 orientacion.vhd(41) " "VHDL Process Statement warning at orientacion.vhd(41): signal \"tc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1732991540556 "|ubicacion|orientacion:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gd orientacion.vhd(42) " "VHDL Process Statement warning at orientacion.vhd(42): signal \"gd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1732991540556 "|ubicacion|orientacion:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gi orientacion.vhd(42) " "VHDL Process Statement warning at orientacion.vhd(42): signal \"gi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1732991540556 "|ubicacion|orientacion:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gi orientacion.vhd(43) " "VHDL Process Statement warning at orientacion.vhd(43): signal \"gi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1732991540556 "|ubicacion|orientacion:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gd orientacion.vhd(43) " "VHDL Process Statement warning at orientacion.vhd(43): signal \"gd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1732991540557 "|ubicacion|orientacion:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc1 orientacion.vhd(43) " "VHDL Process Statement warning at orientacion.vhd(43): signal \"tc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1732991540557 "|ubicacion|orientacion:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g orientacion.vhd(38) " "VHDL Process Statement warning at orientacion.vhd(38): inferring latch(es) for signal or variable \"g\", which holds its previous value in one or more paths through the process" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1732991540558 "|ubicacion|orientacion:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[0\] orientacion.vhd(38) " "Inferred latch for \"g\[0\]\" at orientacion.vhd(38)" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732991540562 "|ubicacion|orientacion:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[1\] orientacion.vhd(38) " "Inferred latch for \"g\[1\]\" at orientacion.vhd(38)" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732991540562 "|ubicacion|orientacion:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[2\] orientacion.vhd(38) " "Inferred latch for \"g\[2\]\" at orientacion.vhd(38)" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732991540562 "|ubicacion|orientacion:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[3\] orientacion.vhd(38) " "Inferred latch for \"g\[3\]\" at orientacion.vhd(38)" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732991540563 "|ubicacion|orientacion:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumaoResta SumaoResta:inst " "Elaborating entity \"SumaoResta\" for hierarchy \"SumaoResta:inst\"" {  } { { "ubicacion.bdf" "inst" { Schematic "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/ubicacion.bdf" { { 248 816 952 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732991540597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ubicacionparte2v2 ubicacionparte2v2:inst2 " "Elaborating entity \"ubicacionparte2v2\" for hierarchy \"ubicacionparte2v2:inst2\"" {  } { { "ubicacion.bdf" "inst2" { Schematic "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/ubicacion.bdf" { { 272 392 536 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732991540651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "orientacion:inst1\|g\[3\] " "LATCH primitive \"orientacion:inst1\|g\[3\]\" is permanently enabled" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732991541084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "orientacion:inst1\|g\[0\] " "LATCH primitive \"orientacion:inst1\|g\[0\]\" is permanently enabled" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732991541084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "orientacion:inst1\|g\[2\] " "LATCH primitive \"orientacion:inst1\|g\[2\]\" is permanently enabled" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732991541084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "orientacion:inst1\|g\[3\] " "LATCH primitive \"orientacion:inst1\|g\[3\]\" is permanently enabled" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732991541139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "orientacion:inst1\|g\[2\] " "LATCH primitive \"orientacion:inst1\|g\[2\]\" is permanently enabled" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732991541140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "orientacion:inst1\|g\[0\] " "LATCH primitive \"orientacion:inst1\|g\[0\]\" is permanently enabled" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1732991541140 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 99 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1732991541603 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1732991541604 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "orientacion:inst1\|o0_reg High " "Register orientacion:inst1\|o0_reg will power up to High" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 99 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1732991541683 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "orientacion:inst1\|o1_reg High " "Register orientacion:inst1\|o1_reg will power up to High" {  } { { "orientacion.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/acaestatodo/orientacion2/orientacion.vhd" 99 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1732991541683 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1732991541683 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732991541867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732991542365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732991542365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732991542470 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732991542470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732991542470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732991542470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732991542503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 15:32:22 2024 " "Processing ended: Sat Nov 30 15:32:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732991542503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732991542503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732991542503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732991542503 ""}
