Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr  6 15:16:20 2018
| Host         : Harish running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file reaction_timer_top_timing_summary_routed.rpt -rpx reaction_timer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : reaction_timer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLOCK_1kHZ_GENERATOR/divided_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/divided_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/divided_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.970        0.000                      0                  430        0.102        0.000                      0                  430        4.500        0.000                       0                   237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.970        0.000                      0                  430        0.102        0.000                      0                  430        4.500        0.000                       0                   237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 REACTION_COUNTER/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_led_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.944ns (20.774%)  route 3.600ns (79.226%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.560     5.081    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REACTION_COUNTER/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  REACTION_COUNTER/count_reg[11]/Q
                         net (fo=3, routed)           1.668     7.205    REACTION_COUNTER/D[11]
    SLICE_X50Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.329 f  REACTION_COUNTER/next_state[1]_i_14/O
                         net (fo=1, routed)           0.587     7.916    REACTION_COUNTER/next_state[1]_i_14_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.040 f  REACTION_COUNTER/next_state[1]_i_6/O
                         net (fo=1, routed)           0.521     8.560    DEBOUNCE_RESPONSE_BTN/count_reg[16]
    SLICE_X54Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.684 r  DEBOUNCE_RESPONSE_BTN/next_state[1]_i_2/O
                         net (fo=4, routed)           0.442     9.127    DEBOUNCE_RESPONSE_BTN/next_state[1]_i_2_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I1_O)        0.116     9.243 r  DEBOUNCE_RESPONSE_BTN/trigger_led_i_1/O
                         net (fo=1, routed)           0.382     9.625    trigger_led0_out
    SLICE_X55Y58         FDRE                                         r  trigger_led_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  trigger_led_reg/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X55Y58         FDRE (Setup_fdre_C_CE)      -0.409    14.596    trigger_led_reg
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.828ns (18.477%)  route 3.653ns (81.523%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/Q
                         net (fo=2, routed)           1.219     6.753    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]
    SLICE_X49Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.800     7.677    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.816     8.617    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.741 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.818     9.559    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X48Y52         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.783    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[0]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X48Y52         FDRE (Setup_fdre_C_R)       -0.429    14.591    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.828ns (18.477%)  route 3.653ns (81.523%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/Q
                         net (fo=2, routed)           1.219     6.753    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]
    SLICE_X49Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.800     7.677    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.816     8.617    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.741 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.818     9.559    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X48Y52         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.783    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[1]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X48Y52         FDRE (Setup_fdre_C_R)       -0.429    14.591    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.828ns (18.477%)  route 3.653ns (81.523%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/Q
                         net (fo=2, routed)           1.219     6.753    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]
    SLICE_X49Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.800     7.677    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.816     8.617    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.741 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.818     9.559    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X48Y52         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.783    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[2]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X48Y52         FDRE (Setup_fdre_C_R)       -0.429    14.591    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.828ns (18.477%)  route 3.653ns (81.523%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/Q
                         net (fo=2, routed)           1.219     6.753    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]
    SLICE_X49Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.800     7.677    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.816     8.617    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.741 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.818     9.559    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X48Y52         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.783    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[3]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X48Y52         FDRE (Setup_fdre_C_R)       -0.429    14.591    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.828ns (18.864%)  route 3.561ns (81.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/Q
                         net (fo=2, routed)           1.219     6.753    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]
    SLICE_X49Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.800     7.677    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.816     8.617    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.741 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.726     9.467    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X48Y53         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.441    14.782    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[4]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y53         FDRE (Setup_fdre_C_R)       -0.429    14.590    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.828ns (18.864%)  route 3.561ns (81.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/Q
                         net (fo=2, routed)           1.219     6.753    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]
    SLICE_X49Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.800     7.677    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.816     8.617    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.741 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.726     9.467    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X48Y53         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.441    14.782    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[5]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y53         FDRE (Setup_fdre_C_R)       -0.429    14.590    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.828ns (18.864%)  route 3.561ns (81.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/Q
                         net (fo=2, routed)           1.219     6.753    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]
    SLICE_X49Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.800     7.677    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.816     8.617    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.741 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.726     9.467    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X48Y53         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.441    14.782    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[6]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y53         FDRE (Setup_fdre_C_R)       -0.429    14.590    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.828ns (18.864%)  route 3.561ns (81.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]/Q
                         net (fo=2, routed)           1.219     6.753    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[23]
    SLICE_X49Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.800     7.677    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_11__0_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.816     8.617    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_4__0_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.741 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0/O
                         net (fo=35, routed)          0.726     9.467    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter[0]_i_1__0_n_0
    SLICE_X48Y53         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.441    14.782    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y53         FDRE (Setup_fdre_C_R)       -0.429    14.590    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.828ns (19.005%)  route 3.529ns (80.995%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.142    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]/Q
                         net (fo=2, routed)           0.828     6.425    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[27]
    SLICE_X62Y65         LUT5 (Prop_lut5_I2_O)        0.124     6.549 r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_9/O
                         net (fo=1, routed)           0.417     6.966    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_9_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.090 f  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_4/O
                         net (fo=1, routed)           1.015     8.106    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_4_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.230 r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_1/O
                         net (fo=36, routed)          1.269     9.499    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter[0]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.502    14.843    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[32]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y66         FDRE (Setup_fdre_C_R)       -0.429    14.651    DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[32]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REACTION_COUNTER/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.450    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  REACTION_COUNTER/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  REACTION_COUNTER/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.711    REACTION_COUNTER/D[7]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  REACTION_COUNTER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    REACTION_COUNTER/count_reg[4]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  REACTION_COUNTER/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    REACTION_COUNTER/count_reg[8]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  REACTION_COUNTER/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     1.963    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REACTION_COUNTER/count_reg[8]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    REACTION_COUNTER/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REACTION_COUNTER/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.450    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  REACTION_COUNTER/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  REACTION_COUNTER/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.711    REACTION_COUNTER/D[7]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  REACTION_COUNTER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    REACTION_COUNTER/count_reg[4]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  REACTION_COUNTER/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.937    REACTION_COUNTER/count_reg[8]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  REACTION_COUNTER/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     1.963    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REACTION_COUNTER/count_reg[10]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    REACTION_COUNTER/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REACTION_COUNTER/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.450    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  REACTION_COUNTER/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  REACTION_COUNTER/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.711    REACTION_COUNTER/D[7]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  REACTION_COUNTER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    REACTION_COUNTER/count_reg[4]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.962 r  REACTION_COUNTER/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.962    REACTION_COUNTER/count_reg[8]_i_1_n_4
    SLICE_X51Y50         FDRE                                         r  REACTION_COUNTER/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     1.963    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REACTION_COUNTER/count_reg[11]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    REACTION_COUNTER/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REACTION_COUNTER/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.450    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  REACTION_COUNTER/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  REACTION_COUNTER/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.711    REACTION_COUNTER/D[7]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  REACTION_COUNTER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    REACTION_COUNTER/count_reg[4]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.962 r  REACTION_COUNTER/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.962    REACTION_COUNTER/count_reg[8]_i_1_n_6
    SLICE_X51Y50         FDRE                                         r  REACTION_COUNTER/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     1.963    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REACTION_COUNTER/count_reg[9]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    REACTION_COUNTER/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REACTION_COUNTER/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.450    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  REACTION_COUNTER/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  REACTION_COUNTER/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.711    REACTION_COUNTER/D[7]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  REACTION_COUNTER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    REACTION_COUNTER/count_reg[4]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.911 r  REACTION_COUNTER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    REACTION_COUNTER/count_reg[8]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.965 r  REACTION_COUNTER/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    REACTION_COUNTER/count_reg[12]_i_1_n_7
    SLICE_X51Y51         FDRE                                         r  REACTION_COUNTER/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     1.963    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  REACTION_COUNTER/count_reg[12]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.824    REACTION_COUNTER/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REACTION_COUNTER/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.450    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  REACTION_COUNTER/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  REACTION_COUNTER/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.711    REACTION_COUNTER/D[7]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  REACTION_COUNTER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    REACTION_COUNTER/count_reg[4]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.911 r  REACTION_COUNTER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    REACTION_COUNTER/count_reg[8]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.976 r  REACTION_COUNTER/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.976    REACTION_COUNTER/count_reg[12]_i_1_n_5
    SLICE_X51Y51         FDRE                                         r  REACTION_COUNTER/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     1.963    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  REACTION_COUNTER/count_reg[14]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.824    REACTION_COUNTER/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 REACTION_COUNTER/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.146%)  route 0.378ns (72.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.565     1.448    REACTION_COUNTER/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REACTION_COUNTER/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  REACTION_COUNTER/count_reg[8]/Q
                         net (fo=3, routed)           0.378     1.968    reaction_timer_count[8]
    SLICE_X54Y49         FDRE                                         r  display_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.838     1.965    clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  display_value_reg[8]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.084     1.805    display_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_prep_time_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  RAND_NUM_GEN/random_number_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  RAND_NUM_GEN/random_number_reg[21]/Q
                         net (fo=2, routed)           0.112     1.698    random_number[21]
    SLICE_X51Y60         FDRE                                         r  random_prep_time_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.832     1.960    clk_IBUF_BUFG
    SLICE_X51Y60         FDRE                                         r  random_prep_time_reg[21]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.071     1.532    random_prep_time_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_NUM_GEN/random_number_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  RAND_NUM_GEN/random_number_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  RAND_NUM_GEN/random_number_reg[21]/Q
                         net (fo=2, routed)           0.113     1.699    RAND_NUM_GEN/Q[21]
    SLICE_X50Y60         FDRE                                         r  RAND_NUM_GEN/random_number_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.832     1.960    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  RAND_NUM_GEN/random_number_reg[20]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.063     1.524    RAND_NUM_GEN/random_number_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_NUM_GEN/random_number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.278%)  route 0.122ns (42.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.565     1.448    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  RAND_NUM_GEN/random_number_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  RAND_NUM_GEN/random_number_reg[9]/Q
                         net (fo=2, routed)           0.122     1.735    RAND_NUM_GEN/Q[9]
    SLICE_X54Y58         FDRE                                         r  RAND_NUM_GEN/random_number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.833     1.961    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  RAND_NUM_GEN/random_number_reg[8]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.076     1.559    RAND_NUM_GEN/random_number_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y55   CLOCK_1kHZ_GENERATOR/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y57   CLOCK_1kHZ_GENERATOR/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y52   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y54   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y54   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y55   DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y51   DEBOUNCE_RESPONSE_BTN/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y57   DEBOUNCE_RESPONSE_BTN/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y57   DEBOUNCE_RESPONSE_BTN/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y62   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/divided_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y60   random_prep_time_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y60   random_prep_time_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y61   random_prep_time_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y61   random_prep_time_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y59   random_prep_time_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   CLOCK_1kHZ_GENERATOR/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   CLOCK_1kHZ_GENERATOR/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   CLOCK_1kHZ_GENERATOR/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   CLOCK_1kHZ_GENERATOR/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58   DISPLAY_RESPONSE_TIME/MULTI_SSD/CLOCK_1kHZ_GENERATOR/counter_reg[0]/C



