INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jorda/HDL/primative_gates/primative_gates.srcs/sources_1/new/OR2_Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2_Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jorda/HDL/primative_gates/primative_gates.srcs/sources_1/new/OR2_Gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2_Gate_tb
