<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: fpga_pll_regs</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_fpga_pll_regs'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_fpga_pll_regs')">fpga_pll_regs</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.28</td>
<td class="s7 cl rt"><a href="mod1476.html#Line" > 76.34</a></td>
<td class="s5 cl rt"><a href="mod1476.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1476.html#Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1476.html#Branch" > 63.51</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/soc_fpga_intf/config_controller/ccb/fpga_pll_regs.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/soc_fpga_intf/config_controller/ccb/fpga_pll_regs.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1476.html#inst_tag_91857"  onclick="showContent('inst_tag_91857')">config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[0].fpga_pll_regs_u</a></td>
<td class="s5 cl rt"> 52.28</td>
<td class="s7 cl rt"><a href="mod1476.html#inst_tag_91857_Line" > 76.34</a></td>
<td class="s5 cl rt"><a href="mod1476.html#inst_tag_91857_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1476.html#inst_tag_91857_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1476.html#inst_tag_91857_Branch" > 63.51</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1476.html#inst_tag_91858"  onclick="showContent('inst_tag_91858')">config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[1].fpga_pll_regs_u</a></td>
<td class="s5 cl rt"> 52.28</td>
<td class="s7 cl rt"><a href="mod1476.html#inst_tag_91858_Line" > 76.34</a></td>
<td class="s5 cl rt"><a href="mod1476.html#inst_tag_91858_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1476.html#inst_tag_91858_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1476.html#inst_tag_91858_Branch" > 63.51</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1476.html#inst_tag_91859"  onclick="showContent('inst_tag_91859')">config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[2].fpga_pll_regs_u</a></td>
<td class="s5 cl rt"> 52.28</td>
<td class="s7 cl rt"><a href="mod1476.html#inst_tag_91859_Line" > 76.34</a></td>
<td class="s5 cl rt"><a href="mod1476.html#inst_tag_91859_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1476.html#inst_tag_91859_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1476.html#inst_tag_91859_Branch" > 63.51</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1476.html#inst_tag_91860"  onclick="showContent('inst_tag_91860')">config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[3].fpga_pll_regs_u</a></td>
<td class="s5 cl rt"> 52.28</td>
<td class="s7 cl rt"><a href="mod1476.html#inst_tag_91860_Line" > 76.34</a></td>
<td class="s5 cl rt"><a href="mod1476.html#inst_tag_91860_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1476.html#inst_tag_91860_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1476.html#inst_tag_91860_Branch" > 63.51</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_91857'>
<hr>
<a name="inst_tag_91857"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy58.html#tag_urg_inst_91857" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[0].fpga_pll_regs_u</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.28</td>
<td class="s7 cl rt"><a href="mod1476.html#inst_tag_91857_Line" > 76.34</a></td>
<td class="s5 cl rt"><a href="mod1476.html#inst_tag_91857_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1476.html#inst_tag_91857_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1476.html#inst_tag_91857_Branch" > 63.51</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.28</td>
<td class="s7 cl rt"> 76.34</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 19.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.51</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod787.html#inst_tag_38729" >ccb_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_91858'>
<hr>
<a name="inst_tag_91858"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy58.html#tag_urg_inst_91858" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[1].fpga_pll_regs_u</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.28</td>
<td class="s7 cl rt"><a href="mod1476.html#inst_tag_91858_Line" > 76.34</a></td>
<td class="s5 cl rt"><a href="mod1476.html#inst_tag_91858_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1476.html#inst_tag_91858_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1476.html#inst_tag_91858_Branch" > 63.51</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.28</td>
<td class="s7 cl rt"> 76.34</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 19.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.51</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod787.html#inst_tag_38729" >ccb_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_91859'>
<hr>
<a name="inst_tag_91859"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy58.html#tag_urg_inst_91859" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[2].fpga_pll_regs_u</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.28</td>
<td class="s7 cl rt"><a href="mod1476.html#inst_tag_91859_Line" > 76.34</a></td>
<td class="s5 cl rt"><a href="mod1476.html#inst_tag_91859_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1476.html#inst_tag_91859_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1476.html#inst_tag_91859_Branch" > 63.51</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.28</td>
<td class="s7 cl rt"> 76.34</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 19.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.51</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod787.html#inst_tag_38729" >ccb_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_91860'>
<hr>
<a name="inst_tag_91860"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy58.html#tag_urg_inst_91860" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[3].fpga_pll_regs_u</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.28</td>
<td class="s7 cl rt"><a href="mod1476.html#inst_tag_91860_Line" > 76.34</a></td>
<td class="s5 cl rt"><a href="mod1476.html#inst_tag_91860_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1476.html#inst_tag_91860_Toggle" > 19.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1476.html#inst_tag_91860_Branch" > 63.51</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.28</td>
<td class="s7 cl rt"> 76.34</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 19.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.51</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod787.html#inst_tag_38729" >ccb_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_fpga_pll_regs'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1476.html" >fpga_pll_regs</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>93</td><td>71</td><td>76.34</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>149</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>157</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>161</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>165</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>169</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>173</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>177</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>205</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>210</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>214</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>218</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>236</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>263</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>267</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>271</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>275</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>279</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>304</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>309</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                      always @(posedge clk or negedge rst_n)
100        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
101        <font color = "red">1/2     ==>      else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  </font>
                        MISSING_ELSE
102                     
103                     assign rdat_o = rg_rdat_mux_d;
104                     
105                     always @ (posedge clk, negedge rst_n)
106        2/2              if (!rst_n) rack_o &lt;= 1'b0;
107        1/1              else        rack_o &lt;= |rreq_i;
108                     
109                     
110                     always @ (posedge clk, negedge rst_n)
111        2/2              if (!rst_n) wack_o &lt;= 1'b0;
112        1/1              else        wack_o &lt;= |wreq_i;
113                     
114                     assign rerr_o = 1'h0;
115                     assign werr_o = wreq_i[4]; //RO registers
116                     //*****************************************************************************
117                     //              Register pll_config_0
118                     //              offset   
119                     //  Location    Attribute   Field Name
120                     //
121                     //  [31:28]     Rsvd             
122                     //  [27:16]     R/W         DSKEWCALIN
123                     //  [15: 9]     Rsvd    
124                     //  [8]         R/W         PLLEN
125                     //  [7]         R/W         DSMEN
126                     //  [6]         R/W         DSKEWFASTCAL
127                     //  [5]         R/W         DSKEWCALEN
128                     //  [ 4: 2]     R/W         DSKEWCALCNT
129                     //  [1]         R/W         DSKEWCALBYP
130                     //  [0]         R/W         DACEN
131                     //*****************************************************************************
132                     logic pllen_cfg;
133                     
134                     assign rg_pll_config_0 = {
135                                              4'h0,
136                                              dskewcalin,
137                                              6'h0,
138                                              pllen,
139                                              pllen_cfg,
140                                              dsmen,
141                                              dskewfastcal,
142                                              dskewcalen,
143                                              dskewcalcnt,
144                                              dskewcalbyp,
145                                              dacen
146                                              };      
147                     
148                     always @(posedge clk or negedge rst_n)
149        2/2              if (!rst_n)                             dskewcalin  &lt;= 12'h0;
150        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[27]) dskewcalin  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
151                     
152                     always @(posedge clk or negedge rst_n)
153        2/2              if (!rst_n)                            pllen_cfg  &lt;= 1'b0;
154        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[8]) pllen_cfg  &lt;= wdat_i[8];</font>
                        MISSING_ELSE
155                     
156                     always @(posedge clk or negedge rst_n)
157        2/2              if (!rst_n)                            dsmen  &lt;= 1'b1;
158        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[7]) dsmen  &lt;= wdat_i[7];</font>
                        MISSING_ELSE
159                                 
160                     always @(posedge clk or negedge rst_n)
161        2/2              if (!rst_n)                            dskewfastcal  &lt;= 1'b0;
162        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[6]) dskewfastcal  &lt;= wdat_i[6];</font>
                        MISSING_ELSE
163                     
164                     always @(posedge clk or negedge rst_n)
165        2/2              if (!rst_n)                            dskewcalen  &lt;= 1'b1;
166        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[5]) dskewcalen  &lt;= wdat_i[5];</font>
                        MISSING_ELSE
167                     
168                     always @(posedge clk or negedge rst_n)
169        2/2              if (!rst_n)                            dskewcalcnt  &lt;= 3'h2;
170        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[4]) dskewcalcnt  &lt;= wdat_i[4:2];</font>
                        MISSING_ELSE
171                     
172                     always @(posedge clk or negedge rst_n)
173        2/2              if (!rst_n)                            dskewcalbyp  &lt;= 1'b0;
174        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[1]) dskewcalbyp  &lt;= wdat_i[1];</font>
                        MISSING_ELSE
175                     
176                     always @(posedge clk or negedge rst_n)
177        2/2              if (!rst_n)                            dacen  &lt;= 1'b0;
178        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[0]) dacen  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
179                     
180                     //*****************************************************************************
181                     //              Register pll_config_1
182                     //              offset   
183                     //  Location    Attribute   Field Name
184                     //
185                     //  [31:22]     Rsvd         
186                     //  [21:16]     R/W         REFDIV
187                     //  [15:14]     Rsvd        
188                     //  [13]        R/W         FOUTVCOEN
189                     //  [12: 8]     R/W         FOUTVCOBYP
190                     //  [ 7: 4]     Rsvd        
191                     //  [ 3: 0]     R/W         FOUTEN
192                     //*****************************************************************************
193                     
194                     assign rg_pll_config_1 = {
195                                              10'h0,
196                                              refdiv,
197                                              2'h0,
198                                              foutvcoen,
199                                              foutvcobyp,
200                                              4'h0,
201                                              fouten
202                                              }; 
203                     
204                     always @(posedge clk or negedge rst_n)
205        2/2              if (!rst_n)                             refdiv  &lt;= 6'h1;
206        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[21]) refdiv  &lt;= wdat_i[21:16];</font>
                        MISSING_ELSE
207                     
208                     
209                     always @(posedge clk or negedge rst_n)
210        2/2              if (!rst_n)                             foutvcoen  &lt;= 1'h0;
211        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[13]) foutvcoen  &lt;= wdat_i[13];</font>
                        MISSING_ELSE
212                     
213                     always @(posedge clk or negedge rst_n)
214        2/2              if (!rst_n)                             foutvcobyp  &lt;= 5'h0;
215        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[12]) foutvcobyp  &lt;= wdat_i[12:8];</font>
                        MISSING_ELSE
216                     
217                     always @(posedge clk or negedge rst_n)
218        2/2              if (!rst_n)                            fouten  &lt;= 4'h3;
219        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[3]) fouten  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
220                     
221                     //*****************************************************************************
222                     //              Register pll_config_2
223                     //              offset   
224                     //  Location    Attribute   Field Name
225                     //
226                     //  [31:24]     Rsvd        
227                     //  [23: 0]     R/W         FRAC
228                     //*****************************************************************************
229                     
230                     assign rg_pll_config_2 = {
231                                       8'h0,
232                                       frac
233                                       }; 
234                     
235                     always @(posedge clk or negedge rst_n)
236        2/2              if (!rst_n)                             frac  &lt;= 24'h0;
237        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[23]) frac  &lt;= wdat_i[23:0];</font>
                        MISSING_ELSE
238                     
239                     
240                     //*****************************************************************************
241                     //              Register pll_config_3
242                     //              offset   
243                     //  Location    Attribute   Field Name
244                     //
245                     //  [31:28]     Rsvd         
246                     //  [27:16]     R/W         FBDIV
247                     //  [15:8]      Rsvd        
248                     //  [ 7: 4]     R/W         POSTDIV1
249                     //  [ 3: 0]     R/W         POSTDIV0
250                     //*****************************************************************************
251                     
252                     
253                     assign rg_pll_config_3 = {
254                                              4'h0,
255                                              fbdiv,
256                                              postdiv3,
257                                              postdiv2,
258                                              postdiv1,
259                                              postdiv0
260                                              }; 
261                     
262                     always @(posedge clk or negedge rst_n)
263        2/2              if (!rst_n)                             fbdiv  &lt;= 12'd80;
264        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[27]) fbdiv  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
265                     
266                     always @(posedge clk or negedge rst_n)
267        2/2              if (!rst_n)                            postdiv3  &lt;= 4'h2;
268        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[15]) postdiv3  &lt;= wdat_i[15:12];</font>
                        MISSING_ELSE
269                     
270                     always @(posedge clk or negedge rst_n)
271        2/2              if (!rst_n)                            postdiv2  &lt;= 4'h2;
272        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[11]) postdiv2  &lt;= wdat_i[11:8];</font>
                        MISSING_ELSE
273                     
274                     always @(posedge clk or negedge rst_n)
275        2/2              if (!rst_n)                            postdiv1  &lt;= 4'h2;
276        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[7]) postdiv1  &lt;= wdat_i[7:4];</font>
                        MISSING_ELSE
277                     
278                     always @(posedge clk or negedge rst_n)
279        2/2              if (!rst_n)                            postdiv0  &lt;= 4'h3;
280        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[3]) postdiv0  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
281                     
282                     
283                     //*****************************************************************************
284                     //              Register pll_status
285                     //              offset   
286                     //  Location    Attribute   Field Name
287                     //
288                     //  [31:14]     Rsvd         
289                     //  [13]        R/O         LOCK
290                     //  [12]        R/O         DSKEWCALLOCK
291                     //  [11: 0]     R/O         DSKEWCALOUT
292                     //*****************************************************************************
293                     
294                     assign rg_pll_status = {
295                                            18'h0,
296                                            lock,
297                                            dskewcallock,
298                                            dskewcalout
299                                            }; 
300                     
301                     logic [7:0] pll_en_cnt;
302                     
303                     always @(posedge clk or negedge rst_n)
304        2/2            if (!rst_n)                              pll_en_cnt  &lt;= 'h0;
305        2/2            else if (!pllen_cfg)                     pll_en_cnt  &lt;= 'h0;
306        <font color = "red">0/2     ==>    else if ( pllen_cfg &amp; pll_en_cnt&lt;8'd134) pll_en_cnt  &lt;= pll_en_cnt+'h1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
307                     
308                     always @(posedge clk or negedge rst_n)
309        2/2            if (!rst_n)                 pllen  &lt;= 'h0;
310        <font color = "red">1/2     ==>    else if(pll_en_cnt&gt;=8'd134) pllen  &lt;= 'h1;</font>
311        1/1            else                        pllen  &lt;= 'h0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1476.html" >fpga_pll_regs</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_status_rreq ? rg_pll_status : 32'b0)
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1476.html" >fpga_pll_regs</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1476.html" >fpga_pll_regs</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">74</td>
<td class="rt">47</td>
<td class="rt">63.51 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">92</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">149</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">157</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">169</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">173</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">177</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">210</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">214</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">218</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">236</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">263</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">267</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">271</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">275</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">279</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">309</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92         assign rg_rdat_mux = (rg_pll_config_0_rreq)? rg_pll_config_0 :
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
93                              (rg_pll_config_1_rreq)? rg_pll_config_1 :
                                                      <font color = "red">-2-</font>  
                                                      <font color = "red">==></font>  
94                              (rg_pll_config_2_rreq)? rg_pll_config_2 :
                                                      <font color = "red">-3-</font>  
                                                      <font color = "red">==></font>  
95                              (rg_pll_config_3_rreq)? rg_pll_config_3 :
                                                      <font color = "red">-4-</font>  
                                                      <font color = "red">==></font>  
96                              (rg_pll_status_rreq)  ? rg_pll_status : 32'h0;
                                                      <font color = "red">-5-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
101            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
107            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
112            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
149            if (!rst_n)                             dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
150            else if (rg_pll_config_0_wreq & wstr_b[27]) dskewcalin  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153            if (!rst_n)                            pllen_cfg  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
154            else if (rg_pll_config_0_wreq & wstr_b[8]) pllen_cfg  <= wdat_i[8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157            if (!rst_n)                            dsmen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
158            else if (rg_pll_config_0_wreq & wstr_b[7]) dsmen  <= wdat_i[7];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
161            if (!rst_n)                            dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
162            else if (rg_pll_config_0_wreq & wstr_b[6]) dskewfastcal  <= wdat_i[6];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if (!rst_n)                            dskewcalen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
166            else if (rg_pll_config_0_wreq & wstr_b[5]) dskewcalen  <= wdat_i[5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
169            if (!rst_n)                            dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
170            else if (rg_pll_config_0_wreq & wstr_b[4]) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173            if (!rst_n)                            dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
174            else if (rg_pll_config_0_wreq & wstr_b[1]) dskewcalbyp  <= wdat_i[1];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177            if (!rst_n)                            dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
178            else if (rg_pll_config_0_wreq & wstr_b[0]) dacen  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
205            if (!rst_n)                             refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
206            else if (rg_pll_config_1_wreq & wstr_b[21]) refdiv  <= wdat_i[21:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
210            if (!rst_n)                             foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
211            else if (rg_pll_config_1_wreq & wstr_b[13]) foutvcoen  <= wdat_i[13];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
214            if (!rst_n)                             foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
215            else if (rg_pll_config_1_wreq & wstr_b[12]) foutvcobyp  <= wdat_i[12:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218            if (!rst_n)                            fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
219            else if (rg_pll_config_1_wreq & wstr_b[3]) fouten  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
236            if (!rst_n)                             frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
237            else if (rg_pll_config_2_wreq & wstr_b[23]) frac  <= wdat_i[23:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263            if (!rst_n)                             fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
264            else if (rg_pll_config_3_wreq & wstr_b[27]) fbdiv  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
267            if (!rst_n)                            postdiv3  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
268            else if (rg_pll_config_3_wreq & wstr_b[15]) postdiv3  <= wdat_i[15:12];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
271            if (!rst_n)                            postdiv2  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
272            else if (rg_pll_config_3_wreq & wstr_b[11]) postdiv2  <= wdat_i[11:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
275            if (!rst_n)                            postdiv1  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
276            else if (rg_pll_config_3_wreq & wstr_b[7]) postdiv1  <= wdat_i[7:4];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
279            if (!rst_n)                            postdiv0  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
280            else if (rg_pll_config_3_wreq & wstr_b[3]) postdiv0  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
304          if (!rst_n)                              pll_en_cnt  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
305          else if (!pllen_cfg)                     pll_en_cnt  <= 'h0;
                  <font color = "red">-2-</font>  
           <font color = "green">  ==></font>
306          else if ( pllen_cfg & pll_en_cnt<8'd134) pll_en_cnt  <= pll_en_cnt+'h1;
                  <font color = "red">-3-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "red">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
309          if (!rst_n)                 pllen  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
310          else if(pll_en_cnt>=8'd134) pllen  <= 'h1;
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
311          else                        pllen  <= 'h0;
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_91857'>
<a name="inst_tag_91857_Line"></a>
<b>Line Coverage for Instance : <a href="mod1476.html#inst_tag_91857" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[0].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>93</td><td>71</td><td>76.34</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>149</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>157</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>161</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>165</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>169</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>173</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>177</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>205</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>210</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>214</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>218</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>236</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>263</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>267</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>271</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>275</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>279</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>304</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>309</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                      always @(posedge clk or negedge rst_n)
100        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
101        <font color = "red">1/2     ==>      else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  </font>
                        MISSING_ELSE
102                     
103                     assign rdat_o = rg_rdat_mux_d;
104                     
105                     always @ (posedge clk, negedge rst_n)
106        2/2              if (!rst_n) rack_o &lt;= 1'b0;
107        1/1              else        rack_o &lt;= |rreq_i;
108                     
109                     
110                     always @ (posedge clk, negedge rst_n)
111        2/2              if (!rst_n) wack_o &lt;= 1'b0;
112        1/1              else        wack_o &lt;= |wreq_i;
113                     
114                     assign rerr_o = 1'h0;
115                     assign werr_o = wreq_i[4]; //RO registers
116                     //*****************************************************************************
117                     //              Register pll_config_0
118                     //              offset   
119                     //  Location    Attribute   Field Name
120                     //
121                     //  [31:28]     Rsvd             
122                     //  [27:16]     R/W         DSKEWCALIN
123                     //  [15: 9]     Rsvd    
124                     //  [8]         R/W         PLLEN
125                     //  [7]         R/W         DSMEN
126                     //  [6]         R/W         DSKEWFASTCAL
127                     //  [5]         R/W         DSKEWCALEN
128                     //  [ 4: 2]     R/W         DSKEWCALCNT
129                     //  [1]         R/W         DSKEWCALBYP
130                     //  [0]         R/W         DACEN
131                     //*****************************************************************************
132                     logic pllen_cfg;
133                     
134                     assign rg_pll_config_0 = {
135                                              4'h0,
136                                              dskewcalin,
137                                              6'h0,
138                                              pllen,
139                                              pllen_cfg,
140                                              dsmen,
141                                              dskewfastcal,
142                                              dskewcalen,
143                                              dskewcalcnt,
144                                              dskewcalbyp,
145                                              dacen
146                                              };      
147                     
148                     always @(posedge clk or negedge rst_n)
149        2/2              if (!rst_n)                             dskewcalin  &lt;= 12'h0;
150        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[27]) dskewcalin  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
151                     
152                     always @(posedge clk or negedge rst_n)
153        2/2              if (!rst_n)                            pllen_cfg  &lt;= 1'b0;
154        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[8]) pllen_cfg  &lt;= wdat_i[8];</font>
                        MISSING_ELSE
155                     
156                     always @(posedge clk or negedge rst_n)
157        2/2              if (!rst_n)                            dsmen  &lt;= 1'b1;
158        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[7]) dsmen  &lt;= wdat_i[7];</font>
                        MISSING_ELSE
159                                 
160                     always @(posedge clk or negedge rst_n)
161        2/2              if (!rst_n)                            dskewfastcal  &lt;= 1'b0;
162        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[6]) dskewfastcal  &lt;= wdat_i[6];</font>
                        MISSING_ELSE
163                     
164                     always @(posedge clk or negedge rst_n)
165        2/2              if (!rst_n)                            dskewcalen  &lt;= 1'b1;
166        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[5]) dskewcalen  &lt;= wdat_i[5];</font>
                        MISSING_ELSE
167                     
168                     always @(posedge clk or negedge rst_n)
169        2/2              if (!rst_n)                            dskewcalcnt  &lt;= 3'h2;
170        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[4]) dskewcalcnt  &lt;= wdat_i[4:2];</font>
                        MISSING_ELSE
171                     
172                     always @(posedge clk or negedge rst_n)
173        2/2              if (!rst_n)                            dskewcalbyp  &lt;= 1'b0;
174        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[1]) dskewcalbyp  &lt;= wdat_i[1];</font>
                        MISSING_ELSE
175                     
176                     always @(posedge clk or negedge rst_n)
177        2/2              if (!rst_n)                            dacen  &lt;= 1'b0;
178        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[0]) dacen  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
179                     
180                     //*****************************************************************************
181                     //              Register pll_config_1
182                     //              offset   
183                     //  Location    Attribute   Field Name
184                     //
185                     //  [31:22]     Rsvd         
186                     //  [21:16]     R/W         REFDIV
187                     //  [15:14]     Rsvd        
188                     //  [13]        R/W         FOUTVCOEN
189                     //  [12: 8]     R/W         FOUTVCOBYP
190                     //  [ 7: 4]     Rsvd        
191                     //  [ 3: 0]     R/W         FOUTEN
192                     //*****************************************************************************
193                     
194                     assign rg_pll_config_1 = {
195                                              10'h0,
196                                              refdiv,
197                                              2'h0,
198                                              foutvcoen,
199                                              foutvcobyp,
200                                              4'h0,
201                                              fouten
202                                              }; 
203                     
204                     always @(posedge clk or negedge rst_n)
205        2/2              if (!rst_n)                             refdiv  &lt;= 6'h1;
206        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[21]) refdiv  &lt;= wdat_i[21:16];</font>
                        MISSING_ELSE
207                     
208                     
209                     always @(posedge clk or negedge rst_n)
210        2/2              if (!rst_n)                             foutvcoen  &lt;= 1'h0;
211        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[13]) foutvcoen  &lt;= wdat_i[13];</font>
                        MISSING_ELSE
212                     
213                     always @(posedge clk or negedge rst_n)
214        2/2              if (!rst_n)                             foutvcobyp  &lt;= 5'h0;
215        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[12]) foutvcobyp  &lt;= wdat_i[12:8];</font>
                        MISSING_ELSE
216                     
217                     always @(posedge clk or negedge rst_n)
218        2/2              if (!rst_n)                            fouten  &lt;= 4'h3;
219        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[3]) fouten  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
220                     
221                     //*****************************************************************************
222                     //              Register pll_config_2
223                     //              offset   
224                     //  Location    Attribute   Field Name
225                     //
226                     //  [31:24]     Rsvd        
227                     //  [23: 0]     R/W         FRAC
228                     //*****************************************************************************
229                     
230                     assign rg_pll_config_2 = {
231                                       8'h0,
232                                       frac
233                                       }; 
234                     
235                     always @(posedge clk or negedge rst_n)
236        2/2              if (!rst_n)                             frac  &lt;= 24'h0;
237        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[23]) frac  &lt;= wdat_i[23:0];</font>
                        MISSING_ELSE
238                     
239                     
240                     //*****************************************************************************
241                     //              Register pll_config_3
242                     //              offset   
243                     //  Location    Attribute   Field Name
244                     //
245                     //  [31:28]     Rsvd         
246                     //  [27:16]     R/W         FBDIV
247                     //  [15:8]      Rsvd        
248                     //  [ 7: 4]     R/W         POSTDIV1
249                     //  [ 3: 0]     R/W         POSTDIV0
250                     //*****************************************************************************
251                     
252                     
253                     assign rg_pll_config_3 = {
254                                              4'h0,
255                                              fbdiv,
256                                              postdiv3,
257                                              postdiv2,
258                                              postdiv1,
259                                              postdiv0
260                                              }; 
261                     
262                     always @(posedge clk or negedge rst_n)
263        2/2              if (!rst_n)                             fbdiv  &lt;= 12'd80;
264        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[27]) fbdiv  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
265                     
266                     always @(posedge clk or negedge rst_n)
267        2/2              if (!rst_n)                            postdiv3  &lt;= 4'h2;
268        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[15]) postdiv3  &lt;= wdat_i[15:12];</font>
                        MISSING_ELSE
269                     
270                     always @(posedge clk or negedge rst_n)
271        2/2              if (!rst_n)                            postdiv2  &lt;= 4'h2;
272        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[11]) postdiv2  &lt;= wdat_i[11:8];</font>
                        MISSING_ELSE
273                     
274                     always @(posedge clk or negedge rst_n)
275        2/2              if (!rst_n)                            postdiv1  &lt;= 4'h2;
276        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[7]) postdiv1  &lt;= wdat_i[7:4];</font>
                        MISSING_ELSE
277                     
278                     always @(posedge clk or negedge rst_n)
279        2/2              if (!rst_n)                            postdiv0  &lt;= 4'h3;
280        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[3]) postdiv0  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
281                     
282                     
283                     //*****************************************************************************
284                     //              Register pll_status
285                     //              offset   
286                     //  Location    Attribute   Field Name
287                     //
288                     //  [31:14]     Rsvd         
289                     //  [13]        R/O         LOCK
290                     //  [12]        R/O         DSKEWCALLOCK
291                     //  [11: 0]     R/O         DSKEWCALOUT
292                     //*****************************************************************************
293                     
294                     assign rg_pll_status = {
295                                            18'h0,
296                                            lock,
297                                            dskewcallock,
298                                            dskewcalout
299                                            }; 
300                     
301                     logic [7:0] pll_en_cnt;
302                     
303                     always @(posedge clk or negedge rst_n)
304        2/2            if (!rst_n)                              pll_en_cnt  &lt;= 'h0;
305        2/2            else if (!pllen_cfg)                     pll_en_cnt  &lt;= 'h0;
306        <font color = "red">0/2     ==>    else if ( pllen_cfg &amp; pll_en_cnt&lt;8'd134) pll_en_cnt  &lt;= pll_en_cnt+'h1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
307                     
308                     always @(posedge clk or negedge rst_n)
309        2/2            if (!rst_n)                 pllen  &lt;= 'h0;
310        <font color = "red">1/2     ==>    else if(pll_en_cnt&gt;=8'd134) pllen  &lt;= 'h1;</font>
311        1/1            else                        pllen  &lt;= 'h0;
</pre>
<hr>
<a name="inst_tag_91857_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1476.html#inst_tag_91857" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[0].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_status_rreq ? rg_pll_status : 32'b0)
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_91857_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1476.html#inst_tag_91857" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[0].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_91857_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1476.html#inst_tag_91857" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[0].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">74</td>
<td class="rt">47</td>
<td class="rt">63.51 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">92</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">149</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">157</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">169</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">173</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">177</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">210</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">214</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">218</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">236</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">263</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">267</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">271</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">275</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">279</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">309</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92         assign rg_rdat_mux = (rg_pll_config_0_rreq)? rg_pll_config_0 :
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
93                              (rg_pll_config_1_rreq)? rg_pll_config_1 :
                                                      <font color = "red">-2-</font>  
                                                      <font color = "red">==></font>  
94                              (rg_pll_config_2_rreq)? rg_pll_config_2 :
                                                      <font color = "red">-3-</font>  
                                                      <font color = "red">==></font>  
95                              (rg_pll_config_3_rreq)? rg_pll_config_3 :
                                                      <font color = "red">-4-</font>  
                                                      <font color = "red">==></font>  
96                              (rg_pll_status_rreq)  ? rg_pll_status : 32'h0;
                                                      <font color = "red">-5-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
101            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
107            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
112            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
149            if (!rst_n)                             dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
150            else if (rg_pll_config_0_wreq & wstr_b[27]) dskewcalin  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153            if (!rst_n)                            pllen_cfg  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
154            else if (rg_pll_config_0_wreq & wstr_b[8]) pllen_cfg  <= wdat_i[8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157            if (!rst_n)                            dsmen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
158            else if (rg_pll_config_0_wreq & wstr_b[7]) dsmen  <= wdat_i[7];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
161            if (!rst_n)                            dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
162            else if (rg_pll_config_0_wreq & wstr_b[6]) dskewfastcal  <= wdat_i[6];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if (!rst_n)                            dskewcalen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
166            else if (rg_pll_config_0_wreq & wstr_b[5]) dskewcalen  <= wdat_i[5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
169            if (!rst_n)                            dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
170            else if (rg_pll_config_0_wreq & wstr_b[4]) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173            if (!rst_n)                            dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
174            else if (rg_pll_config_0_wreq & wstr_b[1]) dskewcalbyp  <= wdat_i[1];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177            if (!rst_n)                            dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
178            else if (rg_pll_config_0_wreq & wstr_b[0]) dacen  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
205            if (!rst_n)                             refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
206            else if (rg_pll_config_1_wreq & wstr_b[21]) refdiv  <= wdat_i[21:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
210            if (!rst_n)                             foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
211            else if (rg_pll_config_1_wreq & wstr_b[13]) foutvcoen  <= wdat_i[13];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
214            if (!rst_n)                             foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
215            else if (rg_pll_config_1_wreq & wstr_b[12]) foutvcobyp  <= wdat_i[12:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218            if (!rst_n)                            fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
219            else if (rg_pll_config_1_wreq & wstr_b[3]) fouten  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
236            if (!rst_n)                             frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
237            else if (rg_pll_config_2_wreq & wstr_b[23]) frac  <= wdat_i[23:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263            if (!rst_n)                             fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
264            else if (rg_pll_config_3_wreq & wstr_b[27]) fbdiv  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
267            if (!rst_n)                            postdiv3  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
268            else if (rg_pll_config_3_wreq & wstr_b[15]) postdiv3  <= wdat_i[15:12];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
271            if (!rst_n)                            postdiv2  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
272            else if (rg_pll_config_3_wreq & wstr_b[11]) postdiv2  <= wdat_i[11:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
275            if (!rst_n)                            postdiv1  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
276            else if (rg_pll_config_3_wreq & wstr_b[7]) postdiv1  <= wdat_i[7:4];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
279            if (!rst_n)                            postdiv0  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
280            else if (rg_pll_config_3_wreq & wstr_b[3]) postdiv0  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
304          if (!rst_n)                              pll_en_cnt  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
305          else if (!pllen_cfg)                     pll_en_cnt  <= 'h0;
                  <font color = "red">-2-</font>  
           <font color = "green">  ==></font>
306          else if ( pllen_cfg & pll_en_cnt<8'd134) pll_en_cnt  <= pll_en_cnt+'h1;
                  <font color = "red">-3-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "red">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
309          if (!rst_n)                 pllen  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
310          else if(pll_en_cnt>=8'd134) pllen  <= 'h1;
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
311          else                        pllen  <= 'h0;
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_91858'>
<a name="inst_tag_91858_Line"></a>
<b>Line Coverage for Instance : <a href="mod1476.html#inst_tag_91858" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[1].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>93</td><td>71</td><td>76.34</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>149</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>157</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>161</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>165</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>169</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>173</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>177</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>205</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>210</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>214</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>218</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>236</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>263</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>267</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>271</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>275</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>279</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>304</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>309</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                      always @(posedge clk or negedge rst_n)
100        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
101        <font color = "red">1/2     ==>      else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  </font>
                        MISSING_ELSE
102                     
103                     assign rdat_o = rg_rdat_mux_d;
104                     
105                     always @ (posedge clk, negedge rst_n)
106        2/2              if (!rst_n) rack_o &lt;= 1'b0;
107        1/1              else        rack_o &lt;= |rreq_i;
108                     
109                     
110                     always @ (posedge clk, negedge rst_n)
111        2/2              if (!rst_n) wack_o &lt;= 1'b0;
112        1/1              else        wack_o &lt;= |wreq_i;
113                     
114                     assign rerr_o = 1'h0;
115                     assign werr_o = wreq_i[4]; //RO registers
116                     //*****************************************************************************
117                     //              Register pll_config_0
118                     //              offset   
119                     //  Location    Attribute   Field Name
120                     //
121                     //  [31:28]     Rsvd             
122                     //  [27:16]     R/W         DSKEWCALIN
123                     //  [15: 9]     Rsvd    
124                     //  [8]         R/W         PLLEN
125                     //  [7]         R/W         DSMEN
126                     //  [6]         R/W         DSKEWFASTCAL
127                     //  [5]         R/W         DSKEWCALEN
128                     //  [ 4: 2]     R/W         DSKEWCALCNT
129                     //  [1]         R/W         DSKEWCALBYP
130                     //  [0]         R/W         DACEN
131                     //*****************************************************************************
132                     logic pllen_cfg;
133                     
134                     assign rg_pll_config_0 = {
135                                              4'h0,
136                                              dskewcalin,
137                                              6'h0,
138                                              pllen,
139                                              pllen_cfg,
140                                              dsmen,
141                                              dskewfastcal,
142                                              dskewcalen,
143                                              dskewcalcnt,
144                                              dskewcalbyp,
145                                              dacen
146                                              };      
147                     
148                     always @(posedge clk or negedge rst_n)
149        2/2              if (!rst_n)                             dskewcalin  &lt;= 12'h0;
150        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[27]) dskewcalin  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
151                     
152                     always @(posedge clk or negedge rst_n)
153        2/2              if (!rst_n)                            pllen_cfg  &lt;= 1'b0;
154        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[8]) pllen_cfg  &lt;= wdat_i[8];</font>
                        MISSING_ELSE
155                     
156                     always @(posedge clk or negedge rst_n)
157        2/2              if (!rst_n)                            dsmen  &lt;= 1'b1;
158        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[7]) dsmen  &lt;= wdat_i[7];</font>
                        MISSING_ELSE
159                                 
160                     always @(posedge clk or negedge rst_n)
161        2/2              if (!rst_n)                            dskewfastcal  &lt;= 1'b0;
162        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[6]) dskewfastcal  &lt;= wdat_i[6];</font>
                        MISSING_ELSE
163                     
164                     always @(posedge clk or negedge rst_n)
165        2/2              if (!rst_n)                            dskewcalen  &lt;= 1'b1;
166        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[5]) dskewcalen  &lt;= wdat_i[5];</font>
                        MISSING_ELSE
167                     
168                     always @(posedge clk or negedge rst_n)
169        2/2              if (!rst_n)                            dskewcalcnt  &lt;= 3'h2;
170        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[4]) dskewcalcnt  &lt;= wdat_i[4:2];</font>
                        MISSING_ELSE
171                     
172                     always @(posedge clk or negedge rst_n)
173        2/2              if (!rst_n)                            dskewcalbyp  &lt;= 1'b0;
174        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[1]) dskewcalbyp  &lt;= wdat_i[1];</font>
                        MISSING_ELSE
175                     
176                     always @(posedge clk or negedge rst_n)
177        2/2              if (!rst_n)                            dacen  &lt;= 1'b0;
178        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[0]) dacen  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
179                     
180                     //*****************************************************************************
181                     //              Register pll_config_1
182                     //              offset   
183                     //  Location    Attribute   Field Name
184                     //
185                     //  [31:22]     Rsvd         
186                     //  [21:16]     R/W         REFDIV
187                     //  [15:14]     Rsvd        
188                     //  [13]        R/W         FOUTVCOEN
189                     //  [12: 8]     R/W         FOUTVCOBYP
190                     //  [ 7: 4]     Rsvd        
191                     //  [ 3: 0]     R/W         FOUTEN
192                     //*****************************************************************************
193                     
194                     assign rg_pll_config_1 = {
195                                              10'h0,
196                                              refdiv,
197                                              2'h0,
198                                              foutvcoen,
199                                              foutvcobyp,
200                                              4'h0,
201                                              fouten
202                                              }; 
203                     
204                     always @(posedge clk or negedge rst_n)
205        2/2              if (!rst_n)                             refdiv  &lt;= 6'h1;
206        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[21]) refdiv  &lt;= wdat_i[21:16];</font>
                        MISSING_ELSE
207                     
208                     
209                     always @(posedge clk or negedge rst_n)
210        2/2              if (!rst_n)                             foutvcoen  &lt;= 1'h0;
211        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[13]) foutvcoen  &lt;= wdat_i[13];</font>
                        MISSING_ELSE
212                     
213                     always @(posedge clk or negedge rst_n)
214        2/2              if (!rst_n)                             foutvcobyp  &lt;= 5'h0;
215        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[12]) foutvcobyp  &lt;= wdat_i[12:8];</font>
                        MISSING_ELSE
216                     
217                     always @(posedge clk or negedge rst_n)
218        2/2              if (!rst_n)                            fouten  &lt;= 4'h3;
219        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[3]) fouten  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
220                     
221                     //*****************************************************************************
222                     //              Register pll_config_2
223                     //              offset   
224                     //  Location    Attribute   Field Name
225                     //
226                     //  [31:24]     Rsvd        
227                     //  [23: 0]     R/W         FRAC
228                     //*****************************************************************************
229                     
230                     assign rg_pll_config_2 = {
231                                       8'h0,
232                                       frac
233                                       }; 
234                     
235                     always @(posedge clk or negedge rst_n)
236        2/2              if (!rst_n)                             frac  &lt;= 24'h0;
237        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[23]) frac  &lt;= wdat_i[23:0];</font>
                        MISSING_ELSE
238                     
239                     
240                     //*****************************************************************************
241                     //              Register pll_config_3
242                     //              offset   
243                     //  Location    Attribute   Field Name
244                     //
245                     //  [31:28]     Rsvd         
246                     //  [27:16]     R/W         FBDIV
247                     //  [15:8]      Rsvd        
248                     //  [ 7: 4]     R/W         POSTDIV1
249                     //  [ 3: 0]     R/W         POSTDIV0
250                     //*****************************************************************************
251                     
252                     
253                     assign rg_pll_config_3 = {
254                                              4'h0,
255                                              fbdiv,
256                                              postdiv3,
257                                              postdiv2,
258                                              postdiv1,
259                                              postdiv0
260                                              }; 
261                     
262                     always @(posedge clk or negedge rst_n)
263        2/2              if (!rst_n)                             fbdiv  &lt;= 12'd80;
264        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[27]) fbdiv  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
265                     
266                     always @(posedge clk or negedge rst_n)
267        2/2              if (!rst_n)                            postdiv3  &lt;= 4'h2;
268        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[15]) postdiv3  &lt;= wdat_i[15:12];</font>
                        MISSING_ELSE
269                     
270                     always @(posedge clk or negedge rst_n)
271        2/2              if (!rst_n)                            postdiv2  &lt;= 4'h2;
272        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[11]) postdiv2  &lt;= wdat_i[11:8];</font>
                        MISSING_ELSE
273                     
274                     always @(posedge clk or negedge rst_n)
275        2/2              if (!rst_n)                            postdiv1  &lt;= 4'h2;
276        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[7]) postdiv1  &lt;= wdat_i[7:4];</font>
                        MISSING_ELSE
277                     
278                     always @(posedge clk or negedge rst_n)
279        2/2              if (!rst_n)                            postdiv0  &lt;= 4'h3;
280        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[3]) postdiv0  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
281                     
282                     
283                     //*****************************************************************************
284                     //              Register pll_status
285                     //              offset   
286                     //  Location    Attribute   Field Name
287                     //
288                     //  [31:14]     Rsvd         
289                     //  [13]        R/O         LOCK
290                     //  [12]        R/O         DSKEWCALLOCK
291                     //  [11: 0]     R/O         DSKEWCALOUT
292                     //*****************************************************************************
293                     
294                     assign rg_pll_status = {
295                                            18'h0,
296                                            lock,
297                                            dskewcallock,
298                                            dskewcalout
299                                            }; 
300                     
301                     logic [7:0] pll_en_cnt;
302                     
303                     always @(posedge clk or negedge rst_n)
304        2/2            if (!rst_n)                              pll_en_cnt  &lt;= 'h0;
305        2/2            else if (!pllen_cfg)                     pll_en_cnt  &lt;= 'h0;
306        <font color = "red">0/2     ==>    else if ( pllen_cfg &amp; pll_en_cnt&lt;8'd134) pll_en_cnt  &lt;= pll_en_cnt+'h1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
307                     
308                     always @(posedge clk or negedge rst_n)
309        2/2            if (!rst_n)                 pllen  &lt;= 'h0;
310        <font color = "red">1/2     ==>    else if(pll_en_cnt&gt;=8'd134) pllen  &lt;= 'h1;</font>
311        1/1            else                        pllen  &lt;= 'h0;
</pre>
<hr>
<a name="inst_tag_91858_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1476.html#inst_tag_91858" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[1].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_status_rreq ? rg_pll_status : 32'b0)
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_91858_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1476.html#inst_tag_91858" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[1].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_91858_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1476.html#inst_tag_91858" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[1].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">74</td>
<td class="rt">47</td>
<td class="rt">63.51 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">92</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">149</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">157</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">169</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">173</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">177</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">210</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">214</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">218</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">236</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">263</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">267</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">271</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">275</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">279</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">309</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92         assign rg_rdat_mux = (rg_pll_config_0_rreq)? rg_pll_config_0 :
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
93                              (rg_pll_config_1_rreq)? rg_pll_config_1 :
                                                      <font color = "red">-2-</font>  
                                                      <font color = "red">==></font>  
94                              (rg_pll_config_2_rreq)? rg_pll_config_2 :
                                                      <font color = "red">-3-</font>  
                                                      <font color = "red">==></font>  
95                              (rg_pll_config_3_rreq)? rg_pll_config_3 :
                                                      <font color = "red">-4-</font>  
                                                      <font color = "red">==></font>  
96                              (rg_pll_status_rreq)  ? rg_pll_status : 32'h0;
                                                      <font color = "red">-5-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
101            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
107            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
112            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
149            if (!rst_n)                             dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
150            else if (rg_pll_config_0_wreq & wstr_b[27]) dskewcalin  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153            if (!rst_n)                            pllen_cfg  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
154            else if (rg_pll_config_0_wreq & wstr_b[8]) pllen_cfg  <= wdat_i[8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157            if (!rst_n)                            dsmen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
158            else if (rg_pll_config_0_wreq & wstr_b[7]) dsmen  <= wdat_i[7];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
161            if (!rst_n)                            dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
162            else if (rg_pll_config_0_wreq & wstr_b[6]) dskewfastcal  <= wdat_i[6];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if (!rst_n)                            dskewcalen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
166            else if (rg_pll_config_0_wreq & wstr_b[5]) dskewcalen  <= wdat_i[5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
169            if (!rst_n)                            dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
170            else if (rg_pll_config_0_wreq & wstr_b[4]) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173            if (!rst_n)                            dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
174            else if (rg_pll_config_0_wreq & wstr_b[1]) dskewcalbyp  <= wdat_i[1];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177            if (!rst_n)                            dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
178            else if (rg_pll_config_0_wreq & wstr_b[0]) dacen  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
205            if (!rst_n)                             refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
206            else if (rg_pll_config_1_wreq & wstr_b[21]) refdiv  <= wdat_i[21:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
210            if (!rst_n)                             foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
211            else if (rg_pll_config_1_wreq & wstr_b[13]) foutvcoen  <= wdat_i[13];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
214            if (!rst_n)                             foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
215            else if (rg_pll_config_1_wreq & wstr_b[12]) foutvcobyp  <= wdat_i[12:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218            if (!rst_n)                            fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
219            else if (rg_pll_config_1_wreq & wstr_b[3]) fouten  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
236            if (!rst_n)                             frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
237            else if (rg_pll_config_2_wreq & wstr_b[23]) frac  <= wdat_i[23:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263            if (!rst_n)                             fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
264            else if (rg_pll_config_3_wreq & wstr_b[27]) fbdiv  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
267            if (!rst_n)                            postdiv3  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
268            else if (rg_pll_config_3_wreq & wstr_b[15]) postdiv3  <= wdat_i[15:12];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
271            if (!rst_n)                            postdiv2  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
272            else if (rg_pll_config_3_wreq & wstr_b[11]) postdiv2  <= wdat_i[11:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
275            if (!rst_n)                            postdiv1  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
276            else if (rg_pll_config_3_wreq & wstr_b[7]) postdiv1  <= wdat_i[7:4];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
279            if (!rst_n)                            postdiv0  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
280            else if (rg_pll_config_3_wreq & wstr_b[3]) postdiv0  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
304          if (!rst_n)                              pll_en_cnt  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
305          else if (!pllen_cfg)                     pll_en_cnt  <= 'h0;
                  <font color = "red">-2-</font>  
           <font color = "green">  ==></font>
306          else if ( pllen_cfg & pll_en_cnt<8'd134) pll_en_cnt  <= pll_en_cnt+'h1;
                  <font color = "red">-3-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "red">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
309          if (!rst_n)                 pllen  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
310          else if(pll_en_cnt>=8'd134) pllen  <= 'h1;
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
311          else                        pllen  <= 'h0;
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_91859'>
<a name="inst_tag_91859_Line"></a>
<b>Line Coverage for Instance : <a href="mod1476.html#inst_tag_91859" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[2].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>93</td><td>71</td><td>76.34</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>149</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>157</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>161</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>165</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>169</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>173</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>177</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>205</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>210</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>214</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>218</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>236</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>263</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>267</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>271</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>275</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>279</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>304</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>309</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                      always @(posedge clk or negedge rst_n)
100        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
101        <font color = "red">1/2     ==>      else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  </font>
                        MISSING_ELSE
102                     
103                     assign rdat_o = rg_rdat_mux_d;
104                     
105                     always @ (posedge clk, negedge rst_n)
106        2/2              if (!rst_n) rack_o &lt;= 1'b0;
107        1/1              else        rack_o &lt;= |rreq_i;
108                     
109                     
110                     always @ (posedge clk, negedge rst_n)
111        2/2              if (!rst_n) wack_o &lt;= 1'b0;
112        1/1              else        wack_o &lt;= |wreq_i;
113                     
114                     assign rerr_o = 1'h0;
115                     assign werr_o = wreq_i[4]; //RO registers
116                     //*****************************************************************************
117                     //              Register pll_config_0
118                     //              offset   
119                     //  Location    Attribute   Field Name
120                     //
121                     //  [31:28]     Rsvd             
122                     //  [27:16]     R/W         DSKEWCALIN
123                     //  [15: 9]     Rsvd    
124                     //  [8]         R/W         PLLEN
125                     //  [7]         R/W         DSMEN
126                     //  [6]         R/W         DSKEWFASTCAL
127                     //  [5]         R/W         DSKEWCALEN
128                     //  [ 4: 2]     R/W         DSKEWCALCNT
129                     //  [1]         R/W         DSKEWCALBYP
130                     //  [0]         R/W         DACEN
131                     //*****************************************************************************
132                     logic pllen_cfg;
133                     
134                     assign rg_pll_config_0 = {
135                                              4'h0,
136                                              dskewcalin,
137                                              6'h0,
138                                              pllen,
139                                              pllen_cfg,
140                                              dsmen,
141                                              dskewfastcal,
142                                              dskewcalen,
143                                              dskewcalcnt,
144                                              dskewcalbyp,
145                                              dacen
146                                              };      
147                     
148                     always @(posedge clk or negedge rst_n)
149        2/2              if (!rst_n)                             dskewcalin  &lt;= 12'h0;
150        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[27]) dskewcalin  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
151                     
152                     always @(posedge clk or negedge rst_n)
153        2/2              if (!rst_n)                            pllen_cfg  &lt;= 1'b0;
154        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[8]) pllen_cfg  &lt;= wdat_i[8];</font>
                        MISSING_ELSE
155                     
156                     always @(posedge clk or negedge rst_n)
157        2/2              if (!rst_n)                            dsmen  &lt;= 1'b1;
158        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[7]) dsmen  &lt;= wdat_i[7];</font>
                        MISSING_ELSE
159                                 
160                     always @(posedge clk or negedge rst_n)
161        2/2              if (!rst_n)                            dskewfastcal  &lt;= 1'b0;
162        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[6]) dskewfastcal  &lt;= wdat_i[6];</font>
                        MISSING_ELSE
163                     
164                     always @(posedge clk or negedge rst_n)
165        2/2              if (!rst_n)                            dskewcalen  &lt;= 1'b1;
166        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[5]) dskewcalen  &lt;= wdat_i[5];</font>
                        MISSING_ELSE
167                     
168                     always @(posedge clk or negedge rst_n)
169        2/2              if (!rst_n)                            dskewcalcnt  &lt;= 3'h2;
170        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[4]) dskewcalcnt  &lt;= wdat_i[4:2];</font>
                        MISSING_ELSE
171                     
172                     always @(posedge clk or negedge rst_n)
173        2/2              if (!rst_n)                            dskewcalbyp  &lt;= 1'b0;
174        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[1]) dskewcalbyp  &lt;= wdat_i[1];</font>
                        MISSING_ELSE
175                     
176                     always @(posedge clk or negedge rst_n)
177        2/2              if (!rst_n)                            dacen  &lt;= 1'b0;
178        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[0]) dacen  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
179                     
180                     //*****************************************************************************
181                     //              Register pll_config_1
182                     //              offset   
183                     //  Location    Attribute   Field Name
184                     //
185                     //  [31:22]     Rsvd         
186                     //  [21:16]     R/W         REFDIV
187                     //  [15:14]     Rsvd        
188                     //  [13]        R/W         FOUTVCOEN
189                     //  [12: 8]     R/W         FOUTVCOBYP
190                     //  [ 7: 4]     Rsvd        
191                     //  [ 3: 0]     R/W         FOUTEN
192                     //*****************************************************************************
193                     
194                     assign rg_pll_config_1 = {
195                                              10'h0,
196                                              refdiv,
197                                              2'h0,
198                                              foutvcoen,
199                                              foutvcobyp,
200                                              4'h0,
201                                              fouten
202                                              }; 
203                     
204                     always @(posedge clk or negedge rst_n)
205        2/2              if (!rst_n)                             refdiv  &lt;= 6'h1;
206        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[21]) refdiv  &lt;= wdat_i[21:16];</font>
                        MISSING_ELSE
207                     
208                     
209                     always @(posedge clk or negedge rst_n)
210        2/2              if (!rst_n)                             foutvcoen  &lt;= 1'h0;
211        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[13]) foutvcoen  &lt;= wdat_i[13];</font>
                        MISSING_ELSE
212                     
213                     always @(posedge clk or negedge rst_n)
214        2/2              if (!rst_n)                             foutvcobyp  &lt;= 5'h0;
215        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[12]) foutvcobyp  &lt;= wdat_i[12:8];</font>
                        MISSING_ELSE
216                     
217                     always @(posedge clk or negedge rst_n)
218        2/2              if (!rst_n)                            fouten  &lt;= 4'h3;
219        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[3]) fouten  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
220                     
221                     //*****************************************************************************
222                     //              Register pll_config_2
223                     //              offset   
224                     //  Location    Attribute   Field Name
225                     //
226                     //  [31:24]     Rsvd        
227                     //  [23: 0]     R/W         FRAC
228                     //*****************************************************************************
229                     
230                     assign rg_pll_config_2 = {
231                                       8'h0,
232                                       frac
233                                       }; 
234                     
235                     always @(posedge clk or negedge rst_n)
236        2/2              if (!rst_n)                             frac  &lt;= 24'h0;
237        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[23]) frac  &lt;= wdat_i[23:0];</font>
                        MISSING_ELSE
238                     
239                     
240                     //*****************************************************************************
241                     //              Register pll_config_3
242                     //              offset   
243                     //  Location    Attribute   Field Name
244                     //
245                     //  [31:28]     Rsvd         
246                     //  [27:16]     R/W         FBDIV
247                     //  [15:8]      Rsvd        
248                     //  [ 7: 4]     R/W         POSTDIV1
249                     //  [ 3: 0]     R/W         POSTDIV0
250                     //*****************************************************************************
251                     
252                     
253                     assign rg_pll_config_3 = {
254                                              4'h0,
255                                              fbdiv,
256                                              postdiv3,
257                                              postdiv2,
258                                              postdiv1,
259                                              postdiv0
260                                              }; 
261                     
262                     always @(posedge clk or negedge rst_n)
263        2/2              if (!rst_n)                             fbdiv  &lt;= 12'd80;
264        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[27]) fbdiv  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
265                     
266                     always @(posedge clk or negedge rst_n)
267        2/2              if (!rst_n)                            postdiv3  &lt;= 4'h2;
268        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[15]) postdiv3  &lt;= wdat_i[15:12];</font>
                        MISSING_ELSE
269                     
270                     always @(posedge clk or negedge rst_n)
271        2/2              if (!rst_n)                            postdiv2  &lt;= 4'h2;
272        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[11]) postdiv2  &lt;= wdat_i[11:8];</font>
                        MISSING_ELSE
273                     
274                     always @(posedge clk or negedge rst_n)
275        2/2              if (!rst_n)                            postdiv1  &lt;= 4'h2;
276        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[7]) postdiv1  &lt;= wdat_i[7:4];</font>
                        MISSING_ELSE
277                     
278                     always @(posedge clk or negedge rst_n)
279        2/2              if (!rst_n)                            postdiv0  &lt;= 4'h3;
280        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[3]) postdiv0  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
281                     
282                     
283                     //*****************************************************************************
284                     //              Register pll_status
285                     //              offset   
286                     //  Location    Attribute   Field Name
287                     //
288                     //  [31:14]     Rsvd         
289                     //  [13]        R/O         LOCK
290                     //  [12]        R/O         DSKEWCALLOCK
291                     //  [11: 0]     R/O         DSKEWCALOUT
292                     //*****************************************************************************
293                     
294                     assign rg_pll_status = {
295                                            18'h0,
296                                            lock,
297                                            dskewcallock,
298                                            dskewcalout
299                                            }; 
300                     
301                     logic [7:0] pll_en_cnt;
302                     
303                     always @(posedge clk or negedge rst_n)
304        2/2            if (!rst_n)                              pll_en_cnt  &lt;= 'h0;
305        2/2            else if (!pllen_cfg)                     pll_en_cnt  &lt;= 'h0;
306        <font color = "red">0/2     ==>    else if ( pllen_cfg &amp; pll_en_cnt&lt;8'd134) pll_en_cnt  &lt;= pll_en_cnt+'h1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
307                     
308                     always @(posedge clk or negedge rst_n)
309        2/2            if (!rst_n)                 pllen  &lt;= 'h0;
310        <font color = "red">1/2     ==>    else if(pll_en_cnt&gt;=8'd134) pllen  &lt;= 'h1;</font>
311        1/1            else                        pllen  &lt;= 'h0;
</pre>
<hr>
<a name="inst_tag_91859_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1476.html#inst_tag_91859" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[2].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_status_rreq ? rg_pll_status : 32'b0)
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_91859_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1476.html#inst_tag_91859" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[2].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_91859_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1476.html#inst_tag_91859" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[2].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">74</td>
<td class="rt">47</td>
<td class="rt">63.51 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">92</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">149</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">157</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">169</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">173</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">177</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">210</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">214</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">218</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">236</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">263</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">267</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">271</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">275</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">279</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">309</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92         assign rg_rdat_mux = (rg_pll_config_0_rreq)? rg_pll_config_0 :
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
93                              (rg_pll_config_1_rreq)? rg_pll_config_1 :
                                                      <font color = "red">-2-</font>  
                                                      <font color = "red">==></font>  
94                              (rg_pll_config_2_rreq)? rg_pll_config_2 :
                                                      <font color = "red">-3-</font>  
                                                      <font color = "red">==></font>  
95                              (rg_pll_config_3_rreq)? rg_pll_config_3 :
                                                      <font color = "red">-4-</font>  
                                                      <font color = "red">==></font>  
96                              (rg_pll_status_rreq)  ? rg_pll_status : 32'h0;
                                                      <font color = "red">-5-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
101            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
107            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
112            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
149            if (!rst_n)                             dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
150            else if (rg_pll_config_0_wreq & wstr_b[27]) dskewcalin  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153            if (!rst_n)                            pllen_cfg  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
154            else if (rg_pll_config_0_wreq & wstr_b[8]) pllen_cfg  <= wdat_i[8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157            if (!rst_n)                            dsmen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
158            else if (rg_pll_config_0_wreq & wstr_b[7]) dsmen  <= wdat_i[7];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
161            if (!rst_n)                            dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
162            else if (rg_pll_config_0_wreq & wstr_b[6]) dskewfastcal  <= wdat_i[6];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if (!rst_n)                            dskewcalen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
166            else if (rg_pll_config_0_wreq & wstr_b[5]) dskewcalen  <= wdat_i[5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
169            if (!rst_n)                            dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
170            else if (rg_pll_config_0_wreq & wstr_b[4]) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173            if (!rst_n)                            dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
174            else if (rg_pll_config_0_wreq & wstr_b[1]) dskewcalbyp  <= wdat_i[1];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177            if (!rst_n)                            dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
178            else if (rg_pll_config_0_wreq & wstr_b[0]) dacen  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
205            if (!rst_n)                             refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
206            else if (rg_pll_config_1_wreq & wstr_b[21]) refdiv  <= wdat_i[21:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
210            if (!rst_n)                             foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
211            else if (rg_pll_config_1_wreq & wstr_b[13]) foutvcoen  <= wdat_i[13];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
214            if (!rst_n)                             foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
215            else if (rg_pll_config_1_wreq & wstr_b[12]) foutvcobyp  <= wdat_i[12:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218            if (!rst_n)                            fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
219            else if (rg_pll_config_1_wreq & wstr_b[3]) fouten  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
236            if (!rst_n)                             frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
237            else if (rg_pll_config_2_wreq & wstr_b[23]) frac  <= wdat_i[23:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263            if (!rst_n)                             fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
264            else if (rg_pll_config_3_wreq & wstr_b[27]) fbdiv  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
267            if (!rst_n)                            postdiv3  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
268            else if (rg_pll_config_3_wreq & wstr_b[15]) postdiv3  <= wdat_i[15:12];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
271            if (!rst_n)                            postdiv2  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
272            else if (rg_pll_config_3_wreq & wstr_b[11]) postdiv2  <= wdat_i[11:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
275            if (!rst_n)                            postdiv1  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
276            else if (rg_pll_config_3_wreq & wstr_b[7]) postdiv1  <= wdat_i[7:4];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
279            if (!rst_n)                            postdiv0  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
280            else if (rg_pll_config_3_wreq & wstr_b[3]) postdiv0  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
304          if (!rst_n)                              pll_en_cnt  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
305          else if (!pllen_cfg)                     pll_en_cnt  <= 'h0;
                  <font color = "red">-2-</font>  
           <font color = "green">  ==></font>
306          else if ( pllen_cfg & pll_en_cnt<8'd134) pll_en_cnt  <= pll_en_cnt+'h1;
                  <font color = "red">-3-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "red">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
309          if (!rst_n)                 pllen  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
310          else if(pll_en_cnt>=8'd134) pllen  <= 'h1;
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
311          else                        pllen  <= 'h0;
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_91860'>
<a name="inst_tag_91860_Line"></a>
<b>Line Coverage for Instance : <a href="mod1476.html#inst_tag_91860" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[3].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>93</td><td>71</td><td>76.34</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>106</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>149</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>157</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>161</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>165</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>169</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>173</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>177</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>205</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>210</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>214</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>218</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>236</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>263</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>267</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>271</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>275</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>279</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>304</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>309</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                      always @(posedge clk or negedge rst_n)
100        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
101        <font color = "red">1/2     ==>      else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  </font>
                        MISSING_ELSE
102                     
103                     assign rdat_o = rg_rdat_mux_d;
104                     
105                     always @ (posedge clk, negedge rst_n)
106        2/2              if (!rst_n) rack_o &lt;= 1'b0;
107        1/1              else        rack_o &lt;= |rreq_i;
108                     
109                     
110                     always @ (posedge clk, negedge rst_n)
111        2/2              if (!rst_n) wack_o &lt;= 1'b0;
112        1/1              else        wack_o &lt;= |wreq_i;
113                     
114                     assign rerr_o = 1'h0;
115                     assign werr_o = wreq_i[4]; //RO registers
116                     //*****************************************************************************
117                     //              Register pll_config_0
118                     //              offset   
119                     //  Location    Attribute   Field Name
120                     //
121                     //  [31:28]     Rsvd             
122                     //  [27:16]     R/W         DSKEWCALIN
123                     //  [15: 9]     Rsvd    
124                     //  [8]         R/W         PLLEN
125                     //  [7]         R/W         DSMEN
126                     //  [6]         R/W         DSKEWFASTCAL
127                     //  [5]         R/W         DSKEWCALEN
128                     //  [ 4: 2]     R/W         DSKEWCALCNT
129                     //  [1]         R/W         DSKEWCALBYP
130                     //  [0]         R/W         DACEN
131                     //*****************************************************************************
132                     logic pllen_cfg;
133                     
134                     assign rg_pll_config_0 = {
135                                              4'h0,
136                                              dskewcalin,
137                                              6'h0,
138                                              pllen,
139                                              pllen_cfg,
140                                              dsmen,
141                                              dskewfastcal,
142                                              dskewcalen,
143                                              dskewcalcnt,
144                                              dskewcalbyp,
145                                              dacen
146                                              };      
147                     
148                     always @(posedge clk or negedge rst_n)
149        2/2              if (!rst_n)                             dskewcalin  &lt;= 12'h0;
150        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[27]) dskewcalin  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
151                     
152                     always @(posedge clk or negedge rst_n)
153        2/2              if (!rst_n)                            pllen_cfg  &lt;= 1'b0;
154        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[8]) pllen_cfg  &lt;= wdat_i[8];</font>
                        MISSING_ELSE
155                     
156                     always @(posedge clk or negedge rst_n)
157        2/2              if (!rst_n)                            dsmen  &lt;= 1'b1;
158        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[7]) dsmen  &lt;= wdat_i[7];</font>
                        MISSING_ELSE
159                                 
160                     always @(posedge clk or negedge rst_n)
161        2/2              if (!rst_n)                            dskewfastcal  &lt;= 1'b0;
162        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[6]) dskewfastcal  &lt;= wdat_i[6];</font>
                        MISSING_ELSE
163                     
164                     always @(posedge clk or negedge rst_n)
165        2/2              if (!rst_n)                            dskewcalen  &lt;= 1'b1;
166        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[5]) dskewcalen  &lt;= wdat_i[5];</font>
                        MISSING_ELSE
167                     
168                     always @(posedge clk or negedge rst_n)
169        2/2              if (!rst_n)                            dskewcalcnt  &lt;= 3'h2;
170        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[4]) dskewcalcnt  &lt;= wdat_i[4:2];</font>
                        MISSING_ELSE
171                     
172                     always @(posedge clk or negedge rst_n)
173        2/2              if (!rst_n)                            dskewcalbyp  &lt;= 1'b0;
174        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[1]) dskewcalbyp  &lt;= wdat_i[1];</font>
                        MISSING_ELSE
175                     
176                     always @(posedge clk or negedge rst_n)
177        2/2              if (!rst_n)                            dacen  &lt;= 1'b0;
178        <font color = "red">1/2     ==>      else if (rg_pll_config_0_wreq &amp; wstr_b[0]) dacen  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
179                     
180                     //*****************************************************************************
181                     //              Register pll_config_1
182                     //              offset   
183                     //  Location    Attribute   Field Name
184                     //
185                     //  [31:22]     Rsvd         
186                     //  [21:16]     R/W         REFDIV
187                     //  [15:14]     Rsvd        
188                     //  [13]        R/W         FOUTVCOEN
189                     //  [12: 8]     R/W         FOUTVCOBYP
190                     //  [ 7: 4]     Rsvd        
191                     //  [ 3: 0]     R/W         FOUTEN
192                     //*****************************************************************************
193                     
194                     assign rg_pll_config_1 = {
195                                              10'h0,
196                                              refdiv,
197                                              2'h0,
198                                              foutvcoen,
199                                              foutvcobyp,
200                                              4'h0,
201                                              fouten
202                                              }; 
203                     
204                     always @(posedge clk or negedge rst_n)
205        2/2              if (!rst_n)                             refdiv  &lt;= 6'h1;
206        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[21]) refdiv  &lt;= wdat_i[21:16];</font>
                        MISSING_ELSE
207                     
208                     
209                     always @(posedge clk or negedge rst_n)
210        2/2              if (!rst_n)                             foutvcoen  &lt;= 1'h0;
211        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[13]) foutvcoen  &lt;= wdat_i[13];</font>
                        MISSING_ELSE
212                     
213                     always @(posedge clk or negedge rst_n)
214        2/2              if (!rst_n)                             foutvcobyp  &lt;= 5'h0;
215        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[12]) foutvcobyp  &lt;= wdat_i[12:8];</font>
                        MISSING_ELSE
216                     
217                     always @(posedge clk or negedge rst_n)
218        2/2              if (!rst_n)                            fouten  &lt;= 4'h3;
219        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[3]) fouten  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
220                     
221                     //*****************************************************************************
222                     //              Register pll_config_2
223                     //              offset   
224                     //  Location    Attribute   Field Name
225                     //
226                     //  [31:24]     Rsvd        
227                     //  [23: 0]     R/W         FRAC
228                     //*****************************************************************************
229                     
230                     assign rg_pll_config_2 = {
231                                       8'h0,
232                                       frac
233                                       }; 
234                     
235                     always @(posedge clk or negedge rst_n)
236        2/2              if (!rst_n)                             frac  &lt;= 24'h0;
237        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[23]) frac  &lt;= wdat_i[23:0];</font>
                        MISSING_ELSE
238                     
239                     
240                     //*****************************************************************************
241                     //              Register pll_config_3
242                     //              offset   
243                     //  Location    Attribute   Field Name
244                     //
245                     //  [31:28]     Rsvd         
246                     //  [27:16]     R/W         FBDIV
247                     //  [15:8]      Rsvd        
248                     //  [ 7: 4]     R/W         POSTDIV1
249                     //  [ 3: 0]     R/W         POSTDIV0
250                     //*****************************************************************************
251                     
252                     
253                     assign rg_pll_config_3 = {
254                                              4'h0,
255                                              fbdiv,
256                                              postdiv3,
257                                              postdiv2,
258                                              postdiv1,
259                                              postdiv0
260                                              }; 
261                     
262                     always @(posedge clk or negedge rst_n)
263        2/2              if (!rst_n)                             fbdiv  &lt;= 12'd80;
264        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[27]) fbdiv  &lt;= wdat_i[27:16];</font>
                        MISSING_ELSE
265                     
266                     always @(posedge clk or negedge rst_n)
267        2/2              if (!rst_n)                            postdiv3  &lt;= 4'h2;
268        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[15]) postdiv3  &lt;= wdat_i[15:12];</font>
                        MISSING_ELSE
269                     
270                     always @(posedge clk or negedge rst_n)
271        2/2              if (!rst_n)                            postdiv2  &lt;= 4'h2;
272        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[11]) postdiv2  &lt;= wdat_i[11:8];</font>
                        MISSING_ELSE
273                     
274                     always @(posedge clk or negedge rst_n)
275        2/2              if (!rst_n)                            postdiv1  &lt;= 4'h2;
276        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[7]) postdiv1  &lt;= wdat_i[7:4];</font>
                        MISSING_ELSE
277                     
278                     always @(posedge clk or negedge rst_n)
279        2/2              if (!rst_n)                            postdiv0  &lt;= 4'h3;
280        <font color = "red">1/2     ==>      else if (rg_pll_config_3_wreq &amp; wstr_b[3]) postdiv0  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
281                     
282                     
283                     //*****************************************************************************
284                     //              Register pll_status
285                     //              offset   
286                     //  Location    Attribute   Field Name
287                     //
288                     //  [31:14]     Rsvd         
289                     //  [13]        R/O         LOCK
290                     //  [12]        R/O         DSKEWCALLOCK
291                     //  [11: 0]     R/O         DSKEWCALOUT
292                     //*****************************************************************************
293                     
294                     assign rg_pll_status = {
295                                            18'h0,
296                                            lock,
297                                            dskewcallock,
298                                            dskewcalout
299                                            }; 
300                     
301                     logic [7:0] pll_en_cnt;
302                     
303                     always @(posedge clk or negedge rst_n)
304        2/2            if (!rst_n)                              pll_en_cnt  &lt;= 'h0;
305        2/2            else if (!pllen_cfg)                     pll_en_cnt  &lt;= 'h0;
306        <font color = "red">0/2     ==>    else if ( pllen_cfg &amp; pll_en_cnt&lt;8'd134) pll_en_cnt  &lt;= pll_en_cnt+'h1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
307                     
308                     always @(posedge clk or negedge rst_n)
309        2/2            if (!rst_n)                 pllen  &lt;= 'h0;
310        <font color = "red">1/2     ==>    else if(pll_en_cnt&gt;=8'd134) pllen  &lt;= 'h1;</font>
311        1/1            else                        pllen  &lt;= 'h0;
</pre>
<hr>
<a name="inst_tag_91860_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1476.html#inst_tag_91860" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[3].fpga_pll_regs_u</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0)))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_status_rreq ? rg_pll_status : 32'b0))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92
 SUB-EXPRESSION (rg_pll_status_rreq ? rg_pll_status : 32'b0)
                 ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_91860_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1476.html#inst_tag_91860" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[3].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">374</td>
<td class="rt">72</td>
<td class="rt">19.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">187</td>
<td class="rt">38</td>
<td class="rt">20.32 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">187</td>
<td class="rt">34</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_91860_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1476.html#inst_tag_91860" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u.ccb_u.fpga_pll_num[3].fpga_pll_regs_u</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">74</td>
<td class="rt">47</td>
<td class="rt">63.51 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">92</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">106</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">149</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">157</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">169</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">173</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">177</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">210</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">214</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">218</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">236</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">263</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">267</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">271</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">275</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">279</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">309</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92         assign rg_rdat_mux = (rg_pll_config_0_rreq)? rg_pll_config_0 :
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
93                              (rg_pll_config_1_rreq)? rg_pll_config_1 :
                                                      <font color = "red">-2-</font>  
                                                      <font color = "red">==></font>  
94                              (rg_pll_config_2_rreq)? rg_pll_config_2 :
                                                      <font color = "red">-3-</font>  
                                                      <font color = "red">==></font>  
95                              (rg_pll_config_3_rreq)? rg_pll_config_3 :
                                                      <font color = "red">-4-</font>  
                                                      <font color = "red">==></font>  
96                              (rg_pll_status_rreq)  ? rg_pll_status : 32'h0;
                                                      <font color = "red">-5-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
101            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
106            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
107            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
112            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
149            if (!rst_n)                             dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
150            else if (rg_pll_config_0_wreq & wstr_b[27]) dskewcalin  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153            if (!rst_n)                            pllen_cfg  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
154            else if (rg_pll_config_0_wreq & wstr_b[8]) pllen_cfg  <= wdat_i[8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157            if (!rst_n)                            dsmen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
158            else if (rg_pll_config_0_wreq & wstr_b[7]) dsmen  <= wdat_i[7];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
161            if (!rst_n)                            dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
162            else if (rg_pll_config_0_wreq & wstr_b[6]) dskewfastcal  <= wdat_i[6];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if (!rst_n)                            dskewcalen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
166            else if (rg_pll_config_0_wreq & wstr_b[5]) dskewcalen  <= wdat_i[5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
169            if (!rst_n)                            dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
170            else if (rg_pll_config_0_wreq & wstr_b[4]) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173            if (!rst_n)                            dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
174            else if (rg_pll_config_0_wreq & wstr_b[1]) dskewcalbyp  <= wdat_i[1];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
177            if (!rst_n)                            dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
178            else if (rg_pll_config_0_wreq & wstr_b[0]) dacen  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
205            if (!rst_n)                             refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
206            else if (rg_pll_config_1_wreq & wstr_b[21]) refdiv  <= wdat_i[21:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
210            if (!rst_n)                             foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
211            else if (rg_pll_config_1_wreq & wstr_b[13]) foutvcoen  <= wdat_i[13];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
214            if (!rst_n)                             foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
215            else if (rg_pll_config_1_wreq & wstr_b[12]) foutvcobyp  <= wdat_i[12:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218            if (!rst_n)                            fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
219            else if (rg_pll_config_1_wreq & wstr_b[3]) fouten  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
236            if (!rst_n)                             frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
237            else if (rg_pll_config_2_wreq & wstr_b[23]) frac  <= wdat_i[23:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263            if (!rst_n)                             fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
264            else if (rg_pll_config_3_wreq & wstr_b[27]) fbdiv  <= wdat_i[27:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
267            if (!rst_n)                            postdiv3  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
268            else if (rg_pll_config_3_wreq & wstr_b[15]) postdiv3  <= wdat_i[15:12];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
271            if (!rst_n)                            postdiv2  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
272            else if (rg_pll_config_3_wreq & wstr_b[11]) postdiv2  <= wdat_i[11:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
275            if (!rst_n)                            postdiv1  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
276            else if (rg_pll_config_3_wreq & wstr_b[7]) postdiv1  <= wdat_i[7:4];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
279            if (!rst_n)                            postdiv0  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
280            else if (rg_pll_config_3_wreq & wstr_b[3]) postdiv0  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
304          if (!rst_n)                              pll_en_cnt  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
305          else if (!pllen_cfg)                     pll_en_cnt  <= 'h0;
                  <font color = "red">-2-</font>  
           <font color = "green">  ==></font>
306          else if ( pllen_cfg & pll_en_cnt<8'd134) pll_en_cnt  <= pll_en_cnt+'h1;
                  <font color = "red">-3-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "red">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
309          if (!rst_n)                 pllen  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
310          else if(pll_en_cnt>=8'd134) pllen  <= 'h1;
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
311          else                        pllen  <= 'h0;
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_91857">
    <li>
      <a href="#inst_tag_91857_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_91857_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_91857_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_91857_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_91858">
    <li>
      <a href="#inst_tag_91858_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_91858_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_91858_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_91858_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_91859">
    <li>
      <a href="#inst_tag_91859_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_91859_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_91859_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_91859_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_91860">
    <li>
      <a href="#inst_tag_91860_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_91860_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_91860_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_91860_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_fpga_pll_regs">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
