; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_3(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %10 = shl i32 %9, 9, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 1, !dbg !12
  %13 = and i32 %12, 510, !dbg !12
  %14 = or disjoint i32 %10, %13, !dbg !13
  %15 = srem i32 %14, 48, !dbg !14
  %16 = sext i32 %14 to i64, !dbg !15
  %17 = getelementptr float, ptr addrspace(1) %0, i64 %16, !dbg !15
  %18 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %17, i1 true) #3, !dbg !16
  %19 = extractvalue { i32, i32 } %18, 0, !dbg !16
  %20 = extractvalue { i32, i32 } %18, 1, !dbg !16
  %21 = bitcast i32 %19 to float, !dbg !16
  %22 = bitcast i32 %20 to float, !dbg !16
  %23 = sext i32 %15 to i64, !dbg !17
  %24 = getelementptr float, ptr addrspace(1) %2, i64 %23, !dbg !17
  %25 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %24, i1 true) #3, !dbg !18
  %26 = extractvalue { i32, i32 } %25, 0, !dbg !18
  %27 = extractvalue { i32, i32 } %25, 1, !dbg !18
  %28 = bitcast i32 %26 to float, !dbg !18
  %29 = bitcast i32 %27 to float, !dbg !18
  %30 = getelementptr float, ptr addrspace(1) %3, i64 %23, !dbg !19
  %31 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %30, i1 true) #3, !dbg !20
  %32 = extractvalue { i32, i32 } %31, 0, !dbg !20
  %33 = extractvalue { i32, i32 } %31, 1, !dbg !20
  %34 = bitcast i32 %32 to float, !dbg !20
  %35 = bitcast i32 %33 to float, !dbg !20
  %36 = getelementptr float, ptr addrspace(1) %4, i64 %23, !dbg !21
  %37 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %36, i1 true) #3, !dbg !22
  %38 = extractvalue { i32, i32 } %37, 0, !dbg !22
  %39 = extractvalue { i32, i32 } %37, 1, !dbg !22
  %40 = bitcast i32 %38 to float, !dbg !22
  %41 = bitcast i32 %39 to float, !dbg !22
  %42 = getelementptr float, ptr addrspace(1) %5, i64 %23, !dbg !23
  %43 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %42, i1 true) #3, !dbg !24
  %44 = extractvalue { i32, i32 } %43, 0, !dbg !24
  %45 = extractvalue { i32, i32 } %43, 1, !dbg !24
  %46 = bitcast i32 %44 to float, !dbg !24
  %47 = bitcast i32 %45 to float, !dbg !24
  %48 = getelementptr float, ptr addrspace(1) %6, i64 %23, !dbg !25
  %49 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %48, i1 true) #3, !dbg !26
  %50 = extractvalue { i32, i32 } %49, 0, !dbg !26
  %51 = extractvalue { i32, i32 } %49, 1, !dbg !26
  %52 = bitcast i32 %50 to float, !dbg !26
  %53 = bitcast i32 %51 to float, !dbg !26
  %54 = fadd float %21, %28, !dbg !27
  %55 = fadd float %22, %29, !dbg !27
  %56 = fsub float %54, %34, !dbg !28
  %57 = fsub float %55, %35, !dbg !28
  %58 = fadd float %40, 0x3EE4F8B580000000, !dbg !29
  %59 = fadd float %41, 0x3EE4F8B580000000, !dbg !29
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !30
  %.not.i = icmp eq i32 %60, 0, !dbg !30
  %61 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !30
  %.not1.i = icmp eq i32 %61, 0, !dbg !30
  br i1 %.not.i, label %67, label %62, !dbg !30

62:                                               ; preds = %8
  br i1 %.not1.i, label %65, label %63, !dbg !30

63:                                               ; preds = %62
  %64 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %58) #3, !dbg !30
  br label %__nv_sqrtf.exit, !dbg !30

65:                                               ; preds = %62
  %66 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %58) #3, !dbg !30
  br label %__nv_sqrtf.exit, !dbg !30

67:                                               ; preds = %8
  br i1 %.not1.i, label %70, label %68, !dbg !30

68:                                               ; preds = %67
  %69 = tail call float @llvm.nvvm.sqrt.rn.f(float %58) #3, !dbg !30
  br label %__nv_sqrtf.exit, !dbg !30

70:                                               ; preds = %67
  %71 = tail call float @llvm.nvvm.sqrt.approx.f(float %58) #3, !dbg !30
  br label %__nv_sqrtf.exit, !dbg !30

__nv_sqrtf.exit:                                  ; preds = %63, %65, %68, %70
  %.0.i = phi float [ %64, %63 ], [ %66, %65 ], [ %69, %68 ], [ %71, %70 ], !dbg !30
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !30
  %.not.i1 = icmp eq i32 %72, 0, !dbg !30
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !30
  %.not1.i4 = icmp eq i32 %73, 0, !dbg !30
  br i1 %.not.i1, label %79, label %74, !dbg !30

74:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %77, label %75, !dbg !30

75:                                               ; preds = %74
  %76 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %59) #3, !dbg !30
  br label %__nv_sqrtf.exit5, !dbg !30

77:                                               ; preds = %74
  %78 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %59) #3, !dbg !30
  br label %__nv_sqrtf.exit5, !dbg !30

79:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %82, label %80, !dbg !30

80:                                               ; preds = %79
  %81 = tail call float @llvm.nvvm.sqrt.rn.f(float %59) #3, !dbg !30
  br label %__nv_sqrtf.exit5, !dbg !30

82:                                               ; preds = %79
  %83 = tail call float @llvm.nvvm.sqrt.approx.f(float %59) #3, !dbg !30
  br label %__nv_sqrtf.exit5, !dbg !30

__nv_sqrtf.exit5:                                 ; preds = %75, %77, %80, %82
  %.0.i3 = phi float [ %76, %75 ], [ %78, %77 ], [ %81, %80 ], [ %83, %82 ], !dbg !30
  %84 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !31
  %85 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !31
  %86 = fmul float %56, %84, !dbg !32
  %87 = fmul float %57, %85, !dbg !32
  %88 = fmul float %86, %46, !dbg !33
  %89 = fmul float %87, %47, !dbg !33
  %90 = fadd float %88, %52, !dbg !34
  %91 = fadd float %89, %53, !dbg !34
  %92 = fmul float %90, 0x3FE6A09E60000000, !dbg !35
  %93 = fmul float %91, 0x3FE6A09E60000000, !dbg !35
  %94 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i6 = icmp eq i32 %94, 0, !dbg !36
  %95 = tail call float @llvm.nvvm.fabs.ftz.f(float %92) #3, !dbg !36
  %96 = tail call float @llvm.nvvm.fabs.f(float %92) #3, !dbg !36
  %.0.i7 = select i1 %.not.i6, float %96, float %95, !dbg !36
  %97 = fcmp oge float %.0.i7, 0x3FF00C1FC0000000, !dbg !36
  br i1 %97, label %__nv_fabsf.exit1.i, label %99, !dbg !36

__nv_fabsf.exit1.i:                               ; preds = %__nv_sqrtf.exit5
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not1.i9 = icmp eq i32 %98, 0, !dbg !36
  %.01.i = select i1 %.not1.i9, float %96, float %95, !dbg !36
  br label %__internal_fmad.exit.i, !dbg !36

99:                                               ; preds = %__nv_sqrtf.exit5
  %100 = fmul float %92, %92, !dbg !36
  br label %__internal_fmad.exit.i, !dbg !36

__internal_fmad.exit.i:                           ; preds = %99, %__nv_fabsf.exit1.i
  %101 = phi float [ 0x3FE41B0840000000, %__nv_fabsf.exit1.i ], [ 0x3FC06EBA60000000, %99 ], !dbg !36
  %102 = phi float [ 0x3FED526FC0000000, %__nv_fabsf.exit1.i ], [ 0xBFD8127580000000, %99 ], !dbg !36
  %103 = phi float [ 0x3FC39F20C0000000, %__nv_fabsf.exit1.i ], [ 0x3FBCE315E0000000, %99 ], !dbg !36
  %104 = phi float [ 0xBFA1902C40000000, %__nv_fabsf.exit1.i ], [ 0xBF9B837CE0000000, %99 ], !dbg !36
  %105 = phi float [ 0x3F75908160000000, %__nv_fabsf.exit1.i ], [ 0x3F755ABD40000000, %99 ], !dbg !36
  %106 = phi float [ 0xBF3EAC1720000000, %__nv_fabsf.exit1.i ], [ 0xBF4AE9A400000000, %99 ], !dbg !36
  %107 = phi float [ 0x3EF1394780000000, %__nv_fabsf.exit1.i ], [ 0x3F163D2D40000000, %99 ], !dbg !36
  %108 = phi float [ %.01.i, %__nv_fabsf.exit1.i ], [ %100, %99 ], !dbg !36
  %109 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not2.i8 = icmp eq i32 %109, 0, !dbg !36
  %110 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %107, float %108, float %106) #3, !dbg !36
  %111 = tail call float @llvm.nvvm.fma.rn.f(float %107, float %108, float %106) #3, !dbg !36
  %.02.i = select i1 %.not2.i8, float %111, float %110, !dbg !36
  %112 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not3.i = icmp eq i32 %112, 0, !dbg !36
  %113 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float %108, float %105) #3, !dbg !36
  %114 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float %108, float %105) #3, !dbg !36
  %.03.i = select i1 %.not3.i, float %114, float %113, !dbg !36
  %115 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not4.i = icmp eq i32 %115, 0, !dbg !36
  %116 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.03.i, float %108, float %104) #3, !dbg !36
  %117 = tail call float @llvm.nvvm.fma.rn.f(float %.03.i, float %108, float %104) #3, !dbg !36
  %.04.i = select i1 %.not4.i, float %117, float %116, !dbg !36
  %118 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not5.i = icmp eq i32 %118, 0, !dbg !36
  %119 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %108, float %103) #3, !dbg !36
  %120 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %108, float %103) #3, !dbg !36
  %.05.i = select i1 %.not5.i, float %120, float %119, !dbg !36
  %121 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not6.i = icmp eq i32 %121, 0, !dbg !36
  %122 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %108, float %102) #3, !dbg !36
  %123 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %108, float %102) #3, !dbg !36
  %.06.i = select i1 %.not6.i, float %123, float %122, !dbg !36
  %124 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not7.i = icmp eq i32 %124, 0, !dbg !36
  %125 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %108, float %101) #3, !dbg !36
  %126 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %108, float %101) #3, !dbg !36
  %.07.i = select i1 %.not7.i, float %126, float %125, !dbg !36
  %127 = fneg float %108, !dbg !36
  %128 = select i1 %97, float %127, float %92, !dbg !36
  %129 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not8.i = icmp eq i32 %129, 0, !dbg !36
  %130 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i, float %128, float %128) #3, !dbg !36
  %131 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i, float %128, float %128) #3, !dbg !36
  %.08.i = select i1 %.not8.i, float %131, float %130, !dbg !36
  br i1 %97, label %132, label %__nv_erff.exit, !dbg !36

132:                                              ; preds = %__internal_fmad.exit.i
  %133 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %.08.i) #3, !dbg !36
  %134 = fsub float 1.000000e+00, %133, !dbg !36
  %135 = bitcast float %134 to i32, !dbg !36
  %136 = bitcast float %92 to i32, !dbg !36
  %137 = and i32 %136, -2147483648, !dbg !36
  %138 = or i32 %137, %135, !dbg !36
  %139 = bitcast i32 %138 to float, !dbg !36
  br label %__nv_erff.exit, !dbg !36

__nv_erff.exit:                                   ; preds = %__internal_fmad.exit.i, %132
  %r.0.i = phi float [ %139, %132 ], [ %.08.i, %__internal_fmad.exit.i ], !dbg !36
  %140 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i10 = icmp eq i32 %140, 0, !dbg !36
  %141 = tail call float @llvm.nvvm.fabs.ftz.f(float %93) #3, !dbg !36
  %142 = tail call float @llvm.nvvm.fabs.f(float %93) #3, !dbg !36
  %.0.i11 = select i1 %.not.i10, float %142, float %141, !dbg !36
  %143 = fcmp oge float %.0.i11, 0x3FF00C1FC0000000, !dbg !36
  br i1 %143, label %__nv_fabsf.exit1.i28, label %145, !dbg !36

__nv_fabsf.exit1.i28:                             ; preds = %__nv_erff.exit
  %144 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not1.i29 = icmp eq i32 %144, 0, !dbg !36
  %.01.i30 = select i1 %.not1.i29, float %142, float %141, !dbg !36
  br label %__internal_fmad.exit.i12, !dbg !36

145:                                              ; preds = %__nv_erff.exit
  %146 = fmul float %93, %93, !dbg !36
  br label %__internal_fmad.exit.i12, !dbg !36

__internal_fmad.exit.i12:                         ; preds = %145, %__nv_fabsf.exit1.i28
  %147 = phi float [ 0x3FE41B0840000000, %__nv_fabsf.exit1.i28 ], [ 0x3FC06EBA60000000, %145 ], !dbg !36
  %148 = phi float [ 0x3FED526FC0000000, %__nv_fabsf.exit1.i28 ], [ 0xBFD8127580000000, %145 ], !dbg !36
  %149 = phi float [ 0x3FC39F20C0000000, %__nv_fabsf.exit1.i28 ], [ 0x3FBCE315E0000000, %145 ], !dbg !36
  %150 = phi float [ 0xBFA1902C40000000, %__nv_fabsf.exit1.i28 ], [ 0xBF9B837CE0000000, %145 ], !dbg !36
  %151 = phi float [ 0x3F75908160000000, %__nv_fabsf.exit1.i28 ], [ 0x3F755ABD40000000, %145 ], !dbg !36
  %152 = phi float [ 0xBF3EAC1720000000, %__nv_fabsf.exit1.i28 ], [ 0xBF4AE9A400000000, %145 ], !dbg !36
  %153 = phi float [ 0x3EF1394780000000, %__nv_fabsf.exit1.i28 ], [ 0x3F163D2D40000000, %145 ], !dbg !36
  %154 = phi float [ %.01.i30, %__nv_fabsf.exit1.i28 ], [ %146, %145 ], !dbg !36
  %155 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not2.i13 = icmp eq i32 %155, 0, !dbg !36
  %156 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %153, float %154, float %152) #3, !dbg !36
  %157 = tail call float @llvm.nvvm.fma.rn.f(float %153, float %154, float %152) #3, !dbg !36
  %.02.i14 = select i1 %.not2.i13, float %157, float %156, !dbg !36
  %158 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not3.i15 = icmp eq i32 %158, 0, !dbg !36
  %159 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i14, float %154, float %151) #3, !dbg !36
  %160 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i14, float %154, float %151) #3, !dbg !36
  %.03.i16 = select i1 %.not3.i15, float %160, float %159, !dbg !36
  %161 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not4.i17 = icmp eq i32 %161, 0, !dbg !36
  %162 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.03.i16, float %154, float %150) #3, !dbg !36
  %163 = tail call float @llvm.nvvm.fma.rn.f(float %.03.i16, float %154, float %150) #3, !dbg !36
  %.04.i18 = select i1 %.not4.i17, float %163, float %162, !dbg !36
  %164 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not5.i19 = icmp eq i32 %164, 0, !dbg !36
  %165 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i18, float %154, float %149) #3, !dbg !36
  %166 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i18, float %154, float %149) #3, !dbg !36
  %.05.i20 = select i1 %.not5.i19, float %166, float %165, !dbg !36
  %167 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not6.i21 = icmp eq i32 %167, 0, !dbg !36
  %168 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i20, float %154, float %148) #3, !dbg !36
  %169 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i20, float %154, float %148) #3, !dbg !36
  %.06.i22 = select i1 %.not6.i21, float %169, float %168, !dbg !36
  %170 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not7.i23 = icmp eq i32 %170, 0, !dbg !36
  %171 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i22, float %154, float %147) #3, !dbg !36
  %172 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i22, float %154, float %147) #3, !dbg !36
  %.07.i24 = select i1 %.not7.i23, float %172, float %171, !dbg !36
  %173 = fneg float %154, !dbg !36
  %174 = select i1 %143, float %173, float %93, !dbg !36
  %175 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not8.i25 = icmp eq i32 %175, 0, !dbg !36
  %176 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i24, float %174, float %174) #3, !dbg !36
  %177 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i24, float %174, float %174) #3, !dbg !36
  %.08.i26 = select i1 %.not8.i25, float %177, float %176, !dbg !36
  br i1 %143, label %178, label %__nv_erff.exit31, !dbg !36

178:                                              ; preds = %__internal_fmad.exit.i12
  %179 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %.08.i26) #3, !dbg !36
  %180 = fsub float 1.000000e+00, %179, !dbg !36
  %181 = bitcast float %180 to i32, !dbg !36
  %182 = bitcast float %93 to i32, !dbg !36
  %183 = and i32 %182, -2147483648, !dbg !36
  %184 = or i32 %183, %181, !dbg !36
  %185 = bitcast i32 %184 to float, !dbg !36
  br label %__nv_erff.exit31, !dbg !36

__nv_erff.exit31:                                 ; preds = %__internal_fmad.exit.i12, %178
  %r.0.i27 = phi float [ %185, %178 ], [ %.08.i26, %__internal_fmad.exit.i12 ], !dbg !36
  %186 = fmul float %91, 5.000000e-01, !dbg !37
  %187 = fmul float %90, 5.000000e-01, !dbg !37
  %188 = fadd float %r.0.i, 1.000000e+00, !dbg !38
  %189 = fadd float %r.0.i27, 1.000000e+00, !dbg !38
  %190 = fmul float %187, %188, !dbg !39
  %191 = fmul float %186, %189, !dbg !39
  %192 = bitcast float %54 to i32, !dbg !40
  %193 = bitcast float %55 to i32, !dbg !40
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %192, i32 %193, ptr addrspace(1) %17, i1 true) #3, !dbg !40
  %194 = getelementptr float, ptr addrspace(1) %1, i64 %16, !dbg !41
  %195 = bitcast float %190 to i32, !dbg !42
  %196 = bitcast float %191 to i32, !dbg !42
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %195, i32 %196, ptr addrspace(1) %194, i1 true) #3, !dbg !42
  ret void, !dbg !43
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cpshesj2k3qlpvbf2ujg6y5btytsanip44qaipllaectiuj2sabu.py", directory: "inductor_cache/ps")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_3, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_3, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_3", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_convolution_gelu_3", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 26, column: 39, scope: !7)
!17 = !DILocation(line: 27, column: 30, scope: !7)
!18 = !DILocation(line: 27, column: 35, scope: !7)
!19 = !DILocation(line: 28, column: 30, scope: !7)
!20 = !DILocation(line: 28, column: 35, scope: !7)
!21 = !DILocation(line: 29, column: 30, scope: !7)
!22 = !DILocation(line: 29, column: 35, scope: !7)
!23 = !DILocation(line: 30, column: 31, scope: !7)
!24 = !DILocation(line: 30, column: 36, scope: !7)
!25 = !DILocation(line: 31, column: 31, scope: !7)
!26 = !DILocation(line: 31, column: 36, scope: !7)
!27 = !DILocation(line: 32, column: 18, scope: !7)
!28 = !DILocation(line: 33, column: 18, scope: !7)
!29 = !DILocation(line: 35, column: 18, scope: !7)
!30 = !DILocation(line: 36, column: 26, scope: !7)
!31 = !DILocation(line: 38, column: 19, scope: !7)
!32 = !DILocation(line: 41, column: 19, scope: !7)
!33 = !DILocation(line: 42, column: 20, scope: !7)
!34 = !DILocation(line: 43, column: 20, scope: !7)
!35 = !DILocation(line: 47, column: 20, scope: !7)
!36 = !DILocation(line: 48, column: 26, scope: !7)
!37 = !DILocation(line: 45, column: 20, scope: !7)
!38 = !DILocation(line: 49, column: 20, scope: !7)
!39 = !DILocation(line: 50, column: 20, scope: !7)
!40 = !DILocation(line: 51, column: 39, scope: !7)
!41 = !DILocation(line: 52, column: 28, scope: !7)
!42 = !DILocation(line: 52, column: 40, scope: !7)
!43 = !DILocation(line: 52, column: 4, scope: !7)
