# csc346 3-15-19

## Designing Adder

- Half adder (2 bits)
- full adder (3)
- n-bit adder (n)

## Half Adder (2 bits)

1. Determine num. inputs and outputs
- 2 inputs (x and y)
- 2 outputs (sum and carry)

2. Derive truth table
| x | y | sum | cout |
| - | - | - | - |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

3. Simplify with k-map

Sum:
| | 0 | 1 |
| - | - | - |
| 0 | 0 | 1 |
| 1 | 1 | 0 |

Cout:
| | 0 | 1 |
| - | - | - |
| 0 | 0 | 0 |
| 1 | 0 | 1 |


Sum = $x'y + x'y = x \oplus y$

Cout = $xy$

4. Draw logic diagram and
5. Build circuit

## Full adder (3 bits)

- 3 inputs
	- x, y and cin (carry in)

2.

| x | y | cin | sum | cout |
| - | - | - | - | - |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

3.

| | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |

$F = x'y'\text{cin} + x'y\text{cin}' + xy\text{cin}$


The full adder = Half-adder OR Half-adder

## Verlog level

1. behavioral level (based on function)
2. data flow level (based on functions and more)
3. structural elvel (based on logic diagram - very detailed)

### full adder

```
module fulladder(x,y,cin,sum,cout)
	input x, y, cin;
	output sum, cout;
	assign {sum, cout} x + y + cin;
	assign cout = x & y | x & cin | y & cin;
	assign sum = x^y^cin;

```
