 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:45:21 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_HVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_HVT)         0.20       0.20 f
  U467/Y (NBUFFX2_HVT)                     0.11       0.31 f
  U589/Y (XOR2X1_HVT)                      0.22       0.53 r
  U590/Y (NOR2X0_HVT)                      0.12       0.65 f
  U482/Y (OAI21X1_HVT)                     0.16       0.81 r
  U684/Y (AOI21X1_HVT)                     0.15       0.95 f
  U481/Y (OAI21X1_HVT)                     0.16       1.11 r
  U465/Y (AOI21X1_HVT)                     0.14       1.25 f
  U480/Y (OAI21X2_RVT)                     0.15       1.40 r
  U1329/Y (AOI21X1_HVT)                    0.16       1.56 f
  U1332/Y (XOR2X1_HVT)                     0.14       1.70 r
  U1333/Y (NAND2X0_HVT)                    0.06       1.76 f
  U1337/Y (NAND4X0_HVT)                    0.06       1.81 r
  Delay3_out1_reg[34]/D (DFFX1_HVT)        0.00       1.81 r
  data arrival time                                   1.81

  clock clk (rise edge)                    1.92       1.92
  clock network delay (ideal)              0.00       1.92
  Delay3_out1_reg[34]/CLK (DFFX1_HVT)      0.00       1.92 r
  library setup time                      -0.10       1.83
  data required time                                  1.83
  -----------------------------------------------------------
  data required time                                  1.83
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
