machine m
  state s1
    bla => s1
  end
  state s2
  end
  
end