;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 1.8.2018. 14:42:45
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x23610000  	9057
0x0008	0x23590000  	9049
0x000C	0x23590000  	9049
0x0010	0x23590000  	9049
0x0014	0x23590000  	9049
0x0018	0x23590000  	9049
0x001C	0x23590000  	9049
0x0020	0x23590000  	9049
0x0024	0x23590000  	9049
0x0028	0x23590000  	9049
0x002C	0x23590000  	9049
0x0030	0x23590000  	9049
0x0034	0x23590000  	9049
0x0038	0x23590000  	9049
0x003C	0x23590000  	9049
0x0040	0x23590000  	9049
0x0044	0x23590000  	9049
0x0048	0x23590000  	9049
0x004C	0x23590000  	9049
0x0050	0x23590000  	9049
0x0054	0x23590000  	9049
0x0058	0x23590000  	9049
0x005C	0x23590000  	9049
0x0060	0x23590000  	9049
0x0064	0x23590000  	9049
0x0068	0x23590000  	9049
0x006C	0x23590000  	9049
0x0070	0x23590000  	9049
0x0074	0x23590000  	9049
0x0078	0x23590000  	9049
0x007C	0x23590000  	9049
0x0080	0x23590000  	9049
0x0084	0x23590000  	9049
0x0088	0x23590000  	9049
0x008C	0x23590000  	9049
0x0090	0x23590000  	9049
0x0094	0x23590000  	9049
0x0098	0x23590000  	9049
0x009C	0x23590000  	9049
0x00A0	0x23590000  	9049
0x00A4	0x23590000  	9049
0x00A8	0x23590000  	9049
0x00AC	0x23590000  	9049
0x00B0	0x23590000  	9049
0x00B4	0x23590000  	9049
0x00B8	0x23590000  	9049
0x00BC	0x23590000  	9049
0x00C0	0x23590000  	9049
0x00C4	0x23590000  	9049
0x00C8	0x23590000  	9049
0x00CC	0x23590000  	9049
0x00D0	0x23590000  	9049
0x00D4	0x23590000  	9049
0x00D8	0x23590000  	9049
0x00DC	0x23590000  	9049
0x00E0	0x23590000  	9049
0x00E4	0x23590000  	9049
0x00E8	0x23590000  	9049
0x00EC	0x23590000  	9049
0x00F0	0x23590000  	9049
0x00F4	0x23590000  	9049
0x00F8	0x23590000  	9049
0x00FC	0x23590000  	9049
0x0100	0x23590000  	9049
0x0104	0x23590000  	9049
0x0108	0x23590000  	9049
0x010C	0x23590000  	9049
0x0110	0x23590000  	9049
0x0114	0x23590000  	9049
0x0118	0x23590000  	9049
0x011C	0x23590000  	9049
0x0120	0x23590000  	9049
0x0124	0x23590000  	9049
0x0128	0x23590000  	9049
0x012C	0x23590000  	9049
0x0130	0x23590000  	9049
0x0134	0x23590000  	9049
0x0138	0x23590000  	9049
0x013C	0x23590000  	9049
0x0140	0x23590000  	9049
0x0144	0x23590000  	9049
0x0148	0x23590000  	9049
0x014C	0x23590000  	9049
; end of ____SysVT
_main:
;Click_3DHALL5_STM.c, 73 :: 		void main()
0x2360	0xF000F80E  BL	9088
0x2364	0xF000FA54  BL	10256
0x2368	0xF7FFFFEC  BL	9028
0x236C	0xF000FA02  BL	10100
;Click_3DHALL5_STM.c, 75 :: 		systemInit();
0x2370	0xF7FFFF42  BL	_systemInit+0
;Click_3DHALL5_STM.c, 76 :: 		applicationInit();
0x2374	0xF7FFFFD4  BL	_applicationInit+0
;Click_3DHALL5_STM.c, 78 :: 		while (1)
L_main4:
;Click_3DHALL5_STM.c, 80 :: 		applicationTask();
0x2378	0xF7FFFF72  BL	_applicationTask+0
;Click_3DHALL5_STM.c, 81 :: 		}
0x237C	0xE7FC    B	L_main4
;Click_3DHALL5_STM.c, 82 :: 		}
L_end_main:
L__main_end_loop:
0x237E	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x213C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x213E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x2142	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x2146	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x214A	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x214C	0xB001    ADD	SP, SP, #4
0x214E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x21BC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x21BE	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x21C2	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x21C6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x21CA	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x21CC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x21D0	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x21D2	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x21D4	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x21D6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x21DA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x21DE	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x21E0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x21E4	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x21E6	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x21E8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x21EC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x21F0	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x21F2	0xB001    ADD	SP, SP, #4
0x21F4	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_3DHALL5_STM.c, 35 :: 		void systemInit()
0x21F8	0xB081    SUB	SP, SP, #4
0x21FA	0xF8CDE000  STR	LR, [SP, #0]
;Click_3DHALL5_STM.c, 37 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x21FE	0x2201    MOVS	R2, #1
0x2200	0x2107    MOVS	R1, #7
0x2202	0x2000    MOVS	R0, #0
0x2204	0xF7FFFEEA  BL	_mikrobus_gpioInit+0
;Click_3DHALL5_STM.c, 38 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x2208	0x2200    MOVS	R2, #0
0x220A	0x2102    MOVS	R1, #2
0x220C	0x2000    MOVS	R0, #0
0x220E	0xF7FFFEE5  BL	_mikrobus_gpioInit+0
;Click_3DHALL5_STM.c, 39 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x2212	0x2200    MOVS	R2, #0
0x2214	0x2101    MOVS	R1, #1
0x2216	0x2000    MOVS	R0, #0
0x2218	0xF7FFFEE0  BL	_mikrobus_gpioInit+0
;Click_3DHALL5_STM.c, 40 :: 		mikrobus_spiInit( _MIKROBUS1, &_C3DHALL5_SPI_CFG[0] );
0x221C	0x480E    LDR	R0, [PC, #56]
0x221E	0x4601    MOV	R1, R0
0x2220	0x2000    MOVS	R0, #0
0x2222	0xF7FFFF4F  BL	_mikrobus_spiInit+0
;Click_3DHALL5_STM.c, 41 :: 		mikrobus_logInit( _LOG_USBUART_A, 115200 );
0x2226	0xF44F31E1  MOV	R1, #115200
0x222A	0x2020    MOVS	R0, #32
0x222C	0xF7FFFF62  BL	_mikrobus_logInit+0
;Click_3DHALL5_STM.c, 42 :: 		mikrobus_logWrite(" --- System init --- ", _LOG_LINE);
0x2230	0x480A    LDR	R0, [PC, #40]
0x2232	0x2102    MOVS	R1, #2
0x2234	0xF7FFFEF4  BL	_mikrobus_logWrite+0
;Click_3DHALL5_STM.c, 43 :: 		Delay_ms( 100 );
0x2238	0xF644777F  MOVW	R7, #20351
0x223C	0xF2C00712  MOVT	R7, #18
L_systemInit0:
0x2240	0x1E7F    SUBS	R7, R7, #1
0x2242	0xD1FD    BNE	L_systemInit0
0x2244	0xBF00    NOP
0x2246	0xBF00    NOP
0x2248	0xBF00    NOP
0x224A	0xBF00    NOP
0x224C	0xBF00    NOP
;Click_3DHALL5_STM.c, 44 :: 		}
L_end_systemInit:
0x224E	0xF8DDE000  LDR	LR, [SP, #0]
0x2252	0xB001    ADD	SP, SP, #4
0x2254	0x4770    BX	LR
0x2256	0xBF00    NOP
0x2258	0x27600000  	__C3DHALL5_SPI_CFG+0
0x225C	0x00002000  	?lstr1_Click_3DHALL5_STM+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_STM32F107VC.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1FDC	0xB081    SUB	SP, SP, #4
0x1FDE	0xF8CDE000  STR	LR, [SP, #0]
0x1FE2	0xFA5FF981  UXTB	R9, R1
0x1FE6	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;easymx_v7_STM32F107VC.c, 164 :: 		switch( bus )
0x1FEA	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x1FEC	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x1FF0	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x1FF4	0xF7FFFCD8  BL	easymx_v7_STM32F107VC__gpioInit_1+0
0x1FF8	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x1FFA	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x1FFE	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x2002	0xF7FFFDAD  BL	easymx_v7_STM32F107VC__gpioInit_2+0
0x2006	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x2008	0x2001    MOVS	R0, #1
0x200A	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x200C	0x2800    CMP	R0, #0
0x200E	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x2010	0x2801    CMP	R0, #1
0x2012	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x2014	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_STM32F107VC.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x2016	0xF8DDE000  LDR	LR, [SP, #0]
0x201A	0xB001    ADD	SP, SP, #4
0x201C	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_STM32F107VC__gpioInit_1:
;__em_f107vc_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x19A8	0xB081    SUB	SP, SP, #4
0x19AA	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 83 :: 		switch( pin )
0x19AE	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_10
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4 ); break;
L_easymx_v7_STM32F107VC__gpioInit_12:
0x19B0	0x2901    CMP	R1, #1
0x19B2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_13
; dir end address is: 4 (R1)
0x19B4	0xF2400110  MOVW	R1, #16
0x19B8	0x4865    LDR	R0, [PC, #404]
0x19BA	0xF7FFFD63  BL	_GPIO_Digital_Input+0
0x19BE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_14
L_easymx_v7_STM32F107VC__gpioInit_13:
0x19C0	0xF2400110  MOVW	R1, #16
0x19C4	0x4862    LDR	R0, [PC, #392]
0x19C6	0xF7FFFD4F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_14:
0x19CA	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2 ); break;
L_easymx_v7_STM32F107VC__gpioInit_15:
; dir start address is: 4 (R1)
0x19CC	0x2901    CMP	R1, #1
0x19CE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_16
; dir end address is: 4 (R1)
0x19D0	0xF2400104  MOVW	R1, #4
0x19D4	0x485F    LDR	R0, [PC, #380]
0x19D6	0xF7FFFD55  BL	_GPIO_Digital_Input+0
0x19DA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_17
L_easymx_v7_STM32F107VC__gpioInit_16:
0x19DC	0xF2400104  MOVW	R1, #4
0x19E0	0x485C    LDR	R0, [PC, #368]
0x19E2	0xF7FFFD41  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_17:
0x19E6	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13); break;
L_easymx_v7_STM32F107VC__gpioInit_18:
; dir start address is: 4 (R1)
0x19E8	0x2901    CMP	R1, #1
0x19EA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_19
; dir end address is: 4 (R1)
0x19EC	0xF2420100  MOVW	R1, #8192
0x19F0	0x4859    LDR	R0, [PC, #356]
0x19F2	0xF7FFFD47  BL	_GPIO_Digital_Input+0
0x19F6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_110
L_easymx_v7_STM32F107VC__gpioInit_19:
0x19F8	0xF2420100  MOVW	R1, #8192
0x19FC	0x4856    LDR	R0, [PC, #344]
0x19FE	0xF7FFFD33  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_110:
0x1A02	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_111:
; dir start address is: 4 (R1)
0x1A04	0x2901    CMP	R1, #1
0x1A06	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_112
; dir end address is: 4 (R1)
0x1A08	0xF2404100  MOVW	R1, #1024
0x1A0C	0x4851    LDR	R0, [PC, #324]
0x1A0E	0xF7FFFD39  BL	_GPIO_Digital_Input+0
0x1A12	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_113
L_easymx_v7_STM32F107VC__gpioInit_112:
0x1A14	0xF2404100  MOVW	R1, #1024
0x1A18	0x484E    LDR	R0, [PC, #312]
0x1A1A	0xF7FFFD25  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_113:
0x1A1E	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_114:
; dir start address is: 4 (R1)
0x1A20	0x2901    CMP	R1, #1
0x1A22	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_115
; dir end address is: 4 (R1)
0x1A24	0xF6400100  MOVW	R1, #2048
0x1A28	0x484A    LDR	R0, [PC, #296]
0x1A2A	0xF7FFFD2B  BL	_GPIO_Digital_Input+0
0x1A2E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_116
L_easymx_v7_STM32F107VC__gpioInit_115:
0x1A30	0xF6400100  MOVW	R1, #2048
0x1A34	0x4847    LDR	R0, [PC, #284]
0x1A36	0xF7FFFD17  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_116:
0x1A3A	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_117:
; dir start address is: 4 (R1)
0x1A3C	0x2901    CMP	R1, #1
0x1A3E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_118
; dir end address is: 4 (R1)
0x1A40	0xF2410100  MOVW	R1, #4096
0x1A44	0x4843    LDR	R0, [PC, #268]
0x1A46	0xF7FFFD1D  BL	_GPIO_Digital_Input+0
0x1A4A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_119
L_easymx_v7_STM32F107VC__gpioInit_118:
0x1A4C	0xF2410100  MOVW	R1, #4096
0x1A50	0x4840    LDR	R0, [PC, #256]
0x1A52	0xF7FFFD09  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_119:
0x1A56	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 ); break;
L_easymx_v7_STM32F107VC__gpioInit_120:
; dir start address is: 4 (R1)
0x1A58	0x2901    CMP	R1, #1
0x1A5A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_121
; dir end address is: 4 (R1)
0x1A5C	0xF2400101  MOVW	R1, #1
0x1A60	0x483B    LDR	R0, [PC, #236]
0x1A62	0xF7FFFD0F  BL	_GPIO_Digital_Input+0
0x1A66	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_122
L_easymx_v7_STM32F107VC__gpioInit_121:
0x1A68	0xF2400101  MOVW	R1, #1
0x1A6C	0x4838    LDR	R0, [PC, #224]
0x1A6E	0xF7FFFCFB  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_122:
0x1A72	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_123:
; dir start address is: 4 (R1)
0x1A74	0x2901    CMP	R1, #1
0x1A76	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_124
; dir end address is: 4 (R1)
0x1A78	0xF2404100  MOVW	R1, #1024
0x1A7C	0x4836    LDR	R0, [PC, #216]
0x1A7E	0xF7FFFD01  BL	_GPIO_Digital_Input+0
0x1A82	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_125
L_easymx_v7_STM32F107VC__gpioInit_124:
0x1A84	0xF2404100  MOVW	R1, #1024
0x1A88	0x4833    LDR	R0, [PC, #204]
0x1A8A	0xF7FFFCED  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_125:
0x1A8E	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_9 ); break;
L_easymx_v7_STM32F107VC__gpioInit_126:
; dir start address is: 4 (R1)
0x1A90	0x2901    CMP	R1, #1
0x1A92	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_127
; dir end address is: 4 (R1)
0x1A94	0xF2402100  MOVW	R1, #512
0x1A98	0x482F    LDR	R0, [PC, #188]
0x1A9A	0xF7FFFCF3  BL	_GPIO_Digital_Input+0
0x1A9E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_128
L_easymx_v7_STM32F107VC__gpioInit_127:
0x1AA0	0xF2402100  MOVW	R1, #512
0x1AA4	0x482C    LDR	R0, [PC, #176]
0x1AA6	0xF7FFFCDF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_128:
0x1AAA	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8 ); break;
L_easymx_v7_STM32F107VC__gpioInit_129:
; dir start address is: 4 (R1)
0x1AAC	0x2901    CMP	R1, #1
0x1AAE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_130
; dir end address is: 4 (R1)
0x1AB0	0xF2401100  MOVW	R1, #256
0x1AB4	0x4828    LDR	R0, [PC, #160]
0x1AB6	0xF7FFFCE5  BL	_GPIO_Digital_Input+0
0x1ABA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_131
L_easymx_v7_STM32F107VC__gpioInit_130:
0x1ABC	0xF2401100  MOVW	R1, #256
0x1AC0	0x4825    LDR	R0, [PC, #148]
0x1AC2	0xF7FFFCD1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_131:
0x1AC6	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_132:
; dir start address is: 4 (R1)
0x1AC8	0x2901    CMP	R1, #1
0x1ACA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_133
; dir end address is: 4 (R1)
0x1ACC	0xF2400140  MOVW	R1, #64
0x1AD0	0x4822    LDR	R0, [PC, #136]
0x1AD2	0xF7FFFCD7  BL	_GPIO_Digital_Input+0
0x1AD6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_134
L_easymx_v7_STM32F107VC__gpioInit_133:
0x1AD8	0xF2400140  MOVW	R1, #64
0x1ADC	0x481F    LDR	R0, [PC, #124]
0x1ADE	0xF7FFFCC3  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_134:
0x1AE2	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_135:
; dir start address is: 4 (R1)
0x1AE4	0x2901    CMP	R1, #1
0x1AE6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_136
; dir end address is: 4 (R1)
0x1AE8	0xF2400180  MOVW	R1, #128
0x1AEC	0x481B    LDR	R0, [PC, #108]
0x1AEE	0xF7FFFCC9  BL	_GPIO_Digital_Input+0
0x1AF2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_137
L_easymx_v7_STM32F107VC__gpioInit_136:
0x1AF4	0xF2400180  MOVW	R1, #128
0x1AF8	0x4818    LDR	R0, [PC, #96]
0x1AFA	0xF7FFFCB5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_137:
0x1AFE	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_138:
0x1B00	0x2001    MOVS	R0, #1
0x1B02	0xE020    B	L_end__gpioInit_1
;__em_f107vc_gpio.c, 98 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1B04	0x2800    CMP	R0, #0
0x1B06	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_12
0x1B0A	0x2801    CMP	R0, #1
0x1B0C	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_15
0x1B10	0x2802    CMP	R0, #2
0x1B12	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_18
0x1B16	0x2803    CMP	R0, #3
0x1B18	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_111
0x1B1C	0x2804    CMP	R0, #4
0x1B1E	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_114
0x1B22	0x2805    CMP	R0, #5
0x1B24	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_117
0x1B28	0x2806    CMP	R0, #6
0x1B2A	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_120
0x1B2E	0x2807    CMP	R0, #7
0x1B30	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_123
0x1B32	0x2808    CMP	R0, #8
0x1B34	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_126
0x1B36	0x2809    CMP	R0, #9
0x1B38	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_129
0x1B3A	0x280A    CMP	R0, #10
0x1B3C	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_132
0x1B3E	0x280B    CMP	R0, #11
0x1B40	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1B42	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_138
L_easymx_v7_STM32F107VC__gpioInit_11:
;__em_f107vc_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x1B44	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x1B46	0xF8DDE000  LDR	LR, [SP, #0]
0x1B4A	0xB001    ADD	SP, SP, #4
0x1B4C	0x4770    BX	LR
0x1B4E	0xBF00    NOP
0x1B50	0x08004001  	GPIOA_BASE+0
0x1B54	0x10004001  	GPIOC_BASE+0
0x1B58	0x14004001  	GPIOD_BASE+0
0x1B5C	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1484	0xB081    SUB	SP, SP, #4
0x1486	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x148A	0xF04F0242  MOV	R2, #66
0x148E	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1490	0xF7FFFC2E  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x1494	0xF8DDE000  LDR	LR, [SP, #0]
0x1498	0xB001    ADD	SP, SP, #4
0x149A	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0CF0	0xB081    SUB	SP, SP, #4
0x0CF2	0xF8CDE000  STR	LR, [SP, #0]
0x0CF6	0xB28C    UXTH	R4, R1
0x0CF8	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0CFA	0x4B77    LDR	R3, [PC, #476]
0x0CFC	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0D00	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0D02	0x4618    MOV	R0, R3
0x0D04	0xF7FFFE50  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0D08	0xF1B40FFF  CMP	R4, #255
0x0D0C	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0D0E	0x4B73    LDR	R3, [PC, #460]
0x0D10	0x429D    CMP	R5, R3
0x0D12	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0D14	0xF04F3333  MOV	R3, #858993459
0x0D18	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0D1A	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0D1C	0x2D42    CMP	R5, #66
0x0D1E	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0D20	0xF04F3344  MOV	R3, #1145324612
0x0D24	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0D26	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0D28	0xF64F73FF  MOVW	R3, #65535
0x0D2C	0x429C    CMP	R4, R3
0x0D2E	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0D30	0x4B6A    LDR	R3, [PC, #424]
0x0D32	0x429D    CMP	R5, R3
0x0D34	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0D36	0xF04F3333  MOV	R3, #858993459
0x0D3A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0D3C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0D3E	0xF04F3333  MOV	R3, #858993459
0x0D42	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0D44	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0D46	0x2D42    CMP	R5, #66
0x0D48	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0D4A	0xF04F3344  MOV	R3, #1145324612
0x0D4E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0D50	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0D52	0xF04F3344  MOV	R3, #1145324612
0x0D56	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0D58	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0D5A	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0D5C	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0D5E	0xF0050301  AND	R3, R5, #1
0x0D62	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0D64	0x2100    MOVS	R1, #0
0x0D66	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0D68	0xF0050302  AND	R3, R5, #2
0x0D6C	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0D6E	0xF40573C0  AND	R3, R5, #384
0x0D72	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0D74	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0D76	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0D78	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0D7A	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0D7C	0xF0050304  AND	R3, R5, #4
0x0D80	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0D82	0xF0050320  AND	R3, R5, #32
0x0D86	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0D88	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0D8A	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0D8C	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0D8E	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0D90	0xF0050308  AND	R3, R5, #8
0x0D94	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0D96	0xF0050320  AND	R3, R5, #32
0x0D9A	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0D9C	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0D9E	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0DA0	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0DA2	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0DA4	0x4B4E    LDR	R3, [PC, #312]
0x0DA6	0xEA050303  AND	R3, R5, R3, LSL #0
0x0DAA	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0DAC	0x2003    MOVS	R0, #3
0x0DAE	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0DB0	0xF4057300  AND	R3, R5, #512
0x0DB4	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0DB6	0x2002    MOVS	R0, #2
0x0DB8	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0DBA	0xF4056380  AND	R3, R5, #1024
0x0DBE	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0DC0	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0DC2	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0DC4	0xF005030C  AND	R3, R5, #12
0x0DC8	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0DCA	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0DCC	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0DCE	0xF00403FF  AND	R3, R4, #255
0x0DD2	0xB29B    UXTH	R3, R3
0x0DD4	0x2B00    CMP	R3, #0
0x0DD6	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0DD8	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0DDA	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0DDC	0xFA1FF884  UXTH	R8, R4
0x0DE0	0x4632    MOV	R2, R6
0x0DE2	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0DE4	0x2808    CMP	R0, #8
0x0DE6	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0DE8	0xF04F0301  MOV	R3, #1
0x0DEC	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0DF0	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0DF4	0x42A3    CMP	R3, R4
0x0DF6	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0DF8	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0DFA	0xF04F030F  MOV	R3, #15
0x0DFE	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0E00	0x43DB    MVN	R3, R3
0x0E02	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0E06	0xFA01F305  LSL	R3, R1, R5
0x0E0A	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0E0E	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0E10	0xF4067381  AND	R3, R6, #258
0x0E14	0xF5B37F81  CMP	R3, #258
0x0E18	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0E1A	0xF2020414  ADDW	R4, R2, #20
0x0E1E	0xF04F0301  MOV	R3, #1
0x0E22	0x4083    LSLS	R3, R0
0x0E24	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0E26	0xF0060382  AND	R3, R6, #130
0x0E2A	0x2B82    CMP	R3, #130
0x0E2C	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0E2E	0xF2020410  ADDW	R4, R2, #16
0x0E32	0xF04F0301  MOV	R3, #1
0x0E36	0x4083    LSLS	R3, R0
0x0E38	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0E3A	0x462F    MOV	R7, R5
0x0E3C	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0E3E	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0E40	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0E42	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0E44	0xFA1FF088  UXTH	R0, R8
0x0E48	0x460F    MOV	R7, R1
0x0E4A	0x4631    MOV	R1, R6
0x0E4C	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0E4E	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0E50	0x460F    MOV	R7, R1
0x0E52	0x4629    MOV	R1, R5
0x0E54	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0E56	0xF1B00FFF  CMP	R0, #255
0x0E5A	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0E5C	0x1D33    ADDS	R3, R6, #4
0x0E5E	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0E62	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0E64	0x2A08    CMP	R2, #8
0x0E66	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0E68	0xF2020408  ADDW	R4, R2, #8
0x0E6C	0xF04F0301  MOV	R3, #1
0x0E70	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0E74	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0E78	0x42A3    CMP	R3, R4
0x0E7A	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0E7C	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0E7E	0xF04F030F  MOV	R3, #15
0x0E82	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0E84	0x43DB    MVN	R3, R3
0x0E86	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0E8A	0xFA07F305  LSL	R3, R7, R5
0x0E8E	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0E92	0xF4017381  AND	R3, R1, #258
0x0E96	0xF5B37F81  CMP	R3, #258
0x0E9A	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0E9C	0xF2060514  ADDW	R5, R6, #20
0x0EA0	0xF2020408  ADDW	R4, R2, #8
0x0EA4	0xF04F0301  MOV	R3, #1
0x0EA8	0x40A3    LSLS	R3, R4
0x0EAA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0EAC	0xF0010382  AND	R3, R1, #130
0x0EB0	0x2B82    CMP	R3, #130
0x0EB2	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0EB4	0xF2060510  ADDW	R5, R6, #16
0x0EB8	0xF2020408  ADDW	R4, R2, #8
0x0EBC	0xF04F0301  MOV	R3, #1
0x0EC0	0x40A3    LSLS	R3, R4
0x0EC2	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0EC4	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0EC6	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0EC8	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0ECA	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0ECC	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0ED0	0xF8DDE000  LDR	LR, [SP, #0]
0x0ED4	0xB001    ADD	SP, SP, #4
0x0ED6	0x4770    BX	LR
0x0ED8	0xFC00FFFF  	#-1024
0x0EDC	0x00140008  	#524308
0x0EE0	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x09A8	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x09AA	0x4919    LDR	R1, [PC, #100]
0x09AC	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x09B0	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x09B2	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x09B4	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x09B6	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x09B8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x09BA	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x09BC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x09BE	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x09C0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x09C2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x09C4	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x09C6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x09C8	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x09CA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x09CC	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x09CE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x09D2	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x09D4	0x490F    LDR	R1, [PC, #60]
0x09D6	0x4288    CMP	R0, R1
0x09D8	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x09DA	0x490F    LDR	R1, [PC, #60]
0x09DC	0x4288    CMP	R0, R1
0x09DE	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x09E0	0x490E    LDR	R1, [PC, #56]
0x09E2	0x4288    CMP	R0, R1
0x09E4	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x09E6	0x490E    LDR	R1, [PC, #56]
0x09E8	0x4288    CMP	R0, R1
0x09EA	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x09EC	0x490D    LDR	R1, [PC, #52]
0x09EE	0x4288    CMP	R0, R1
0x09F0	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x09F2	0x490D    LDR	R1, [PC, #52]
0x09F4	0x4288    CMP	R0, R1
0x09F6	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x09F8	0x490C    LDR	R1, [PC, #48]
0x09FA	0x4288    CMP	R0, R1
0x09FC	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x09FE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0A00	0x490B    LDR	R1, [PC, #44]
0x0A02	0x6809    LDR	R1, [R1, #0]
0x0A04	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0A08	0x4909    LDR	R1, [PC, #36]
0x0A0A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0A0C	0xB001    ADD	SP, SP, #4
0x0A0E	0x4770    BX	LR
0x0A10	0xFC00FFFF  	#-1024
0x0A14	0x08004001  	#1073809408
0x0A18	0x0C004001  	#1073810432
0x0A1C	0x10004001  	#1073811456
0x0A20	0x14004001  	#1073812480
0x0A24	0x18004001  	#1073813504
0x0A28	0x1C004001  	#1073814528
0x0A2C	0x20004001  	#1073815552
0x0A30	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1468	0xB081    SUB	SP, SP, #4
0x146A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x146E	0x4A04    LDR	R2, [PC, #16]
0x1470	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1472	0xF7FFFC3D  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x1476	0xF8DDE000  LDR	LR, [SP, #0]
0x147A	0xB001    ADD	SP, SP, #4
0x147C	0x4770    BX	LR
0x147E	0xBF00    NOP
0x1480	0x00140008  	#524308
; end of _GPIO_Digital_Output
easymx_v7_STM32F107VC__gpioInit_2:
;__em_f107vc_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1B60	0xB081    SUB	SP, SP, #4
0x1B62	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 104 :: 		switch( pin )
0x1B66	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_239
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_241:
0x1B68	0x2901    CMP	R1, #1
0x1B6A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_242
; dir end address is: 4 (R1)
0x1B6C	0xF2400120  MOVW	R1, #32
0x1B70	0x4865    LDR	R0, [PC, #404]
0x1B72	0xF7FFFC87  BL	_GPIO_Digital_Input+0
0x1B76	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_243
L_easymx_v7_STM32F107VC__gpioInit_242:
0x1B78	0xF2400120  MOVW	R1, #32
0x1B7C	0x4862    LDR	R0, [PC, #392]
0x1B7E	0xF7FFFC73  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_243:
0x1B82	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_3 ); break;
L_easymx_v7_STM32F107VC__gpioInit_244:
; dir start address is: 4 (R1)
0x1B84	0x2901    CMP	R1, #1
0x1B86	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_245
; dir end address is: 4 (R1)
0x1B88	0xF2400108  MOVW	R1, #8
0x1B8C	0x485F    LDR	R0, [PC, #380]
0x1B8E	0xF7FFFC79  BL	_GPIO_Digital_Input+0
0x1B92	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_246
L_easymx_v7_STM32F107VC__gpioInit_245:
0x1B94	0xF2400108  MOVW	R1, #8
0x1B98	0x485C    LDR	R0, [PC, #368]
0x1B9A	0xF7FFFC65  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_246:
0x1B9E	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_14); break;
L_easymx_v7_STM32F107VC__gpioInit_247:
; dir start address is: 4 (R1)
0x1BA0	0x2901    CMP	R1, #1
0x1BA2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_248
; dir end address is: 4 (R1)
0x1BA4	0xF2440100  MOVW	R1, #16384
0x1BA8	0x4859    LDR	R0, [PC, #356]
0x1BAA	0xF7FFFC6B  BL	_GPIO_Digital_Input+0
0x1BAE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_249
L_easymx_v7_STM32F107VC__gpioInit_248:
0x1BB0	0xF2440100  MOVW	R1, #16384
0x1BB4	0x4856    LDR	R0, [PC, #344]
0x1BB6	0xF7FFFC57  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_249:
0x1BBA	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_250:
; dir start address is: 4 (R1)
0x1BBC	0x2901    CMP	R1, #1
0x1BBE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_251
; dir end address is: 4 (R1)
0x1BC0	0xF2404100  MOVW	R1, #1024
0x1BC4	0x4851    LDR	R0, [PC, #324]
0x1BC6	0xF7FFFC5D  BL	_GPIO_Digital_Input+0
0x1BCA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_252
L_easymx_v7_STM32F107VC__gpioInit_251:
0x1BCC	0xF2404100  MOVW	R1, #1024
0x1BD0	0x484E    LDR	R0, [PC, #312]
0x1BD2	0xF7FFFC49  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_252:
0x1BD6	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_253:
; dir start address is: 4 (R1)
0x1BD8	0x2901    CMP	R1, #1
0x1BDA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_254
; dir end address is: 4 (R1)
0x1BDC	0xF6400100  MOVW	R1, #2048
0x1BE0	0x484A    LDR	R0, [PC, #296]
0x1BE2	0xF7FFFC4F  BL	_GPIO_Digital_Input+0
0x1BE6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_255
L_easymx_v7_STM32F107VC__gpioInit_254:
0x1BE8	0xF6400100  MOVW	R1, #2048
0x1BEC	0x4847    LDR	R0, [PC, #284]
0x1BEE	0xF7FFFC3B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_255:
0x1BF2	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_256:
; dir start address is: 4 (R1)
0x1BF4	0x2901    CMP	R1, #1
0x1BF6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_257
; dir end address is: 4 (R1)
0x1BF8	0xF2410100  MOVW	R1, #4096
0x1BFC	0x4843    LDR	R0, [PC, #268]
0x1BFE	0xF7FFFC41  BL	_GPIO_Digital_Input+0
0x1C02	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_258
L_easymx_v7_STM32F107VC__gpioInit_257:
0x1C04	0xF2410100  MOVW	R1, #4096
0x1C08	0x4840    LDR	R0, [PC, #256]
0x1C0A	0xF7FFFC2D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_258:
0x1C0E	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_259:
; dir start address is: 4 (R1)
0x1C10	0x2901    CMP	R1, #1
0x1C12	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_260
; dir end address is: 4 (R1)
0x1C14	0xF2410100  MOVW	R1, #4096
0x1C18	0x483D    LDR	R0, [PC, #244]
0x1C1A	0xF7FFFC33  BL	_GPIO_Digital_Input+0
0x1C1E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_261
L_easymx_v7_STM32F107VC__gpioInit_260:
0x1C20	0xF2410100  MOVW	R1, #4096
0x1C24	0x483A    LDR	R0, [PC, #232]
0x1C26	0xF7FFFC1F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_261:
0x1C2A	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_262:
; dir start address is: 4 (R1)
0x1C2C	0x2901    CMP	R1, #1
0x1C2E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_263
; dir end address is: 4 (R1)
0x1C30	0xF6400100  MOVW	R1, #2048
0x1C34	0x4836    LDR	R0, [PC, #216]
0x1C36	0xF7FFFC25  BL	_GPIO_Digital_Input+0
0x1C3A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_264
L_easymx_v7_STM32F107VC__gpioInit_263:
0x1C3C	0xF6400100  MOVW	R1, #2048
0x1C40	0x4833    LDR	R0, [PC, #204]
0x1C42	0xF7FFFC11  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_264:
0x1C46	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_265:
; dir start address is: 4 (R1)
0x1C48	0x2901    CMP	R1, #1
0x1C4A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_266
; dir end address is: 4 (R1)
0x1C4C	0xF2400140  MOVW	R1, #64
0x1C50	0x482F    LDR	R0, [PC, #188]
0x1C52	0xF7FFFC17  BL	_GPIO_Digital_Input+0
0x1C56	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_267
L_easymx_v7_STM32F107VC__gpioInit_266:
0x1C58	0xF2400140  MOVW	R1, #64
0x1C5C	0x482C    LDR	R0, [PC, #176]
0x1C5E	0xF7FFFC03  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_267:
0x1C62	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_268:
; dir start address is: 4 (R1)
0x1C64	0x2901    CMP	R1, #1
0x1C66	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_269
; dir end address is: 4 (R1)
0x1C68	0xF2400120  MOVW	R1, #32
0x1C6C	0x4828    LDR	R0, [PC, #160]
0x1C6E	0xF7FFFC09  BL	_GPIO_Digital_Input+0
0x1C72	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_270
L_easymx_v7_STM32F107VC__gpioInit_269:
0x1C74	0xF2400120  MOVW	R1, #32
0x1C78	0x4825    LDR	R0, [PC, #148]
0x1C7A	0xF7FFFBF5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_270:
0x1C7E	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_271:
; dir start address is: 4 (R1)
0x1C80	0x2901    CMP	R1, #1
0x1C82	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_272
; dir end address is: 4 (R1)
0x1C84	0xF2400140  MOVW	R1, #64
0x1C88	0x4822    LDR	R0, [PC, #136]
0x1C8A	0xF7FFFBFB  BL	_GPIO_Digital_Input+0
0x1C8E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_273
L_easymx_v7_STM32F107VC__gpioInit_272:
0x1C90	0xF2400140  MOVW	R1, #64
0x1C94	0x481F    LDR	R0, [PC, #124]
0x1C96	0xF7FFFBE7  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_273:
0x1C9A	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_274:
; dir start address is: 4 (R1)
0x1C9C	0x2901    CMP	R1, #1
0x1C9E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_275
; dir end address is: 4 (R1)
0x1CA0	0xF2400180  MOVW	R1, #128
0x1CA4	0x481B    LDR	R0, [PC, #108]
0x1CA6	0xF7FFFBED  BL	_GPIO_Digital_Input+0
0x1CAA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_276
L_easymx_v7_STM32F107VC__gpioInit_275:
0x1CAC	0xF2400180  MOVW	R1, #128
0x1CB0	0x4818    LDR	R0, [PC, #96]
0x1CB2	0xF7FFFBD9  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_276:
0x1CB6	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_277:
0x1CB8	0x2001    MOVS	R0, #1
0x1CBA	0xE020    B	L_end__gpioInit_2
;__em_f107vc_gpio.c, 119 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1CBC	0x2800    CMP	R0, #0
0x1CBE	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_241
0x1CC2	0x2801    CMP	R0, #1
0x1CC4	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_244
0x1CC8	0x2802    CMP	R0, #2
0x1CCA	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_247
0x1CCE	0x2803    CMP	R0, #3
0x1CD0	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_250
0x1CD4	0x2804    CMP	R0, #4
0x1CD6	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_253
0x1CDA	0x2805    CMP	R0, #5
0x1CDC	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_256
0x1CE0	0x2806    CMP	R0, #6
0x1CE2	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_259
0x1CE6	0x2807    CMP	R0, #7
0x1CE8	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_262
0x1CEA	0x2808    CMP	R0, #8
0x1CEC	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_265
0x1CEE	0x2809    CMP	R0, #9
0x1CF0	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_268
0x1CF2	0x280A    CMP	R0, #10
0x1CF4	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_271
0x1CF6	0x280B    CMP	R0, #11
0x1CF8	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1CFA	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_277
L_easymx_v7_STM32F107VC__gpioInit_240:
;__em_f107vc_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x1CFC	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x1CFE	0xF8DDE000  LDR	LR, [SP, #0]
0x1D02	0xB001    ADD	SP, SP, #4
0x1D04	0x4770    BX	LR
0x1D06	0xBF00    NOP
0x1D08	0x08004001  	GPIOA_BASE+0
0x1D0C	0x10004001  	GPIOC_BASE+0
0x1D10	0x14004001  	GPIOD_BASE+0
0x1D14	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_2
_mikrobus_spiInit:
;easymx_v7_STM32F107VC.c, 192 :: 		T_mikrobus_ret mikrobus_spiInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x20C4	0xB081    SUB	SP, SP, #4
0x20C6	0xF8CDE000  STR	LR, [SP, #0]
0x20CA	0x468B    MOV	R11, R1
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 44 (R11)
;easymx_v7_STM32F107VC.c, 194 :: 		switch( bus )
0x20CC	0xE009    B	L_mikrobus_spiInit83
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 197 :: 		case _MIKROBUS1 : return _spiInit_1( cfg );
L_mikrobus_spiInit85:
0x20CE	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x20D0	0xF7FFFC46  BL	easymx_v7_STM32F107VC__spiInit_1+0
0x20D4	0xE00A    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 200 :: 		case _MIKROBUS2 : return _spiInit_2( cfg );
L_mikrobus_spiInit86:
; cfg start address is: 44 (R11)
0x20D6	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x20D8	0xF7FFFC54  BL	easymx_v7_STM32F107VC__spiInit_2+0
0x20DC	0xE006    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 214 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_spiInit87:
0x20DE	0x2001    MOVS	R0, #1
0x20E0	0xE004    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 215 :: 		}
L_mikrobus_spiInit83:
; cfg start address is: 44 (R11)
; bus start address is: 0 (R0)
0x20E2	0x2800    CMP	R0, #0
0x20E4	0xD0F3    BEQ	L_mikrobus_spiInit85
0x20E6	0x2801    CMP	R0, #1
0x20E8	0xD0F5    BEQ	L_mikrobus_spiInit86
; bus end address is: 0 (R0)
; cfg end address is: 44 (R11)
0x20EA	0xE7F8    B	L_mikrobus_spiInit87
;easymx_v7_STM32F107VC.c, 217 :: 		}
L_end_mikrobus_spiInit:
0x20EC	0xF8DDE000  LDR	LR, [SP, #0]
0x20F0	0xB001    ADD	SP, SP, #4
0x20F2	0x4770    BX	LR
; end of _mikrobus_spiInit
easymx_v7_STM32F107VC__spiInit_1:
;__em_f107vc_spi.c, 27 :: 		static T_mikrobus_ret _spiInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1960	0xB081    SUB	SP, SP, #4
0x1962	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_spi.c, 29 :: 		SPI3_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI3_PC10_11_12 );
0x1966	0x1D01    ADDS	R1, R0, #4
0x1968	0x680A    LDR	R2, [R1, #0]
0x196A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x196C	0xB2C8    UXTB	R0, R1
0x196E	0x4611    MOV	R1, R2
0x1970	0x4A03    LDR	R2, [PC, #12]
0x1972	0xF7FFFD4F  BL	_SPI3_Init_Advanced+0
;__em_f107vc_spi.c, 30 :: 		return _MIKROBUS_OK;
0x1976	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_spi.c, 31 :: 		}
L_end__spiInit_1:
0x1978	0xF8DDE000  LDR	LR, [SP, #0]
0x197C	0xB001    ADD	SP, SP, #4
0x197E	0x4770    BX	LR
0x1980	0x26780000  	__GPIO_MODULE_SPI3_PC10_11_12+0
; end of easymx_v7_STM32F107VC__spiInit_1
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x1414	0xB083    SUB	SP, SP, #12
0x1416	0xF8CDE000  STR	LR, [SP, #0]
0x141A	0xF88D0004  STRB	R0, [SP, #4]
0x141E	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x1420	0x4C0B    LDR	R4, [PC, #44]
0x1422	0x4B0C    LDR	R3, [PC, #48]
0x1424	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x1426	0x4C0C    LDR	R4, [PC, #48]
0x1428	0x4B0C    LDR	R3, [PC, #48]
0x142A	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x142C	0x2401    MOVS	R4, #1
0x142E	0xB264    SXTB	R4, R4
0x1430	0x4B0B    LDR	R3, [PC, #44]
0x1432	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x1434	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x1436	0xF7FFFD8D  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x143A	0x9A02    LDR	R2, [SP, #8]
0x143C	0xF89D1004  LDRB	R1, [SP, #4]
0x1440	0x4808    LDR	R0, [PC, #32]
0x1442	0xF7FFFC33  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x1446	0xF8DDE000  LDR	LR, [SP, #0]
0x144A	0xB003    ADD	SP, SP, #12
0x144C	0x4770    BX	LR
0x144E	0xBF00    NOP
0x1450	0x13310000  	_SPI3_Read+0
0x1454	0x00B82000  	_SPI_Rd_Ptr+0
0x1458	0x15E50000  	_SPI3_Write+0
0x145C	0x00BC2000  	_SPI_Wr_Ptr+0
0x1460	0x03BC4242  	RCC_APB1ENR+0
0x1464	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0F54	0xB081    SUB	SP, SP, #4
0x0F56	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0F5A	0x2201    MOVS	R2, #1
0x0F5C	0xB252    SXTB	R2, R2
0x0F5E	0x493E    LDR	R1, [PC, #248]
0x0F60	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0F62	0xF2000168  ADDW	R1, R0, #104
0x0F66	0x680B    LDR	R3, [R1, #0]
0x0F68	0xF06F6100  MVN	R1, #134217728
0x0F6C	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0F70	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0F72	0xF0036100  AND	R1, R3, #134217728
0x0F76	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0F78	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0F7A	0xF0024100  AND	R1, R2, #-2147483648
0x0F7E	0xF1B14F00  CMP	R1, #-2147483648
0x0F82	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0F84	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0F86	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0F88	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0F8A	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0F8C	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0F8E	0xF4042170  AND	R1, R4, #983040
0x0F92	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0F94	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0F96	0xF64F71FF  MOVW	R1, #65535
0x0F9A	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0F9E	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0FA0	0xF4041140  AND	R1, R4, #3145728
0x0FA4	0xF5B11F40  CMP	R1, #3145728
0x0FA8	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0FAA	0xF06F6170  MVN	R1, #251658240
0x0FAE	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x0FB2	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0FB4	0x492A    LDR	R1, [PC, #168]
0x0FB6	0x680A    LDR	R2, [R1, #0]
0x0FB8	0xF06F6170  MVN	R1, #251658240
0x0FBC	0x400A    ANDS	R2, R1
0x0FBE	0x4928    LDR	R1, [PC, #160]
0x0FC0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x0FC2	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0FC4	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0FC6	0xF4041180  AND	R1, R4, #1048576
0x0FCA	0xF5B11F80  CMP	R1, #1048576
0x0FCE	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0FD0	0xF04F0103  MOV	R1, #3
0x0FD4	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0FD6	0x43C9    MVN	R1, R1
0x0FD8	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0FDC	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0FE0	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x0FE2	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0FE4	0x0D61    LSRS	R1, R4, #21
0x0FE6	0x0109    LSLS	R1, R1, #4
0x0FE8	0xFA05F101  LSL	R1, R5, R1
0x0FEC	0x43C9    MVN	R1, R1
0x0FEE	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0FF0	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0FF4	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0FF6	0x0D61    LSRS	R1, R4, #21
0x0FF8	0x0109    LSLS	R1, R1, #4
0x0FFA	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0FFE	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x1000	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x1002	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x1006	0xF1B14F00  CMP	R1, #-2147483648
0x100A	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x100C	0x4913    LDR	R1, [PC, #76]
0x100E	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x1010	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x1012	0x4913    LDR	R1, [PC, #76]
0x1014	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x1016	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x101A	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x101C	0xEA4F018A  LSL	R1, R10, #2
0x1020	0xEB090101  ADD	R1, R9, R1, LSL #0
0x1024	0x6809    LDR	R1, [R1, #0]
0x1026	0xF1B13FFF  CMP	R1, #-1
0x102A	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x102C	0xF1090134  ADD	R1, R9, #52
0x1030	0xEA4F038A  LSL	R3, R10, #2
0x1034	0x18C9    ADDS	R1, R1, R3
0x1036	0x6809    LDR	R1, [R1, #0]
0x1038	0x460A    MOV	R2, R1
0x103A	0xEB090103  ADD	R1, R9, R3, LSL #0
0x103E	0x6809    LDR	R1, [R1, #0]
0x1040	0x4608    MOV	R0, R1
0x1042	0x4611    MOV	R1, R2
0x1044	0xF7FFF8FE  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x1048	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x104C	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x104E	0xF8DDE000  LDR	LR, [SP, #0]
0x1052	0xB001    ADD	SP, SP, #4
0x1054	0x4770    BX	LR
0x1056	0xBF00    NOP
0x1058	0x03004242  	RCC_APB2ENRbits+0
0x105C	0x001C4001  	AFIO_MAPR2+0
0x1060	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0244	0xB083    SUB	SP, SP, #12
0x0246	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x024A	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x024E	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0250	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x0252	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0256	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0258	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x025A	0x4A19    LDR	R2, [PC, #100]
0x025C	0x9202    STR	R2, [SP, #8]
0x025E	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0260	0x4A18    LDR	R2, [PC, #96]
0x0262	0x9202    STR	R2, [SP, #8]
0x0264	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0266	0x4A18    LDR	R2, [PC, #96]
0x0268	0x9202    STR	R2, [SP, #8]
0x026A	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x026C	0x4A17    LDR	R2, [PC, #92]
0x026E	0x9202    STR	R2, [SP, #8]
0x0270	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x0272	0x4A17    LDR	R2, [PC, #92]
0x0274	0x9202    STR	R2, [SP, #8]
0x0276	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0278	0x4A16    LDR	R2, [PC, #88]
0x027A	0x9202    STR	R2, [SP, #8]
0x027C	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x027E	0x4A16    LDR	R2, [PC, #88]
0x0280	0x9202    STR	R2, [SP, #8]
0x0282	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0284	0x2800    CMP	R0, #0
0x0286	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0288	0x2801    CMP	R0, #1
0x028A	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x028C	0x2802    CMP	R0, #2
0x028E	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0290	0x2803    CMP	R0, #3
0x0292	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0294	0x2804    CMP	R0, #4
0x0296	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0298	0x2805    CMP	R0, #5
0x029A	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x029C	0x2806    CMP	R0, #6
0x029E	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x02A0	0x2201    MOVS	R2, #1
0x02A2	0xB212    SXTH	R2, R2
0x02A4	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x02A6	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x02AA	0x9802    LDR	R0, [SP, #8]
0x02AC	0x460A    MOV	R2, R1
0x02AE	0xF8BD1004  LDRH	R1, [SP, #4]
0x02B2	0xF000FD1D  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x02B6	0xF8DDE000  LDR	LR, [SP, #0]
0x02BA	0xB003    ADD	SP, SP, #12
0x02BC	0x4770    BX	LR
0x02BE	0xBF00    NOP
0x02C0	0x08004001  	#1073809408
0x02C4	0x0C004001  	#1073810432
0x02C8	0x10004001  	#1073811456
0x02CC	0x14004001  	#1073812480
0x02D0	0x18004001  	#1073813504
0x02D4	0x1C004001  	#1073814528
0x02D8	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x0CAC	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x0CAE	0x2300    MOVS	R3, #0
0x0CB0	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x0CB2	0x00CB    LSLS	R3, R1, #3
0x0CB4	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x0CB6	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x0CBA	0x6804    LDR	R4, [R0, #0]
0x0CBC	0xB29B    UXTH	R3, R3
0x0CBE	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0CC2	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x0CC4	0x1D05    ADDS	R5, R0, #4
0x0CC6	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x0CC8	0x461C    MOV	R4, R3
0x0CCA	0x682B    LDR	R3, [R5, #0]
0x0CCC	0xF3640382  BFI	R3, R4, #2, #1
0x0CD0	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x0CD2	0xF200051C  ADDW	R5, R0, #28
0x0CD6	0x2400    MOVS	R4, #0
0x0CD8	0x682B    LDR	R3, [R5, #0]
0x0CDA	0xF36423CB  BFI	R3, R4, #11, #1
0x0CDE	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x0CE0	0x2401    MOVS	R4, #1
0x0CE2	0x6803    LDR	R3, [R0, #0]
0x0CE4	0xF3641386  BFI	R3, R4, #6, #1
0x0CE8	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x0CEA	0xB001    ADD	SP, SP, #4
0x0CEC	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
easymx_v7_STM32F107VC__spiInit_2:
;__em_f107vc_spi.c, 33 :: 		static T_mikrobus_ret _spiInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1984	0xB081    SUB	SP, SP, #4
0x1986	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_spi.c, 35 :: 		SPI3_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI3_PC10_11_12 );
0x198A	0x1D01    ADDS	R1, R0, #4
0x198C	0x680A    LDR	R2, [R1, #0]
0x198E	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1990	0xB2C8    UXTB	R0, R1
0x1992	0x4611    MOV	R1, R2
0x1994	0x4A03    LDR	R2, [PC, #12]
0x1996	0xF7FFFD3D  BL	_SPI3_Init_Advanced+0
;__em_f107vc_spi.c, 36 :: 		return _MIKROBUS_OK;
0x199A	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_spi.c, 37 :: 		}
L_end__spiInit_2:
0x199C	0xF8DDE000  LDR	LR, [SP, #0]
0x19A0	0xB001    ADD	SP, SP, #4
0x19A2	0x4770    BX	LR
0x19A4	0x26780000  	__GPIO_MODULE_SPI3_PC10_11_12+0
; end of easymx_v7_STM32F107VC__spiInit_2
_mikrobus_logInit:
;easymx_v7_STM32F107VC.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x20F4	0xB081    SUB	SP, SP, #4
0x20F6	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 285 :: 		switch( port )
0x20FA	0xE011    B	L_mikrobus_logInit93
; port end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit95:
0x20FC	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x20FE	0xF7FFFE43  BL	easymx_v7_STM32F107VC__log_init1+0
0x2102	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit96:
; baud start address is: 4 (R1)
0x2104	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2106	0xF7FFFE5B  BL	easymx_v7_STM32F107VC__log_init2+0
0x210A	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit97:
; baud start address is: 4 (R1)
0x210C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x210E	0xF7FFFE03  BL	easymx_v7_STM32F107VC__log_initUartA+0
0x2112	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit98:
; baud start address is: 4 (R1)
0x2114	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2116	0xF7FFFE1B  BL	easymx_v7_STM32F107VC__log_initUartB+0
0x211A	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit99:
0x211C	0x2001    MOVS	R0, #1
0x211E	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 315 :: 		}
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2120	0x2800    CMP	R0, #0
0x2122	0xD0EB    BEQ	L_mikrobus_logInit95
0x2124	0x2801    CMP	R0, #1
0x2126	0xD0ED    BEQ	L_mikrobus_logInit96
0x2128	0x2820    CMP	R0, #32
0x212A	0xD0EF    BEQ	L_mikrobus_logInit97
0x212C	0x2830    CMP	R0, #48
0x212E	0xD0F1    BEQ	L_mikrobus_logInit98
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x2130	0xE7F4    B	L_mikrobus_logInit99
;easymx_v7_STM32F107VC.c, 317 :: 		}
L_end_mikrobus_logInit:
0x2132	0xF8DDE000  LDR	LR, [SP, #0]
0x2136	0xB001    ADD	SP, SP, #4
0x2138	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_STM32F107VC__log_init1:
;__em_f107vc_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1D88	0xB081    SUB	SP, SP, #4
0x1D8A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 25 :: 		UART3_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x1D8E	0x4909    LDR	R1, [PC, #36]
0x1D90	0xB402    PUSH	(R1)
0x1D92	0xF2400300  MOVW	R3, #0
0x1D96	0xF2400200  MOVW	R2, #0
0x1D9A	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1D9E	0xF7FFFAFD  BL	_UART3_Init_Advanced+0
0x1DA2	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 26 :: 		logger = UART3_Write;
0x1DA4	0x4A04    LDR	R2, [PC, #16]
0x1DA6	0x4905    LDR	R1, [PC, #20]
0x1DA8	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 27 :: 		return 0;
0x1DAA	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 28 :: 		}
L_end__log_init1:
0x1DAC	0xF8DDE000  LDR	LR, [SP, #0]
0x1DB0	0xB001    ADD	SP, SP, #4
0x1DB2	0x4770    BX	LR
0x1DB4	0x25340000  	__GPIO_MODULE_USART3_PD89+0
0x1DB8	0x15150000  	_UART3_Write+0
0x1DBC	0x00802000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init1
_UART3_Init_Advanced:
;__Lib_UART_123_45.c, 384 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x139C	0xB081    SUB	SP, SP, #4
0x139E	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x13A2	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 386 :: 		
0x13A4	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x13A6	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x13A8	0xB408    PUSH	(R3)
0x13AA	0xB293    UXTH	R3, R2
0x13AC	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x13AE	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x13B0	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x13B2	0xF7FFFE8D  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x13B6	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 387 :: 		
L_end_UART3_Init_Advanced:
0x13B8	0xF8DDE000  LDR	LR, [SP, #0]
0x13BC	0xB001    ADD	SP, SP, #4
0x13BE	0x4770    BX	LR
0x13C0	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x10D0	0xB089    SUB	SP, SP, #36
0x10D2	0xF8CDE000  STR	LR, [SP, #0]
0x10D6	0x4683    MOV	R11, R0
0x10D8	0xB298    UXTH	R0, R3
0x10DA	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x10DC	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x10E0	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x10E2	0xAC04    ADD	R4, SP, #16
0x10E4	0xF8AD1004  STRH	R1, [SP, #4]
0x10E8	0xF8AD0008  STRH	R0, [SP, #8]
0x10EC	0x4620    MOV	R0, R4
0x10EE	0xF7FFFC01  BL	_RCC_GetClocksFrequency+0
0x10F2	0xF8BD0008  LDRH	R0, [SP, #8]
0x10F6	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x10FA	0x4C64    LDR	R4, [PC, #400]
0x10FC	0x45A3    CMP	R11, R4
0x10FE	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x1100	0x2501    MOVS	R5, #1
0x1102	0xB26D    SXTB	R5, R5
0x1104	0x4C62    LDR	R4, [PC, #392]
0x1106	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x1108	0x4D62    LDR	R5, [PC, #392]
0x110A	0x4C63    LDR	R4, [PC, #396]
0x110C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x110E	0x4D63    LDR	R5, [PC, #396]
0x1110	0x4C63    LDR	R4, [PC, #396]
0x1112	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x1114	0x4D63    LDR	R5, [PC, #396]
0x1116	0x4C64    LDR	R4, [PC, #400]
0x1118	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x111A	0x4D64    LDR	R5, [PC, #400]
0x111C	0x4C64    LDR	R4, [PC, #400]
0x111E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x1120	0x9C07    LDR	R4, [SP, #28]
0x1122	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x1124	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x1126	0x4C63    LDR	R4, [PC, #396]
0x1128	0x45A3    CMP	R11, R4
0x112A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x112C	0x2501    MOVS	R5, #1
0x112E	0xB26D    SXTB	R5, R5
0x1130	0x4C61    LDR	R4, [PC, #388]
0x1132	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x1134	0x4D61    LDR	R5, [PC, #388]
0x1136	0x4C58    LDR	R4, [PC, #352]
0x1138	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x113A	0x4D61    LDR	R5, [PC, #388]
0x113C	0x4C58    LDR	R4, [PC, #352]
0x113E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x1140	0x4D60    LDR	R5, [PC, #384]
0x1142	0x4C59    LDR	R4, [PC, #356]
0x1144	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x1146	0x4D60    LDR	R5, [PC, #384]
0x1148	0x4C59    LDR	R4, [PC, #356]
0x114A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x114C	0x9C06    LDR	R4, [SP, #24]
0x114E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x1150	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x1152	0x4C5E    LDR	R4, [PC, #376]
0x1154	0x45A3    CMP	R11, R4
0x1156	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x1158	0x2501    MOVS	R5, #1
0x115A	0xB26D    SXTB	R5, R5
0x115C	0x4C5C    LDR	R4, [PC, #368]
0x115E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x1160	0x4D5C    LDR	R5, [PC, #368]
0x1162	0x4C4D    LDR	R4, [PC, #308]
0x1164	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x1166	0x4D5C    LDR	R5, [PC, #368]
0x1168	0x4C4D    LDR	R4, [PC, #308]
0x116A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x116C	0x4D5B    LDR	R5, [PC, #364]
0x116E	0x4C4E    LDR	R4, [PC, #312]
0x1170	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x1172	0x4D5B    LDR	R5, [PC, #364]
0x1174	0x4C4E    LDR	R4, [PC, #312]
0x1176	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x1178	0x9C06    LDR	R4, [SP, #24]
0x117A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x117C	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x117E	0x4C59    LDR	R4, [PC, #356]
0x1180	0x45A3    CMP	R11, R4
0x1182	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x1184	0x2501    MOVS	R5, #1
0x1186	0xB26D    SXTB	R5, R5
0x1188	0x4C57    LDR	R4, [PC, #348]
0x118A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x118C	0x4D57    LDR	R5, [PC, #348]
0x118E	0x4C42    LDR	R4, [PC, #264]
0x1190	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x1192	0x4D57    LDR	R5, [PC, #348]
0x1194	0x4C42    LDR	R4, [PC, #264]
0x1196	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x1198	0x4D56    LDR	R5, [PC, #344]
0x119A	0x4C43    LDR	R4, [PC, #268]
0x119C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x119E	0x4D56    LDR	R5, [PC, #344]
0x11A0	0x4C43    LDR	R4, [PC, #268]
0x11A2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x11A4	0x9C06    LDR	R4, [SP, #24]
0x11A6	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x11A8	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x11AA	0x4C54    LDR	R4, [PC, #336]
0x11AC	0x45A3    CMP	R11, R4
0x11AE	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x11B0	0x2501    MOVS	R5, #1
0x11B2	0xB26D    SXTB	R5, R5
0x11B4	0x4C52    LDR	R4, [PC, #328]
0x11B6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x11B8	0x4D52    LDR	R5, [PC, #328]
0x11BA	0x4C37    LDR	R4, [PC, #220]
0x11BC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x11BE	0x4D52    LDR	R5, [PC, #328]
0x11C0	0x4C37    LDR	R4, [PC, #220]
0x11C2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x11C4	0x4D51    LDR	R5, [PC, #324]
0x11C6	0x4C38    LDR	R4, [PC, #224]
0x11C8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x11CA	0x4D51    LDR	R5, [PC, #324]
0x11CC	0x4C38    LDR	R4, [PC, #224]
0x11CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x11D0	0x9C06    LDR	R4, [SP, #24]
0x11D2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x11D4	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x11D8	0xF8AD0008  STRH	R0, [SP, #8]
0x11DC	0x4630    MOV	R0, R6
0x11DE	0xF7FFFEB9  BL	_GPIO_Alternate_Function_Enable+0
0x11E2	0xF8BD0008  LDRH	R0, [SP, #8]
0x11E6	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x11EA	0xF10B0510  ADD	R5, R11, #16
0x11EE	0x2400    MOVS	R4, #0
0x11F0	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x11F2	0xF10B0510  ADD	R5, R11, #16
0x11F6	0x682C    LDR	R4, [R5, #0]
0x11F8	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x11FA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x11FC	0xF10B050C  ADD	R5, R11, #12
0x1200	0x2400    MOVS	R4, #0
0x1202	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x1204	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x1206	0xF4406080  ORR	R0, R0, #1024
0x120A	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x120C	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x120E	0xF10B050C  ADD	R5, R11, #12
0x1212	0x682C    LDR	R4, [R5, #0]
0x1214	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x1216	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x1218	0xF10B060C  ADD	R6, R11, #12
0x121C	0x2501    MOVS	R5, #1
0x121E	0x6834    LDR	R4, [R6, #0]
0x1220	0xF365344D  BFI	R4, R5, #13, #1
0x1224	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x1226	0xF10B060C  ADD	R6, R11, #12
0x122A	0x2501    MOVS	R5, #1
0x122C	0x6834    LDR	R4, [R6, #0]
0x122E	0xF36504C3  BFI	R4, R5, #3, #1
0x1232	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x1234	0xF10B060C  ADD	R6, R11, #12
0x1238	0x2501    MOVS	R5, #1
0x123A	0x6834    LDR	R4, [R6, #0]
0x123C	0xF3650482  BFI	R4, R5, #2, #1
0x1240	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x1242	0xF10B0514  ADD	R5, R11, #20
0x1246	0x2400    MOVS	R4, #0
0x1248	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x124A	0x9D03    LDR	R5, [SP, #12]
0x124C	0x2419    MOVS	R4, #25
0x124E	0x4365    MULS	R5, R4, R5
0x1250	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x1254	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x1258	0x2464    MOVS	R4, #100
0x125A	0xFBB7F4F4  UDIV	R4, R7, R4
0x125E	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x1260	0x0935    LSRS	R5, R6, #4
0x1262	0x2464    MOVS	R4, #100
0x1264	0x436C    MULS	R4, R5, R4
0x1266	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x1268	0x0124    LSLS	R4, R4, #4
0x126A	0xF2040532  ADDW	R5, R4, #50
0x126E	0x2464    MOVS	R4, #100
0x1270	0xFBB5F4F4  UDIV	R4, R5, R4
0x1274	0xF004040F  AND	R4, R4, #15
0x1278	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x127C	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x1280	0xB2A4    UXTH	R4, R4
0x1282	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x1284	0xF8DDE000  LDR	LR, [SP, #0]
0x1288	0xB009    ADD	SP, SP, #36
0x128A	0x4770    BX	LR
0x128C	0x38004001  	USART1_SR+0
0x1290	0x03384242  	RCC_APB2ENR+0
0x1294	0x15850000  	_UART1_Write+0
0x1298	0x00C02000  	_UART_Wr_Ptr+0
0x129C	0x0F090000  	_UART1_Read+0
0x12A0	0x00C42000  	_UART_Rd_Ptr+0
0x12A4	0x10B90000  	_UART1_Data_Ready+0
0x12A8	0x00C82000  	_UART_Rdy_Ptr+0
0x12AC	0x10890000  	_UART1_Tx_Idle+0
0x12B0	0x00CC2000  	_UART_Tx_Idle_Ptr+0
0x12B4	0x44004000  	USART2_SR+0
0x12B8	0x03C44242  	RCC_APB1ENR+0
0x12BC	0x15310000  	_UART2_Write+0
0x12C0	0x0B510000  	_UART2_Read+0
0x12C4	0x0B8D0000  	_UART2_Data_Ready+0
0x12C8	0x0B010000  	_UART2_Tx_Idle+0
0x12CC	0x48004000  	USART3_SR+0
0x12D0	0x03C84242  	RCC_APB1ENR+0
0x12D4	0x15150000  	_UART3_Write+0
0x12D8	0x0B390000  	_UART3_Read+0
0x12DC	0x0C410000  	_UART3_Data_Ready+0
0x12E0	0x0C290000  	_UART3_Tx_Idle+0
0x12E4	0x4C004000  	UART4_SR+0
0x12E8	0x03CC4242  	RCC_APB1ENR+0
0x12EC	0x15690000  	_UART4_Write+0
0x12F0	0x0C710000  	_UART4_Read+0
0x12F4	0x0C590000  	_UART4_Data_Ready+0
0x12F8	0x0BF90000  	_UART4_Tx_Idle+0
0x12FC	0x50004000  	UART5_SR+0
0x1300	0x03D04242  	RCC_APB1ENR+0
0x1304	0x154D0000  	_UART5_Write+0
0x1308	0x0C110000  	_UART5_Read+0
0x130C	0x0BC90000  	_UART5_Data_Ready+0
0x1310	0x0BE10000  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 452 :: 		
; RCC_Clocks start address is: 0 (R0)
0x08F4	0xB082    SUB	SP, SP, #8
0x08F6	0xF8CDE000  STR	LR, [SP, #0]
0x08FA	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 455 :: 		
0x08FC	0x4619    MOV	R1, R3
0x08FE	0x9101    STR	R1, [SP, #4]
0x0900	0xF7FFFC40  BL	_Get_Fosc_kHz+0
0x0904	0xF24031E8  MOVW	R1, #1000
0x0908	0xFB00F201  MUL	R2, R0, R1
0x090C	0x9901    LDR	R1, [SP, #4]
0x090E	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 458 :: 		
0x0910	0x491F    LDR	R1, [PC, #124]
0x0912	0x7809    LDRB	R1, [R1, #0]
0x0914	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0918	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 459 :: 		
0x091A	0x491E    LDR	R1, [PC, #120]
0x091C	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x091E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0920	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 461 :: 		
0x0922	0x1D1A    ADDS	R2, R3, #4
0x0924	0x6819    LDR	R1, [R3, #0]
0x0926	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0928	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 463 :: 		
0x092A	0x4919    LDR	R1, [PC, #100]
0x092C	0x8809    LDRH	R1, [R1, #0]
0x092E	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0932	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 464 :: 		
0x0934	0x4917    LDR	R1, [PC, #92]
0x0936	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0938	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x093A	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 466 :: 		
0x093C	0xF2030208  ADDW	R2, R3, #8
0x0940	0x1D19    ADDS	R1, R3, #4
0x0942	0x6809    LDR	R1, [R1, #0]
0x0944	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0946	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
0x0948	0x4911    LDR	R1, [PC, #68]
0x094A	0x8809    LDRH	R1, [R1, #0]
0x094C	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0950	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 469 :: 		
0x0952	0x4910    LDR	R1, [PC, #64]
0x0954	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0956	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0958	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 471 :: 		
0x095A	0xF203020C  ADDW	R2, R3, #12
0x095E	0x1D19    ADDS	R1, R3, #4
0x0960	0x6809    LDR	R1, [R1, #0]
0x0962	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0964	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 473 :: 		
0x0966	0x490A    LDR	R1, [PC, #40]
0x0968	0x8809    LDRH	R1, [R1, #0]
0x096A	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x096E	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 474 :: 		
0x0970	0x4909    LDR	R1, [PC, #36]
0x0972	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0974	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0976	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x0978	0xF2030210  ADDW	R2, R3, #16
0x097C	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0980	0x6809    LDR	R1, [R1, #0]
0x0982	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0986	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 477 :: 		
L_end_RCC_GetClocksFrequency:
0x0988	0xF8DDE000  LDR	LR, [SP, #0]
0x098C	0xB002    ADD	SP, SP, #8
0x098E	0x4770    BX	LR
0x0990	0x10044002  	RCC_CFGRbits+0
0x0994	0x27440000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0998	0x27700000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0184	0x4801    LDR	R0, [PC, #4]
0x0186	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0188	0x4770    BX	LR
0x018A	0xBF00    NOP
0x018C	0x00A82000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
easymx_v7_STM32F107VC__log_init2:
;__em_f107vc_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x1DC0	0xB081    SUB	SP, SP, #4
0x1DC2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 32 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x1DC6	0x4909    LDR	R1, [PC, #36]
0x1DC8	0xB402    PUSH	(R1)
0x1DCA	0xF2400300  MOVW	R3, #0
0x1DCE	0xF2400200  MOVW	R2, #0
0x1DD2	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1DD6	0xF7FFFB09  BL	_UART2_Init_Advanced+0
0x1DDA	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 33 :: 		logger = UART2_Write;
0x1DDC	0x4A04    LDR	R2, [PC, #16]
0x1DDE	0x4905    LDR	R1, [PC, #20]
0x1DE0	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 34 :: 		return 0;
0x1DE2	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 35 :: 		}
L_end__log_init2:
0x1DE4	0xF8DDE000  LDR	LR, [SP, #0]
0x1DE8	0xB001    ADD	SP, SP, #4
0x1DEA	0x4770    BX	LR
0x1DEC	0x260C0000  	__GPIO_MODULE_USART2_PD56+0
0x1DF0	0x15310000  	_UART2_Write+0
0x1DF4	0x00802000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init2
_UART2_Init_Advanced:
;__Lib_UART_123_45.c, 378 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x13EC	0xB081    SUB	SP, SP, #4
0x13EE	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x13F2	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 380 :: 		
0x13F4	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x13F6	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x13F8	0xB408    PUSH	(R3)
0x13FA	0xB293    UXTH	R3, R2
0x13FC	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x13FE	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1400	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1402	0xF7FFFE65  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x1406	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 381 :: 		
L_end_UART2_Init_Advanced:
0x1408	0xF8DDE000  LDR	LR, [SP, #0]
0x140C	0xB001    ADD	SP, SP, #4
0x140E	0x4770    BX	LR
0x1410	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
easymx_v7_STM32F107VC__log_initUartA:
;__em_f107vc_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x1D18	0xB081    SUB	SP, SP, #4
0x1D1A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 39 :: 		UART1_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x1D1E	0x4909    LDR	R1, [PC, #36]
0x1D20	0xB402    PUSH	(R1)
0x1D22	0xF2400300  MOVW	R3, #0
0x1D26	0xF2400200  MOVW	R2, #0
0x1D2A	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1D2E	0xF7FFFB49  BL	_UART1_Init_Advanced+0
0x1D32	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 40 :: 		logger = UART1_Write;
0x1D34	0x4A04    LDR	R2, [PC, #16]
0x1D36	0x4905    LDR	R1, [PC, #20]
0x1D38	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 41 :: 		return 0;
0x1D3A	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 42 :: 		}
L_end__log_initUartA:
0x1D3C	0xF8DDE000  LDR	LR, [SP, #0]
0x1D40	0xB001    ADD	SP, SP, #4
0x1D42	0x4770    BX	LR
0x1D44	0x25A00000  	__GPIO_MODULE_USART1_PA9_10+0
0x1D48	0x15850000  	_UART1_Write+0
0x1D4C	0x00802000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartA
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x13C4	0xB081    SUB	SP, SP, #4
0x13C6	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x13CA	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x13CC	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x13CE	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x13D0	0xB408    PUSH	(R3)
0x13D2	0xB293    UXTH	R3, R2
0x13D4	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x13D6	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x13D8	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x13DA	0xF7FFFE79  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x13DE	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x13E0	0xF8DDE000  LDR	LR, [SP, #0]
0x13E4	0xB001    ADD	SP, SP, #4
0x13E6	0x4770    BX	LR
0x13E8	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
easymx_v7_STM32F107VC__log_initUartB:
;__em_f107vc_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x1D50	0xB081    SUB	SP, SP, #4
0x1D52	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 46 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x1D56	0x4909    LDR	R1, [PC, #36]
0x1D58	0xB402    PUSH	(R1)
0x1D5A	0xF2400300  MOVW	R3, #0
0x1D5E	0xF2400200  MOVW	R2, #0
0x1D62	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1D66	0xF7FFFB41  BL	_UART2_Init_Advanced+0
0x1D6A	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 47 :: 		logger = UART2_Write;
0x1D6C	0x4A04    LDR	R2, [PC, #16]
0x1D6E	0x4905    LDR	R1, [PC, #20]
0x1D70	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 48 :: 		return 0;
0x1D72	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 49 :: 		}
L_end__log_initUartB:
0x1D74	0xF8DDE000  LDR	LR, [SP, #0]
0x1D78	0xB001    ADD	SP, SP, #4
0x1D7A	0x4770    BX	LR
0x1D7C	0x260C0000  	__GPIO_MODULE_USART2_PD56+0
0x1D80	0x15310000  	_UART2_Write+0
0x1D84	0x00802000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartB
_mikrobus_logWrite:
;easymx_v7_STM32F107VC.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x2020	0xB083    SUB	SP, SP, #12
0x2022	0xF8CDE000  STR	LR, [SP, #0]
0x2026	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x2028	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_STM32F107VC.c, 322 :: 		uint8_t row = 13;
0x202A	0x220D    MOVS	R2, #13
0x202C	0xF88D2008  STRB	R2, [SP, #8]
0x2030	0x220A    MOVS	R2, #10
0x2032	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_STM32F107VC.c, 323 :: 		uint8_t line = 10;
;easymx_v7_STM32F107VC.c, 324 :: 		switch( format )
0x2036	0xE01F    B	L_mikrobus_logWrite100
; format end address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite102:
;easymx_v7_STM32F107VC.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x2038	0xF7FFFC82  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 328 :: 		break;
0x203C	0xE023    B	L_mikrobus_logWrite101
;easymx_v7_STM32F107VC.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite103:
;easymx_v7_STM32F107VC.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite104:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x203E	0x7802    LDRB	R2, [R0, #0]
0x2040	0xB12A    CBZ	R2, L_mikrobus_logWrite105
;easymx_v7_STM32F107VC.c, 332 :: 		_log_write( ptr );
0x2042	0x9001    STR	R0, [SP, #4]
0x2044	0xF7FFFC7C  BL	easymx_v7_STM32F107VC__log_write+0
0x2048	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 333 :: 		ptr++;
0x204A	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x204C	0xE7F7    B	L_mikrobus_logWrite104
L_mikrobus_logWrite105:
;easymx_v7_STM32F107VC.c, 335 :: 		break;
0x204E	0xE01A    B	L_mikrobus_logWrite101
;easymx_v7_STM32F107VC.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite106:
;easymx_v7_STM32F107VC.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite107:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x2050	0x7802    LDRB	R2, [R0, #0]
0x2052	0xB12A    CBZ	R2, L_mikrobus_logWrite108
;easymx_v7_STM32F107VC.c, 339 :: 		_log_write( ptr );
0x2054	0x9001    STR	R0, [SP, #4]
0x2056	0xF7FFFC73  BL	easymx_v7_STM32F107VC__log_write+0
0x205A	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 340 :: 		ptr++;
0x205C	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x205E	0xE7F7    B	L_mikrobus_logWrite107
L_mikrobus_logWrite108:
;easymx_v7_STM32F107VC.c, 342 :: 		_log_write( &row );
0x2060	0xAA02    ADD	R2, SP, #8
0x2062	0x4610    MOV	R0, R2
0x2064	0xF7FFFC6C  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 343 :: 		_log_write( &line );
0x2068	0xF10D0209  ADD	R2, SP, #9
0x206C	0x4610    MOV	R0, R2
0x206E	0xF7FFFC67  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 344 :: 		break;
0x2072	0xE008    B	L_mikrobus_logWrite101
;easymx_v7_STM32F107VC.c, 345 :: 		default :
L_mikrobus_logWrite109:
;easymx_v7_STM32F107VC.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x2074	0x2006    MOVS	R0, #6
0x2076	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_STM32F107VC.c, 347 :: 		}
L_mikrobus_logWrite100:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x2078	0x2900    CMP	R1, #0
0x207A	0xD0DD    BEQ	L_mikrobus_logWrite102
0x207C	0x2901    CMP	R1, #1
0x207E	0xD0DE    BEQ	L_mikrobus_logWrite103
0x2080	0x2902    CMP	R1, #2
0x2082	0xD0E5    BEQ	L_mikrobus_logWrite106
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x2084	0xE7F6    B	L_mikrobus_logWrite109
L_mikrobus_logWrite101:
;easymx_v7_STM32F107VC.c, 348 :: 		return 0;
0x2086	0x2000    MOVS	R0, #0
;easymx_v7_STM32F107VC.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x2088	0xF8DDE000  LDR	LR, [SP, #0]
0x208C	0xB003    ADD	SP, SP, #12
0x208E	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_STM32F107VC__log_write:
;__em_f107vc_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x1940	0xB081    SUB	SP, SP, #4
0x1942	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_f107vc_log.c, 19 :: 		logger( *data_ );
0x1946	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1948	0xB2CC    UXTB	R4, R1
0x194A	0xB2A0    UXTH	R0, R4
0x194C	0x4C03    LDR	R4, [PC, #12]
0x194E	0x6824    LDR	R4, [R4, #0]
0x1950	0x47A0    BLX	R4
;__em_f107vc_log.c, 20 :: 		return 0;
0x1952	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 21 :: 		}
L_end__log_write:
0x1954	0xF8DDE000  LDR	LR, [SP, #0]
0x1958	0xB001    ADD	SP, SP, #4
0x195A	0x4770    BX	LR
0x195C	0x00802000  	_logger+0
; end of easymx_v7_STM32F107VC__log_write
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x15A0	0xB081    SUB	SP, SP, #4
0x15A2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x15A6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x15A8	0x4803    LDR	R0, [PC, #12]
0x15AA	0xF7FFFAFB  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x15AE	0xF8DDE000  LDR	LR, [SP, #0]
0x15B2	0xB001    ADD	SP, SP, #4
0x15B4	0x4770    BX	LR
0x15B6	0xBF00    NOP
0x15B8	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0BA4	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x0BA6	0xF200020C  ADDW	R2, R0, #12
0x0BAA	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0BAC	0xF2000208  ADDW	R2, R0, #8
0x0BB0	0x6813    LDR	R3, [R2, #0]
0x0BB2	0xF3C30200  UBFX	R2, R3, #0, #1
0x0BB6	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0BB8	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x0BBA	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x0BBE	0x6812    LDR	R2, [R2, #0]
0x0BC0	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x0BC2	0xB001    ADD	SP, SP, #4
0x0BC4	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x1600	0xB081    SUB	SP, SP, #4
0x1602	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x1606	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x1608	0x4803    LDR	R0, [PC, #12]
0x160A	0xF7FFFACB  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x160E	0xF8DDE000  LDR	LR, [SP, #0]
0x1612	0xB001    ADD	SP, SP, #4
0x1614	0x4770    BX	LR
0x1616	0xBF00    NOP
0x1618	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x15E4	0xB081    SUB	SP, SP, #4
0x15E6	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x15EA	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x15EC	0x4803    LDR	R0, [PC, #12]
0x15EE	0xF7FFFAD9  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x15F2	0xF8DDE000  LDR	LR, [SP, #0]
0x15F6	0xB001    ADD	SP, SP, #4
0x15F8	0x4770    BX	LR
0x15FA	0xBF00    NOP
0x15FC	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x1584	0xB081    SUB	SP, SP, #4
0x1586	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x158A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x158C	0x4803    LDR	R0, [PC, #12]
0x158E	0xF7FFFAC3  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x1592	0xF8DDE000  LDR	LR, [SP, #0]
0x1596	0xB001    ADD	SP, SP, #4
0x1598	0x4770    BX	LR
0x159A	0xBF00    NOP
0x159C	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0B18	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0B1A	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0B1E	0x4601    MOV	R1, R0
0x0B20	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0B24	0x680B    LDR	R3, [R1, #0]
0x0B26	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0B2A	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0B2C	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0B2E	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0B30	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0B32	0xB001    ADD	SP, SP, #4
0x0B34	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x1530	0xB081    SUB	SP, SP, #4
0x1532	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x1536	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1538	0x4803    LDR	R0, [PC, #12]
0x153A	0xF7FFFAED  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x153E	0xF8DDE000  LDR	LR, [SP, #0]
0x1542	0xB001    ADD	SP, SP, #4
0x1544	0x4770    BX	LR
0x1546	0xBF00    NOP
0x1548	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x1514	0xB081    SUB	SP, SP, #4
0x1516	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x151A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x151C	0x4803    LDR	R0, [PC, #12]
0x151E	0xF7FFFAFB  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x1522	0xF8DDE000  LDR	LR, [SP, #0]
0x1526	0xB001    ADD	SP, SP, #4
0x1528	0x4770    BX	LR
0x152A	0xBF00    NOP
0x152C	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x1568	0xB081    SUB	SP, SP, #4
0x156A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x156E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1570	0x4803    LDR	R0, [PC, #12]
0x1572	0xF7FFFAD1  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x1576	0xF8DDE000  LDR	LR, [SP, #0]
0x157A	0xB001    ADD	SP, SP, #4
0x157C	0x4770    BX	LR
0x157E	0xBF00    NOP
0x1580	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x154C	0xB081    SUB	SP, SP, #4
0x154E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x1552	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1554	0x4803    LDR	R0, [PC, #12]
0x1556	0xF7FFFADF  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x155A	0xF8DDE000  LDR	LR, [SP, #0]
0x155E	0xB001    ADD	SP, SP, #4
0x1560	0x4770    BX	LR
0x1562	0xBF00    NOP
0x1564	0x50004000  	UART5_SR+0
; end of _UART5_Write
_applicationInit:
;Click_3DHALL5_STM.c, 46 :: 		void applicationInit()
0x2320	0xB081    SUB	SP, SP, #4
0x2322	0xF8CDE000  STR	LR, [SP, #0]
;Click_3DHALL5_STM.c, 48 :: 		c3dhall5_spiDriverInit( (T_C3DHALL5_P)&_MIKROBUS1_GPIO, (T_C3DHALL5_P)&_MIKROBUS1_SPI );
0x2326	0x4905    LDR	R1, [PC, #20]
0x2328	0x4805    LDR	R0, [PC, #20]
0x232A	0xF7FFFEB1  BL	_c3dhall5_spiDriverInit+0
;Click_3DHALL5_STM.c, 49 :: 		c3dhall5_init();
0x232E	0xF7FFFDCF  BL	_c3dhall5_init+0
;Click_3DHALL5_STM.c, 50 :: 		}
L_end_applicationInit:
0x2332	0xF8DDE000  LDR	LR, [SP, #0]
0x2336	0xB001    ADD	SP, SP, #4
0x2338	0x4770    BX	LR
0x233A	0xBF00    NOP
0x233C	0x27680000  	__MIKROBUS1_SPI+0
0x2340	0x26E40000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_c3dhall5_spiDriverInit:
;__c3dhall5_driver.c, 162 :: 		void c3dhall5_spiDriverInit(T_C3DHALL5_P gpioObj, T_C3DHALL5_P spiObj)
; spiObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x2090	0xB081    SUB	SP, SP, #4
0x2092	0xF8CDE000  STR	LR, [SP, #0]
0x2096	0x4604    MOV	R4, R0
; spiObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; spiObj start address is: 4 (R1)
;__c3dhall5_driver.c, 164 :: 		_comunication = _SPI_COMUNICATION;
0x2098	0x2301    MOVS	R3, #1
0x209A	0x4A08    LDR	R2, [PC, #32]
0x209C	0x7013    STRB	R3, [R2, #0]
;__c3dhall5_driver.c, 165 :: 		hal_spiMap( (T_HAL_P)spiObj );
0x209E	0x4608    MOV	R0, R1
; spiObj end address is: 4 (R1)
0x20A0	0xF7FFFEBC  BL	__c3dhall5_driver_hal_spiMap+0
;__c3dhall5_driver.c, 166 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x20A4	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x20A6	0xF7FFFC05  BL	__c3dhall5_driver_hal_gpioMap+0
;__c3dhall5_driver.c, 168 :: 		hal_gpio_csSet( 1 );
0x20AA	0x2001    MOVS	R0, #1
0x20AC	0x4C04    LDR	R4, [PC, #16]
0x20AE	0x6824    LDR	R4, [R4, #0]
0x20B0	0x47A0    BLX	R4
;__c3dhall5_driver.c, 169 :: 		}
L_end_c3dhall5_spiDriverInit:
0x20B2	0xF8DDE000  LDR	LR, [SP, #0]
0x20B6	0xB001    ADD	SP, SP, #4
0x20B8	0x4770    BX	LR
0x20BA	0xBF00    NOP
0x20BC	0x00842000  	__c3dhall5_driver__comunication+0
0x20C0	0x008C2000  	__c3dhall5_driver_hal_gpio_csSet+0
; end of _c3dhall5_spiDriverInit
easymx_v7_STM32F107VC__setAN_1:
;__em_f107vc_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18F8	0x4901    LDR	R1, [PC, #4]
0x18FA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x18FC	0x4770    BX	LR
0x18FE	0xBF00    NOP
0x1900	0x01904221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_1
easymx_v7_STM32F107VC__setRST_1:
;__em_f107vc_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1904	0x4901    LDR	R1, [PC, #4]
0x1906	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x1908	0x4770    BX	LR
0x190A	0xBF00    NOP
0x190C	0x01884222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_1
easymx_v7_STM32F107VC__setCS_1:
;__em_f107vc_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18E0	0x4901    LDR	R1, [PC, #4]
0x18E2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x18E4	0x4770    BX	LR
0x18E6	0xBF00    NOP
0x18E8	0x81B44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_1
easymx_v7_STM32F107VC__setSCK_1:
;__em_f107vc_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18EC	0x4901    LDR	R1, [PC, #4]
0x18EE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x18F0	0x4770    BX	LR
0x18F2	0xBF00    NOP
0x18F4	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_1
easymx_v7_STM32F107VC__setMISO_1:
;__em_f107vc_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1928	0x4901    LDR	R1, [PC, #4]
0x192A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x192C	0x4770    BX	LR
0x192E	0xBF00    NOP
0x1930	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_1
easymx_v7_STM32F107VC__setMOSI_1:
;__em_f107vc_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1934	0x4901    LDR	R1, [PC, #4]
0x1936	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x1938	0x4770    BX	LR
0x193A	0xBF00    NOP
0x193C	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_1
easymx_v7_STM32F107VC__setPWM_1:
;__em_f107vc_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIOA_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1910	0x4901    LDR	R1, [PC, #4]
0x1912	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x1914	0x4770    BX	LR
0x1916	0xBF00    NOP
0x1918	0x01804221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_1
easymx_v7_STM32F107VC__setINT_1:
;__em_f107vc_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIOD_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x191C	0x4901    LDR	R1, [PC, #4]
0x191E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x1920	0x4770    BX	LR
0x1922	0xBF00    NOP
0x1924	0x81A84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_1
easymx_v7_STM32F107VC__setRX_1:
;__em_f107vc_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DF8	0x4901    LDR	R1, [PC, #4]
0x1DFA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x1DFC	0x4770    BX	LR
0x1DFE	0xBF00    NOP
0x1E00	0x81A44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_1
easymx_v7_STM32F107VC__setTX_1:
;__em_f107vc_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E88	0x4901    LDR	R1, [PC, #4]
0x1E8A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x1E8C	0x4770    BX	LR
0x1E8E	0xBF00    NOP
0x1E90	0x81A04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_1
easymx_v7_STM32F107VC__setSCL_1:
;__em_f107vc_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E94	0x4901    LDR	R1, [PC, #4]
0x1E96	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x1E98	0x4770    BX	LR
0x1E9A	0xBF00    NOP
0x1E9C	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_1
easymx_v7_STM32F107VC__setSDA_1:
;__em_f107vc_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E70	0x4901    LDR	R1, [PC, #4]
0x1E72	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x1E74	0x4770    BX	LR
0x1E76	0xBF00    NOP
0x1E78	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_1
easymx_v7_STM32F107VC__setAN_2:
;__em_f107vc_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E7C	0x4901    LDR	R1, [PC, #4]
0x1E7E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x1E80	0x4770    BX	LR
0x1E82	0xBF00    NOP
0x1E84	0x01944221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_2
easymx_v7_STM32F107VC__setRST_2:
;__em_f107vc_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1EB8	0x4901    LDR	R1, [PC, #4]
0x1EBA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x1EBC	0x4770    BX	LR
0x1EBE	0xBF00    NOP
0x1EC0	0x018C4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_2
easymx_v7_STM32F107VC__setCS_2:
;__em_f107vc_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1EC4	0x4901    LDR	R1, [PC, #4]
0x1EC6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x1EC8	0x4770    BX	LR
0x1ECA	0xBF00    NOP
0x1ECC	0x81B84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_2
easymx_v7_STM32F107VC__setSCK_2:
;__em_f107vc_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1EA0	0x4901    LDR	R1, [PC, #4]
0x1EA2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x1EA4	0x4770    BX	LR
0x1EA6	0xBF00    NOP
0x1EA8	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_2
easymx_v7_STM32F107VC__setMISO_2:
;__em_f107vc_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1EAC	0x4901    LDR	R1, [PC, #4]
0x1EAE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x1EB0	0x4770    BX	LR
0x1EB2	0xBF00    NOP
0x1EB4	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_2
easymx_v7_STM32F107VC__setMOSI_2:
;__em_f107vc_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E04	0x4901    LDR	R1, [PC, #4]
0x1E06	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x1E08	0x4770    BX	LR
0x1E0A	0xBF00    NOP
0x1E0C	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_2
easymx_v7_STM32F107VC__setPWM_2:
;__em_f107vc_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E58	0x4901    LDR	R1, [PC, #4]
0x1E5A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x1E5C	0x4770    BX	LR
0x1E5E	0xBF00    NOP
0x1E60	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_2
easymx_v7_STM32F107VC__setINT_2:
;__em_f107vc_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E64	0x4901    LDR	R1, [PC, #4]
0x1E66	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x1E68	0x4770    BX	LR
0x1E6A	0xBF00    NOP
0x1E6C	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_2
easymx_v7_STM32F107VC__setRX_2:
;__em_f107vc_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E40	0x4901    LDR	R1, [PC, #4]
0x1E42	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x1E44	0x4770    BX	LR
0x1E46	0xBF00    NOP
0x1E48	0x81984222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_2
easymx_v7_STM32F107VC__setTX_2:
;__em_f107vc_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E4C	0x4901    LDR	R1, [PC, #4]
0x1E4E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x1E50	0x4770    BX	LR
0x1E52	0xBF00    NOP
0x1E54	0x81944222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_2
easymx_v7_STM32F107VC__setSCL_2:
;__em_f107vc_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E10	0x4901    LDR	R1, [PC, #4]
0x1E12	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x1E14	0x4770    BX	LR
0x1E16	0xBF00    NOP
0x1E18	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_2
easymx_v7_STM32F107VC__setSDA_2:
;__em_f107vc_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E34	0x4901    LDR	R1, [PC, #4]
0x1E36	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x1E38	0x4770    BX	LR
0x1E3A	0xBF00    NOP
0x1E3C	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_2
__c3dhall5_driver_hal_spiMap:
;__hal_stm32.c, 33 :: 		static void hal_spiMap(T_HAL_P spiObj)
; spiObj start address is: 0 (R0)
; spiObj end address is: 0 (R0)
; spiObj start address is: 0 (R0)
;__hal_stm32.c, 37 :: 		fp_spiWrite = tmp->spiWrite;
0x1E1C	0x6802    LDR	R2, [R0, #0]
0x1E1E	0x4903    LDR	R1, [PC, #12]
0x1E20	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 38 :: 		fp_spiRead  = tmp->spiRead;
0x1E22	0x1D01    ADDS	R1, R0, #4
; spiObj end address is: 0 (R0)
0x1E24	0x680A    LDR	R2, [R1, #0]
0x1E26	0x4902    LDR	R1, [PC, #8]
0x1E28	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 39 :: 		}
L_end_hal_spiMap:
0x1E2A	0x4770    BX	LR
0x1E2C	0x009C2000  	__c3dhall5_driver_fp_spiWrite+0
0x1E30	0x00942000  	__c3dhall5_driver_fp_spiRead+0
; end of __c3dhall5_driver_hal_spiMap
__c3dhall5_driver_hal_gpioMap:
;__c3dhall5_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__c3dhall5_hal.c, 347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x18B4	0xF2000130  ADDW	R1, R0, #48
0x18B8	0x311C    ADDS	R1, #28
0x18BA	0x680A    LDR	R2, [R1, #0]
0x18BC	0x4905    LDR	R1, [PC, #20]
0x18BE	0x600A    STR	R2, [R1, #0]
;__c3dhall5_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x18C0	0xF2000108  ADDW	R1, R0, #8
0x18C4	0x680A    LDR	R2, [R1, #0]
0x18C6	0x4904    LDR	R1, [PC, #16]
0x18C8	0x600A    STR	R2, [R1, #0]
;__c3dhall5_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x18CA	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0x18CC	0x680A    LDR	R2, [R1, #0]
0x18CE	0x4903    LDR	R1, [PC, #12]
0x18D0	0x600A    STR	R2, [R1, #0]
;__c3dhall5_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x18D2	0x4770    BX	LR
0x18D4	0x00902000  	__c3dhall5_driver_hal_gpio_intGet+0
0x18D8	0x008C2000  	__c3dhall5_driver_hal_gpio_csSet+0
0x18DC	0x00882000  	__c3dhall5_driver_hal_gpio_rstSet+0
; end of __c3dhall5_driver_hal_gpioMap
_c3dhall5_init:
;__c3dhall5_driver.c, 285 :: 		uint8_t c3dhall5_init()
0x1ED0	0xB081    SUB	SP, SP, #4
0x1ED2	0xF8CDE000  STR	LR, [SP, #0]
;__c3dhall5_driver.c, 289 :: 		deviceID =  c3dhall5_readByte(_C3DHALL5_REG_WHO_AM_I);
0x1ED6	0x204F    MOVS	R0, #79
0x1ED8	0xF7FFFBC8  BL	_c3dhall5_readByte+0
;__c3dhall5_driver.c, 290 :: 		if (deviceID != _C3DHALL5_I_AM)
0x1EDC	0x2840    CMP	R0, #64
0x1EDE	0xD002    BEQ	L_c3dhall5_init16
;__c3dhall5_driver.c, 292 :: 		return DEVICE_ERROR;
0x1EE0	0x4808    LDR	R0, [PC, #32]
0x1EE2	0x7800    LDRB	R0, [R0, #0]
0x1EE4	0xE009    B	L_end_c3dhall5_init
;__c3dhall5_driver.c, 293 :: 		}
L_c3dhall5_init16:
;__c3dhall5_driver.c, 295 :: 		c3dhall5_writeByte(_C3DHALL5_REG_CONFIG_A, _C3DHALL5_CFG_A_COMP_TEMP_ENABLE);
0x1EE6	0x2180    MOVS	R1, #128
0x1EE8	0x2060    MOVS	R0, #96
0x1EEA	0xF7FFFC8D  BL	_c3dhall5_writeByte+0
;__c3dhall5_driver.c, 296 :: 		c3dhall5_writeByte(_C3DHALL5_REG_CONFIG_C, _C3DHALL5_CFG_C_DRDY_ON_PIN);
0x1EEE	0x2101    MOVS	R1, #1
0x1EF0	0x2062    MOVS	R0, #98
0x1EF2	0xF7FFFC89  BL	_c3dhall5_writeByte+0
;__c3dhall5_driver.c, 298 :: 		return DEVICE_OK;
0x1EF6	0x4804    LDR	R0, [PC, #16]
0x1EF8	0x7800    LDRB	R0, [R0, #0]
;__c3dhall5_driver.c, 299 :: 		}
L_end_c3dhall5_init:
0x1EFA	0xF8DDE000  LDR	LR, [SP, #0]
0x1EFE	0xB001    ADD	SP, SP, #4
0x1F00	0x4770    BX	LR
0x1F02	0xBF00    NOP
0x1F04	0x006C2000  	__c3dhall5_driver_DEVICE_ERROR+0
0x1F08	0x006D2000  	__c3dhall5_driver_DEVICE_OK+0
; end of _c3dhall5_init
_c3dhall5_readByte:
;__c3dhall5_driver.c, 218 :: 		uint8_t c3dhall5_readByte(uint8_t reg)
; reg start address is: 0 (R0)
0x166C	0xB082    SUB	SP, SP, #8
0x166E	0xF8CDE000  STR	LR, [SP, #0]
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
;__c3dhall5_driver.c, 223 :: 		writeReg[ 0 ] = reg;
0x1672	0xA901    ADD	R1, SP, #4
0x1674	0x7008    STRB	R0, [R1, #0]
;__c3dhall5_driver.c, 225 :: 		if (_comunication == _I2C_COMUNICATION)
0x1676	0x4920    LDR	R1, [PC, #128]
0x1678	0x7809    LDRB	R1, [R1, #0]
0x167A	0x2902    CMP	R1, #2
0x167C	0xD115    BNE	L_c3dhall5_readByte12
; reg end address is: 0 (R0)
;__c3dhall5_driver.c, 227 :: 		hal_i2cStart();
0x167E	0xF7FFFE65  BL	__c3dhall5_driver_hal_i2cStart+0
;__c3dhall5_driver.c, 228 :: 		hal_i2cWrite(_slaveAddress, writeReg, 1, END_MODE_RESTART);
0x1682	0xAA01    ADD	R2, SP, #4
0x1684	0x491D    LDR	R1, [PC, #116]
0x1686	0x7809    LDRB	R1, [R1, #0]
0x1688	0x2300    MOVS	R3, #0
0x168A	0xB2C8    UXTB	R0, R1
0x168C	0x4611    MOV	R1, R2
0x168E	0x2201    MOVS	R2, #1
0x1690	0xF7FFFF94  BL	__c3dhall5_driver_hal_i2cWrite+0
;__c3dhall5_driver.c, 229 :: 		hal_i2cRead(_slaveAddress, readReg, 1, END_MODE_STOP);
0x1694	0xF10D0205  ADD	R2, SP, #5
0x1698	0x4918    LDR	R1, [PC, #96]
0x169A	0x7809    LDRB	R1, [R1, #0]
0x169C	0x2301    MOVS	R3, #1
0x169E	0xB2C8    UXTB	R0, R1
0x16A0	0x4611    MOV	R1, R2
0x16A2	0x2201    MOVS	R2, #1
0x16A4	0xF7FFFE68  BL	__c3dhall5_driver_hal_i2cRead+0
;__c3dhall5_driver.c, 230 :: 		}
0x16A8	0xE01E    B	L_c3dhall5_readByte13
L_c3dhall5_readByte12:
;__c3dhall5_driver.c, 233 :: 		writeReg[ 0 ] = reg | 0x80;
; reg start address is: 0 (R0)
0x16AA	0xAA01    ADD	R2, SP, #4
0x16AC	0xF0400180  ORR	R1, R0, #128
; reg end address is: 0 (R0)
0x16B0	0x7011    STRB	R1, [R2, #0]
;__c3dhall5_driver.c, 234 :: 		hal_gpio_csSet(0);
0x16B2	0x2000    MOVS	R0, #0
0x16B4	0x4C12    LDR	R4, [PC, #72]
0x16B6	0x6824    LDR	R4, [R4, #0]
0x16B8	0x47A0    BLX	R4
;__c3dhall5_driver.c, 235 :: 		hal_gpio_rstSet(1);
0x16BA	0x2001    MOVS	R0, #1
0x16BC	0x4C11    LDR	R4, [PC, #68]
0x16BE	0x6824    LDR	R4, [R4, #0]
0x16C0	0x47A0    BLX	R4
;__c3dhall5_driver.c, 236 :: 		hal_spiWrite(writeReg, 1);
0x16C2	0xA901    ADD	R1, SP, #4
0x16C4	0x4608    MOV	R0, R1
0x16C6	0x2101    MOVS	R1, #1
0x16C8	0xF7FFFEE8  BL	__c3dhall5_driver_hal_spiWrite+0
;__c3dhall5_driver.c, 237 :: 		hal_gpio_rstSet(0);
0x16CC	0x2000    MOVS	R0, #0
0x16CE	0x4C0D    LDR	R4, [PC, #52]
0x16D0	0x6824    LDR	R4, [R4, #0]
0x16D2	0x47A0    BLX	R4
;__c3dhall5_driver.c, 238 :: 		hal_spiRead(readReg, 1);
0x16D4	0xF10D0105  ADD	R1, SP, #5
0x16D8	0x4608    MOV	R0, R1
0x16DA	0x2101    MOVS	R1, #1
0x16DC	0xF7FFFEFC  BL	__c3dhall5_driver_hal_spiRead+0
;__c3dhall5_driver.c, 239 :: 		hal_gpio_csSet(1);
0x16E0	0x2001    MOVS	R0, #1
0x16E2	0x4C07    LDR	R4, [PC, #28]
0x16E4	0x6824    LDR	R4, [R4, #0]
0x16E6	0x47A0    BLX	R4
;__c3dhall5_driver.c, 240 :: 		}
L_c3dhall5_readByte13:
;__c3dhall5_driver.c, 242 :: 		return readReg[ 0 ];
0x16E8	0xF10D0105  ADD	R1, SP, #5
0x16EC	0x7809    LDRB	R1, [R1, #0]
0x16EE	0xB2C8    UXTB	R0, R1
;__c3dhall5_driver.c, 243 :: 		}
L_end_c3dhall5_readByte:
0x16F0	0xF8DDE000  LDR	LR, [SP, #0]
0x16F4	0xB002    ADD	SP, SP, #8
0x16F6	0x4770    BX	LR
0x16F8	0x00842000  	__c3dhall5_driver__comunication+0
0x16FC	0x00852000  	__c3dhall5_driver__slaveAddress+0
0x1700	0x008C2000  	__c3dhall5_driver_hal_gpio_csSet+0
0x1704	0x00882000  	__c3dhall5_driver_hal_gpio_rstSet+0
; end of _c3dhall5_readByte
__c3dhall5_driver_hal_i2cStart:
;__hal_stm32.c, 91 :: 		static int hal_i2cStart()
0x134C	0xB082    SUB	SP, SP, #8
0x134E	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 93 :: 		int res = 0;
0x1352	0xF2400400  MOVW	R4, #0
0x1356	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 94 :: 		res |= fp_i2cStart();
0x135A	0x4C06    LDR	R4, [PC, #24]
0x135C	0x6824    LDR	R4, [R4, #0]
0x135E	0x47A0    BLX	R4
0x1360	0xF9BD1004  LDRSH	R1, [SP, #4]
0x1364	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_stm32.c, 95 :: 		return res;
0x1368	0xB200    SXTH	R0, R0
;__hal_stm32.c, 96 :: 		}
L_end_hal_i2cStart:
0x136A	0xF8DDE000  LDR	LR, [SP, #0]
0x136E	0xB002    ADD	SP, SP, #8
0x1370	0x4770    BX	LR
0x1372	0xBF00    NOP
0x1374	0x00A42000  	__c3dhall5_driver_fp_i2cStart+0
; end of __c3dhall5_driver_hal_i2cStart
_I2C1_Start:
;__Lib_I2C_12.c, 536 :: 		
0x10A0	0xB081    SUB	SP, SP, #4
0x10A2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 537 :: 		
0x10A6	0x4803    LDR	R0, [PC, #12]
0x10A8	0xF7FFFCC4  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 538 :: 		
L_end_I2C1_Start:
0x10AC	0xF8DDE000  LDR	LR, [SP, #0]
0x10B0	0xB001    ADD	SP, SP, #4
0x10B2	0x4770    BX	LR
0x10B4	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 204 :: 		
; I2C_BASE start address is: 0 (R0)
0x0A34	0xB083    SUB	SP, SP, #12
0x0A36	0xF8CDE000  STR	LR, [SP, #0]
0x0A3A	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_12.c, 205 :: 		
; timeout start address is: 0 (R0)
0x0A3C	0xF04F0000  MOV	R0, #0
;__Lib_I2C_12.c, 208 :: 		
0x0A40	0x4926    LDR	R1, [PC, #152]
0x0A42	0x428B    CMP	R3, R1
0x0A44	0xD106    BNE	L_I2Cx_Start7
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 209 :: 		
0x0A46	0x4926    LDR	R1, [PC, #152]
; timeout start address is: 16 (R4)
0x0A48	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x0A4A	0x4926    LDR	R1, [PC, #152]
0x0A4C	0x680A    LDR	R2, [R1, #0]
0x0A4E	0x4926    LDR	R1, [PC, #152]
0x0A50	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 211 :: 		
; timeout end address is: 16 (R4)
0x0A52	0xE00B    B	L_I2Cx_Start8
L_I2Cx_Start7:
;__Lib_I2C_12.c, 212 :: 		
; timeout start address is: 0 (R0)
0x0A54	0x4925    LDR	R1, [PC, #148]
0x0A56	0x428B    CMP	R3, R1
0x0A58	0xD107    BNE	L__I2Cx_Start123
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x0A5A	0x4925    LDR	R1, [PC, #148]
; timeout start address is: 0 (R0)
0x0A5C	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_12.c, 214 :: 		
0x0A5E	0x4925    LDR	R1, [PC, #148]
0x0A60	0x680A    LDR	R2, [R1, #0]
0x0A62	0x4921    LDR	R1, [PC, #132]
0x0A64	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
0x0A66	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
0x0A68	0xE000    B	L_I2Cx_Start9
L__I2Cx_Start123:
;__Lib_I2C_12.c, 212 :: 		
0x0A6A	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
L_I2Cx_Start9:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start8:
;__Lib_I2C_12.c, 217 :: 		
; timeout start address is: 16 (R4)
0x0A6C	0x4922    LDR	R1, [PC, #136]
0x0A6E	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 219 :: 		
0x0A70	0x9401    STR	R4, [SP, #4]
0x0A72	0x9302    STR	R3, [SP, #8]
0x0A74	0x4618    MOV	R0, R3
0x0A76	0xF7FFFB8B  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
0x0A7A	0x9B02    LDR	R3, [SP, #8]
0x0A7C	0x9C01    LDR	R4, [SP, #4]
0x0A7E	0xB910    CBNZ	R0, L_I2Cx_Start10
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 220 :: 		
0x0A80	0xF64F70FF  MOVW	R0, #65535
0x0A84	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 221 :: 		
L_I2Cx_Start10:
;__Lib_I2C_12.c, 224 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0A86	0x2201    MOVS	R2, #1
0x0A88	0x6819    LDR	R1, [R3, #0]
0x0A8A	0xF3622108  BFI	R1, R2, #8, #1
0x0A8E	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_12.c, 226 :: 		
0x0A90	0xF2030114  ADDW	R1, R3, #20
0x0A94	0x680A    LDR	R2, [R1, #0]
0x0A96	0xF3C22140  UBFX	R1, R2, #9, #1
0x0A9A	0xB111    CBZ	R1, L_I2Cx_Start11
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 227 :: 		
0x0A9C	0xF64F70FF  MOVW	R0, #65535
0x0AA0	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Start11:
;__Lib_I2C_12.c, 229 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0AA2	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0x0AA4	0x461C    MOV	R4, R3
L_I2Cx_Start12:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x0AA6	0x4915    LDR	R1, [PC, #84]
0x0AA8	0x4620    MOV	R0, R4
0x0AAA	0xF7FFFBB9  BL	_ChekXForEvent+0
0x0AAE	0xB978    CBNZ	R0, L_I2Cx_Start13
;__Lib_I2C_12.c, 230 :: 		
0x0AB0	0x4911    LDR	R1, [PC, #68]
0x0AB2	0x6809    LDR	R1, [R1, #0]
0x0AB4	0xB159    CBZ	R1, L__I2Cx_Start124
;__Lib_I2C_12.c, 231 :: 		
0x0AB6	0xB935    CBNZ	R5, L_I2Cx_Start15
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 232 :: 		
0x0AB8	0x2006    MOVS	R0, #6
0x0ABA	0x4C0B    LDR	R4, [PC, #44]
0x0ABC	0x6824    LDR	R4, [R4, #0]
0x0ABE	0x47A0    BLX	R4
;__Lib_I2C_12.c, 233 :: 		
0x0AC0	0xF64F70FF  MOVW	R0, #65535
0x0AC4	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 234 :: 		
L_I2Cx_Start15:
;__Lib_I2C_12.c, 235 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x0AC6	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x0AC8	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x0ACA	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 236 :: 		
0x0ACC	0xE7FF    B	L_I2Cx_Start14
L__I2Cx_Start124:
;__Lib_I2C_12.c, 230 :: 		
;__Lib_I2C_12.c, 236 :: 		
L_I2Cx_Start14:
;__Lib_I2C_12.c, 237 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x0ACE	0xE7EA    B	L_I2Cx_Start12
L_I2Cx_Start13:
;__Lib_I2C_12.c, 238 :: 		
0x0AD0	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 239 :: 		
L_end_I2Cx_Start:
0x0AD2	0xF8DDE000  LDR	LR, [SP, #0]
0x0AD6	0xB003    ADD	SP, SP, #12
0x0AD8	0x4770    BX	LR
0x0ADA	0xBF00    NOP
0x0ADC	0x54004000  	I2C1_CR1+0
0x0AE0	0x00702000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0AE4	0x00B02000  	_I2C1_Timeout_Ptr+0
0x0AE8	0x00AC2000  	_I2Cx_Timeout_Ptr+0
0x0AEC	0x58004000  	I2C2_CR1+0
0x0AF0	0x00742000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0AF4	0x00B42000  	_I2C2_Timeout_Ptr+0
0x0AF8	0x00782000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0AFC	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x0190	0xB081    SUB	SP, SP, #4
0x0192	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 173 :: 		
; timeout start address is: 8 (R2)
0x0196	0xF04F0200  MOV	R2, #0
;__Lib_I2C_12.c, 176 :: 		
0x019A	0x4919    LDR	R1, [PC, #100]
0x019C	0x4288    CMP	R0, R1
0x019E	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 177 :: 		
0x01A0	0x4918    LDR	R1, [PC, #96]
; timeout start address is: 12 (R3)
0x01A2	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 178 :: 		
0x01A4	0x4918    LDR	R1, [PC, #96]
0x01A6	0x680A    LDR	R2, [R1, #0]
0x01A8	0x4918    LDR	R1, [PC, #96]
0x01AA	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 179 :: 		
0x01AC	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x01AE	0xE00B    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle1
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
;__Lib_I2C_12.c, 180 :: 		
; timeout start address is: 8 (R2)
0x01B0	0x4917    LDR	R1, [PC, #92]
0x01B2	0x4288    CMP	R0, R1
0x01B4	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle121
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 181 :: 		
0x01B6	0x4917    LDR	R1, [PC, #92]
; timeout start address is: 12 (R3)
0x01B8	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 182 :: 		
0x01BA	0x4917    LDR	R1, [PC, #92]
0x01BC	0x680A    LDR	R2, [R1, #0]
0x01BE	0x4913    LDR	R1, [PC, #76]
0x01C0	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x01C2	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 183 :: 		
0x01C4	0xE000    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle2
L___Lib_I2C_12_I2Cx_Wait_For_Idle121:
;__Lib_I2C_12.c, 180 :: 		
0x01C6	0x4614    MOV	R4, R2
;__Lib_I2C_12.c, 183 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle2:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 185 :: 		
; timeout start address is: 16 (R4)
0x01C8	0x4914    LDR	R1, [PC, #80]
0x01CA	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x01CC	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 187 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x01CE	0x4618    MOV	R0, R3
0x01D0	0xF7FFFFBE  BL	_I2Cx_Is_Idle+0
0x01D4	0xB970    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle4
;__Lib_I2C_12.c, 188 :: 		
0x01D6	0x4911    LDR	R1, [PC, #68]
0x01D8	0x6809    LDR	R1, [R1, #0]
0x01DA	0xB151    CBZ	R1, L___Lib_I2C_12_I2Cx_Wait_For_Idle122
;__Lib_I2C_12.c, 189 :: 		
0x01DC	0xB92C    CBNZ	R4, L___Lib_I2C_12_I2Cx_Wait_For_Idle6
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x01DE	0x2005    MOVS	R0, #5
0x01E0	0x4C0A    LDR	R4, [PC, #40]
0x01E2	0x6824    LDR	R4, [R4, #0]
0x01E4	0x47A0    BLX	R4
;__Lib_I2C_12.c, 191 :: 		
0x01E6	0x2000    MOVS	R0, #0
0x01E8	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_12.c, 192 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle6:
;__Lib_I2C_12.c, 193 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x01EA	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x01EC	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x01EE	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 194 :: 		
0x01F0	0xE7FF    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle5
L___Lib_I2C_12_I2Cx_Wait_For_Idle122:
;__Lib_I2C_12.c, 188 :: 		
;__Lib_I2C_12.c, 194 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle5:
;__Lib_I2C_12.c, 195 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x01F2	0xE7EC    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle3
L___Lib_I2C_12_I2Cx_Wait_For_Idle4:
;__Lib_I2C_12.c, 196 :: 		
0x01F4	0x2001    MOVS	R0, #1
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Wait_For_Idle:
0x01F6	0xF8DDE000  LDR	LR, [SP, #0]
0x01FA	0xB001    ADD	SP, SP, #4
0x01FC	0x4770    BX	LR
0x01FE	0xBF00    NOP
0x0200	0x54004000  	I2C1_CR1+0
0x0204	0x00702000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0208	0x00B02000  	_I2C1_Timeout_Ptr+0
0x020C	0x00AC2000  	_I2Cx_Timeout_Ptr+0
0x0210	0x58004000  	I2C2_CR1+0
0x0214	0x00742000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0218	0x00B42000  	_I2C2_Timeout_Ptr+0
0x021C	0x00782000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 168 :: 		
0x0152	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0156	0x680A    LDR	R2, [R1, #0]
0x0158	0xF3C20140  UBFX	R1, R2, #1, #1
0x015C	0xF0810101  EOR	R1, R1, #1
0x0160	0xB2C9    UXTB	R1, R1
0x0162	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Is_Idle:
0x0164	0xB001    ADD	SP, SP, #4
0x0166	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 199 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0220	0xB081    SUB	SP, SP, #4
0x0222	0xF8CDE000  STR	LR, [SP, #0]
0x0226	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 200 :: 		
; I2C_BASE end address is: 0 (R0)
0x0228	0xF7FFFF9E  BL	_I2Cx_Get_Status+0
0x022C	0xEA000203  AND	R2, R0, R3, LSL #0
0x0230	0x429A    CMP	R2, R3
0x0232	0xF2400200  MOVW	R2, #0
0x0236	0xD100    BNE	L__ChekXForEvent156
0x0238	0x2201    MOVS	R2, #1
L__ChekXForEvent156:
; Event end address is: 12 (R3)
0x023A	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 201 :: 		
L_end_ChekXForEvent:
0x023C	0xF8DDE000  LDR	LR, [SP, #0]
0x0240	0xB001    ADD	SP, SP, #4
0x0242	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 154 :: 		
; I2C_BASE start address is: 0 (R0)
0x0168	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 157 :: 		
0x016A	0xF2000114  ADDW	R1, R0, #20
0x016E	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 158 :: 		
0x0170	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0174	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 160 :: 		
0x0176	0x0409    LSLS	R1, R1, #16
0x0178	0xEA420101  ORR	R1, R2, R1, LSL #0
0x017C	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 161 :: 		
L_end_I2Cx_Get_Status:
0x017E	0xB001    ADD	SP, SP, #4
0x0180	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Start:
;__Lib_I2C_12.c, 566 :: 		
0x0F20	0xB081    SUB	SP, SP, #4
0x0F22	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 567 :: 		
0x0F26	0x4803    LDR	R0, [PC, #12]
0x0F28	0xF7FFFD84  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 568 :: 		
L_end_I2C2_Start:
0x0F2C	0xF8DDE000  LDR	LR, [SP, #0]
0x0F30	0xB001    ADD	SP, SP, #4
0x0F32	0x4770    BX	LR
0x0F34	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_UART1_Read:
;__Lib_UART_123_45.c, 104 :: 		
0x0F08	0xB081    SUB	SP, SP, #4
0x0F0A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 105 :: 		
0x0F0E	0x4803    LDR	R0, [PC, #12]
0x0F10	0xF7FFFC12  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 106 :: 		
L_end_UART1_Read:
0x0F14	0xF8DDE000  LDR	LR, [SP, #0]
0x0F18	0xB001    ADD	SP, SP, #4
0x0F1A	0x4770    BX	LR
0x0F1C	0x38004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_UARTx_Read:
;__Lib_UART_123_45.c, 96 :: 		
; UART_Base start address is: 0 (R0)
0x0738	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45.c, 98 :: 		
L___Lib_UART_123_45_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x073A	0x6802    LDR	R2, [R0, #0]
0x073C	0xF3C21140  UBFX	R1, R2, #5, #1
0x0740	0xB901    CBNZ	R1, L___Lib_UART_123_45_UARTx_Read5
0x0742	0xE7FA    B	L___Lib_UART_123_45_UARTx_Read4
L___Lib_UART_123_45_UARTx_Read5:
;__Lib_UART_123_45.c, 101 :: 		
0x0744	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x0746	0x6809    LDR	R1, [R1, #0]
0x0748	0xB288    UXTH	R0, R1
;__Lib_UART_123_45.c, 102 :: 		
L_end_UARTx_Read:
0x074A	0xB001    ADD	SP, SP, #4
0x074C	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45.c, 131 :: 		
0x10B8	0xB081    SUB	SP, SP, #4
0x10BA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 132 :: 		
0x10BE	0x4803    LDR	R0, [PC, #12]
0x10C0	0xF7FFFC6C  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 133 :: 		
L_end_UART1_Data_Ready:
0x10C4	0xF8DDE000  LDR	LR, [SP, #0]
0x10C8	0xB001    ADD	SP, SP, #4
0x10CA	0x4770    BX	LR
0x10CC	0x38004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_UARTx_Data_Ready:
;__Lib_UART_123_45.c, 126 :: 		
; UART_Base start address is: 0 (R0)
0x099C	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 128 :: 		
0x099E	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x09A0	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45.c, 129 :: 		
L_end_UARTx_Data_Ready:
0x09A4	0xB001    ADD	SP, SP, #4
0x09A6	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45.c, 212 :: 		
0x1088	0xB081    SUB	SP, SP, #4
0x108A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 213 :: 		
0x108E	0x4803    LDR	R0, [PC, #12]
0x1090	0xF7FFFC2A  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 214 :: 		
L_end_UART1_Tx_Idle:
0x1094	0xF8DDE000  LDR	LR, [SP, #0]
0x1098	0xB001    ADD	SP, SP, #4
0x109A	0x4770    BX	LR
0x109C	0x38004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_UARTx_Tx_Idle:
;__Lib_UART_123_45.c, 208 :: 		
; UART_Base start address is: 0 (R0)
0x08E8	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 209 :: 		
0x08EA	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x08EC	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45.c, 210 :: 		
L_end_UARTx_Tx_Idle:
0x08F0	0xB001    ADD	SP, SP, #4
0x08F2	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45.c, 108 :: 		
0x0B50	0xB081    SUB	SP, SP, #4
0x0B52	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 109 :: 		
0x0B56	0x4803    LDR	R0, [PC, #12]
0x0B58	0xF7FFFDEE  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 110 :: 		
L_end_UART2_Read:
0x0B5C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B60	0xB001    ADD	SP, SP, #4
0x0B62	0x4770    BX	LR
0x0B64	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45.c, 135 :: 		
0x0B8C	0xB081    SUB	SP, SP, #4
0x0B8E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 136 :: 		
0x0B92	0x4803    LDR	R0, [PC, #12]
0x0B94	0xF7FFFF02  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 137 :: 		
L_end_UART2_Data_Ready:
0x0B98	0xF8DDE000  LDR	LR, [SP, #0]
0x0B9C	0xB001    ADD	SP, SP, #4
0x0B9E	0x4770    BX	LR
0x0BA0	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45.c, 216 :: 		
0x0B00	0xB081    SUB	SP, SP, #4
0x0B02	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 217 :: 		
0x0B06	0x4803    LDR	R0, [PC, #12]
0x0B08	0xF7FFFEEE  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 218 :: 		
L_end_UART2_Tx_Idle:
0x0B0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B10	0xB001    ADD	SP, SP, #4
0x0B12	0x4770    BX	LR
0x0B14	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45.c, 112 :: 		
0x0B38	0xB081    SUB	SP, SP, #4
0x0B3A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 113 :: 		
0x0B3E	0x4803    LDR	R0, [PC, #12]
0x0B40	0xF7FFFDFA  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 114 :: 		
L_end_UART3_Read:
0x0B44	0xF8DDE000  LDR	LR, [SP, #0]
0x0B48	0xB001    ADD	SP, SP, #4
0x0B4A	0x4770    BX	LR
0x0B4C	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45.c, 139 :: 		
0x0C40	0xB081    SUB	SP, SP, #4
0x0C42	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 140 :: 		
0x0C46	0x4803    LDR	R0, [PC, #12]
0x0C48	0xF7FFFEA8  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 141 :: 		
L_end_UART3_Data_Ready:
0x0C4C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C50	0xB001    ADD	SP, SP, #4
0x0C52	0x4770    BX	LR
0x0C54	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45.c, 220 :: 		
0x0C28	0xB081    SUB	SP, SP, #4
0x0C2A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 221 :: 		
0x0C2E	0x4803    LDR	R0, [PC, #12]
0x0C30	0xF7FFFE5A  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 222 :: 		
L_end_UART3_Tx_Idle:
0x0C34	0xF8DDE000  LDR	LR, [SP, #0]
0x0C38	0xB001    ADD	SP, SP, #4
0x0C3A	0x4770    BX	LR
0x0C3C	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45.c, 116 :: 		
0x0C70	0xB081    SUB	SP, SP, #4
0x0C72	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 117 :: 		
0x0C76	0x4803    LDR	R0, [PC, #12]
0x0C78	0xF7FFFD5E  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 118 :: 		
L_end_UART4_Read:
0x0C7C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C80	0xB001    ADD	SP, SP, #4
0x0C82	0x4770    BX	LR
0x0C84	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45.c, 143 :: 		
0x0C58	0xB081    SUB	SP, SP, #4
0x0C5A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 144 :: 		
0x0C5E	0x4803    LDR	R0, [PC, #12]
0x0C60	0xF7FFFE9C  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 145 :: 		
L_end_UART4_Data_Ready:
0x0C64	0xF8DDE000  LDR	LR, [SP, #0]
0x0C68	0xB001    ADD	SP, SP, #4
0x0C6A	0x4770    BX	LR
0x0C6C	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45.c, 224 :: 		
0x0BF8	0xB081    SUB	SP, SP, #4
0x0BFA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 225 :: 		
0x0BFE	0x4803    LDR	R0, [PC, #12]
0x0C00	0xF7FFFE72  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 226 :: 		
L_end_UART4_Tx_Idle:
0x0C04	0xF8DDE000  LDR	LR, [SP, #0]
0x0C08	0xB001    ADD	SP, SP, #4
0x0C0A	0x4770    BX	LR
0x0C0C	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45.c, 120 :: 		
0x0C10	0xB081    SUB	SP, SP, #4
0x0C12	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 121 :: 		
0x0C16	0x4803    LDR	R0, [PC, #12]
0x0C18	0xF7FFFD8E  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 122 :: 		
L_end_UART5_Read:
0x0C1C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C20	0xB001    ADD	SP, SP, #4
0x0C22	0x4770    BX	LR
0x0C24	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45.c, 147 :: 		
0x0BC8	0xB081    SUB	SP, SP, #4
0x0BCA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 148 :: 		
0x0BCE	0x4803    LDR	R0, [PC, #12]
0x0BD0	0xF7FFFEE4  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 149 :: 		
L_end_UART5_Data_Ready:
0x0BD4	0xF8DDE000  LDR	LR, [SP, #0]
0x0BD8	0xB001    ADD	SP, SP, #4
0x0BDA	0x4770    BX	LR
0x0BDC	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45.c, 228 :: 		
0x0BE0	0xB081    SUB	SP, SP, #4
0x0BE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 229 :: 		
0x0BE6	0x4803    LDR	R0, [PC, #12]
0x0BE8	0xF7FFFE7E  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 230 :: 		
L_end_UART5_Tx_Idle:
0x0BEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0BF0	0xB001    ADD	SP, SP, #4
0x0BF2	0x4770    BX	LR
0x0BF4	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
__c3dhall5_driver_hal_i2cWrite:
;__hal_stm32.c, 98 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x15BC	0xB082    SUB	SP, SP, #8
0x15BE	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 100 :: 		int res = 0;
0x15C2	0xF2400400  MOVW	R4, #0
0x15C6	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 102 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x15CA	0x4C05    LDR	R4, [PC, #20]
0x15CC	0x6824    LDR	R4, [R4, #0]
0x15CE	0x47A0    BLX	R4
0x15D0	0xF9BD4004  LDRSH	R4, [SP, #4]
0x15D4	0x4304    ORRS	R4, R0
;__hal_stm32.c, 103 :: 		return res;
0x15D6	0xB220    SXTH	R0, R4
;__hal_stm32.c, 104 :: 		}
L_end_hal_i2cWrite:
0x15D8	0xF8DDE000  LDR	LR, [SP, #0]
0x15DC	0xB002    ADD	SP, SP, #8
0x15DE	0x4770    BX	LR
0x15E0	0x00982000  	__c3dhall5_driver_fp_i2cWrite+0
; end of __c3dhall5_driver_hal_i2cWrite
_I2C1_Write:
;__Lib_I2C_12.c, 556 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0B68	0xB081    SUB	SP, SP, #4
0x0B6A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 557 :: 		
0x0B6E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0B70	0x4613    MOV	R3, R2
0x0B72	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0B74	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0B76	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0B78	0xF7FFFDEA  BL	_I2Cx_Write+0
0x0B7C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 558 :: 		
L_end_I2C1_Write:
0x0B7E	0xF8DDE000  LDR	LR, [SP, #0]
0x0B82	0xB001    ADD	SP, SP, #4
0x0B84	0x4770    BX	LR
0x0B86	0xBF00    NOP
0x0B88	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 245 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0750	0xB082    SUB	SP, SP, #8
0x0752	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0756	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 247 :: 		
; timeout start address is: 20 (R5)
0x0758	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 250 :: 		
0x075C	0x4C56    LDR	R4, [PC, #344]
0x075E	0x42A0    CMP	R0, R4
0x0760	0xD106    BNE	L_I2Cx_Write16
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 251 :: 		
0x0762	0x4C56    LDR	R4, [PC, #344]
; timeout start address is: 28 (R7)
0x0764	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 252 :: 		
0x0766	0x4C56    LDR	R4, [PC, #344]
0x0768	0x6825    LDR	R5, [R4, #0]
0x076A	0x4C56    LDR	R4, [PC, #344]
0x076C	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 253 :: 		
; timeout end address is: 28 (R7)
0x076E	0xE00A    B	L_I2Cx_Write17
L_I2Cx_Write16:
;__Lib_I2C_12.c, 254 :: 		
; timeout start address is: 20 (R5)
0x0770	0x4C55    LDR	R4, [PC, #340]
0x0772	0x42A0    CMP	R0, R4
0x0774	0xD106    BNE	L__I2Cx_Write125
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 255 :: 		
0x0776	0x4C55    LDR	R4, [PC, #340]
; timeout start address is: 28 (R7)
0x0778	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 256 :: 		
0x077A	0x4C55    LDR	R4, [PC, #340]
0x077C	0x6825    LDR	R5, [R4, #0]
0x077E	0x4C51    LDR	R4, [PC, #324]
0x0780	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 257 :: 		
0x0782	0xE000    B	L_I2Cx_Write18
L__I2Cx_Write125:
;__Lib_I2C_12.c, 254 :: 		
0x0784	0x462F    MOV	R7, R5
;__Lib_I2C_12.c, 257 :: 		
L_I2Cx_Write18:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write17:
;__Lib_I2C_12.c, 259 :: 		
; timeout start address is: 28 (R7)
0x0786	0x4C53    LDR	R4, [PC, #332]
0x0788	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_12.c, 261 :: 		
0x078A	0xF2000510  ADDW	R5, R0, #16
0x078E	0x004C    LSLS	R4, R1, #1
0x0790	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x0792	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0794	0x46B9    MOV	R9, R7
0x0796	0x4607    MOV	R7, R0
0x0798	0x4690    MOV	R8, R2
0x079A	0x4635    MOV	R5, R6
0x079C	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 262 :: 		
L_I2Cx_Write19:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x079E	0x494E    LDR	R1, [PC, #312]
0x07A0	0x4638    MOV	R0, R7
0x07A2	0xF7FFFD3D  BL	_ChekXForEvent+0
0x07A6	0xB988    CBNZ	R0, L_I2Cx_Write20
;__Lib_I2C_12.c, 263 :: 		
0x07A8	0x4C4A    LDR	R4, [PC, #296]
0x07AA	0x6824    LDR	R4, [R4, #0]
0x07AC	0xB16C    CBZ	R4, L__I2Cx_Write126
;__Lib_I2C_12.c, 264 :: 		
0x07AE	0xF1B90F00  CMP	R9, #0
0x07B2	0xD106    BNE	L_I2Cx_Write22
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 265 :: 		
0x07B4	0x2004    MOVS	R0, #4
0x07B6	0x4C43    LDR	R4, [PC, #268]
0x07B8	0x6824    LDR	R4, [R4, #0]
0x07BA	0x47A0    BLX	R4
;__Lib_I2C_12.c, 266 :: 		
0x07BC	0xF64F70FF  MOVW	R0, #65535
0x07C0	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 267 :: 		
L_I2Cx_Write22:
;__Lib_I2C_12.c, 268 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x07C2	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x07C6	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 269 :: 		
0x07C8	0xE7FF    B	L_I2Cx_Write21
L__I2Cx_Write126:
;__Lib_I2C_12.c, 263 :: 		
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Write21:
;__Lib_I2C_12.c, 270 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x07CA	0xE7E8    B	L_I2Cx_Write19
L_I2Cx_Write20:
;__Lib_I2C_12.c, 271 :: 		
; i start address is: 0 (R0)
0x07CC	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x07CE	0x9701    STR	R7, [SP, #4]
0x07D0	0x4629    MOV	R1, R5
0x07D2	0x4637    MOV	R7, R6
0x07D4	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write23:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x07D6	0x1E7C    SUBS	R4, R7, #1
0x07D8	0x42A0    CMP	R0, R4
0x07DA	0xD226    BCS	L_I2Cx_Write24
;__Lib_I2C_12.c, 272 :: 		
0x07DC	0xF2060510  ADDW	R5, R6, #16
0x07E0	0xEB080400  ADD	R4, R8, R0, LSL #0
0x07E4	0x7824    LDRB	R4, [R4, #0]
0x07E6	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 274 :: 		
0x07E8	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 36 (R9)
0x07EA	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x07EE	0x4682    MOV	R10, R0
0x07F0	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 275 :: 		
L_I2Cx_Write26:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x07F2	0x493A    LDR	R1, [PC, #232]
0x07F4	0x4630    MOV	R0, R6
0x07F6	0xF7FFFD13  BL	_ChekXForEvent+0
0x07FA	0xB988    CBNZ	R0, L_I2Cx_Write27
;__Lib_I2C_12.c, 276 :: 		
0x07FC	0x4C35    LDR	R4, [PC, #212]
0x07FE	0x6824    LDR	R4, [R4, #0]
0x0800	0xB16C    CBZ	R4, L__I2Cx_Write127
;__Lib_I2C_12.c, 277 :: 		
0x0802	0xF1B90F00  CMP	R9, #0
0x0806	0xD106    BNE	L_I2Cx_Write29
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 278 :: 		
0x0808	0x2004    MOVS	R0, #4
0x080A	0x4C2E    LDR	R4, [PC, #184]
0x080C	0x6824    LDR	R4, [R4, #0]
0x080E	0x47A0    BLX	R4
;__Lib_I2C_12.c, 279 :: 		
0x0810	0xF64F70FF  MOVW	R0, #65535
0x0814	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 280 :: 		
L_I2Cx_Write29:
;__Lib_I2C_12.c, 281 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x0816	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x081A	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 282 :: 		
0x081C	0xE7FF    B	L_I2Cx_Write28
L__I2Cx_Write127:
;__Lib_I2C_12.c, 276 :: 		
;__Lib_I2C_12.c, 282 :: 		
L_I2Cx_Write28:
;__Lib_I2C_12.c, 283 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x081E	0xE7E8    B	L_I2Cx_Write26
L_I2Cx_Write27:
;__Lib_I2C_12.c, 271 :: 		
0x0820	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x0824	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 284 :: 		
0x0826	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x0828	0xE7D5    B	L_I2Cx_Write23
L_I2Cx_Write24:
;__Lib_I2C_12.c, 286 :: 		
; END_mode start address is: 4 (R1)
0x082A	0xF2060510  ADDW	R5, R6, #16
0x082E	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x0832	0x7824    LDRB	R4, [R4, #0]
0x0834	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 288 :: 		
0x0836	0x4C27    LDR	R4, [PC, #156]
; timeout start address is: 28 (R7)
0x0838	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x083A	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 289 :: 		
L_I2Cx_Write30:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x083C	0x4928    LDR	R1, [PC, #160]
0x083E	0x4630    MOV	R0, R6
0x0840	0xF7FFFCEE  BL	_ChekXForEvent+0
0x0844	0xB970    CBNZ	R0, L_I2Cx_Write31
;__Lib_I2C_12.c, 290 :: 		
0x0846	0x4C23    LDR	R4, [PC, #140]
0x0848	0x6824    LDR	R4, [R4, #0]
0x084A	0xB154    CBZ	R4, L__I2Cx_Write128
;__Lib_I2C_12.c, 291 :: 		
0x084C	0xB937    CBNZ	R7, L_I2Cx_Write33
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 292 :: 		
0x084E	0x2004    MOVS	R0, #4
0x0850	0x4C1C    LDR	R4, [PC, #112]
0x0852	0x6824    LDR	R4, [R4, #0]
0x0854	0x47A0    BLX	R4
;__Lib_I2C_12.c, 293 :: 		
0x0856	0xF64F70FF  MOVW	R0, #65535
0x085A	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 294 :: 		
L_I2Cx_Write33:
;__Lib_I2C_12.c, 295 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x085C	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x085E	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 296 :: 		
0x0860	0xE7FF    B	L_I2Cx_Write32
L__I2Cx_Write128:
;__Lib_I2C_12.c, 290 :: 		
;__Lib_I2C_12.c, 296 :: 		
L_I2Cx_Write32:
;__Lib_I2C_12.c, 297 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0862	0xE7EB    B	L_I2Cx_Write30
L_I2Cx_Write31:
;__Lib_I2C_12.c, 298 :: 		
0x0864	0x2D01    CMP	R5, #1
0x0866	0xD105    BNE	L_I2Cx_Write34
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 299 :: 		
0x0868	0x2501    MOVS	R5, #1
0x086A	0x6834    LDR	R4, [R6, #0]
0x086C	0xF3652449  BFI	R4, R5, #9, #1
0x0870	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x0872	0xE01C    B	L_I2Cx_Write35
L_I2Cx_Write34:
;__Lib_I2C_12.c, 301 :: 		
; I2C_BASE start address is: 24 (R6)
0x0874	0x2501    MOVS	R5, #1
0x0876	0x6834    LDR	R4, [R6, #0]
0x0878	0xF3652408  BFI	R4, R5, #8, #1
0x087C	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 303 :: 		
0x087E	0x4C15    LDR	R4, [PC, #84]
; timeout start address is: 28 (R7)
0x0880	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0882	0x4635    MOV	R5, R6
;__Lib_I2C_12.c, 304 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0884	0x4917    LDR	R1, [PC, #92]
0x0886	0x4628    MOV	R0, R5
0x0888	0xF7FFFCCA  BL	_ChekXForEvent+0
0x088C	0xB978    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_12.c, 305 :: 		
0x088E	0x4C11    LDR	R4, [PC, #68]
0x0890	0x6824    LDR	R4, [R4, #0]
0x0892	0xB15C    CBZ	R4, L__I2Cx_Write129
;__Lib_I2C_12.c, 306 :: 		
0x0894	0xB937    CBNZ	R7, L_I2Cx_Write39
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 307 :: 		
0x0896	0x2004    MOVS	R0, #4
0x0898	0x4C0A    LDR	R4, [PC, #40]
0x089A	0x6824    LDR	R4, [R4, #0]
0x089C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 308 :: 		
0x089E	0xF64F70FF  MOVW	R0, #65535
0x08A2	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 309 :: 		
L_I2Cx_Write39:
;__Lib_I2C_12.c, 310 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x08A4	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x08A6	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x08A8	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 311 :: 		
0x08AA	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write129:
;__Lib_I2C_12.c, 305 :: 		
;__Lib_I2C_12.c, 311 :: 		
L_I2Cx_Write38:
;__Lib_I2C_12.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x08AC	0xE7EA    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_12.c, 313 :: 		
L_I2Cx_Write35:
;__Lib_I2C_12.c, 314 :: 		
0x08AE	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 315 :: 		
L_end_I2Cx_Write:
0x08B0	0xF8DDE000  LDR	LR, [SP, #0]
0x08B4	0xB002    ADD	SP, SP, #8
0x08B6	0x4770    BX	LR
0x08B8	0x54004000  	I2C1_CR1+0
0x08BC	0x00702000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x08C0	0x00B02000  	_I2C1_Timeout_Ptr+0
0x08C4	0x00AC2000  	_I2Cx_Timeout_Ptr+0
0x08C8	0x58004000  	I2C2_CR1+0
0x08CC	0x00742000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x08D0	0x00B42000  	_I2C2_Timeout_Ptr+0
0x08D4	0x00782000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x08D8	0x00820007  	#458882
0x08DC	0x00800007  	#458880
0x08E0	0x00840007  	#458884
0x08E4	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Write:
;__Lib_I2C_12.c, 586 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1064	0xB081    SUB	SP, SP, #4
0x1066	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 587 :: 		
0x106A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x106C	0x4613    MOV	R3, R2
0x106E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1070	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1072	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1074	0xF7FFFB6C  BL	_I2Cx_Write+0
0x1078	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 588 :: 		
L_end_I2C2_Write:
0x107A	0xF8DDE000  LDR	LR, [SP, #0]
0x107E	0xB001    ADD	SP, SP, #4
0x1080	0x4770    BX	LR
0x1082	0xBF00    NOP
0x1084	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
__c3dhall5_driver_hal_i2cRead:
;__hal_stm32.c, 106 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x1378	0xB082    SUB	SP, SP, #8
0x137A	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 108 :: 		int res = 0;
0x137E	0xF2400400  MOVW	R4, #0
0x1382	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 110 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x1386	0x4C04    LDR	R4, [PC, #16]
0x1388	0x6824    LDR	R4, [R4, #0]
0x138A	0x47A0    BLX	R4
;__hal_stm32.c, 111 :: 		return res;
0x138C	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_stm32.c, 112 :: 		}
L_end_hal_i2cRead:
0x1390	0xF8DDE000  LDR	LR, [SP, #0]
0x1394	0xB002    ADD	SP, SP, #8
0x1396	0x4770    BX	LR
0x1398	0x00A02000  	__c3dhall5_driver_fp_i2cRead+0
; end of __c3dhall5_driver_hal_i2cRead
_I2C1_Read:
;__Lib_I2C_12.c, 552 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0EE4	0xB081    SUB	SP, SP, #4
0x0EE6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 553 :: 		
0x0EEA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0EEC	0x4613    MOV	R3, R2
0x0EEE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0EF0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0EF2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0EF4	0xF7FFF9F2  BL	_I2Cx_Read+0
0x0EF8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 554 :: 		
L_end_I2C1_Read:
0x0EFA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EFE	0xB001    ADD	SP, SP, #4
0x0F00	0x4770    BX	LR
0x0F02	0xBF00    NOP
0x0F04	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 319 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x02DC	0xB082    SUB	SP, SP, #8
0x02DE	0xF8CDE000  STR	LR, [SP, #0]
0x02E2	0xB2CF    UXTB	R7, R1
0x02E4	0x4601    MOV	R1, R0
0x02E6	0x4698    MOV	R8, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 28 (R7)
; buf start address is: 8 (R2)
; count start address is: 32 (R8)
; END_mode start address is: 12 (R3)
0x02E8	0x9B02    LDR	R3, [SP, #8]
;__Lib_I2C_12.c, 321 :: 		
; i start address is: 24 (R6)
0x02EA	0xF04F0600  MOV	R6, #0
;__Lib_I2C_12.c, 322 :: 		
; timeout start address is: 20 (R5)
0x02EE	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 325 :: 		
0x02F2	0x4CC4    LDR	R4, [PC, #784]
0x02F4	0x42A1    CMP	R1, R4
0x02F6	0xD107    BNE	L_I2Cx_Read40
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 326 :: 		
0x02F8	0x4CC3    LDR	R4, [PC, #780]
; timeout start address is: 36 (R9)
0x02FA	0xF8D49000  LDR	R9, [R4, #0]
;__Lib_I2C_12.c, 327 :: 		
0x02FE	0x4CC3    LDR	R4, [PC, #780]
0x0300	0x6825    LDR	R5, [R4, #0]
0x0302	0x4CC3    LDR	R4, [PC, #780]
0x0304	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 328 :: 		
; timeout end address is: 36 (R9)
0x0306	0xE00B    B	L_I2Cx_Read41
L_I2Cx_Read40:
;__Lib_I2C_12.c, 329 :: 		
; timeout start address is: 20 (R5)
0x0308	0x4CC2    LDR	R4, [PC, #776]
0x030A	0x42A1    CMP	R1, R4
0x030C	0xD107    BNE	L__I2Cx_Read130
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 330 :: 		
0x030E	0x4CC2    LDR	R4, [PC, #776]
; timeout start address is: 0 (R0)
0x0310	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_12.c, 331 :: 		
0x0312	0x4CC2    LDR	R4, [PC, #776]
0x0314	0x6825    LDR	R5, [R4, #0]
0x0316	0x4CBE    LDR	R4, [PC, #760]
0x0318	0x6025    STR	R5, [R4, #0]
; timeout end address is: 0 (R0)
0x031A	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 332 :: 		
0x031C	0xE000    B	L_I2Cx_Read42
L__I2Cx_Read130:
;__Lib_I2C_12.c, 329 :: 		
0x031E	0x46A9    MOV	R9, R5
;__Lib_I2C_12.c, 332 :: 		
L_I2Cx_Read42:
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
L_I2Cx_Read41:
;__Lib_I2C_12.c, 334 :: 		
; timeout start address is: 36 (R9)
0x0320	0x4CBF    LDR	R4, [PC, #764]
0x0322	0xF8C49000  STR	R9, [R4, #0]
;__Lib_I2C_12.c, 336 :: 		
0x0326	0xE1F4    B	L_I2Cx_Read43
; count end address is: 32 (R8)
;__Lib_I2C_12.c, 337 :: 		
L_I2Cx_Read45:
;__Lib_I2C_12.c, 338 :: 		
0x0328	0xF2010510  ADDW	R5, R1, #16
0x032C	0x007C    LSLS	R4, R7, #1
0x032E	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0330	0xF0440401  ORR	R4, R4, #1
0x0334	0xB2A4    UXTH	R4, R4
0x0336	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0338	0x9601    STR	R6, [SP, #4]
0x033A	0x4616    MOV	R6, R2
0x033C	0x464F    MOV	R7, R9
0x033E	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_12.c, 339 :: 		
L_I2Cx_Read46:
; timeout start address is: 28 (R7)
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x0340	0xF2010414  ADDW	R4, R1, #20
0x0344	0x6825    LDR	R5, [R4, #0]
0x0346	0xF3C50440  UBFX	R4, R5, #1, #1
0x034A	0xB964    CBNZ	R4, L_I2Cx_Read47
;__Lib_I2C_12.c, 340 :: 		
0x034C	0x4CB4    LDR	R4, [PC, #720]
0x034E	0x6824    LDR	R4, [R4, #0]
0x0350	0xB144    CBZ	R4, L__I2Cx_Read131
;__Lib_I2C_12.c, 341 :: 		
0x0352	0xB927    CBNZ	R7, L_I2Cx_Read49
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 342 :: 		
0x0354	0x2003    MOVS	R0, #3
0x0356	0x4CAE    LDR	R4, [PC, #696]
0x0358	0x6824    LDR	R4, [R4, #0]
0x035A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 343 :: 		
0x035C	0xE1E2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 344 :: 		
L_I2Cx_Read49:
;__Lib_I2C_12.c, 345 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; i start address is: 8 (R2)
0x035E	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0360	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 346 :: 		
0x0362	0xE7FF    B	L_I2Cx_Read48
L__I2Cx_Read131:
;__Lib_I2C_12.c, 340 :: 		
;__Lib_I2C_12.c, 346 :: 		
L_I2Cx_Read48:
;__Lib_I2C_12.c, 347 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0364	0xE7EC    B	L_I2Cx_Read46
L_I2Cx_Read47:
;__Lib_I2C_12.c, 348 :: 		
0x0366	0x2500    MOVS	R5, #0
0x0368	0x680C    LDR	R4, [R1, #0]
0x036A	0xF365248A  BFI	R4, R5, #10, #1
0x036E	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 349 :: 		
0x0370	0xF2010414  ADDW	R4, R1, #20
0x0374	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 350 :: 		
0x0376	0xBF00    NOP
;__Lib_I2C_12.c, 351 :: 		
0x0378	0xF2010418  ADDW	R4, R1, #24
0x037C	0x6824    LDR	R4, [R4, #0]
0x037E	0x0424    LSLS	R4, R4, #16
0x0380	0xEA400404  ORR	R4, R0, R4, LSL #0
0x0384	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 352 :: 		
0x0386	0x2B01    CMP	R3, #1
0x0388	0xD105    BNE	L_I2Cx_Read50
;__Lib_I2C_12.c, 353 :: 		
0x038A	0x2501    MOVS	R5, #1
0x038C	0x680C    LDR	R4, [R1, #0]
0x038E	0xF3652449  BFI	R4, R5, #9, #1
0x0392	0x600C    STR	R4, [R1, #0]
0x0394	0xE004    B	L_I2Cx_Read51
L_I2Cx_Read50:
;__Lib_I2C_12.c, 355 :: 		
0x0396	0x2501    MOVS	R5, #1
0x0398	0x680C    LDR	R4, [R1, #0]
0x039A	0xF3652408  BFI	R4, R5, #8, #1
0x039E	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 356 :: 		
L_I2Cx_Read51:
;__Lib_I2C_12.c, 358 :: 		
0x03A0	0x4C9F    LDR	R4, [PC, #636]
; timeout start address is: 20 (R5)
0x03A2	0x6825    LDR	R5, [R4, #0]
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x03A4	0x4691    MOV	R9, R2
0x03A6	0x4698    MOV	R8, R3
0x03A8	0x4637    MOV	R7, R6
0x03AA	0x460E    MOV	R6, R1
;__Lib_I2C_12.c, 359 :: 		
L_I2Cx_Read52:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 28 (R7)
; END_mode start address is: 32 (R8)
; i start address is: 36 (R9)
0x03AC	0x499D    LDR	R1, [PC, #628]
0x03AE	0x4630    MOV	R0, R6
0x03B0	0xF7FFFF36  BL	_ChekXForEvent+0
0x03B4	0xB968    CBNZ	R0, L_I2Cx_Read53
;__Lib_I2C_12.c, 360 :: 		
0x03B6	0x4C9A    LDR	R4, [PC, #616]
0x03B8	0x6824    LDR	R4, [R4, #0]
0x03BA	0xB14C    CBZ	R4, L__I2Cx_Read132
;__Lib_I2C_12.c, 361 :: 		
0x03BC	0xB925    CBNZ	R5, L_I2Cx_Read55
; I2C_BASE end address is: 24 (R6)
; buf end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 362 :: 		
0x03BE	0x2003    MOVS	R0, #3
0x03C0	0x4C93    LDR	R4, [PC, #588]
0x03C2	0x6824    LDR	R4, [R4, #0]
0x03C4	0x47A0    BLX	R4
;__Lib_I2C_12.c, 363 :: 		
0x03C6	0xE1AD    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 364 :: 		
L_I2Cx_Read55:
;__Lib_I2C_12.c, 365 :: 		
; timeout start address is: 20 (R5)
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
0x03C8	0x1E6C    SUBS	R4, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x03CA	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x03CC	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 366 :: 		
0x03CE	0xE7FF    B	L_I2Cx_Read54
L__I2Cx_Read132:
;__Lib_I2C_12.c, 360 :: 		
;__Lib_I2C_12.c, 366 :: 		
L_I2Cx_Read54:
;__Lib_I2C_12.c, 367 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x03D0	0xE7EC    B	L_I2Cx_Read52
L_I2Cx_Read53:
;__Lib_I2C_12.c, 368 :: 		
0x03D2	0xEB070509  ADD	R5, R7, R9, LSL #0
; buf end address is: 28 (R7)
; i end address is: 36 (R9)
0x03D6	0xF2060410  ADDW	R4, R6, #16
0x03DA	0x6824    LDR	R4, [R4, #0]
0x03DC	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 369 :: 		
0x03DE	0xF1B80F01  CMP	R8, #1
0x03E2	0xD113    BNE	L_I2Cx_Read56
; END_mode end address is: 32 (R8)
;__Lib_I2C_12.c, 370 :: 		
0x03E4	0x4C8E    LDR	R4, [PC, #568]
; timeout start address is: 4 (R1)
0x03E6	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x03E8	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 371 :: 		
L_I2Cx_Read57:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x03EA	0x6805    LDR	R5, [R0, #0]
0x03EC	0xF3C52440  UBFX	R4, R5, #9, #1
0x03F0	0xB95C    CBNZ	R4, L_I2Cx_Read58
;__Lib_I2C_12.c, 372 :: 		
0x03F2	0x4C8B    LDR	R4, [PC, #556]
0x03F4	0x6824    LDR	R4, [R4, #0]
0x03F6	0xB13C    CBZ	R4, L__I2Cx_Read133
;__Lib_I2C_12.c, 373 :: 		
0x03F8	0xB921    CBNZ	R1, L_I2Cx_Read60
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 374 :: 		
0x03FA	0x2003    MOVS	R0, #3
0x03FC	0x4C84    LDR	R4, [PC, #528]
0x03FE	0x6824    LDR	R4, [R4, #0]
0x0400	0x47A0    BLX	R4
;__Lib_I2C_12.c, 375 :: 		
0x0402	0xE18F    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 376 :: 		
L_I2Cx_Read60:
;__Lib_I2C_12.c, 377 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0404	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 378 :: 		
0x0406	0xE7FF    B	L_I2Cx_Read59
L__I2Cx_Read133:
;__Lib_I2C_12.c, 372 :: 		
;__Lib_I2C_12.c, 378 :: 		
L_I2Cx_Read59:
;__Lib_I2C_12.c, 379 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x0408	0xE7EF    B	L_I2Cx_Read57
L_I2Cx_Read58:
;__Lib_I2C_12.c, 380 :: 		
0x040A	0xE012    B	L_I2Cx_Read61
L_I2Cx_Read56:
;__Lib_I2C_12.c, 382 :: 		
; I2C_BASE start address is: 24 (R6)
0x040C	0x4C84    LDR	R4, [PC, #528]
; timeout start address is: 4 (R1)
0x040E	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x0410	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 383 :: 		
L_I2Cx_Read62:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0412	0x6805    LDR	R5, [R0, #0]
0x0414	0xF3C52400  UBFX	R4, R5, #8, #1
0x0418	0xB95C    CBNZ	R4, L_I2Cx_Read63
;__Lib_I2C_12.c, 384 :: 		
0x041A	0x4C81    LDR	R4, [PC, #516]
0x041C	0x6824    LDR	R4, [R4, #0]
0x041E	0xB13C    CBZ	R4, L__I2Cx_Read134
;__Lib_I2C_12.c, 385 :: 		
0x0420	0xB921    CBNZ	R1, L_I2Cx_Read65
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 386 :: 		
0x0422	0x2003    MOVS	R0, #3
0x0424	0x4C7A    LDR	R4, [PC, #488]
0x0426	0x6824    LDR	R4, [R4, #0]
0x0428	0x47A0    BLX	R4
;__Lib_I2C_12.c, 387 :: 		
0x042A	0xE17B    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 388 :: 		
L_I2Cx_Read65:
;__Lib_I2C_12.c, 389 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x042C	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 390 :: 		
0x042E	0xE7FF    B	L_I2Cx_Read64
L__I2Cx_Read134:
;__Lib_I2C_12.c, 384 :: 		
;__Lib_I2C_12.c, 390 :: 		
L_I2Cx_Read64:
;__Lib_I2C_12.c, 391 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x0430	0xE7EF    B	L_I2Cx_Read62
L_I2Cx_Read63:
;__Lib_I2C_12.c, 392 :: 		
L_I2Cx_Read61:
;__Lib_I2C_12.c, 393 :: 		
0x0432	0xE177    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 395 :: 		
L_I2Cx_Read66:
;__Lib_I2C_12.c, 396 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; slave_address start address is: 28 (R7)
0x0434	0x2501    MOVS	R5, #1
0x0436	0x680C    LDR	R4, [R1, #0]
0x0438	0xF365248A  BFI	R4, R5, #10, #1
0x043C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 397 :: 		
0x043E	0x2501    MOVS	R5, #1
0x0440	0x680C    LDR	R4, [R1, #0]
0x0442	0xF36524CB  BFI	R4, R5, #11, #1
0x0446	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 398 :: 		
0x0448	0xF2010510  ADDW	R5, R1, #16
0x044C	0x007C    LSLS	R4, R7, #1
0x044E	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0450	0xF0440401  ORR	R4, R4, #1
0x0454	0xB2A4    UXTH	R4, R4
0x0456	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0458	0x464F    MOV	R7, R9
;__Lib_I2C_12.c, 399 :: 		
L_I2Cx_Read67:
; timeout start address is: 28 (R7)
; i start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x045A	0xF2010414  ADDW	R4, R1, #20
0x045E	0x6825    LDR	R5, [R4, #0]
0x0460	0xF3C50440  UBFX	R4, R5, #1, #1
0x0464	0xB964    CBNZ	R4, L_I2Cx_Read68
;__Lib_I2C_12.c, 400 :: 		
0x0466	0x4C6E    LDR	R4, [PC, #440]
0x0468	0x6824    LDR	R4, [R4, #0]
0x046A	0xB144    CBZ	R4, L__I2Cx_Read135
;__Lib_I2C_12.c, 401 :: 		
0x046C	0xB927    CBNZ	R7, L_I2Cx_Read70
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 402 :: 		
0x046E	0x2003    MOVS	R0, #3
0x0470	0x4C67    LDR	R4, [PC, #412]
0x0472	0x6824    LDR	R4, [R4, #0]
0x0474	0x47A0    BLX	R4
;__Lib_I2C_12.c, 403 :: 		
0x0476	0xE155    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 404 :: 		
L_I2Cx_Read70:
;__Lib_I2C_12.c, 405 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0478	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x047A	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 406 :: 		
0x047C	0xE7FF    B	L_I2Cx_Read69
L__I2Cx_Read135:
;__Lib_I2C_12.c, 400 :: 		
;__Lib_I2C_12.c, 406 :: 		
L_I2Cx_Read69:
;__Lib_I2C_12.c, 407 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x047E	0xE7EC    B	L_I2Cx_Read67
L_I2Cx_Read68:
;__Lib_I2C_12.c, 408 :: 		
0x0480	0xF2010414  ADDW	R4, R1, #20
0x0484	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 409 :: 		
0x0486	0xBF00    NOP
;__Lib_I2C_12.c, 410 :: 		
0x0488	0xF2010418  ADDW	R4, R1, #24
0x048C	0x6824    LDR	R4, [R4, #0]
0x048E	0x0424    LSLS	R4, R4, #16
0x0490	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 411 :: 		
0x0492	0x2500    MOVS	R5, #0
0x0494	0x680C    LDR	R4, [R1, #0]
0x0496	0xF365248A  BFI	R4, R5, #10, #1
0x049A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 413 :: 		
0x049C	0x4C60    LDR	R4, [PC, #384]
; timeout start address is: 28 (R7)
0x049E	0x6827    LDR	R7, [R4, #0]
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 414 :: 		
L_I2Cx_Read71:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x04A0	0xF2010414  ADDW	R4, R1, #20
0x04A4	0x6825    LDR	R5, [R4, #0]
0x04A6	0xF3C50480  UBFX	R4, R5, #2, #1
0x04AA	0xB964    CBNZ	R4, L_I2Cx_Read72
;__Lib_I2C_12.c, 415 :: 		
0x04AC	0x4C5C    LDR	R4, [PC, #368]
0x04AE	0x6824    LDR	R4, [R4, #0]
0x04B0	0xB144    CBZ	R4, L__I2Cx_Read136
;__Lib_I2C_12.c, 416 :: 		
0x04B2	0xB927    CBNZ	R7, L_I2Cx_Read74
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 417 :: 		
0x04B4	0x2003    MOVS	R0, #3
0x04B6	0x4C56    LDR	R4, [PC, #344]
0x04B8	0x6824    LDR	R4, [R4, #0]
0x04BA	0x47A0    BLX	R4
;__Lib_I2C_12.c, 418 :: 		
0x04BC	0xE132    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 419 :: 		
L_I2Cx_Read74:
;__Lib_I2C_12.c, 420 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x04BE	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x04C0	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 421 :: 		
0x04C2	0xE7FF    B	L_I2Cx_Read73
L__I2Cx_Read136:
;__Lib_I2C_12.c, 415 :: 		
;__Lib_I2C_12.c, 421 :: 		
L_I2Cx_Read73:
;__Lib_I2C_12.c, 422 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x04C4	0xE7EC    B	L_I2Cx_Read71
L_I2Cx_Read72:
;__Lib_I2C_12.c, 423 :: 		
0x04C6	0x2B01    CMP	R3, #1
0x04C8	0xD105    BNE	L_I2Cx_Read75
;__Lib_I2C_12.c, 424 :: 		
0x04CA	0x2501    MOVS	R5, #1
0x04CC	0x680C    LDR	R4, [R1, #0]
0x04CE	0xF3652449  BFI	R4, R5, #9, #1
0x04D2	0x600C    STR	R4, [R1, #0]
0x04D4	0xE004    B	L_I2Cx_Read76
L_I2Cx_Read75:
;__Lib_I2C_12.c, 426 :: 		
0x04D6	0x2501    MOVS	R5, #1
0x04D8	0x680C    LDR	R4, [R1, #0]
0x04DA	0xF3652408  BFI	R4, R5, #8, #1
0x04DE	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 427 :: 		
L_I2Cx_Read76:
;__Lib_I2C_12.c, 428 :: 		
0x04E0	0x1995    ADDS	R5, R2, R6
0x04E2	0xF2010410  ADDW	R4, R1, #16
0x04E6	0x6824    LDR	R4, [R4, #0]
0x04E8	0x702C    STRB	R4, [R5, #0]
0x04EA	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 429 :: 		
0x04EC	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x04EE	0xF2010410  ADDW	R4, R1, #16
0x04F2	0x6824    LDR	R4, [R4, #0]
0x04F4	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 430 :: 		
0x04F6	0x2B01    CMP	R3, #1
0x04F8	0xD114    BNE	L_I2Cx_Read77
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 431 :: 		
0x04FA	0x4C49    LDR	R4, [PC, #292]
; timeout start address is: 8 (R2)
0x04FC	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 432 :: 		
L_I2Cx_Read78:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x04FE	0x680D    LDR	R5, [R1, #0]
0x0500	0xF3C52440  UBFX	R4, R5, #9, #1
0x0504	0xB964    CBNZ	R4, L_I2Cx_Read79
;__Lib_I2C_12.c, 433 :: 		
0x0506	0x4C46    LDR	R4, [PC, #280]
0x0508	0x6824    LDR	R4, [R4, #0]
0x050A	0xB144    CBZ	R4, L__I2Cx_Read137
;__Lib_I2C_12.c, 434 :: 		
0x050C	0xB922    CBNZ	R2, L_I2Cx_Read81
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 435 :: 		
0x050E	0x2003    MOVS	R0, #3
0x0510	0x4C3F    LDR	R4, [PC, #252]
0x0512	0x6824    LDR	R4, [R4, #0]
0x0514	0x47A0    BLX	R4
;__Lib_I2C_12.c, 436 :: 		
0x0516	0xE105    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Read81:
;__Lib_I2C_12.c, 438 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0518	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x051A	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 439 :: 		
0x051C	0xE7FF    B	L_I2Cx_Read80
L__I2Cx_Read137:
;__Lib_I2C_12.c, 433 :: 		
;__Lib_I2C_12.c, 439 :: 		
L_I2Cx_Read80:
;__Lib_I2C_12.c, 440 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x051E	0xE7EE    B	L_I2Cx_Read78
L_I2Cx_Read79:
;__Lib_I2C_12.c, 441 :: 		
0x0520	0x4608    MOV	R0, R1
0x0522	0xE013    B	L_I2Cx_Read82
L_I2Cx_Read77:
;__Lib_I2C_12.c, 443 :: 		
0x0524	0x4C3E    LDR	R4, [PC, #248]
; timeout start address is: 8 (R2)
0x0526	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Read83:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0528	0x680D    LDR	R5, [R1, #0]
0x052A	0xF3C52400  UBFX	R4, R5, #8, #1
0x052E	0xB964    CBNZ	R4, L_I2Cx_Read84
;__Lib_I2C_12.c, 445 :: 		
0x0530	0x4C3B    LDR	R4, [PC, #236]
0x0532	0x6824    LDR	R4, [R4, #0]
0x0534	0xB144    CBZ	R4, L__I2Cx_Read138
;__Lib_I2C_12.c, 446 :: 		
0x0536	0xB922    CBNZ	R2, L_I2Cx_Read86
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 447 :: 		
0x0538	0x2003    MOVS	R0, #3
0x053A	0x4C35    LDR	R4, [PC, #212]
0x053C	0x6824    LDR	R4, [R4, #0]
0x053E	0x47A0    BLX	R4
;__Lib_I2C_12.c, 448 :: 		
0x0540	0xE0F0    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Read86:
;__Lib_I2C_12.c, 450 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0542	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0544	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 451 :: 		
0x0546	0xE7FF    B	L_I2Cx_Read85
L__I2Cx_Read138:
;__Lib_I2C_12.c, 445 :: 		
;__Lib_I2C_12.c, 451 :: 		
L_I2Cx_Read85:
;__Lib_I2C_12.c, 452 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0548	0xE7EE    B	L_I2Cx_Read83
L_I2Cx_Read84:
;__Lib_I2C_12.c, 453 :: 		
0x054A	0x4608    MOV	R0, R1
L_I2Cx_Read82:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 455 :: 		
; I2C_BASE start address is: 0 (R0)
0x054C	0x2500    MOVS	R5, #0
0x054E	0x6804    LDR	R4, [R0, #0]
0x0550	0xF36524CB  BFI	R4, R5, #11, #1
0x0554	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 457 :: 		
0x0556	0xE0E5    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 459 :: 		
L_I2Cx_Read87:
;__Lib_I2C_12.c, 460 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0558	0x2501    MOVS	R5, #1
0x055A	0x680C    LDR	R4, [R1, #0]
0x055C	0xF365248A  BFI	R4, R5, #10, #1
0x0560	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 461 :: 		
0x0562	0xF2010510  ADDW	R5, R1, #16
0x0566	0x007C    LSLS	R4, R7, #1
0x0568	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x056A	0xF0440401  ORR	R4, R4, #1
0x056E	0xB2A4    UXTH	R4, R4
0x0570	0x602C    STR	R4, [R5, #0]
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0572	0x4646    MOV	R6, R8
0x0574	0x46C8    MOV	R8, R9
0x0576	0x4689    MOV	R9, R1
0x0578	0x4617    MOV	R7, R2
0x057A	0x461D    MOV	R5, R3
;__Lib_I2C_12.c, 462 :: 		
L_I2Cx_Read88:
; timeout start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 36 (R9)
0x057C	0x492A    LDR	R1, [PC, #168]
0x057E	0x4648    MOV	R0, R9
0x0580	0xF7FFFE4E  BL	_ChekXForEvent+0
0x0584	0xB978    CBNZ	R0, L_I2Cx_Read89
;__Lib_I2C_12.c, 463 :: 		
0x0586	0x4C26    LDR	R4, [PC, #152]
0x0588	0x6824    LDR	R4, [R4, #0]
0x058A	0xB15C    CBZ	R4, L__I2Cx_Read139
;__Lib_I2C_12.c, 464 :: 		
0x058C	0xF1B80F00  CMP	R8, #0
0x0590	0xD104    BNE	L_I2Cx_Read91
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; timeout end address is: 32 (R8)
; buf end address is: 28 (R7)
;__Lib_I2C_12.c, 465 :: 		
0x0592	0x2003    MOVS	R0, #3
0x0594	0x4C1E    LDR	R4, [PC, #120]
0x0596	0x6824    LDR	R4, [R4, #0]
0x0598	0x47A0    BLX	R4
;__Lib_I2C_12.c, 466 :: 		
0x059A	0xE0C3    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 467 :: 		
L_I2Cx_Read91:
;__Lib_I2C_12.c, 468 :: 		
; buf start address is: 28 (R7)
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 36 (R9)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x059C	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x05A0	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 469 :: 		
0x05A2	0xE7FF    B	L_I2Cx_Read90
L__I2Cx_Read139:
;__Lib_I2C_12.c, 463 :: 		
;__Lib_I2C_12.c, 469 :: 		
L_I2Cx_Read90:
;__Lib_I2C_12.c, 470 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x05A4	0xE7EA    B	L_I2Cx_Read88
L_I2Cx_Read89:
;__Lib_I2C_12.c, 471 :: 		
; i start address is: 4 (R1)
0x05A6	0x2100    MOVS	R1, #0
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; i end address is: 4 (R1)
; buf end address is: 28 (R7)
0x05A8	0x46A8    MOV	R8, R5
0x05AA	0x464A    MOV	R2, R9
0x05AC	0x46B1    MOV	R9, R6
0x05AE	0x463B    MOV	R3, R7
;__Lib_I2C_12.c, 472 :: 		
L_I2Cx_Read92:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x05B0	0xF1A90403  SUB	R4, R9, #3
0x05B4	0x42A1    CMP	R1, R4
0x05B6	0xD222    BCS	L_I2Cx_Read93
;__Lib_I2C_12.c, 473 :: 		
0x05B8	0x4C19    LDR	R4, [PC, #100]
; timeout start address is: 20 (R5)
0x05BA	0x6825    LDR	R5, [R4, #0]
; buf end address is: 12 (R3)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
0x05BC	0x468A    MOV	R10, R1
0x05BE	0x4617    MOV	R7, R2
0x05C0	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 474 :: 		
L_I2Cx_Read94:
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x05C2	0x4918    LDR	R1, [PC, #96]
0x05C4	0x4638    MOV	R0, R7
0x05C6	0xF7FFFE2B  BL	_ChekXForEvent+0
0x05CA	0xB960    CBNZ	R0, L_I2Cx_Read95
;__Lib_I2C_12.c, 475 :: 		
0x05CC	0x4C14    LDR	R4, [PC, #80]
0x05CE	0x6824    LDR	R4, [R4, #0]
0x05D0	0xB144    CBZ	R4, L__I2Cx_Read140
;__Lib_I2C_12.c, 476 :: 		
0x05D2	0xB925    CBNZ	R5, L_I2Cx_Read97
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; i end address is: 40 (R10)
; buf end address is: 24 (R6)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 477 :: 		
0x05D4	0x2003    MOVS	R0, #3
0x05D6	0x4C0E    LDR	R4, [PC, #56]
0x05D8	0x6824    LDR	R4, [R4, #0]
0x05DA	0x47A0    BLX	R4
;__Lib_I2C_12.c, 478 :: 		
0x05DC	0xE0A2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 479 :: 		
L_I2Cx_Read97:
;__Lib_I2C_12.c, 480 :: 		
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; buf start address is: 24 (R6)
; i start address is: 40 (R10)
; I2C_BASE start address is: 28 (R7)
; count start address is: 36 (R9)
0x05DE	0x1E68    SUBS	R0, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x05E0	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 481 :: 		
0x05E2	0xE7FF    B	L_I2Cx_Read96
L__I2Cx_Read140:
;__Lib_I2C_12.c, 475 :: 		
;__Lib_I2C_12.c, 481 :: 		
L_I2Cx_Read96:
;__Lib_I2C_12.c, 482 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x05E4	0xE7ED    B	L_I2Cx_Read94
L_I2Cx_Read95:
;__Lib_I2C_12.c, 483 :: 		
0x05E6	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x05EA	0xF2070410  ADDW	R4, R7, #16
0x05EE	0x6824    LDR	R4, [R4, #0]
0x05F0	0x702C    STRB	R4, [R5, #0]
0x05F2	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x05F6	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 484 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x05F8	0x4633    MOV	R3, R6
0x05FA	0x463A    MOV	R2, R7
0x05FC	0xE7D8    B	L_I2Cx_Read92
L_I2Cx_Read93:
;__Lib_I2C_12.c, 485 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x05FE	0x4C08    LDR	R4, [PC, #32]
0x0600	0xF000B814  B	#40
0x0604	0x54004000  	I2C1_CR1+0
0x0608	0x00702000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x060C	0x00B02000  	_I2C1_Timeout_Ptr+0
0x0610	0x00AC2000  	_I2Cx_Timeout_Ptr+0
0x0614	0x58004000  	I2C2_CR1+0
0x0618	0x00742000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x061C	0x00B42000  	_I2C2_Timeout_Ptr+0
0x0620	0x00782000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0624	0x00400003  	#196672
0x0628	0x00020003  	#196610
; timeout start address is: 28 (R7)
0x062C	0x6827    LDR	R7, [R4, #0]
; buf end address is: 12 (R3)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 28 (R7)
; END_mode end address is: 32 (R8)
0x062E	0x9301    STR	R3, [SP, #4]
0x0630	0x460B    MOV	R3, R1
0x0632	0x4616    MOV	R6, R2
0x0634	0x4642    MOV	R2, R8
0x0636	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_12.c, 486 :: 		
L_I2Cx_Read98:
; timeout start address is: 28 (R7)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x0638	0xF2060414  ADDW	R4, R6, #20
0x063C	0x6825    LDR	R5, [R4, #0]
0x063E	0xF3C50480  UBFX	R4, R5, #2, #1
0x0642	0xB964    CBNZ	R4, L_I2Cx_Read99
;__Lib_I2C_12.c, 487 :: 		
0x0644	0x4C39    LDR	R4, [PC, #228]
0x0646	0x6824    LDR	R4, [R4, #0]
0x0648	0xB144    CBZ	R4, L__I2Cx_Read141
;__Lib_I2C_12.c, 488 :: 		
0x064A	0xB927    CBNZ	R7, L_I2Cx_Read101
; END_mode end address is: 8 (R2)
; i end address is: 12 (R3)
; buf end address is: 4 (R1)
; timeout end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 489 :: 		
0x064C	0x2003    MOVS	R0, #3
0x064E	0x4C38    LDR	R4, [PC, #224]
0x0650	0x6824    LDR	R4, [R4, #0]
0x0652	0x47A0    BLX	R4
;__Lib_I2C_12.c, 490 :: 		
0x0654	0xE066    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 491 :: 		
L_I2Cx_Read101:
;__Lib_I2C_12.c, 492 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 28 (R7)
; buf start address is: 4 (R1)
; i start address is: 12 (R3)
; END_mode start address is: 8 (R2)
0x0656	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0658	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 493 :: 		
0x065A	0xE7FF    B	L_I2Cx_Read100
L__I2Cx_Read141:
;__Lib_I2C_12.c, 487 :: 		
;__Lib_I2C_12.c, 493 :: 		
L_I2Cx_Read100:
;__Lib_I2C_12.c, 494 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x065C	0xE7EC    B	L_I2Cx_Read98
L_I2Cx_Read99:
;__Lib_I2C_12.c, 495 :: 		
0x065E	0x2500    MOVS	R5, #0
0x0660	0x6834    LDR	R4, [R6, #0]
0x0662	0xF365248A  BFI	R4, R5, #10, #1
0x0666	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 496 :: 		
0x0668	0x18CD    ADDS	R5, R1, R3
0x066A	0xF2060410  ADDW	R4, R6, #16
0x066E	0x6824    LDR	R4, [R4, #0]
0x0670	0x702C    STRB	R4, [R5, #0]
0x0672	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;__Lib_I2C_12.c, 498 :: 		
0x0674	0x4C2D    LDR	R4, [PC, #180]
; timeout start address is: 12 (R3)
0x0676	0x6823    LDR	R3, [R4, #0]
; END_mode end address is: 8 (R2)
; timeout end address is: 12 (R3)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0678	0x4617    MOV	R7, R2
0x067A	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 499 :: 		
L_I2Cx_Read102:
; timeout start address is: 12 (R3)
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 28 (R7)
0x067C	0xF2060414  ADDW	R4, R6, #20
0x0680	0x6825    LDR	R5, [R4, #0]
0x0682	0xF3C50480  UBFX	R4, R5, #2, #1
0x0686	0xB964    CBNZ	R4, L_I2Cx_Read103
;__Lib_I2C_12.c, 500 :: 		
0x0688	0x4C28    LDR	R4, [PC, #160]
0x068A	0x6824    LDR	R4, [R4, #0]
0x068C	0xB144    CBZ	R4, L__I2Cx_Read142
;__Lib_I2C_12.c, 501 :: 		
0x068E	0xB923    CBNZ	R3, L_I2Cx_Read105
; END_mode end address is: 28 (R7)
; timeout end address is: 12 (R3)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 502 :: 		
0x0690	0x2003    MOVS	R0, #3
0x0692	0x4C27    LDR	R4, [PC, #156]
0x0694	0x6824    LDR	R4, [R4, #0]
0x0696	0x47A0    BLX	R4
;__Lib_I2C_12.c, 503 :: 		
0x0698	0xE044    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 504 :: 		
L_I2Cx_Read105:
;__Lib_I2C_12.c, 505 :: 		
; I2C_BASE start address is: 24 (R6)
; i start address is: 8 (R2)
; buf start address is: 4 (R1)
; timeout start address is: 12 (R3)
; END_mode start address is: 28 (R7)
0x069A	0x1E58    SUBS	R0, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x069C	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 506 :: 		
0x069E	0xE7FF    B	L_I2Cx_Read104
L__I2Cx_Read142:
;__Lib_I2C_12.c, 500 :: 		
;__Lib_I2C_12.c, 506 :: 		
L_I2Cx_Read104:
;__Lib_I2C_12.c, 507 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x06A0	0xE7EC    B	L_I2Cx_Read102
L_I2Cx_Read103:
;__Lib_I2C_12.c, 508 :: 		
0x06A2	0x2F01    CMP	R7, #1
0x06A4	0xD107    BNE	L_I2Cx_Read106
; END_mode end address is: 28 (R7)
;__Lib_I2C_12.c, 509 :: 		
0x06A6	0x2501    MOVS	R5, #1
0x06A8	0x6834    LDR	R4, [R6, #0]
0x06AA	0xF3652449  BFI	R4, R5, #9, #1
0x06AE	0x6034    STR	R4, [R6, #0]
0x06B0	0x4610    MOV	R0, R2
0x06B2	0x4632    MOV	R2, R6
0x06B4	0xE021    B	L_I2Cx_Read107
L_I2Cx_Read106:
;__Lib_I2C_12.c, 511 :: 		
0x06B6	0x2501    MOVS	R5, #1
0x06B8	0x6834    LDR	R4, [R6, #0]
0x06BA	0xF3652408  BFI	R4, R5, #8, #1
0x06BE	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 513 :: 		
0x06C0	0x4C1A    LDR	R4, [PC, #104]
; timeout start address is: 32 (R8)
0x06C2	0xF8D48000  LDR	R8, [R4, #0]
; timeout end address is: 32 (R8)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x06C6	0x4617    MOV	R7, R2
0x06C8	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 514 :: 		
L_I2Cx_Read108:
; timeout start address is: 32 (R8)
; buf start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; i start address is: 28 (R7)
0x06CA	0x491A    LDR	R1, [PC, #104]
0x06CC	0x4630    MOV	R0, R6
0x06CE	0xF7FFFDA7  BL	_ChekXForEvent+0
0x06D2	0xB978    CBNZ	R0, L_I2Cx_Read109
;__Lib_I2C_12.c, 515 :: 		
0x06D4	0x4C15    LDR	R4, [PC, #84]
0x06D6	0x6824    LDR	R4, [R4, #0]
0x06D8	0xB15C    CBZ	R4, L__I2Cx_Read143
;__Lib_I2C_12.c, 516 :: 		
0x06DA	0xF1B80F00  CMP	R8, #0
0x06DE	0xD104    BNE	L_I2Cx_Read111
; buf end address is: 20 (R5)
; i end address is: 28 (R7)
; timeout end address is: 32 (R8)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 517 :: 		
0x06E0	0x2003    MOVS	R0, #3
0x06E2	0x4C13    LDR	R4, [PC, #76]
0x06E4	0x6824    LDR	R4, [R4, #0]
0x06E6	0x47A0    BLX	R4
;__Lib_I2C_12.c, 518 :: 		
0x06E8	0xE01C    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 519 :: 		
L_I2Cx_Read111:
;__Lib_I2C_12.c, 520 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 32 (R8)
; i start address is: 28 (R7)
; buf start address is: 20 (R5)
0x06EA	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x06EE	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 521 :: 		
0x06F0	0xE7FF    B	L_I2Cx_Read110
L__I2Cx_Read143:
;__Lib_I2C_12.c, 515 :: 		
;__Lib_I2C_12.c, 521 :: 		
L_I2Cx_Read110:
;__Lib_I2C_12.c, 522 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x06F2	0xE7EA    B	L_I2Cx_Read108
L_I2Cx_Read109:
;__Lib_I2C_12.c, 523 :: 		
0x06F4	0x4629    MOV	R1, R5
; i end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
0x06F6	0x4632    MOV	R2, R6
0x06F8	0x4638    MOV	R0, R7
L_I2Cx_Read107:
; buf end address is: 20 (R5)
;__Lib_I2C_12.c, 524 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x06FA	0x180D    ADDS	R5, R1, R0
0x06FC	0xF2020410  ADDW	R4, R2, #16
0x0700	0x6824    LDR	R4, [R4, #0]
0x0702	0x702C    STRB	R4, [R5, #0]
0x0704	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 525 :: 		
0x0706	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0708	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x070C	0x6824    LDR	R4, [R4, #0]
0x070E	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 526 :: 		
0x0710	0xE008    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 528 :: 		
L_I2Cx_Read43:
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0712	0xF1B80F01  CMP	R8, #1
0x0716	0xF43FAE07  BEQ	L_I2Cx_Read45
0x071A	0xF1B80F02  CMP	R8, #2
0x071E	0xF43FAE89  BEQ	L_I2Cx_Read66
; i end address is: 24 (R6)
0x0722	0xE719    B	L_I2Cx_Read87
; slave_address end address is: 28 (R7)
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read44:
;__Lib_I2C_12.c, 529 :: 		
L_end_I2Cx_Read:
0x0724	0xF8DDE000  LDR	LR, [SP, #0]
0x0728	0xB002    ADD	SP, SP, #8
0x072A	0x4770    BX	LR
0x072C	0x00782000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0730	0x00AC2000  	_I2Cx_Timeout_Ptr+0
0x0734	0x00010003  	#196609
; end of _I2Cx_Read
_I2C2_Read:
;__Lib_I2C_12.c, 582 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0C88	0xB081    SUB	SP, SP, #4
0x0C8A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 583 :: 		
0x0C8E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0C90	0x4613    MOV	R3, R2
0x0C92	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0C94	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0C96	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0C98	0xF7FFFB20  BL	_I2Cx_Read+0
0x0C9C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 584 :: 		
L_end_I2C2_Read:
0x0C9E	0xF8DDE000  LDR	LR, [SP, #0]
0x0CA2	0xB001    ADD	SP, SP, #4
0x0CA4	0x4770    BX	LR
0x0CA6	0xBF00    NOP
0x0CA8	0x58004000  	I2C2_CR1+0
; end of _I2C2_Read
__c3dhall5_driver_hal_spiWrite:
;__hal_stm32.c, 41 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x149C	0xB083    SUB	SP, SP, #12
0x149E	0xF8CDE000  STR	LR, [SP, #0]
0x14A2	0xB28A    UXTH	R2, R1
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_stm32.c, 43 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x14A4	0x4601    MOV	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0x14A6	0xB290    UXTH	R0, R2
;__hal_stm32.c, 44 :: 		while( nBytes-- )
L___c3dhall5_driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0x14A8	0xB283    UXTH	R3, R0
0x14AA	0x1E42    SUBS	R2, R0, #1
0x14AC	0xB290    UXTH	R0, R2
; nBytes end address is: 0 (R0)
0x14AE	0xB16B    CBZ	R3, L___c3dhall5_driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_stm32.c, 45 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0x14B0	0x780A    LDRB	R2, [R1, #0]
0x14B2	0xB2D4    UXTB	R4, R2
0x14B4	0xF8AD0004  STRH	R0, [SP, #4]
0x14B8	0x9102    STR	R1, [SP, #8]
0x14BA	0xB2A0    UXTH	R0, R4
0x14BC	0x4C05    LDR	R4, [PC, #20]
0x14BE	0x6824    LDR	R4, [R4, #0]
0x14C0	0x47A0    BLX	R4
0x14C2	0x9902    LDR	R1, [SP, #8]
0x14C4	0xF8BD0004  LDRH	R0, [SP, #4]
0x14C8	0x1C49    ADDS	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0x14CA	0xE7ED    B	L___c3dhall5_driver_hal_spiWrite0
L___c3dhall5_driver_hal_spiWrite1:
;__hal_stm32.c, 46 :: 		}
L_end_hal_spiWrite:
0x14CC	0xF8DDE000  LDR	LR, [SP, #0]
0x14D0	0xB003    ADD	SP, SP, #12
0x14D2	0x4770    BX	LR
0x14D4	0x009C2000  	__c3dhall5_driver_fp_spiWrite+0
; end of __c3dhall5_driver_hal_spiWrite
__c3dhall5_driver_hal_spiRead:
;__hal_stm32.c, 48 :: 		static void hal_spiRead(uint8_t *pBuf, uint16_t nBytes)
; pBuf start address is: 0 (R0)
0x14D8	0xB083    SUB	SP, SP, #12
0x14DA	0xF8CDE000  STR	LR, [SP, #0]
0x14DE	0xF8AD1008  STRH	R1, [SP, #8]
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
;__hal_stm32.c, 50 :: 		uint8_t *ptr = pBuf;
0x14E2	0x9001    STR	R0, [SP, #4]
; pBuf end address is: 0 (R0)
;__hal_stm32.c, 51 :: 		while( nBytes-- )
L___c3dhall5_driver_hal_spiRead2:
0x14E4	0xF8BD3008  LDRH	R3, [SP, #8]
0x14E8	0xF8BD2008  LDRH	R2, [SP, #8]
0x14EC	0x1E52    SUBS	R2, R2, #1
0x14EE	0xF8AD2008  STRH	R2, [SP, #8]
0x14F2	0xB14B    CBZ	R3, L___c3dhall5_driver_hal_spiRead3
;__hal_stm32.c, 52 :: 		*( ptr++ ) = fp_spiRead( 0xFF );
0x14F4	0x20FF    MOVS	R0, #255
0x14F6	0x4C06    LDR	R4, [PC, #24]
0x14F8	0x6824    LDR	R4, [R4, #0]
0x14FA	0x47A0    BLX	R4
0x14FC	0x9A01    LDR	R2, [SP, #4]
0x14FE	0x7010    STRB	R0, [R2, #0]
0x1500	0x9A01    LDR	R2, [SP, #4]
0x1502	0x1C52    ADDS	R2, R2, #1
0x1504	0x9201    STR	R2, [SP, #4]
0x1506	0xE7ED    B	L___c3dhall5_driver_hal_spiRead2
L___c3dhall5_driver_hal_spiRead3:
;__hal_stm32.c, 53 :: 		}
L_end_hal_spiRead:
0x1508	0xF8DDE000  LDR	LR, [SP, #0]
0x150C	0xB003    ADD	SP, SP, #12
0x150E	0x4770    BX	LR
0x1510	0x00942000  	__c3dhall5_driver_fp_spiRead+0
; end of __c3dhall5_driver_hal_spiRead
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x0F38	0xB081    SUB	SP, SP, #4
0x0F3A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x0F3E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0F40	0x4803    LDR	R0, [PC, #12]
0x0F42	0xF7FFFE2F  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x0F46	0xF8DDE000  LDR	LR, [SP, #0]
0x0F4A	0xB001    ADD	SP, SP, #4
0x0F4C	0x4770    BX	LR
0x0F4E	0xBF00    NOP
0x0F50	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x1314	0xB081    SUB	SP, SP, #4
0x1316	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x131A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x131C	0x4803    LDR	R0, [PC, #12]
0x131E	0xF7FFFC41  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x1322	0xF8DDE000  LDR	LR, [SP, #0]
0x1326	0xB001    ADD	SP, SP, #4
0x1328	0x4770    BX	LR
0x132A	0xBF00    NOP
0x132C	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x1330	0xB081    SUB	SP, SP, #4
0x1332	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x1336	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x1338	0x4803    LDR	R0, [PC, #12]
0x133A	0xF7FFFC33  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x133E	0xF8DDE000  LDR	LR, [SP, #0]
0x1342	0xB001    ADD	SP, SP, #4
0x1344	0x4770    BX	LR
0x1346	0xBF00    NOP
0x1348	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
_c3dhall5_writeByte:
;__c3dhall5_driver.c, 197 :: 		void c3dhall5_writeByte(uint8_t reg, uint8_t _data)
; _data start address is: 4 (R1)
; reg start address is: 0 (R0)
0x1808	0xB082    SUB	SP, SP, #8
0x180A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; _data start address is: 4 (R1)
;__c3dhall5_driver.c, 201 :: 		writeReg[ 0 ] = reg;
0x180E	0xAA01    ADD	R2, SP, #4
0x1810	0x7010    STRB	R0, [R2, #0]
; reg end address is: 0 (R0)
;__c3dhall5_driver.c, 202 :: 		writeReg[ 1 ] = _data;
0x1812	0x1C52    ADDS	R2, R2, #1
0x1814	0x7011    STRB	R1, [R2, #0]
; _data end address is: 4 (R1)
;__c3dhall5_driver.c, 204 :: 		if (_comunication == _I2C_COMUNICATION)
0x1816	0x4A12    LDR	R2, [PC, #72]
0x1818	0x7812    LDRB	R2, [R2, #0]
0x181A	0x2A02    CMP	R2, #2
0x181C	0xD10B    BNE	L_c3dhall5_writeByte10
;__c3dhall5_driver.c, 206 :: 		hal_i2cStart();
0x181E	0xF7FFFD95  BL	__c3dhall5_driver_hal_i2cStart+0
;__c3dhall5_driver.c, 207 :: 		hal_i2cWrite(_slaveAddress, writeReg, 2, END_MODE_STOP);
0x1822	0xAB01    ADD	R3, SP, #4
0x1824	0x4A0F    LDR	R2, [PC, #60]
0x1826	0x7812    LDRB	R2, [R2, #0]
0x1828	0x4619    MOV	R1, R3
0x182A	0x2301    MOVS	R3, #1
0x182C	0xB2D0    UXTB	R0, R2
0x182E	0x2202    MOVS	R2, #2
0x1830	0xF7FFFEC4  BL	__c3dhall5_driver_hal_i2cWrite+0
;__c3dhall5_driver.c, 208 :: 		}
0x1834	0xE010    B	L_c3dhall5_writeByte11
L_c3dhall5_writeByte10:
;__c3dhall5_driver.c, 211 :: 		hal_gpio_rstSet(1);
0x1836	0x2001    MOVS	R0, #1
0x1838	0x4C0B    LDR	R4, [PC, #44]
0x183A	0x6824    LDR	R4, [R4, #0]
0x183C	0x47A0    BLX	R4
;__c3dhall5_driver.c, 212 :: 		hal_gpio_csSet(0);
0x183E	0x2000    MOVS	R0, #0
0x1840	0x4C0A    LDR	R4, [PC, #40]
0x1842	0x6824    LDR	R4, [R4, #0]
0x1844	0x47A0    BLX	R4
;__c3dhall5_driver.c, 213 :: 		hal_spiWrite(writeReg, 2);
0x1846	0xAA01    ADD	R2, SP, #4
0x1848	0x2102    MOVS	R1, #2
0x184A	0x4610    MOV	R0, R2
0x184C	0xF7FFFE26  BL	__c3dhall5_driver_hal_spiWrite+0
;__c3dhall5_driver.c, 214 :: 		hal_gpio_csSet(1);
0x1850	0x2001    MOVS	R0, #1
0x1852	0x4C06    LDR	R4, [PC, #24]
0x1854	0x6824    LDR	R4, [R4, #0]
0x1856	0x47A0    BLX	R4
;__c3dhall5_driver.c, 215 :: 		}
L_c3dhall5_writeByte11:
;__c3dhall5_driver.c, 216 :: 		}
L_end_c3dhall5_writeByte:
0x1858	0xF8DDE000  LDR	LR, [SP, #0]
0x185C	0xB002    ADD	SP, SP, #8
0x185E	0x4770    BX	LR
0x1860	0x00842000  	__c3dhall5_driver__comunication+0
0x1864	0x00852000  	__c3dhall5_driver__slaveAddress+0
0x1868	0x00882000  	__c3dhall5_driver_hal_gpio_rstSet+0
0x186C	0x008C2000  	__c3dhall5_driver_hal_gpio_csSet+0
; end of _c3dhall5_writeByte
_applicationTask:
;Click_3DHALL5_STM.c, 52 :: 		void applicationTask()
0x2260	0xB081    SUB	SP, SP, #4
0x2262	0xF8CDE000  STR	LR, [SP, #0]
;Click_3DHALL5_STM.c, 54 :: 		axis_X = c3dhall5_getAxis(_C3DHALL5_AXIS_X);
0x2266	0x2068    MOVS	R0, __C3DHALL5_AXIS_X
0x2268	0xF7FFFE88  BL	_c3dhall5_getAxis+0
0x226C	0x4924    LDR	R1, [PC, #144]
0x226E	0x8008    STRH	R0, [R1, #0]
;Click_3DHALL5_STM.c, 55 :: 		mikrobus_logWrite(" X axis : ", _LOG_TEXT);
0x2270	0x4824    LDR	R0, [PC, #144]
0x2272	0x2101    MOVS	R1, #1
0x2274	0xF7FFFED4  BL	_mikrobus_logWrite+0
;Click_3DHALL5_STM.c, 56 :: 		IntToStr(axis_X, demoText);
0x2278	0x4821    LDR	R0, [PC, #132]
0x227A	0xF9B00000  LDRSH	R0, [R0, #0]
0x227E	0x4922    LDR	R1, [PC, #136]
0x2280	0xF7FFFE44  BL	_IntToStr+0
;Click_3DHALL5_STM.c, 57 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x2284	0x2102    MOVS	R1, #2
0x2286	0x4820    LDR	R0, [PC, #128]
0x2288	0xF7FFFECA  BL	_mikrobus_logWrite+0
;Click_3DHALL5_STM.c, 59 :: 		axis_Y = c3dhall5_getAxis(_C3DHALL5_AXIS_Y);
0x228C	0x206A    MOVS	R0, __C3DHALL5_AXIS_Y
0x228E	0xF7FFFE75  BL	_c3dhall5_getAxis+0
0x2292	0x491E    LDR	R1, [PC, #120]
0x2294	0x8008    STRH	R0, [R1, #0]
;Click_3DHALL5_STM.c, 60 :: 		mikrobus_logWrite(" Y axis : ", _LOG_TEXT);
0x2296	0x481E    LDR	R0, [PC, #120]
0x2298	0x2101    MOVS	R1, #1
0x229A	0xF7FFFEC1  BL	_mikrobus_logWrite+0
;Click_3DHALL5_STM.c, 61 :: 		IntToStr(axis_Y, demoText);
0x229E	0x481B    LDR	R0, [PC, #108]
0x22A0	0xF9B00000  LDRSH	R0, [R0, #0]
0x22A4	0x4918    LDR	R1, [PC, #96]
0x22A6	0xF7FFFE31  BL	_IntToStr+0
;Click_3DHALL5_STM.c, 62 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x22AA	0x2102    MOVS	R1, #2
0x22AC	0x4816    LDR	R0, [PC, #88]
0x22AE	0xF7FFFEB7  BL	_mikrobus_logWrite+0
;Click_3DHALL5_STM.c, 64 :: 		axis_Z = c3dhall5_getAxis(_C3DHALL5_AXIS_Z);
0x22B2	0x206C    MOVS	R0, __C3DHALL5_AXIS_Z
0x22B4	0xF7FFFE62  BL	_c3dhall5_getAxis+0
0x22B8	0x4916    LDR	R1, [PC, #88]
0x22BA	0x8008    STRH	R0, [R1, #0]
;Click_3DHALL5_STM.c, 65 :: 		mikrobus_logWrite(" Z axis : ", _LOG_TEXT);
0x22BC	0x4816    LDR	R0, [PC, #88]
0x22BE	0x2101    MOVS	R1, #1
0x22C0	0xF7FFFEAE  BL	_mikrobus_logWrite+0
;Click_3DHALL5_STM.c, 66 :: 		IntToStr(axis_Z, demoText);
0x22C4	0x4813    LDR	R0, [PC, #76]
0x22C6	0xF9B00000  LDRSH	R0, [R0, #0]
0x22CA	0x490F    LDR	R1, [PC, #60]
0x22CC	0xF7FFFE1E  BL	_IntToStr+0
;Click_3DHALL5_STM.c, 67 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x22D0	0x2102    MOVS	R1, #2
0x22D2	0x480D    LDR	R0, [PC, #52]
0x22D4	0xF7FFFEA4  BL	_mikrobus_logWrite+0
;Click_3DHALL5_STM.c, 69 :: 		mikrobus_logWrite("  ", _LOG_LINE);
0x22D8	0x4810    LDR	R0, [PC, #64]
0x22DA	0x2102    MOVS	R1, #2
0x22DC	0xF7FFFEA0  BL	_mikrobus_logWrite+0
;Click_3DHALL5_STM.c, 70 :: 		Delay_ms( 1000 );
0x22E0	0xF64127FF  MOVW	R7, #6911
0x22E4	0xF2C007B7  MOVT	R7, #183
L_applicationTask2:
0x22E8	0x1E7F    SUBS	R7, R7, #1
0x22EA	0xD1FD    BNE	L_applicationTask2
0x22EC	0xBF00    NOP
0x22EE	0xBF00    NOP
0x22F0	0xBF00    NOP
0x22F2	0xBF00    NOP
0x22F4	0xBF00    NOP
;Click_3DHALL5_STM.c, 71 :: 		}
L_end_applicationTask:
0x22F6	0xF8DDE000  LDR	LR, [SP, #0]
0x22FA	0xB001    ADD	SP, SP, #4
0x22FC	0x4770    BX	LR
0x22FE	0xBF00    NOP
0x2300	0x006E2000  	_axis_X+0
0x2304	0x00162000  	?lstr2_Click_3DHALL5_STM+0
0x2308	0x00212000  	_demoText+0
0x230C	0x007C2000  	_axis_Y+0
0x2310	0x00532000  	?lstr3_Click_3DHALL5_STM+0
0x2314	0x007E2000  	_axis_Z+0
0x2318	0x005E2000  	?lstr4_Click_3DHALL5_STM+0
0x231C	0x00692000  	?lstr5_Click_3DHALL5_STM+0
; end of _applicationTask
_c3dhall5_getAxis:
;__c3dhall5_driver.c, 330 :: 		int16_t c3dhall5_getAxis(uint8_t axis)
0x1F7C	0xB083    SUB	SP, SP, #12
0x1F7E	0xF8CDE000  STR	LR, [SP, #0]
0x1F82	0xF88D0008  STRB	R0, [SP, #8]
;__c3dhall5_driver.c, 335 :: 		if( axis == _C3DHALL5_AXIS_X)
0x1F86	0xF89D1008  LDRB	R1, [SP, #8]
0x1F8A	0x2968    CMP	R1, #104
0x1F8C	0xD105    BNE	L_c3dhall5_getAxis17
;__c3dhall5_driver.c, 337 :: 		status = _waitStatus(_C3DHALL5_STATUS_X_NEW_DATA);
0x1F8E	0x2001    MOVS	R0, #1
0x1F90	0xF7FFFC6E  BL	__c3dhall5_driver__waitStatus+0
0x1F94	0xF88D0004  STRB	R0, [SP, #4]
;__c3dhall5_driver.c, 338 :: 		}
0x1F98	0xE012    B	L_c3dhall5_getAxis18
L_c3dhall5_getAxis17:
;__c3dhall5_driver.c, 339 :: 		else if ( axis == _C3DHALL5_AXIS_Y)
0x1F9A	0xF89D1008  LDRB	R1, [SP, #8]
0x1F9E	0x296A    CMP	R1, #106
0x1FA0	0xD105    BNE	L_c3dhall5_getAxis19
;__c3dhall5_driver.c, 341 :: 		status = _waitStatus(_C3DHALL5_STATUS_Y_NEW_DATA);
0x1FA2	0x2002    MOVS	R0, #2
0x1FA4	0xF7FFFC64  BL	__c3dhall5_driver__waitStatus+0
0x1FA8	0xF88D0004  STRB	R0, [SP, #4]
;__c3dhall5_driver.c, 342 :: 		}
0x1FAC	0xE008    B	L_c3dhall5_getAxis20
L_c3dhall5_getAxis19:
;__c3dhall5_driver.c, 343 :: 		else if ( axis == _C3DHALL5_AXIS_Z)
0x1FAE	0xF89D1008  LDRB	R1, [SP, #8]
0x1FB2	0x296C    CMP	R1, #108
0x1FB4	0xD104    BNE	L_c3dhall5_getAxis21
;__c3dhall5_driver.c, 345 :: 		status = _waitStatus(_C3DHALL5_STATUS_Z_NEW_DATA);
0x1FB6	0x2004    MOVS	R0, #4
0x1FB8	0xF7FFFC5A  BL	__c3dhall5_driver__waitStatus+0
0x1FBC	0xF88D0004  STRB	R0, [SP, #4]
;__c3dhall5_driver.c, 346 :: 		}
L_c3dhall5_getAxis21:
L_c3dhall5_getAxis20:
L_c3dhall5_getAxis18:
;__c3dhall5_driver.c, 348 :: 		if (status == 0)
0x1FC0	0xF89D1004  LDRB	R1, [SP, #4]
0x1FC4	0xB921    CBNZ	R1, L_c3dhall5_getAxis22
;__c3dhall5_driver.c, 350 :: 		axisData = c3dhall5_readData( axis );
0x1FC6	0xF89D0008  LDRB	R0, [SP, #8]
0x1FCA	0xF7FFFB9D  BL	_c3dhall5_readData+0
;__c3dhall5_driver.c, 352 :: 		return axisData;
0x1FCE	0xE001    B	L_end_c3dhall5_getAxis
;__c3dhall5_driver.c, 353 :: 		}
L_c3dhall5_getAxis22:
;__c3dhall5_driver.c, 356 :: 		return 1;
0x1FD0	0x2001    MOVS	R0, #1
0x1FD2	0xB200    SXTH	R0, R0
;__c3dhall5_driver.c, 358 :: 		}
L_end_c3dhall5_getAxis:
0x1FD4	0xF8DDE000  LDR	LR, [SP, #0]
0x1FD8	0xB003    ADD	SP, SP, #12
0x1FDA	0x4770    BX	LR
; end of _c3dhall5_getAxis
__c3dhall5_driver__waitStatus:
;__c3dhall5_driver.c, 141 :: 		static uint8_t _waitStatus(uint8_t status)
0x1870	0xB082    SUB	SP, SP, #8
0x1872	0xF8CDE000  STR	LR, [SP, #0]
0x1876	0xF88D0004  STRB	R0, [SP, #4]
;__c3dhall5_driver.c, 144 :: 		uint8_t cnt = 0;
;__c3dhall5_driver.c, 146 :: 		for(cnt = 0; cnt < 10; cnt++ )
0x187A	0x2100    MOVS	R1, #0
0x187C	0xF88D1005  STRB	R1, [SP, #5]
L___c3dhall5_driver__waitStatus6:
0x1880	0xF89D1005  LDRB	R1, [SP, #5]
0x1884	0x290A    CMP	R1, #10
0x1886	0xD210    BCS	L___c3dhall5_driver__waitStatus7
;__c3dhall5_driver.c, 148 :: 		readData = c3dhall5_readByte( _C3DHALL5_REG_STATUS );
0x1888	0x2067    MOVS	R0, #103
0x188A	0xF7FFFEEF  BL	_c3dhall5_readByte+0
;__c3dhall5_driver.c, 150 :: 		if ((readData & status) != 0)
0x188E	0xF89D1004  LDRB	R1, [SP, #4]
0x1892	0xEA000101  AND	R1, R0, R1, LSL #0
0x1896	0xB2C9    UXTB	R1, R1
0x1898	0xB109    CBZ	R1, L___c3dhall5_driver__waitStatus9
;__c3dhall5_driver.c, 152 :: 		return 0;
0x189A	0x2000    MOVS	R0, #0
0x189C	0xE006    B	L_end__waitStatus
;__c3dhall5_driver.c, 153 :: 		}
L___c3dhall5_driver__waitStatus9:
;__c3dhall5_driver.c, 146 :: 		for(cnt = 0; cnt < 10; cnt++ )
0x189E	0xF89D1005  LDRB	R1, [SP, #5]
0x18A2	0x1C49    ADDS	R1, R1, #1
0x18A4	0xF88D1005  STRB	R1, [SP, #5]
;__c3dhall5_driver.c, 154 :: 		}
0x18A8	0xE7EA    B	L___c3dhall5_driver__waitStatus6
L___c3dhall5_driver__waitStatus7:
;__c3dhall5_driver.c, 155 :: 		return 1;
0x18AA	0x2001    MOVS	R0, #1
;__c3dhall5_driver.c, 156 :: 		}
L_end__waitStatus:
0x18AC	0xF8DDE000  LDR	LR, [SP, #0]
0x18B0	0xB002    ADD	SP, SP, #8
0x18B2	0x4770    BX	LR
; end of __c3dhall5_driver__waitStatus
_c3dhall5_readData:
;__c3dhall5_driver.c, 245 :: 		int16_t c3dhall5_readData(uint8_t reg)
0x1708	0xB083    SUB	SP, SP, #12
0x170A	0xF8CDE000  STR	LR, [SP, #0]
0x170E	0xF88D0008  STRB	R0, [SP, #8]
;__c3dhall5_driver.c, 251 :: 		writeReg[ 0 ] = reg;
0x1712	0xAA01    ADD	R2, SP, #4
0x1714	0xF89D1008  LDRB	R1, [SP, #8]
0x1718	0x7011    STRB	R1, [R2, #0]
;__c3dhall5_driver.c, 253 :: 		if (_comunication == _I2C_COMUNICATION)
0x171A	0x4937    LDR	R1, [PC, #220]
0x171C	0x7809    LDRB	R1, [R1, #0]
0x171E	0x2902    CMP	R1, #2
0x1720	0xD115    BNE	L_c3dhall5_readData14
;__c3dhall5_driver.c, 255 :: 		hal_i2cStart();
0x1722	0xF7FFFE13  BL	__c3dhall5_driver_hal_i2cStart+0
;__c3dhall5_driver.c, 256 :: 		hal_i2cWrite(_slaveAddress, writeReg, 1, END_MODE_RESTART);
0x1726	0xAA01    ADD	R2, SP, #4
0x1728	0x4934    LDR	R1, [PC, #208]
0x172A	0x7809    LDRB	R1, [R1, #0]
0x172C	0x2300    MOVS	R3, #0
0x172E	0xB2C8    UXTB	R0, R1
0x1730	0x4611    MOV	R1, R2
0x1732	0x2201    MOVS	R2, #1
0x1734	0xF7FFFF42  BL	__c3dhall5_driver_hal_i2cWrite+0
;__c3dhall5_driver.c, 257 :: 		hal_i2cRead(_slaveAddress, readReg, 2, END_MODE_STOP);
0x1738	0xF10D0205  ADD	R2, SP, #5
0x173C	0x492F    LDR	R1, [PC, #188]
0x173E	0x7809    LDRB	R1, [R1, #0]
0x1740	0x2301    MOVS	R3, #1
0x1742	0xB2C8    UXTB	R0, R1
0x1744	0x4611    MOV	R1, R2
0x1746	0x2202    MOVS	R2, #2
0x1748	0xF7FFFE16  BL	__c3dhall5_driver_hal_i2cRead+0
;__c3dhall5_driver.c, 258 :: 		}
0x174C	0xE044    B	L_c3dhall5_readData15
L_c3dhall5_readData14:
;__c3dhall5_driver.c, 261 :: 		writeReg[ 0 ] = reg | 0x80;
0x174E	0xAA01    ADD	R2, SP, #4
0x1750	0xF89D1008  LDRB	R1, [SP, #8]
0x1754	0xF0410180  ORR	R1, R1, #128
0x1758	0x7011    STRB	R1, [R2, #0]
;__c3dhall5_driver.c, 262 :: 		hal_gpio_csSet(0);
0x175A	0x2000    MOVS	R0, #0
0x175C	0x4C28    LDR	R4, [PC, #160]
0x175E	0x6824    LDR	R4, [R4, #0]
0x1760	0x47A0    BLX	R4
;__c3dhall5_driver.c, 263 :: 		hal_gpio_rstSet(1);
0x1762	0x2001    MOVS	R0, #1
0x1764	0x4C27    LDR	R4, [PC, #156]
0x1766	0x6824    LDR	R4, [R4, #0]
0x1768	0x47A0    BLX	R4
;__c3dhall5_driver.c, 264 :: 		hal_spiWrite(writeReg, 1);
0x176A	0xA901    ADD	R1, SP, #4
0x176C	0x4608    MOV	R0, R1
0x176E	0x2101    MOVS	R1, #1
0x1770	0xF7FFFE94  BL	__c3dhall5_driver_hal_spiWrite+0
;__c3dhall5_driver.c, 265 :: 		hal_gpio_rstSet(0);
0x1774	0x2000    MOVS	R0, #0
0x1776	0x4C23    LDR	R4, [PC, #140]
0x1778	0x6824    LDR	R4, [R4, #0]
0x177A	0x47A0    BLX	R4
;__c3dhall5_driver.c, 266 :: 		hal_spiRead(&readReg[0], 1);
0x177C	0xF10D0105  ADD	R1, SP, #5
0x1780	0x4608    MOV	R0, R1
0x1782	0x2101    MOVS	R1, #1
0x1784	0xF7FFFEA8  BL	__c3dhall5_driver_hal_spiRead+0
;__c3dhall5_driver.c, 267 :: 		hal_gpio_csSet(1);
0x1788	0x2001    MOVS	R0, #1
0x178A	0x4C1D    LDR	R4, [PC, #116]
0x178C	0x6824    LDR	R4, [R4, #0]
0x178E	0x47A0    BLX	R4
;__c3dhall5_driver.c, 269 :: 		writeReg[ 0 ] = (reg + 1) | 0x80;
0x1790	0xAA01    ADD	R2, SP, #4
0x1792	0xF89D1008  LDRB	R1, [SP, #8]
0x1796	0x1C49    ADDS	R1, R1, #1
0x1798	0xB209    SXTH	R1, R1
0x179A	0xF0410180  ORR	R1, R1, #128
0x179E	0x7011    STRB	R1, [R2, #0]
;__c3dhall5_driver.c, 270 :: 		hal_gpio_csSet(0);
0x17A0	0x2000    MOVS	R0, #0
0x17A2	0x4C17    LDR	R4, [PC, #92]
0x17A4	0x6824    LDR	R4, [R4, #0]
0x17A6	0x47A0    BLX	R4
;__c3dhall5_driver.c, 271 :: 		hal_gpio_rstSet(1);
0x17A8	0x2001    MOVS	R0, #1
0x17AA	0x4C16    LDR	R4, [PC, #88]
0x17AC	0x6824    LDR	R4, [R4, #0]
0x17AE	0x47A0    BLX	R4
;__c3dhall5_driver.c, 272 :: 		hal_spiWrite(writeReg, 1);
0x17B0	0xA901    ADD	R1, SP, #4
0x17B2	0x4608    MOV	R0, R1
0x17B4	0x2101    MOVS	R1, #1
0x17B6	0xF7FFFE71  BL	__c3dhall5_driver_hal_spiWrite+0
;__c3dhall5_driver.c, 273 :: 		hal_gpio_rstSet(0);
0x17BA	0x2000    MOVS	R0, #0
0x17BC	0x4C11    LDR	R4, [PC, #68]
0x17BE	0x6824    LDR	R4, [R4, #0]
0x17C0	0x47A0    BLX	R4
;__c3dhall5_driver.c, 274 :: 		hal_spiRead(&readReg[1], 1);
0x17C2	0xF10D0105  ADD	R1, SP, #5
0x17C6	0x1C49    ADDS	R1, R1, #1
0x17C8	0x4608    MOV	R0, R1
0x17CA	0x2101    MOVS	R1, #1
0x17CC	0xF7FFFE84  BL	__c3dhall5_driver_hal_spiRead+0
;__c3dhall5_driver.c, 275 :: 		hal_gpio_csSet(1);
0x17D0	0x2001    MOVS	R0, #1
0x17D2	0x4C0B    LDR	R4, [PC, #44]
0x17D4	0x6824    LDR	R4, [R4, #0]
0x17D6	0x47A0    BLX	R4
;__c3dhall5_driver.c, 276 :: 		}
L_c3dhall5_readData15:
;__c3dhall5_driver.c, 278 :: 		readData = readReg[ 1 ];
0x17D8	0xF10D0305  ADD	R3, SP, #5
0x17DC	0x1C59    ADDS	R1, R3, #1
0x17DE	0x7809    LDRB	R1, [R1, #0]
; readData start address is: 0 (R0)
0x17E0	0xB2C8    UXTB	R0, R1
;__c3dhall5_driver.c, 279 :: 		readData = readData << 8;
0x17E2	0x0202    LSLS	R2, R0, #8
0x17E4	0xB212    SXTH	R2, R2
; readData end address is: 0 (R0)
;__c3dhall5_driver.c, 280 :: 		readData = readData | readReg[ 0 ];
0x17E6	0x7819    LDRB	R1, [R3, #0]
0x17E8	0xEA420101  ORR	R1, R2, R1, LSL #0
;__c3dhall5_driver.c, 282 :: 		return readData;
0x17EC	0xB208    SXTH	R0, R1
;__c3dhall5_driver.c, 283 :: 		}
L_end_c3dhall5_readData:
0x17EE	0xF8DDE000  LDR	LR, [SP, #0]
0x17F2	0xB003    ADD	SP, SP, #12
0x17F4	0x4770    BX	LR
0x17F6	0xBF00    NOP
0x17F8	0x00842000  	__c3dhall5_driver__comunication+0
0x17FC	0x00852000  	__c3dhall5_driver__slaveAddress+0
0x1800	0x008C2000  	__c3dhall5_driver_hal_gpio_csSet+0
0x1804	0x00882000  	__c3dhall5_driver_hal_gpio_rstSet+0
; end of _c3dhall5_readData
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1F0C	0xB081    SUB	SP, SP, #4
0x1F0E	0xF8CDE000  STR	LR, [SP, #0]
0x1F12	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x1F14	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x1F16	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x1F18	0x2800    CMP	R0, #0
0x1F1A	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x1F1C	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x1F1E	0x4240    RSBS	R0, R0, #0
0x1F20	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x1F22	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x1F24	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x1F26	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x1F28	0xB298    UXTH	R0, R3
0x1F2A	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x1F2C	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x1F2E	0xF7FFFB75  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x1F32	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x1F34	0x4634    MOV	R4, R6
0x1F36	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x1F38	0x2900    CMP	R1, #0
0x1F3A	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x1F3C	0x1863    ADDS	R3, R4, R1
0x1F3E	0x1E4A    SUBS	R2, R1, #1
0x1F40	0xB292    UXTH	R2, R2
0x1F42	0x18A2    ADDS	R2, R4, R2
0x1F44	0x7812    LDRB	R2, [R2, #0]
0x1F46	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x1F48	0x1E49    SUBS	R1, R1, #1
0x1F4A	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x1F4C	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x1F4E	0x2220    MOVS	R2, #32
0x1F50	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x1F52	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x1F54	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x1F56	0xB281    UXTH	R1, R0
0x1F58	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x1F5A	0x1842    ADDS	R2, R0, R1
0x1F5C	0x7812    LDRB	R2, [R2, #0]
0x1F5E	0x2A20    CMP	R2, #32
0x1F60	0xD102    BNE	L_IntToStr42
0x1F62	0x1C49    ADDS	R1, R1, #1
0x1F64	0xB289    UXTH	R1, R1
0x1F66	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x1F68	0x1E4A    SUBS	R2, R1, #1
0x1F6A	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x1F6C	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x1F6E	0x222D    MOVS	R2, #45
0x1F70	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x1F72	0xF8DDE000  LDR	LR, [SP, #0]
0x1F76	0xB001    ADD	SP, SP, #4
0x1F78	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x161C	0xB081    SUB	SP, SP, #4
0x161E	0x460A    MOV	R2, R1
0x1620	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x1622	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x1624	0xB28D    UXTH	R5, R1
0x1626	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x1628	0x2805    CMP	R0, #5
0x162A	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x162C	0x180B    ADDS	R3, R1, R0
0x162E	0x2220    MOVS	R2, #32
0x1630	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x1632	0x1C40    ADDS	R0, R0, #1
0x1634	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x1636	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x1638	0x180B    ADDS	R3, R1, R0
0x163A	0x2200    MOVS	R2, #0
0x163C	0x701A    STRB	R2, [R3, #0]
0x163E	0x1E40    SUBS	R0, R0, #1
0x1640	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1642	0x180C    ADDS	R4, R1, R0
0x1644	0x230A    MOVS	R3, #10
0x1646	0xFBB5F2F3  UDIV	R2, R5, R3
0x164A	0xFB035212  MLS	R2, R3, R2, R5
0x164E	0xB292    UXTH	R2, R2
0x1650	0x3230    ADDS	R2, #48
0x1652	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x1654	0x220A    MOVS	R2, #10
0x1656	0xFBB5F2F2  UDIV	R2, R5, R2
0x165A	0xB292    UXTH	R2, R2
0x165C	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x165E	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x1660	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1662	0x1E40    SUBS	R0, R0, #1
0x1664	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x1666	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x1668	0xB001    ADD	SP, SP, #4
0x166A	0x4770    BX	LR
; end of _WordToStr
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 383 :: 		
0x2380	0xB081    SUB	SP, SP, #4
0x2382	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2386	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 387 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x2388	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 388 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x238A	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x238C	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 396 :: 		
0x238E	0xF64B3080  MOVW	R0, #48000
0x2392	0x4281    CMP	R1, R0
0x2394	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 397 :: 		
0x2396	0x4846    LDR	R0, [PC, #280]
0x2398	0x6800    LDR	R0, [R0, #0]
0x239A	0xF0400102  ORR	R1, R0, #2
0x239E	0x4844    LDR	R0, [PC, #272]
0x23A0	0x6001    STR	R1, [R0, #0]
0x23A2	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 4 (R1)
0x23A4	0xF64550C0  MOVW	R0, #24000
0x23A8	0x4281    CMP	R1, R0
0x23AA	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 399 :: 		
0x23AC	0x4840    LDR	R0, [PC, #256]
0x23AE	0x6800    LDR	R0, [R0, #0]
0x23B0	0xF0400101  ORR	R1, R0, #1
0x23B4	0x483E    LDR	R0, [PC, #248]
0x23B6	0x6001    STR	R1, [R0, #0]
0x23B8	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 401 :: 		
0x23BA	0x483D    LDR	R0, [PC, #244]
0x23BC	0x6801    LDR	R1, [R0, #0]
0x23BE	0xF06F0007  MVN	R0, #7
0x23C2	0x4001    ANDS	R1, R0
0x23C4	0x483A    LDR	R0, [PC, #232]
0x23C6	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC235:
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 403 :: 		
0x23C8	0xF7FFFEC2  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 405 :: 		
0x23CC	0x4839    LDR	R0, [PC, #228]
0x23CE	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 406 :: 		
0x23D0	0x4839    LDR	R0, [PC, #228]
0x23D2	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 407 :: 		
0x23D4	0x4839    LDR	R0, [PC, #228]
0x23D6	0xEA020100  AND	R1, R2, R0, LSL #0
0x23DA	0x4839    LDR	R0, [PC, #228]
0x23DC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 409 :: 		
0x23DE	0xF0020001  AND	R0, R2, #1
0x23E2	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x23E4	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 410 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x23E6	0x4836    LDR	R0, [PC, #216]
0x23E8	0x6800    LDR	R0, [R0, #0]
0x23EA	0xF0000002  AND	R0, R0, #2
0x23EE	0x2800    CMP	R0, #0
0x23F0	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC238
;__Lib_System_105_107.c, 411 :: 		
0x23F2	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 412 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x23F4	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 409 :: 		
0x23F6	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x23F8	0xF4023080  AND	R0, R2, #65536
0x23FC	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x23FE	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 415 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2400	0x482F    LDR	R0, [PC, #188]
0x2402	0x6800    LDR	R0, [R0, #0]
0x2404	0xF4003000  AND	R0, R0, #131072
0x2408	0x2800    CMP	R0, #0
0x240A	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC241
;__Lib_System_105_107.c, 416 :: 		
0x240C	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC240
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 417 :: 		
; ulRCC_CR end address is: 8 (R2)
0x240E	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 414 :: 		
0x2410	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 417 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
;__Lib_System_105_107.c, 419 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2412	0xF0025080  AND	R0, R2, #268435456
0x2416	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 420 :: 		
0x2418	0x4829    LDR	R0, [PC, #164]
0x241A	0x6800    LDR	R0, [R0, #0]
0x241C	0xF0405180  ORR	R1, R0, #268435456
0x2420	0x4827    LDR	R0, [PC, #156]
0x2422	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2424	0x4826    LDR	R0, [PC, #152]
0x2426	0x6800    LDR	R0, [R0, #0]
0x2428	0xF0005000  AND	R0, R0, #536870912
0x242C	0x2800    CMP	R0, #0
0x242E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC244
;__Lib_System_105_107.c, 422 :: 		
0x2430	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC243
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2432	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 419 :: 		
;__Lib_System_105_107.c, 423 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
;__Lib_System_105_107.c, 425 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2434	0xF0026080  AND	R0, R2, #67108864
0x2438	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 426 :: 		
0x243A	0x4821    LDR	R0, [PC, #132]
0x243C	0x6800    LDR	R0, [R0, #0]
0x243E	0xF0406180  ORR	R1, R0, #67108864
0x2442	0x481F    LDR	R0, [PC, #124]
0x2444	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2446	0x4611    MOV	R1, R2
0x2448	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC246:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x244A	0x481D    LDR	R0, [PC, #116]
0x244C	0x6800    LDR	R0, [R0, #0]
0x244E	0xF0006000  AND	R0, R0, #134217728
0x2452	0x2800    CMP	R0, #0
0x2454	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC247
;__Lib_System_105_107.c, 428 :: 		
0x2456	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC246
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2458	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 425 :: 		
0x245A	0x4611    MOV	R1, R2
0x245C	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x245E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2462	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 432 :: 		
0x2464	0x4816    LDR	R0, [PC, #88]
0x2466	0x6800    LDR	R0, [R0, #0]
0x2468	0xF0407180  ORR	R1, R0, #16777216
0x246C	0x4814    LDR	R0, [PC, #80]
0x246E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2470	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC249:
; ulRCC_CFGR start address is: 4 (R1)
0x2472	0x4813    LDR	R0, [PC, #76]
0x2474	0x6800    LDR	R0, [R0, #0]
0x2476	0xF0007000  AND	R0, R0, #33554432
0x247A	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
;__Lib_System_105_107.c, 434 :: 		
0x247C	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC249
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 435 :: 		
0x247E	0x460A    MOV	R2, R1
0x2480	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 431 :: 		
;__Lib_System_105_107.c, 435 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 439 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 8 (R2)
0x2482	0x480C    LDR	R0, [PC, #48]
0x2484	0x6800    LDR	R0, [R0, #0]
0x2486	0xF000010C  AND	R1, R0, #12
0x248A	0x0090    LSLS	R0, R2, #2
0x248C	0xF000000C  AND	R0, R0, #12
0x2490	0x4281    CMP	R1, R0
0x2492	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2494	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 441 :: 		
L_end_InitialSetUpRCCRCC2:
0x2496	0xF8DDE000  LDR	LR, [SP, #0]
0x249A	0xB001    ADD	SP, SP, #4
0x249C	0x4770    BX	LR
0x249E	0xBF00    NOP
0x24A0	0x00810501  	#83951745
0x24A4	0x8402001D  	#1934338
0x24A8	0x06440001  	#67140
0x24AC	0x19400001  	#72000
0x24B0	0x20004002  	FLASH_ACR+0
0x24B4	0x10044002  	RCC_CFGR+0
0x24B8	0x102C4002  	RCC_CFGR2+0
0x24BC	0xFFFF000F  	#1048575
0x24C0	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 356 :: 		
0x2150	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 359 :: 		
0x2152	0x4815    LDR	R0, [PC, #84]
0x2154	0x6800    LDR	R0, [R0, #0]
0x2156	0xF0400101  ORR	R1, R0, #1
0x215A	0x4813    LDR	R0, [PC, #76]
0x215C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x215E	0x4913    LDR	R1, [PC, #76]
0x2160	0x4813    LDR	R0, [PC, #76]
0x2162	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x2164	0x4810    LDR	R0, [PC, #64]
0x2166	0x6801    LDR	R1, [R0, #0]
0x2168	0x4812    LDR	R0, [PC, #72]
0x216A	0x4001    ANDS	R1, R0
0x216C	0x480E    LDR	R0, [PC, #56]
0x216E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x2170	0x480D    LDR	R0, [PC, #52]
0x2172	0x6801    LDR	R1, [R0, #0]
0x2174	0xF46F2080  MVN	R0, #262144
0x2178	0x4001    ANDS	R1, R0
0x217A	0x480B    LDR	R0, [PC, #44]
0x217C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 371 :: 		
0x217E	0x480C    LDR	R0, [PC, #48]
0x2180	0x6801    LDR	R1, [R0, #0]
0x2182	0xF46F00FE  MVN	R0, #8323072
0x2186	0x4001    ANDS	R1, R0
0x2188	0x4809    LDR	R0, [PC, #36]
0x218A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 374 :: 		
0x218C	0x4806    LDR	R0, [PC, #24]
0x218E	0x6801    LDR	R1, [R0, #0]
0x2190	0xF06F50A0  MVN	R0, #335544320
0x2194	0x4001    ANDS	R1, R0
0x2196	0x4804    LDR	R0, [PC, #16]
0x2198	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 377 :: 		
0x219A	0xF04F0100  MOV	R1, #0
0x219E	0x4806    LDR	R0, [PC, #24]
0x21A0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
L_end_SystemClockSetDefault:
0x21A2	0xB001    ADD	SP, SP, #4
0x21A4	0x4770    BX	LR
0x21A6	0xBF00    NOP
0x21A8	0x10004002  	RCC_CR+0
0x21AC	0x0000F0FF  	#-251723776
0x21B0	0x10044002  	RCC_CFGR+0
0x21B4	0xFFFFFEF6  	#-17367041
0x21B8	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 443 :: 		
0x2344	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 444 :: 		
0x2346	0x4902    LDR	R1, [PC, #8]
0x2348	0x4802    LDR	R0, [PC, #8]
0x234A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpFosc:
0x234C	0xB001    ADD	SP, SP, #4
0x234E	0x4770    BX	LR
0x2350	0x19400001  	#72000
0x2354	0x00A82000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 307 :: 		
0x2358	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 308 :: 		
L___GenExcept28:
0x235A	0xE7FE    B	L___GenExcept28
;__Lib_System_105_107.c, 309 :: 		
L_end___GenExcept:
0x235C	0xB001    ADD	SP, SP, #4
0x235E	0x4770    BX	LR
; end of ___GenExcept
0x2774	0xB500    PUSH	(R14)
0x2776	0xF8DFB024  LDR	R11, [PC, #36]
0x277A	0xF8DFA024  LDR	R10, [PC, #36]
0x277E	0xF8DFC024  LDR	R12, [PC, #36]
0x2782	0xF7FFFCDB  BL	8508
0x2786	0xF8DFB020  LDR	R11, [PC, #32]
0x278A	0xF8DFA020  LDR	R10, [PC, #32]
0x278E	0xF8DFC020  LDR	R12, [PC, #32]
0x2792	0xF7FFFCD3  BL	8508
0x2796	0xBD00    POP	(R15)
0x2798	0x4770    BX	LR
0x279A	0xBF00    NOP
0x279C	0x00002000  	#536870912
0x27A0	0x006E2000  	#536871022
0x27A4	0x24C40000  	#9412
0x27A8	0x00702000  	#536871024
0x27AC	0x007C2000  	#536871036
0x27B0	0x27540000  	#10068
0x2810	0xB500    PUSH	(R14)
0x2812	0xF8DFB010  LDR	R11, [PC, #16]
0x2816	0xF8DFA010  LDR	R10, [PC, #16]
0x281A	0xF7FFFCCF  BL	8636
0x281E	0xBD00    POP	(R15)
0x2820	0x4770    BX	LR
0x2822	0xBF00    NOP
0x2824	0x00002000  	#536870912
0x2828	0x00D02000  	#536871120
;Click_3DHALL5_STM.c,0 :: ?ICS?lstr1_Click_3DHALL5_STM [22]
0x24C4	0x2D2D2D20 ;?ICS?lstr1_Click_3DHALL5_STM+0
0x24C8	0x73795320 ;?ICS?lstr1_Click_3DHALL5_STM+4
0x24CC	0x206D6574 ;?ICS?lstr1_Click_3DHALL5_STM+8
0x24D0	0x74696E69 ;?ICS?lstr1_Click_3DHALL5_STM+12
0x24D4	0x2D2D2D20 ;?ICS?lstr1_Click_3DHALL5_STM+16
0x24D8	0x0020 ;?ICS?lstr1_Click_3DHALL5_STM+20
; end of ?ICS?lstr1_Click_3DHALL5_STM
;,0 :: _initBlock_1 [72]
; Containing: ?ICS?lstr2_Click_3DHALL5_STM [11]
;             ?ICS_demoText [50]
;             ?ICS?lstr3_Click_3DHALL5_STM [11]
0x24DA	0x61205820 ;_initBlock_1+0 : ?ICS?lstr2_Click_3DHALL5_STM at 0x24DA
0x24DE	0x20736978 ;_initBlock_1+4
0x24E2	0x0000203A ;_initBlock_1+8 : ?ICS_demoText at 0x24E5
0x24E6	0x00000000 ;_initBlock_1+12
0x24EA	0x00000000 ;_initBlock_1+16
0x24EE	0x00000000 ;_initBlock_1+20
0x24F2	0x00000000 ;_initBlock_1+24
0x24F6	0x00000000 ;_initBlock_1+28
0x24FA	0x00000000 ;_initBlock_1+32
0x24FE	0x00000000 ;_initBlock_1+36
0x2502	0x00000000 ;_initBlock_1+40
0x2506	0x00000000 ;_initBlock_1+44
0x250A	0x00000000 ;_initBlock_1+48
0x250E	0x00000000 ;_initBlock_1+52
0x2512	0x00000000 ;_initBlock_1+56
0x2516	0x20592000 ;_initBlock_1+60 : ?ICS?lstr3_Click_3DHALL5_STM at 0x2517
0x251A	0x73697861 ;_initBlock_1+64
0x251E	0x00203A20 ;_initBlock_1+68
; end of _initBlock_1
;,0 :: _initBlock_2 [14]
; Containing: ?ICS?lstr4_Click_3DHALL5_STM [11]
;             ?ICS?lstr5_Click_3DHALL5_STM [3]
0x2522	0x61205A20 ;_initBlock_2+0 : ?ICS?lstr4_Click_3DHALL5_STM at 0x2522
0x2526	0x20736978 ;_initBlock_2+4
0x252A	0x2000203A ;_initBlock_2+8 : ?ICS?lstr5_Click_3DHALL5_STM at 0x252D
0x252E	0x0020 ;_initBlock_2+12
; end of _initBlock_2
;,0 :: _initBlock_3 [2]
; Containing: ?ICS__c3dhall5_driver_DEVICE_ERROR [1]
;             ?ICS__c3dhall5_driver_DEVICE_OK [1]
0x2530	0x0002 ;_initBlock_3+0 : ?ICS__c3dhall5_driver_DEVICE_ERROR at 0x2530 : ?ICS__c3dhall5_driver_DEVICE_OK at 0x2531
; end of _initBlock_3
;__Lib_GPIO_32F10x_Defs.c,726 :: __GPIO_MODULE_USART3_PD89 [108]
0x2534	0x00000038 ;__GPIO_MODULE_USART3_PD89+0
0x2538	0x00000039 ;__GPIO_MODULE_USART3_PD89+4
0x253C	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x2540	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x2544	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x2548	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x254C	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x2550	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x2554	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x2558	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x255C	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x2560	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x2564	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x2568	0x00000818 ;__GPIO_MODULE_USART3_PD89+52
0x256C	0x00000018 ;__GPIO_MODULE_USART3_PD89+56
0x2570	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x2574	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x2578	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x257C	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x2580	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x2584	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x2588	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x258C	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x2590	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x2594	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x2598	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x259C	0x08140030 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x25A0	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x25A4	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x25A8	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x25AC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x25B0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x25B4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x25B8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x25BC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x25C0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x25C4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x25C8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x25CC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x25D0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x25D4	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x25D8	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x25DC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x25E0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x25E4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x25E8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x25EC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x25F0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x25F4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x25F8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x25FC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x2600	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x2604	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x2608	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART2_PD56 [108]
0x260C	0x00000035 ;__GPIO_MODULE_USART2_PD56+0
0x2610	0x00000036 ;__GPIO_MODULE_USART2_PD56+4
0x2614	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x2618	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x261C	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x2620	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x2624	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x2628	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x262C	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x2630	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x2634	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x2638	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x263C	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x2640	0x00000818 ;__GPIO_MODULE_USART2_PD56+52
0x2644	0x00000018 ;__GPIO_MODULE_USART2_PD56+56
0x2648	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x264C	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x2650	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x2654	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x2658	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x265C	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x2660	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x2664	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x2668	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x266C	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x2670	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x2674	0x08000008 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F10x_Defs.c,675 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0x2678	0x0000002A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0x267C	0x0000002B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0x2680	0x0000002C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0x2684	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0x2688	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0x268C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0x2690	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0x2694	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0x2698	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0x269C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0x26A0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0x26A4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0x26A8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0x26AC	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0x26B0	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0x26B4	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0x26B8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+64
0x26BC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0x26C0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0x26C4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0x26C8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0x26CC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0x26D0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0x26D4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0x26D8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0x26DC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0x26E0	0x08201100 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x26E4	0x000018F9 ;__MIKROBUS1_GPIO+0
0x26E8	0x00001905 ;__MIKROBUS1_GPIO+4
0x26EC	0x000018E1 ;__MIKROBUS1_GPIO+8
0x26F0	0x000018ED ;__MIKROBUS1_GPIO+12
0x26F4	0x00001929 ;__MIKROBUS1_GPIO+16
0x26F8	0x00001935 ;__MIKROBUS1_GPIO+20
0x26FC	0x00001911 ;__MIKROBUS1_GPIO+24
0x2700	0x0000191D ;__MIKROBUS1_GPIO+28
0x2704	0x00001DF9 ;__MIKROBUS1_GPIO+32
0x2708	0x00001E89 ;__MIKROBUS1_GPIO+36
0x270C	0x00001E95 ;__MIKROBUS1_GPIO+40
0x2710	0x00001E71 ;__MIKROBUS1_GPIO+44
0x2714	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x2718	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x271C	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x2720	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x2724	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x2728	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x272C	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x2730	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x2734	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x2738	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x273C	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x2740	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;__Lib_System_105_107.c,447 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x2744	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x2748	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x274C	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x2750	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C1_TIMEOUT [4]
0x2754	0x00000000 ;?ICS__Lib_I2C_12__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C1_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C2_TIMEOUT [4]
0x2758	0x00000000 ;?ICS__Lib_I2C_12__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C2_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2Cx_TIMEOUT [4]
0x275C	0x00000000 ;?ICS__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
;Click_3DHALL5_STM.c,3 :: __C3DHALL5_SPI_CFG [8]
0x2760	0x00000003 ;__C3DHALL5_SPI_CFG+0
0x2764	0x00000307 ;__C3DHALL5_SPI_CFG+4
; end of __C3DHALL5_SPI_CFG
;easymx_v7_STM32F107VC.c,15 :: __MIKROBUS1_SPI [8]
0x2768	0x000015E5 ;__MIKROBUS1_SPI+0
0x276C	0x00001331 ;__MIKROBUS1_SPI+4
; end of __MIKROBUS1_SPI
;__Lib_System_105_107.c,448 :: __Lib_System_105_107_ADCPrescTable [4]
0x2770	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [24]    _I2Cx_Is_Idle
0x0168      [26]    _I2Cx_Get_Status
0x0184      [12]    _Get_Fosc_kHz
0x0190     [144]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x0220      [36]    _ChekXForEvent
0x0244     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x02DC    [1116]    _I2Cx_Read
0x0738      [22]    __Lib_UART_123_45_UARTx_Read
0x0750     [408]    _I2Cx_Write
0x08E8      [12]    __Lib_UART_123_45_UARTx_Tx_Idle
0x08F4     [168]    _RCC_GetClocksFrequency
0x099C      [12]    __Lib_UART_123_45_UARTx_Data_Ready
0x09A8     [140]    _GPIO_Clk_Enable
0x0A34     [204]    _I2Cx_Start
0x0B00      [24]    _UART2_Tx_Idle
0x0B18      [30]    __Lib_UART_123_45_UARTx_Write
0x0B38      [24]    _UART3_Read
0x0B50      [24]    _UART2_Read
0x0B68      [36]    _I2C1_Write
0x0B8C      [24]    _UART2_Data_Ready
0x0BA4      [34]    __Lib_SPI_123_SPIx_Read
0x0BC8      [24]    _UART5_Data_Ready
0x0BE0      [24]    _UART5_Tx_Idle
0x0BF8      [24]    _UART4_Tx_Idle
0x0C10      [24]    _UART5_Read
0x0C28      [24]    _UART3_Tx_Idle
0x0C40      [24]    _UART3_Data_Ready
0x0C58      [24]    _UART4_Data_Ready
0x0C70      [24]    _UART4_Read
0x0C88      [36]    _I2C2_Read
0x0CAC      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x0CF0     [500]    _GPIO_Config
0x0EE4      [36]    _I2C1_Read
0x0F08      [24]    _UART1_Read
0x0F20      [24]    _I2C2_Start
0x0F38      [28]    _SPI1_Read
0x0F54     [272]    _GPIO_Alternate_Function_Enable
0x1064      [36]    _I2C2_Write
0x1088      [24]    _UART1_Tx_Idle
0x10A0      [24]    _I2C1_Start
0x10B8      [24]    _UART1_Data_Ready
0x10D0     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x1314      [28]    _SPI2_Read
0x1330      [28]    _SPI3_Read
0x134C      [44]    __c3dhall5_driver_hal_i2cStart
0x1378      [36]    __c3dhall5_driver_hal_i2cRead
0x139C      [40]    _UART3_Init_Advanced
0x13C4      [40]    _UART1_Init_Advanced
0x13EC      [40]    _UART2_Init_Advanced
0x1414      [84]    _SPI3_Init_Advanced
0x1468      [28]    _GPIO_Digital_Output
0x1484      [24]    _GPIO_Digital_Input
0x149C      [60]    __c3dhall5_driver_hal_spiWrite
0x14D8      [60]    __c3dhall5_driver_hal_spiRead
0x1514      [28]    _UART3_Write
0x1530      [28]    _UART2_Write
0x154C      [28]    _UART5_Write
0x1568      [28]    _UART4_Write
0x1584      [28]    _UART1_Write
0x15A0      [28]    _SPI1_Write
0x15BC      [40]    __c3dhall5_driver_hal_i2cWrite
0x15E4      [28]    _SPI3_Write
0x1600      [28]    _SPI2_Write
0x161C      [80]    _WordToStr
0x166C     [156]    _c3dhall5_readByte
0x1708     [256]    _c3dhall5_readData
0x1808     [104]    _c3dhall5_writeByte
0x1870      [68]    __c3dhall5_driver__waitStatus
0x18B4      [44]    __c3dhall5_driver_hal_gpioMap
0x18E0      [12]    easymx_v7_STM32F107VC__setCS_1
0x18EC      [12]    easymx_v7_STM32F107VC__setSCK_1
0x18F8      [12]    easymx_v7_STM32F107VC__setAN_1
0x1904      [12]    easymx_v7_STM32F107VC__setRST_1
0x1910      [12]    easymx_v7_STM32F107VC__setPWM_1
0x191C      [12]    easymx_v7_STM32F107VC__setINT_1
0x1928      [12]    easymx_v7_STM32F107VC__setMISO_1
0x1934      [12]    easymx_v7_STM32F107VC__setMOSI_1
0x1940      [32]    easymx_v7_STM32F107VC__log_write
0x1960      [36]    easymx_v7_STM32F107VC__spiInit_1
0x1984      [36]    easymx_v7_STM32F107VC__spiInit_2
0x19A8     [440]    easymx_v7_STM32F107VC__gpioInit_1
0x1B60     [440]    easymx_v7_STM32F107VC__gpioInit_2
0x1D18      [56]    easymx_v7_STM32F107VC__log_initUartA
0x1D50      [56]    easymx_v7_STM32F107VC__log_initUartB
0x1D88      [56]    easymx_v7_STM32F107VC__log_init1
0x1DC0      [56]    easymx_v7_STM32F107VC__log_init2
0x1DF8      [12]    easymx_v7_STM32F107VC__setRX_1
0x1E04      [12]    easymx_v7_STM32F107VC__setMOSI_2
0x1E10      [12]    easymx_v7_STM32F107VC__setSCL_2
0x1E1C      [24]    __c3dhall5_driver_hal_spiMap
0x1E34      [12]    easymx_v7_STM32F107VC__setSDA_2
0x1E40      [12]    easymx_v7_STM32F107VC__setRX_2
0x1E4C      [12]    easymx_v7_STM32F107VC__setTX_2
0x1E58      [12]    easymx_v7_STM32F107VC__setPWM_2
0x1E64      [12]    easymx_v7_STM32F107VC__setINT_2
0x1E70      [12]    easymx_v7_STM32F107VC__setSDA_1
0x1E7C      [12]    easymx_v7_STM32F107VC__setAN_2
0x1E88      [12]    easymx_v7_STM32F107VC__setTX_1
0x1E94      [12]    easymx_v7_STM32F107VC__setSCL_1
0x1EA0      [12]    easymx_v7_STM32F107VC__setSCK_2
0x1EAC      [12]    easymx_v7_STM32F107VC__setMISO_2
0x1EB8      [12]    easymx_v7_STM32F107VC__setRST_2
0x1EC4      [12]    easymx_v7_STM32F107VC__setCS_2
0x1ED0      [60]    _c3dhall5_init
0x1F0C     [110]    _IntToStr
0x1F7C      [96]    _c3dhall5_getAxis
0x1FDC      [66]    _mikrobus_gpioInit
0x2020     [112]    _mikrobus_logWrite
0x2090      [52]    _c3dhall5_spiDriverInit
0x20C4      [48]    _mikrobus_spiInit
0x20F4      [70]    _mikrobus_logInit
0x213C      [20]    ___CC2DW
0x2150     [108]    __Lib_System_105_107_SystemClockSetDefault
0x21BC      [58]    ___FillZeros
0x21F8     [104]    _systemInit
0x2260     [192]    _applicationTask
0x2320      [36]    _applicationInit
0x2344      [20]    __Lib_System_105_107_InitialSetUpFosc
0x2358       [8]    ___GenExcept
0x2360      [32]    _main
0x2380     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [22]    ?lstr1_Click_3DHALL5_STM
0x20000016      [11]    ?lstr2_Click_3DHALL5_STM
0x20000021      [50]    _demoText
0x20000053      [11]    ?lstr3_Click_3DHALL5_STM
0x2000005E      [11]    ?lstr4_Click_3DHALL5_STM
0x20000069       [3]    ?lstr5_Click_3DHALL5_STM
0x2000006C       [1]    __c3dhall5_driver_DEVICE_ERROR
0x2000006D       [1]    __c3dhall5_driver_DEVICE_OK
0x2000006E       [2]    _axis_X
0x20000070       [4]    __Lib_I2C_12__I2C1_TIMEOUT
0x20000074       [4]    __Lib_I2C_12__I2C2_TIMEOUT
0x20000078       [4]    __Lib_I2C_12__I2Cx_TIMEOUT
0x2000007C       [2]    _axis_Y
0x2000007E       [2]    _axis_Z
0x20000080       [4]    _logger
0x20000084       [1]    __c3dhall5_driver__comunication
0x20000085       [1]    __c3dhall5_driver__slaveAddress
0x20000088       [4]    __c3dhall5_driver_hal_gpio_rstSet
0x2000008C       [4]    __c3dhall5_driver_hal_gpio_csSet
0x20000090       [4]    __c3dhall5_driver_hal_gpio_intGet
0x20000094       [4]    __c3dhall5_driver_fp_spiRead
0x20000098       [4]    __c3dhall5_driver_fp_i2cWrite
0x2000009C       [4]    __c3dhall5_driver_fp_spiWrite
0x200000A0       [4]    __c3dhall5_driver_fp_i2cRead
0x200000A4       [4]    __c3dhall5_driver_fp_i2cStart
0x200000A8       [4]    ___System_CLOCK_IN_KHZ
0x200000AC       [4]    _I2Cx_Timeout_Ptr
0x200000B0       [4]    _I2C1_Timeout_Ptr
0x200000B4       [4]    _I2C2_Timeout_Ptr
0x200000B8       [4]    _SPI_Rd_Ptr
0x200000BC       [4]    _SPI_Wr_Ptr
0x200000C0       [4]    _UART_Wr_Ptr
0x200000C4       [4]    _UART_Rd_Ptr
0x200000C8       [4]    _UART_Rdy_Ptr
0x200000CC       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x24C4      [22]    ?ICS?lstr1_Click_3DHALL5_STM
0x24DA      [11]    ?ICS?lstr2_Click_3DHALL5_STM
0x24E5      [50]    ?ICS_demoText
0x2517      [11]    ?ICS?lstr3_Click_3DHALL5_STM
0x2522      [11]    ?ICS?lstr4_Click_3DHALL5_STM
0x252D       [3]    ?ICS?lstr5_Click_3DHALL5_STM
0x2530       [1]    ?ICS__c3dhall5_driver_DEVICE_ERROR
0x2531       [1]    ?ICS__c3dhall5_driver_DEVICE_OK
0x2534     [108]    __GPIO_MODULE_USART3_PD89
0x25A0     [108]    __GPIO_MODULE_USART1_PA9_10
0x260C     [108]    __GPIO_MODULE_USART2_PD56
0x2678     [108]    __GPIO_MODULE_SPI3_PC10_11_12
0x26E4      [96]    __MIKROBUS1_GPIO
0x2744      [16]    __Lib_System_105_107_APBAHBPrescTable
0x2754       [4]    ?ICS__Lib_I2C_12__I2C1_TIMEOUT
0x2758       [4]    ?ICS__Lib_I2C_12__I2C2_TIMEOUT
0x275C       [4]    ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
0x2760       [8]    __C3DHALL5_SPI_CFG
0x2768       [8]    __MIKROBUS1_SPI
0x2770       [4]    __Lib_System_105_107_ADCPrescTable
