INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pedro/Documents/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pedro/Documents/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sources_1/new/Microprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Microprocessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pedro/Documents/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sim_1/new/Microprocessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprocessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pedro/Documents/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
