INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 25 21:29:33 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.136ns  (required time - arrival time)
  Source:                 Buffer_1/oehb1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Buffer_1/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.814ns (31.449%)  route 3.954ns (68.551%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1569, unset)         0.672     0.672    Buffer_1/oehb1/clk
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_1/oehb1/data_reg_reg[0]/Q
                         net (fo=9, unplaced)         0.391     1.272    icmp_5/reg_value_reg_i_2_1[0]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.437 r  icmp_5/reg_value_i_33/O
                         net (fo=1, unplaced)         0.000     1.437    icmp_5/reg_value_i_33_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     1.790 r  icmp_5/reg_value_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.008     1.798    icmp_5/reg_value_reg_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.858 r  icmp_5/reg_value_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.858    icmp_5/reg_value_reg_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.918 r  icmp_5/reg_value_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.918    icmp_5/reg_value_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.978 f  icmp_5/reg_value_reg_i_2/CO[3]
                         net (fo=22, unplaced)        0.580     2.558    Buffer_1/oehb1/dataOutArray[0][0]
                         LUT5 (Prop_lut5_I0_O)        0.053     2.611 r  Buffer_1/oehb1/full_reg_i_2__25/O
                         net (fo=107, unplaced)       0.441     3.052    phi_n4/tehb1/data_reg_reg[31]_2
                         LUT6 (Prop_lut6_I1_O)        0.053     3.105 r  phi_n4/tehb1/data_reg[4]_i_5/O
                         net (fo=3, unplaced)         0.358     3.463    icmp_26/phi_n4_dataOutArray_0[1]
                         LUT2 (Prop_lut2_I1_O)        0.056     3.519 r  icmp_26/full_reg_i_37/O
                         net (fo=1, unplaced)         0.000     3.519    icmp_26/full_reg_i_37_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     3.872 r  icmp_26/full_reg_reg_i_25/CO[3]
                         net (fo=1, unplaced)         0.008     3.880    icmp_26/full_reg_reg_i_25_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.940 r  icmp_26/full_reg_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     3.940    icmp_26/full_reg_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.000 r  icmp_26/full_reg_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.000    icmp_26/full_reg_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.060 r  icmp_26/full_reg_reg_i_4/CO[3]
                         net (fo=18, unplaced)        0.575     4.635    phiC_11/fork_C1/generateBlocks[1].regblock/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I4_O)        0.053     4.688 r  phiC_11/fork_C1/generateBlocks[1].regblock/full_reg_i_4__3/O
                         net (fo=10, unplaced)        0.383     5.071    phiC_11/oehb1/full_reg_reg_4
                         LUT6 (Prop_lut6_I5_O)        0.053     5.124 f  phiC_11/oehb1/full_reg_i_2__3/O
                         net (fo=67, unplaced)        0.430     5.554    phi_4/tehb1/data_reg_reg[31]_1
                         LUT2 (Prop_lut2_I1_O)        0.053     5.607 r  phi_4/tehb1/full_reg_i_2__2/O
                         net (fo=4, unplaced)         0.364     5.971    Buffer_1/oehb1/data_reg_reg[0]_2
                         LUT6 (Prop_lut6_I5_O)        0.053     6.024 r  Buffer_1/oehb1/data_reg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.416     6.440    Buffer_1/oehb1/reg_en
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=1569, unset)         0.638     5.638    Buffer_1/oehb1/clk
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     5.304    Buffer_1/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.304    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                 -1.136    




report_timing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2287.219 ; gain = 131.055
