

================================================================
== Vivado HLS Report for 'p_nn_hls_src_digitRe'
================================================================
* Date:           Tue Dec 18 11:03:27 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nn_hls
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     55|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      0|     66|    239|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     33|
|Register         |        -|      -|      6|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     72|    327|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |digitRecognizer_fKfY_U42  |digitRecognizer_fKfY  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |tmp_35_fu_108_p2  |    and   |      0|  0|   2|           1|           1|
    |notlhs_fu_92_p2   |   icmp   |      0|  0|   4|           8|           2|
    |notrhs_fu_98_p2   |   icmp   |      0|  0|  13|          23|           1|
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    |tmp_s_fu_104_p2   |    or    |      0|  0|   2|           1|           1|
    |hiddenOut_d0      |  select  |      0|  0|  32|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  55|          35|           7|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  15|          3|    1|          3|
    |ap_done        |   9|          2|    1|          2|
    |o_0_i_i_blk_n  |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  33|          7|    3|          7|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  2|   0|    2|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |notlhs_reg_131  |  1|   0|    1|          0|
    |notrhs_reg_136  |  1|   0|    1|          0|
    |tmp_34_reg_141  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  6|   0|    6|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|ap_start            |  in |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|ap_done             | out |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|ap_idle             | out |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|ap_ready            | out |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|p_read              |  in |   32|   ap_none  |        p_read        |    scalar    |
|hiddenOut_address0  | out |    5|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_ce0       | out |    1|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_we0       | out |    1|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_d0        | out |   32|  ap_memory |       hiddenOut      |     array    |
|o_0_i_i_dout        |  in |    6|   ap_fifo  |        o_0_i_i       |    pointer   |
|o_0_i_i_empty_n     |  in |    1|   ap_fifo  |        o_0_i_i       |    pointer   |
|o_0_i_i_read        | out |    1|   ap_fifo  |        o_0_i_i       |    pointer   |
+--------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 6.79ns
ST_1: p_read_1 (5)  [1/1] 0.00ns
entry:1  %p_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)

ST_1: p_read_to_int (7)  [1/1] 0.00ns
entry:3  %p_read_to_int = bitcast float %p_read_1 to i32

ST_1: tmp (8)  [1/1] 0.00ns
entry:4  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_read_to_int, i32 23, i32 30)

ST_1: tmp_2 (9)  [1/1] 0.00ns
entry:5  %tmp_2 = trunc i32 %p_read_to_int to i23

ST_1: notlhs (10)  [1/1] 2.91ns
entry:6  %notlhs = icmp ne i8 %tmp, -1

ST_1: notrhs (11)  [1/1] 3.20ns
entry:7  %notrhs = icmp eq i23 %tmp_2, 0

ST_1: tmp_34 (13)  [1/1] 6.79ns  loc: nn_hls/src/digitRecognizer.cpp:16
entry:9  %tmp_34 = fcmp olt float %p_read_1, 0.000000e+00


 <State 2>: 5.58ns
ST_2: StgValue_10 (4)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i6* %o_0_i_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str121, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str123, [1 x i8]* @p_str124, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str125, [1 x i8]* @p_str126)

ST_2: o_0_i_i_read (6)  [1/1] 2.32ns
entry:2  %o_0_i_i_read = call i6 @_ssdm_op_Read.ap_fifo.i6P(i6* %o_0_i_i)

ST_2: tmp_s (12)  [1/1] 0.00ns (grouped into LUT with out node tmp_3_i_i)
entry:8  %tmp_s = or i1 %notrhs, %notlhs

ST_2: tmp_35 (14)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:16 (grouped into LUT with out node tmp_3_i_i)
entry:10  %tmp_35 = and i1 %tmp_s, %tmp_34

ST_2: tmp_3_i_i (15)  [1/1] 2.07ns  loc: nn_hls/src/digitRecognizer.cpp:16 (out node of the LUT)
entry:11  %tmp_3_i_i = select i1 %tmp_35, float 0.000000e+00, float %p_read_1

ST_2: tmp_i_i (16)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:11
entry:12  %tmp_i_i = zext i6 %o_0_i_i_read to i32

ST_2: hiddenOut_addr (17)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:16
entry:13  %hiddenOut_addr = getelementptr inbounds [32 x float]* %hiddenOut, i32 0, i32 %tmp_i_i

ST_2: StgValue_17 (18)  [1/1] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:16
entry:14  store float %tmp_3_i_i, float* %hiddenOut_addr, align 4

ST_2: StgValue_18 (19)  [1/1] 0.00ns
entry:15  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hiddenOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o_0_i_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1       (read         ) [ 001]
p_read_to_int  (bitcast      ) [ 000]
tmp            (partselect   ) [ 000]
tmp_2          (trunc        ) [ 000]
notlhs         (icmp         ) [ 001]
notrhs         (icmp         ) [ 001]
tmp_34         (fcmp         ) [ 001]
StgValue_10    (specinterface) [ 000]
o_0_i_i_read   (read         ) [ 000]
tmp_s          (or           ) [ 000]
tmp_35         (and          ) [ 000]
tmp_3_i_i      (select       ) [ 000]
tmp_i_i        (zext         ) [ 000]
hiddenOut_addr (getelementptr) [ 000]
StgValue_17    (store        ) [ 000]
StgValue_18    (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hiddenOut">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hiddenOut"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_0_i_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_0_i_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i6P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="p_read_1_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="o_0_i_i_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="6" slack="0"/>
<pin id="52" dir="0" index="1" bw="6" slack="0"/>
<pin id="53" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o_0_i_i_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="hiddenOut_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="6" slack="0"/>
<pin id="60" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hiddenOut_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="StgValue_17_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="5" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_34_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_to_int_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_read_to_int/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="6" slack="0"/>
<pin id="82" dir="0" index="3" bw="6" slack="0"/>
<pin id="83" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="notlhs_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="notrhs_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="23" slack="0"/>
<pin id="100" dir="0" index="1" bw="23" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="1" slack="1"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_35_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="1"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_3_i_i_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="1"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_i_i/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_i_i_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="p_read_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="131" class="1005" name="notlhs_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="136" class="1005" name="notrhs_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="141" class="1005" name="tmp_34_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="42" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="44" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="44" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="74" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="91"><net_src comp="74" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="78" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="88" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="112"><net_src comp="104" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="124"><net_src comp="50" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="129"><net_src comp="44" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="134"><net_src comp="92" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="139"><net_src comp="98" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="144"><net_src comp="68" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="108" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hiddenOut | {2 }
 - Input state : 
	Port: __nn_hls/src/digitRe : p_read | {1 }
	Port: __nn_hls/src/digitRe : hiddenOut | {}
	Port: __nn_hls/src/digitRe : o_0_i_i | {2 }
  - Chain level:
	State 1
		tmp : 1
		tmp_2 : 1
		notlhs : 2
		notrhs : 2
	State 2
		hiddenOut_addr : 1
		StgValue_17 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fcmp   |       tmp_34_fu_68      |    0    |    66   |   239   |
|----------|-------------------------|---------|---------|---------|
|  select  |     tmp_3_i_i_fu_113    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |       notlhs_fu_92      |    0    |    0    |    4    |
|          |       notrhs_fu_98      |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    or    |       tmp_s_fu_104      |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |      tmp_35_fu_108      |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |   p_read_1_read_fu_44   |    0    |    0    |    0    |
|          | o_0_i_i_read_read_fu_50 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        tmp_fu_78        |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |       tmp_2_fu_88       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |      tmp_i_i_fu_121     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    66   |   292   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| notlhs_reg_131 |    1   |
| notrhs_reg_136 |    1   |
|p_read_1_reg_126|   32   |
| tmp_34_reg_141 |    1   |
+----------------+--------+
|      Total     |   35   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   66   |   292  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   35   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   101  |   292  |
+-----------+--------+--------+--------+
