logic [1:0]  	memtoreg_mem_wb_output,
logic 	 	regwrite_mem_wb_output,
logic [1:0]  	pcselect_mem_wb_output,
logic 	 	branchSelect_mem_wb_output,
logic 	 	dmemREN_mem_wb_output,
logic 	 	dmemWEN_mem_wb_output,
logic 	 	halt_out_mem_wb_output,
logic [31:0] 	rdat1_mem_wb_output,
logic [31:0] 	rdat2_mem_wb_output,
logic [31:0] 	npc_mem_wb_output,
logic 	 	zeroFlag_mem_wb_output,
logic [31:0] 	aluResult_mem_wb_output,
logic [4:0]  	branchDest_mem_wb_output,
logic [31:0] 	upper16_mem_wb_output,
logic [31:0] 	signZero_mem_wb_output,
logic [25:0] 	iMemLoad_mem_wb_output

mem_wb_latch MEMWB(
			.CLK(CLK),
			.nRST(nRST),
			.memtoreg_in(),
			.regwrite_in(),
			.pcselect_in(),
			.npc_in(),
			.aluResult_in(),
			.branchDest_in(),
			.upper16_in(),
			.dMemLoad_in(),
			.memtoreg(),
			.regwrite(),
			.pcselect(),
			.npc(),
			.aluResult(),
			.branchDest(),
			.upper16(),
			.iMemLoad()
)
