\hypertarget{structITM__Type}{}\doxysection{I\+T\+M\+\_\+\+Type Struct Reference}
\label{structITM__Type}\index{ITM\_Type@{ITM\_Type}}


Structure type to access the Instrumentation Trace Macrocell Register (I\+TM).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae773bf9f9dac64e6c28b14aa39f74275}{ITM\_Type::u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga962a970dfd286cad7f8a8577e87d4ad3}{ITM\_Type::u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5834885903a557674f078f3b71fa8bc8}{ITM\_Type::u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga9e10e79a6a287ebb2439153e27a4e15d}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}864U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd03c6858f7b678dab6a6121462e7807}{T\+ER}}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}15U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae907229ba50538bf370fbdfd54c099a2}{T\+PR}}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}15U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga04b9fbc83759cb818dfa161d39628426}{T\+CR}}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}32U\mbox{]}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}43U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7f9c2a2113a11c7f3e98915f95b669d5}{L\+AR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3861c67933a24dd6632288c4ed0b80c8}{L\+SR}}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2372a4ebb63e36d1eb3fcf83a74fd537}{D\+E\+V\+A\+R\+CH}}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}3U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacb422b138358cc6b645bb6e367f142cb}{D\+E\+V\+T\+Y\+PE}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaad5e11dd4baf6d941bd6c7450f60a158}{P\+I\+D4}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf9085648bf18f69b5f9d1136d45e1d37}{P\+I\+D5}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad34dbe6b1072c77d36281049c8b169f6}{P\+I\+D6}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2bcec6803f28f30d5baf5e20e3517d3d}{P\+I\+D7}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab4a4cc97ad658e9c46cf17490daffb8a}{P\+I\+D0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga89ea1d805a668d6589b22d8e678eb6a4}{P\+I\+D1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8471c4d77b7107cf580587509da69f38}{P\+I\+D2}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf317d5e2d946d70e6fb67c02b92cc8a3}{P\+I\+D3}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga30bb2b166b1723867da4a708935677ba}{C\+I\+D0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac40df2c3a6cef02f90b4e82c8204756f}{C\+I\+D1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8000b92e4e528ae7ac4cb8b8d9f6757d}{C\+I\+D2}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga43451f43f514108d9eaed5b017f8d921}{C\+I\+D3}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae773bf9f9dac64e6c28b14aa39f74275}{ITM\_Type::u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga962a970dfd286cad7f8a8577e87d4ad3}{ITM\_Type::u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5834885903a557674f078f3b71fa8bc8}{ITM\_Type::u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6012bfc462d27cc4d31bb252457cc04f}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae773bf9f9dac64e6c28b14aa39f74275}{ITM\_Type::u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga962a970dfd286cad7f8a8577e87d4ad3}{ITM\_Type::u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5834885903a557674f078f3b71fa8bc8}{ITM\_Type::u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5df0fc45ccb507deeac1b2fe9519ea86}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae773bf9f9dac64e6c28b14aa39f74275}{ITM\_Type::u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga962a970dfd286cad7f8a8577e87d4ad3}{ITM\_Type::u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5834885903a557674f078f3b71fa8bc8}{ITM\_Type::u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1e1155191c4c76c053914ebfb0a85b21}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae773bf9f9dac64e6c28b14aa39f74275}{ITM\_Type::u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga962a970dfd286cad7f8a8577e87d4ad3}{ITM\_Type::u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5834885903a557674f078f3b71fa8bc8}{ITM\_Type::u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga83f3d4348364d47a446e011c17255eb4}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae773bf9f9dac64e6c28b14aa39f74275}{ITM\_Type::u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga962a970dfd286cad7f8a8577e87d4ad3}{ITM\_Type::u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5834885903a557674f078f3b71fa8bc8}{ITM\_Type::u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga725aeb7776df99cfc63d268bc149c8e8}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae773bf9f9dac64e6c28b14aa39f74275}{ITM\_Type::u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga962a970dfd286cad7f8a8577e87d4ad3}{ITM\_Type::u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5834885903a557674f078f3b71fa8bc8}{ITM\_Type::u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac1d0a32b0ebd6e4bd6faa68676b274e5}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae773bf9f9dac64e6c28b14aa39f74275}{ITM\_Type::u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga962a970dfd286cad7f8a8577e87d4ad3}{ITM\_Type::u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5834885903a557674f078f3b71fa8bc8}{ITM\_Type::u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabc6e02f5f81f101504059fb0e83986f0}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae773bf9f9dac64e6c28b14aa39f74275}{ITM\_Type::u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga962a970dfd286cad7f8a8577e87d4ad3}{ITM\_Type::u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5834885903a557674f078f3b71fa8bc8}{ITM\_Type::u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga498a3decfce8ad7606ef16285695d3ef}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Instrumentation Trace Macrocell Register (I\+TM). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
hal/stm32f407/cmsis/\mbox{\hyperlink{core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
hal/stm32f407/cmsis/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
hal/stm32f407/cmsis/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
hal/stm32f407/cmsis/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
hal/stm32f407/cmsis/\mbox{\hyperlink{core__cm35p_8h}{core\+\_\+cm35p.\+h}}\item 
hal/stm32f407/cmsis/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
hal/stm32f407/cmsis/\mbox{\hyperlink{core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
hal/stm32f407/cmsis/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\item 
hal/stm32f407/cmsis/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
