============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 05 2025  01:43:57 pm
  Module:                 square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_1_ROOT_REG_reg[6].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_1_ROOT_REG_reg[6].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     510            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     610          100     
                                              
             Setup:-      17                  
       Uncertainty:-      50                  
     Required Time:=     543                  
      Launch Clock:-     100                  
         Data Path:-     443                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[1]/CK          -       -     R     (arrival)     56    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[1]/Q           -       CK->Q R     DFFRHQX4       4 13.8    25    58     158    (-,-) 
  fopt14/Y                                     -       A->Y  F     CLKINVX6       3 12.7    18    14     172    (-,-) 
  fopt5/Y                                      -       A->Y  R     CLKINVX8       5 22.2    20    15     187    (-,-) 
  fopt4/Y                                      -       A->Y  F     CLKINVX12      8 19.6    15    12     200    (-,-) 
  g11141__4733/Y                               -       B->Y  R     XNOR2X2        2  7.9    28    44     243    (-,-) 
  g11053__2398/Y                               -       B->Y  F     NAND2X6        3  8.8    24    19     262    (-,-) 
  g11019__1666/Y                               -       B->Y  R     NAND2X4        2  8.0    18    14     276    (-,-) 
  g11014/Y                                     -       A->Y  F     INVX1          1  4.7    28    21     297    (-,-) 
  g10947__4733/Y                               -       B0->Y R     AOI22X4        2  7.0    35    25     321    (-,-) 
  g10931__5477/Y                               -       B->Y  F     NAND3X4        1  4.9    35    28     349    (-,-) 
  g10903__1617/Y                               -       A1->Y R     AOI21X4        3  9.1    33    25     374    (-,-) 
  g10892__1666/Y                               -       B->Y  F     XNOR2X4        4  9.4    26    47     421    (-,-) 
  g10865__6131/Y                               -       B->Y  R     NOR2X2         2  6.8    42    29     450    (-,-) 
  g10852__9315/Y                               -       A1->Y R     OA21X2         7 13.6    43    50     501    (-,-) 
  g10834__8246/Y                               -       A1->Y R     AO22X1         1  3.3    22    42     543    (-,-) 
  DATA_PATH_1_ROOT_REG_reg[6].dffn_sig_q_reg/D <<<     -     R     DFFRHQX8       1    -     -     0     543    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

