[
    {
        "ArchStdEvent": "0x40",
        "BriefDescription": "L1D cache access, read"
    },
    {
        "ArchStdEvent": "0x41",
        "BriefDescription": "L1D cache access, write"
    },
    {
        "ArchStdEvent": "0x42",
        "BriefDescription": "L1D cache refill, read"
    },
    {
        "ArchStdEvent": "0x43",
        "BriefDescription": "L1D cache refill, write"
    },
    {
        "ArchStdEvent": "0x4C",
        "BriefDescription": "L1D cache refill, inner"
    },
    {
        "ArchStdEvent": "0x4D",
        "BriefDescription": "L1D tlb refill, write"
    },
    {
        "ArchStdEvent": "0x4E",
        "BriefDescription": "L1D tlb access, read"
    },
    {
        "ArchStdEvent": "0x4F",
        "BriefDescription": "L1D tlb access, write"
    },
    {
        "ArchStdEvent": "0x60",
        "BriefDescription": "Bus access read"
   },
   {
        "ArchStdEvent": "0x61",
        "BriefDescription": "Bus access write"
   }
]
