entity full_adder is
	port(
		a, b, cin: in bit;
		cout, s: out bit
	);
end;

architecture behav of full_adder is

begin
	cout <= ( op(2) and op(1) ) or ( op(3) and op(1) ) or ( op(3) and op(2)  );
	s <= ( not op(3) and not op(2) and op(1) ) or ( not op(3) and op(2) and not op(1) ) or ( op(3) and not op(2) and not op(1) ) or ( op(3) and op(2) and op(1)  );
end;