

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_readImg'
================================================================
* Date:           Thu Apr 11 18:43:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       partition_cyclic_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.892 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readImg  |       16|       16|         2|          1|          1|    16|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2D0.cpp:21]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln21 = store i5 0, i5 %i" [conv2D0.cpp:21]   --->   Operation 8 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [conv2D0.cpp:21]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%icmp_ln21 = icmp_eq  i5 %i_2, i5 16" [conv2D0.cpp:21]   --->   Operation 11 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.78ns)   --->   "%add_ln21 = add i5 %i_2, i5 1" [conv2D0.cpp:21]   --->   Operation 12 'add' 'add_ln21' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc.split, void %for.inc12.preheader.exitStub" [conv2D0.cpp:21]   --->   Operation 13 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i5 %i_2" [conv2D0.cpp:21]   --->   Operation 14 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i_2, i32 1, i32 3" [conv2D0.cpp:21]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i3 %lshr_ln" [conv2D0.cpp:21]   --->   Operation 16 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%img_in_0_addr = getelementptr i8 %img_in_0, i64 0, i64 %zext_ln21" [conv2D0.cpp:22]   --->   Operation 17 'getelementptr' 'img_in_0_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%img_in_0_load = load i3 %img_in_0_addr" [conv2D0.cpp:22]   --->   Operation 18 'load' 'img_in_0_load' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_in_1_addr = getelementptr i8 %img_in_1, i64 0, i64 %zext_ln21" [conv2D0.cpp:22]   --->   Operation 19 'getelementptr' 'img_in_1_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%img_in_1_load = load i3 %img_in_1_addr" [conv2D0.cpp:22]   --->   Operation 20 'load' 'img_in_1_load' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_inT_addr = getelementptr i8 %img_inT, i64 0, i64 %zext_ln21" [conv2D0.cpp:22]   --->   Operation 21 'getelementptr' 'img_inT_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%img_inT_1_addr = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln21" [conv2D0.cpp:22]   --->   Operation 22 'getelementptr' 'img_inT_1_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %trunc_ln21, void %arrayidx2.case.0, void %arrayidx2.case.1" [conv2D0.cpp:22]   --->   Operation 23 'br' 'br_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln21 = store i5 %add_ln21, i5 %i" [conv2D0.cpp:21]   --->   Operation 24 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc" [conv2D0.cpp:21]   --->   Operation 25 'br' 'br_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.89>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:21]   --->   Operation 26 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [conv2D0.cpp:21]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [conv2D0.cpp:21]   --->   Operation 28 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%img_in_0_load = load i3 %img_in_0_addr" [conv2D0.cpp:22]   --->   Operation 29 'load' 'img_in_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%img_in_1_load = load i3 %img_in_1_addr" [conv2D0.cpp:22]   --->   Operation 30 'load' 'img_in_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/1] (1.24ns)   --->   "%select_ln22 = select i1 %trunc_ln21, i8 %img_in_1_load, i8 %img_in_0_load" [conv2D0.cpp:22]   --->   Operation 31 'select' 'select_ln22' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.32ns)   --->   "%store_ln22 = store i8 %select_ln22, i3 %img_inT_addr" [conv2D0.cpp:22]   --->   Operation 32 'store' 'store_ln22' <Predicate = (!trunc_ln21)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln22 = br void %arrayidx2.exit" [conv2D0.cpp:22]   --->   Operation 33 'br' 'br_ln22' <Predicate = (!trunc_ln21)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.32ns)   --->   "%store_ln22 = store i8 %select_ln22, i3 %img_inT_1_addr" [conv2D0.cpp:22]   --->   Operation 34 'store' 'store_ln22' <Predicate = (trunc_ln21)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln22 = br void %arrayidx2.exit" [conv2D0.cpp:22]   --->   Operation 35 'br' 'br_ln22' <Predicate = (trunc_ln21)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln21', conv2D0.cpp:21) of constant 0 on local variable 'i', conv2D0.cpp:21 [8]  (1.588 ns)
	'load' operation 5 bit ('i', conv2D0.cpp:21) on local variable 'i', conv2D0.cpp:21 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln21', conv2D0.cpp:21) [12]  (1.780 ns)
	'store' operation 0 bit ('store_ln21', conv2D0.cpp:21) of variable 'add_ln21', conv2D0.cpp:21 on local variable 'i', conv2D0.cpp:21 [37]  (1.588 ns)

 <State 2>: 5.892ns
The critical path consists of the following:
	'load' operation 8 bit ('img_in_0_load', conv2D0.cpp:22) on array 'img_in_0' [23]  (2.322 ns)
	'select' operation 8 bit ('select_ln22', conv2D0.cpp:22) [26]  (1.248 ns)
	'store' operation 0 bit ('store_ln22', conv2D0.cpp:22) of variable 'select_ln22', conv2D0.cpp:22 on array 'img_inT_1' [34]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
