module top_module(
	output out);
    
    // Drive the output to logic low (0)
    assign out = 1'b0;
    
endmodule
