
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -211.78

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3492.86    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.69    1.38    1.82 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.82   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.29    2.29   library removal time
                                  2.29   data required time
-----------------------------------------------------------------------------
                                  2.29   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                 -0.47   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.83    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.31    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3492.86    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.69    1.38    1.82 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.82   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.35    1.85   library recovery time
                                  1.85   data required time
-----------------------------------------------------------------------------
                                  1.85   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[703]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_/CK (DFF_X1)
     2   12.16    0.03    0.11    0.11 ^ if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[2] (net)
                  0.03    0.00    0.11 ^ _16544_/A (BUF_X4)
    10   30.94    0.02    0.04    0.15 ^ _16544_/Z (BUF_X4)
                                         _10728_ (net)
                  0.02    0.00    0.15 ^ _16545_/A (BUF_X2)
    10   22.12    0.03    0.05    0.20 ^ _16545_/Z (BUF_X2)
                                         _10729_ (net)
                  0.03    0.00    0.20 ^ _16546_/A (BUF_X2)
    10   28.80    0.03    0.06    0.25 ^ _16546_/Z (BUF_X2)
                                         _10730_ (net)
                  0.03    0.00    0.25 ^ _16547_/A (BUF_X1)
    10   35.80    0.08    0.11    0.36 ^ _16547_/Z (BUF_X1)
                                         _10731_ (net)
                  0.08    0.01    0.37 ^ _18308_/A (CLKBUF_X1)
    10   24.93    0.06    0.11    0.48 ^ _18308_/Z (CLKBUF_X1)
                                         _12423_ (net)
                  0.06    0.00    0.48 ^ _18309_/A (BUF_X1)
    10   49.83    0.11    0.14    0.62 ^ _18309_/Z (BUF_X1)
                                         _12424_ (net)
                  0.11    0.01    0.63 ^ _18470_/S (MUX2_X1)
     1    2.71    0.01    0.07    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   35.45    0.17    0.19    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.01    0.89 ^ _20600_/A (MUX2_X1)
     7   16.41    0.04    0.09    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   20.52    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.49    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    3.91    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.55    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    4.57    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.70    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.39    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    1.59    0.01    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.74 v _21502_/A (INV_X1)
     1    3.57    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.72    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    3.71    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.46    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   10.83    0.04    0.05    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.63    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23966_/A1 (NOR2_X1)
     1    3.37    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.60    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    4.37    0.03    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    5.83    0.02    0.05    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    6.87    0.03    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   13.60    0.09    0.11    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.42 ^ _25172_/A (BUF_X2)
    10   19.77    0.03    0.05    2.48 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.03    0.00    2.48 ^ _25173_/B2 (OAI21_X1)
     1    1.45    0.01    0.02    2.50 v _25173_/ZN (OAI21_X1)
                                         _01950_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[703]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[703]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3492.86    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.69    1.38    1.82 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.82   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.35    1.85   library recovery time
                                  1.85   data required time
-----------------------------------------------------------------------------
                                  1.85   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[703]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_/CK (DFF_X1)
     2   12.16    0.03    0.11    0.11 ^ if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[2] (net)
                  0.03    0.00    0.11 ^ _16544_/A (BUF_X4)
    10   30.94    0.02    0.04    0.15 ^ _16544_/Z (BUF_X4)
                                         _10728_ (net)
                  0.02    0.00    0.15 ^ _16545_/A (BUF_X2)
    10   22.12    0.03    0.05    0.20 ^ _16545_/Z (BUF_X2)
                                         _10729_ (net)
                  0.03    0.00    0.20 ^ _16546_/A (BUF_X2)
    10   28.80    0.03    0.06    0.25 ^ _16546_/Z (BUF_X2)
                                         _10730_ (net)
                  0.03    0.00    0.25 ^ _16547_/A (BUF_X1)
    10   35.80    0.08    0.11    0.36 ^ _16547_/Z (BUF_X1)
                                         _10731_ (net)
                  0.08    0.01    0.37 ^ _18308_/A (CLKBUF_X1)
    10   24.93    0.06    0.11    0.48 ^ _18308_/Z (CLKBUF_X1)
                                         _12423_ (net)
                  0.06    0.00    0.48 ^ _18309_/A (BUF_X1)
    10   49.83    0.11    0.14    0.62 ^ _18309_/Z (BUF_X1)
                                         _12424_ (net)
                  0.11    0.01    0.63 ^ _18470_/S (MUX2_X1)
     1    2.71    0.01    0.07    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   35.45    0.17    0.19    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.01    0.89 ^ _20600_/A (MUX2_X1)
     7   16.41    0.04    0.09    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   20.52    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.49    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    3.91    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.55    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    4.57    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.70    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.39    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    1.59    0.01    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.74 v _21502_/A (INV_X1)
     1    3.57    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.72    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    3.71    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.46    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   10.83    0.04    0.05    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.63    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23966_/A1 (NOR2_X1)
     1    3.37    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.60    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    4.37    0.03    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    5.83    0.02    0.05    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    6.87    0.03    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   13.60    0.09    0.11    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.42 ^ _25172_/A (BUF_X2)
    10   19.77    0.03    0.05    2.48 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.03    0.00    2.48 ^ _25173_/B2 (OAI21_X1)
     1    1.45    0.01    0.02    2.50 v _25173_/ZN (OAI21_X1)
                                         _01950_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[703]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[703]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20328_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_20440_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.02 (VIOLATED)
_17048_/Z                               0.20    0.21   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   44.44  -19.11 (VIOLATED)
_22344_/ZN                             23.23   38.75  -15.52 (VIOLATED)
_20328_/ZN                             16.02   31.43  -15.41 (VIOLATED)
_22176_/ZN                             23.23   37.94  -14.71 (VIOLATED)
_24776_/ZN                             16.02   29.53  -13.51 (VIOLATED)
_22217_/ZN                             23.23   36.32  -13.09 (VIOLATED)
_27512_/ZN                             23.23   36.10  -12.87 (VIOLATED)
_22133_/ZN                             23.23   34.12  -10.89 (VIOLATED)
_20440_/ZN                             10.47   21.21  -10.74 (VIOLATED)
_22284_/ZN                             23.23   33.84  -10.61 (VIOLATED)
_27504_/ZN                             23.23   33.47  -10.24 (VIOLATED)
_18471_/ZN                             25.33   35.45  -10.12 (VIOLATED)
_27522_/ZN                             23.23   32.94   -9.71 (VIOLATED)
_22089_/ZN                             23.23   32.85   -9.62 (VIOLATED)
_19553_/ZN                             26.02   35.30   -9.28 (VIOLATED)
_18303_/ZN                             25.33   34.61   -9.28 (VIOLATED)
_22073_/ZN                             23.23   31.91   -8.68 (VIOLATED)
_18358_/ZN                             25.33   33.91   -8.58 (VIOLATED)
_18225_/ZN                             26.02   34.43   -8.41 (VIOLATED)
_22052_/ZN                             23.23   31.06   -7.82 (VIOLATED)
_22911_/ZN                             10.47   18.23   -7.76 (VIOLATED)
_19183_/ZN                             26.70   34.43   -7.72 (VIOLATED)
_20890_/ZN                             16.02   23.54   -7.52 (VIOLATED)
_19370_/ZN                             26.02   33.27   -7.25 (VIOLATED)
_19863_/ZN                             25.33   32.27   -6.94 (VIOLATED)
_18603_/ZN                             26.02   32.89   -6.87 (VIOLATED)
_20147_/ZN                             10.47   17.00   -6.53 (VIOLATED)
_25831_/ZN                             10.47   16.95   -6.48 (VIOLATED)
_23322_/ZN                             10.47   16.18   -5.71 (VIOLATED)
_19731_/ZN                             26.02   31.69   -5.67 (VIOLATED)
_19924_/ZN                             25.33   30.97   -5.64 (VIOLATED)
_18977_/ZN                             26.02   30.78   -4.76 (VIOLATED)
_19781_/ZN                             25.33   30.01   -4.68 (VIOLATED)
_22301_/ZN                             10.47   15.07   -4.60 (VIOLATED)
_18055_/ZN                             28.99   33.56   -4.56 (VIOLATED)
_20319_/Z                              25.33   29.88   -4.55 (VIOLATED)
_19421_/ZN                             25.33   29.84   -4.51 (VIOLATED)
_23513_/ZN                             13.81   18.09   -4.28 (VIOLATED)
_18615_/ZN                             28.99   33.23   -4.24 (VIOLATED)
_20352_/ZN                             16.02   20.00   -3.98 (VIOLATED)
_22360_/ZN                             10.47   14.41   -3.94 (VIOLATED)
_22363_/ZN                             26.05   29.94   -3.89 (VIOLATED)
_18429_/ZN                             26.02   29.81   -3.79 (VIOLATED)
_19965_/ZN                             25.33   29.05   -3.72 (VIOLATED)
_18215_/ZN                             26.02   29.71   -3.70 (VIOLATED)
_19681_/ZN                             25.33   28.81   -3.48 (VIOLATED)
_18028_/ZN                             26.02   29.16   -3.14 (VIOLATED)
_20318_/Z                              25.33   28.22   -2.89 (VIOLATED)
_18417_/ZN                             26.02   28.63   -2.62 (VIOLATED)
_22195_/ZN                             16.02   18.21   -2.18 (VIOLATED)
_27740_/ZN                             10.47   12.50   -2.03 (VIOLATED)
_27336_/ZN                             25.33   27.32   -1.99 (VIOLATED)
_22868_/ZN                             10.47   12.19   -1.72 (VIOLATED)
_17534_/ZN                             13.81   15.17   -1.36 (VIOLATED)
_21836_/ZN                             10.47   11.69   -1.22 (VIOLATED)
_17229_/ZN                             16.02   17.18   -1.15 (VIOLATED)
_17917_/ZN                             25.33   26.46   -1.13 (VIOLATED)
_20174_/ZN                             11.48   12.60   -1.12 (VIOLATED)
_22831_/ZN                             10.47   11.44   -0.97 (VIOLATED)
_19384_/ZN                             26.70   27.67   -0.96 (VIOLATED)
_20612_/ZN                             25.33   26.15   -0.82 (VIOLATED)
_20150_/ZN                             11.48   11.86   -0.37 (VIOLATED)
_24996_/ZN                             26.70   27.03   -0.33 (VIOLATED)
_23367_/ZN                             16.02   16.34   -0.32 (VIOLATED)
_22107_/ZN                             16.02   16.25   -0.23 (VIOLATED)
_28321_/ZN                             16.02   16.15   -0.13 (VIOLATED)
_21793_/ZN                             10.47   10.51   -0.04 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.02946482039988041

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1484

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-19.105417251586914

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7543

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 67

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1132

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1255

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[703]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_/CK (DFF_X1)
   0.11    0.11 ^ if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_/Q (DFF_X1)
   0.04    0.15 ^ _16544_/Z (BUF_X4)
   0.05    0.20 ^ _16545_/Z (BUF_X2)
   0.06    0.25 ^ _16546_/Z (BUF_X2)
   0.11    0.36 ^ _16547_/Z (BUF_X1)
   0.11    0.48 ^ _18308_/Z (CLKBUF_X1)
   0.14    0.62 ^ _18309_/Z (BUF_X1)
   0.07    0.69 v _18470_/Z (MUX2_X1)
   0.19    0.88 ^ _18471_/ZN (AOI21_X1)
   0.11    0.99 ^ _20600_/Z (MUX2_X1)
   0.08    1.07 ^ _20998_/Z (BUF_X1)
   0.03    1.09 v _21067_/ZN (NAND2_X1)
   0.13    1.22 ^ _30197_/S (FA_X1)
   0.09    1.31 v _30199_/S (FA_X1)
   0.13    1.44 ^ _30202_/S (FA_X1)
   0.09    1.53 v _30207_/S (FA_X1)
   0.12    1.66 ^ _30211_/S (FA_X1)
   0.09    1.74 v _30212_/S (FA_X1)
   0.02    1.76 ^ _21502_/ZN (INV_X1)
   0.04    1.81 ^ _30538_/S (HA_X1)
   0.04    1.85 ^ _23588_/Z (BUF_X1)
   0.02    1.87 v _23632_/ZN (NAND3_X1)
   0.07    1.94 ^ _23633_/ZN (NOR3_X1)
   0.02    1.96 v _23682_/ZN (NOR2_X1)
   0.05    2.01 ^ _23683_/ZN (AOI21_X2)
   0.07    2.08 ^ _23908_/ZN (AND4_X1)
   0.01    2.10 v _23966_/ZN (NOR2_X1)
   0.08    2.18 ^ _23969_/ZN (AOI221_X2)
   0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.29 ^ _23971_/Z (MUX2_X1)
   0.03    2.31 v _23972_/ZN (AOI221_X2)
   0.11    2.42 ^ _23981_/ZN (NOR4_X2)
   0.05    2.48 ^ _25172_/Z (BUF_X2)
   0.02    2.50 v _25173_/ZN (OAI21_X1)
   0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[703]$_DFFE_PN0P_/D (DFFR_X1)
           2.50   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[703]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.50   data arrival time
---------------------------------------------------------
          -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4967

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3383

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.549886

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.44e-03   1.56e-04   1.28e-02  16.6%
Combinational          2.99e-02   3.38e-02   4.29e-04   6.41e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.56e-02   5.85e-04   7.73e-02 100.0%
                          53.1%      46.1%       0.8%
