#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Feb 28 16:57:07 2019
# Process ID: 10628
# Current directory: D:/DSD-II/Exercise4/Project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3528 D:\DSD-II\Exercise4\Project_4\Project_4.xpr
# Log file: D:/DSD-II/Exercise4/Project_4/vivado.log
# Journal file: D:/DSD-II/Exercise4/Project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DSD-II/Exercise4/Project_4/Project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 791.020 ; gain = 107.504
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xsim.dir/dec_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xsim.dir/dec_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 28 17:36:41 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 28 17:36:41 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 814.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "dec_tb_behav -key {Behavioral:sim_1:Functional:dec_tb} -tclbatch {dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
Failure: End simulation
Time: 260 ns  Iteration: 0  Process: /dec_tb/testing  File: D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd
$finish called at time : 260 ns : File "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" Line 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 828.402 ; gain = 13.895
reset_simulation -simset sim_1 -mode post-synthesis -type timing
reset_simulation -simset sim_1 -mode post-synthesis -type timing
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 844.191 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1418.656 ; gain = 574.465
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/synth/timing/dec_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1561.922 ; gain = 143.266
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/synth/timing/dec_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/synth/timing/dec_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/synth/timing/dec_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/synth/timing/dec_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot dec_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "dec_tb_time_synth.sdf", for root module "dec_tb/dec".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "dec_tb_time_synth.sdf", for root module "dec_tb/dec".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.instr_decode
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/synth/timing/xsim.dir/dec_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/synth/timing/xsim.dir/dec_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 28 17:46:56 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 28 17:46:56 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2044.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "dec_tb_time_synth -key {Post-Synthesis:sim_1:Timing:dec_tb} -tclbatch {dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
Failure: End simulation
Time: 260 ns  Iteration: 0  Process: /dec_tb/testing  File: D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd
$finish called at time : 260 ns : File "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" Line 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dec_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:01:02 ; elapsed = 00:01:27 . Memory (MB): peak = 2044.523 ; gain = 1200.332
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 2158.672 ; gain = 0.457
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 2158.672 ; gain = 0.457
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.035 ; gain = 235.973
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/impl/timing/dec_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/impl/timing/dec_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/impl/timing/dec_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/impl/timing/dec_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/impl/timing/dec_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot dec_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "dec_tb_time_impl.sdf", for root module "dec_tb/dec".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "dec_tb_time_impl.sdf", for root module "dec_tb/dec".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.instr_decode
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_time_impl

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/impl/timing/xsim.dir/dec_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/impl/timing/xsim.dir/dec_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 28 17:48:08 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 28 17:48:08 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2294.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "dec_tb_time_impl -key {Post-Implementation:sim_1:Timing:dec_tb} -tclbatch {dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[3]/TChk169_590 at time 186935 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[4]/TChk169_590 at time 186935 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[3]/TChk169_590 at time 186947 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[4]/TChk169_590 at time 186947 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[0]/TChk169_590 at time 186959 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[1]/TChk169_590 at time 186959 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[2]/TChk169_590 at time 186959 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[5]/TChk169_590 at time 186965 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[6]/TChk169_590 at time 186965 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[7]/TChk169_590 at time 186965 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[8]/TChk169_590 at time 186965 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[10]/TChk169_590 at time 186970 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[9]/TChk169_590 at time 186970 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[12]/TChk169_590 at time 186971 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[0]/TChk169_590 at time 186972 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[11]/TChk169_590 at time 186972 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[13]/TChk169_590 at time 186972 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[14]/TChk169_590 at time 186972 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[13]/TChk169_590 at time 186973 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[14]/TChk169_590 at time 186973 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[15]/TChk169_590 at time 186973 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[1]/TChk169_590 at time 186974 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[2]/TChk169_590 at time 186974 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/var_reg[15]/TChk169_590 at time 186974 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[10]/TChk169_590 at time 186976 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[5]/TChk169_590 at time 186976 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[6]/TChk169_590 at time 186976 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[7]/TChk169_590 at time 186976 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[8]/TChk169_590 at time 186976 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[9]/TChk169_590 at time 186976 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[11]/TChk169_590 at time 186977 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /dec_tb/dec/immed_reg[12]/TChk169_590 at time 186977 ps $width (negedge G,(0:0:0),0,notifier) 
Failure: End simulation
Time: 260 ns  Iteration: 0  Process: /dec_tb/testing  File: D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd
$finish called at time : 260 ns : File "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" Line 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dec_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 2294.789 ; gain = 245.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2300.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.543 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 28 17:52:42 2019...
