
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	
Date:		Fri Apr 25 14:11:02 2025
Host:		user3.nielitchennai.edu.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (16cores*24cpus*13th Gen Intel(R) Core(TM) i7-13700 30720KB)
OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)

License:
		[14:11:02.275785] Configured Lic search path (21.01-s002): 5280@14.139.1.126

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 22.20 fill procedures
<CMD> win
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - *WARNING* '/home/user/cds.lib', Line 2: Cannot find file '$CDS_INST_DIR/tools/inca/files/cds.lib'.
.
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - *WARNING* '/home/user/cds.lib', Line 2: Skipping: '$CDS_INST_DIR/tools/inca/files/cds.lib'.
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - 
.
<CMD> save_global alu.globals
<CMD> set init_gnd_net vss
<CMD> set init_lef_file {45nm/dig/lef/gsclib045_tech.lef 45nm/dig/lef/gsclib045_macro.lef}
<CMD> set init_verilog alu_fsm_netlist.v
<CMD> set init_mmmc_file alu.view
<CMD> set init_pwr_net vdd
<CMD> init_design
#% Begin Load MMMC data ... (date=04/25 14:13:25, mem=1018.8M)
#% End Load MMMC data ... (date=04/25 14:13:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1019.5M, current mem=1019.5M)
RC

Loading LEF file 45nm/dig/lef/gsclib045_tech.lef ...

Loading LEF file 45nm/dig/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from alu.view
Reading SLOW timing library '/home/user/pooja/working_projects/alu_fsm45nm/PD/45nm/dig/lib/slow.lib' ...
Read 477 cells in library 'slow' 
Reading FAST timing library '/home/user/pooja/working_projects/alu_fsm45nm/PD/45nm/dig/lib/fast.lib' ...
Read 477 cells in library 'fast' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=33.0M, fe_cpu=0.26min, fe_real=2.40min, fe_mem=1062.1M) ***
#% Begin Load netlist data ... (date=04/25 14:13:26, mem=1042.3M)
*** Begin netlist parsing (mem=1062.1M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 477 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'alu_fsm_netlist.v'

*** Memory Usage v#1 (Current mem = 1062.109M, initial mem = 483.871M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1062.1M) ***
#% End Load netlist data ... (date=04/25 14:13:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1057.1M, current mem=1057.1M)
Top level cell is calculator_fsm.
Hooked 954 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell calculator_fsm ...
*** Netlist is unique.
** info: there are 965 modules.
** info: there are 2371 stdCell insts.

*** Memory Usage v#1 (Current mem = 1117.523M, initial mem = 483.871M) ***
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 200 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File 45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WORST
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: BEST
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'alu_fsm_output.sdc' ...
Current (total cpu=0:00:16.1, real=0:02:24, peak res=1355.7M, current mem=1355.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_fsm_output.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_fsm_output.sdc, Line 10).

calculator_fsm
INFO (CTE): Reading of timing constraints file alu_fsm_output.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1377.6M, current mem=1377.6M)
Current (total cpu=0:00:16.1, real=0:02:24, peak res=1377.6M, current mem=1377.6M)
Total number of combinational cells: 317
Total number of sequential cells: 150
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX8 CLKBUFX3 BUFX6
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 INVX1 CLKINVX4 CLKINVX6 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
*** Message Summary: 957 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.6 6 6 6 6
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 200 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> clearGlobalNets
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[31]56 is connected to ground net result[31].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[30]55 is connected to ground net result[30].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[29]54 is connected to ground net result[29].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[28]53 is connected to ground net result[28].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[27]52 is connected to ground net result[27].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[26]51 is connected to ground net result[26].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[25]50 is connected to ground net result[25].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[24]49 is connected to ground net result[24].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[23]48 is connected to ground net result[23].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[22]47 is connected to ground net result[22].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[21]46 is connected to ground net result[21].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[20]45 is connected to ground net result[20].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[19]44 is connected to ground net result[19].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[18]43 is connected to ground net result[18].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[17]42 is connected to ground net result[17].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[16]41 is connected to ground net result[16].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[15]40 is connected to ground net result[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[14]39 is connected to ground net result[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[13]38 is connected to ground net result[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[12]37 is connected to ground net result[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
<CMD> globalNetConnect vdd -type pgpin -pin vdd -instanceBasename * -hierarchicalInstance {}
**ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the power pins with the 'vdd' name pattern to a global net.  Unable to establish connection because the 'power' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> globalNetConnect vss -type pgpin -pin vss -instanceBasename * -hierarchicalInstance {}
**ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'vss' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0

viaInitial starts at Fri Apr 25 14:14:27 2025
viaInitial ends at Fri Apr 25 14:14:27 2025
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {vdd vss} -type core_rings -follow core -layer {top M11 bottom M11 left M10 right M10} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1.25 bottom 1.25 left 1.25 right 1.25} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1728.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M10  |        4       |       NA       |
|  Via10 |        8       |        0       |
|   M11  |        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {vdd vss} -layer M11 -direction horizontal -width 1 -spacing 1.25 -number_of_sets 6 -start_from bottom -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1731.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 12 wires.
ViaGen created 24 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |       24       |        0       |
|   M11  |       12       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {vdd vss} -layer M10 -direction vertical -width 1 -spacing 1.25 -number_of_sets 6 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1731.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 12 wires.
ViaGen created 96 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M10  |       12       |       NA       |
|  Via10 |       96       |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) M11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) M11(11) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) M11(11) }
*** Begin SPECIAL ROUTE on Fri Apr 25 14:15:05 2025 ***
SPECIAL ROUTE ran on directory: /home/user/pooja/working_projects/alu_fsm45nm/PD
SPECIAL ROUTE ran on machine: user3.nielitchennai.edu.in (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.10Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd vss"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3231.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 23 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 115 used
Read in 115 components
  115 core components: 115 unplaced, 0 placed, 0 fixed
Read in 72 logical pins
Read in 72 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vss net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for vdd FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for vss FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 164
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 82
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3263.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 246 wires.
ViaGen created 1476 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       246      |       NA       |
|  Via1  |       164      |        0       |
|  Via2  |       164      |        0       |
|  Via3  |       164      |        0       |
|  Via4  |       164      |        0       |
|  Via5  |       164      |        0       |
|  Via6  |       164      |        0       |
|  Via7  |       164      |        0       |
|  Via8  |       164      |        0       |
|  Via9  |       164      |        0       |
+--------+----------------+----------------+
<CMD> addEndCap -preCap FILL8 -postCap FILL8 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
**Info: (IMPSP-307): Design contains fractional 3 cells.
Estimated cell power/ground rail width = 0.160 um
Minimum row-size in sites for endcap insertion = 17.
Minimum number of sites for row blockage       = 1.
Inserted 81 pre-endcap <FILL8> cells (prefix ENDCAP).
Inserted 81 post-endcap <FILL8> cells (prefix ENDCAP).
For 162 new insts, <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VLMDefaultSetup
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:21.3/0:04:27.7 (0.1), mem = 1764.5M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 110 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.45015 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1882.99 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1897.52)
Total number of fetched objects 2426
End delay calculation. (MEM=2042.61 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2042.61 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 162 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=2025.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=2033.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.6 mem=2033.1M) ***
No user-set net weight.
Net fanout histogram:
2		: 1271 (52.4%) nets
3		: 660 (27.2%) nets
4     -	14	: 432 (17.8%) nets
15    -	39	: 55 (2.3%) nets
40    -	79	: 7 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[31]56 is connected to ground net result[31].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[30]55 is connected to ground net result[30].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[29]54 is connected to ground net result[29].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[28]53 is connected to ground net result[28].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[27]52 is connected to ground net result[27].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[26]51 is connected to ground net result[26].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[25]50 is connected to ground net result[25].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[24]49 is connected to ground net result[24].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[23]48 is connected to ground net result[23].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[22]47 is connected to ground net result[22].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[21]46 is connected to ground net result[21].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[20]45 is connected to ground net result[20].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[19]44 is connected to ground net result[19].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[18]43 is connected to ground net result[18].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[17]42 is connected to ground net result[17].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[16]41 is connected to ground net result[16].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[15]40 is connected to ground net result[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[14]39 is connected to ground net result[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[13]38 is connected to ground net result[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[12]37 is connected to ground net result[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#std cell=2455 (162 fixed + 2293 movable) #buf cell=0 #inv cell=565 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2425 #term=8627 #term/net=3.56, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=39
stdCell: 2455 single + 0 double + 0 multi
Total standard cell length = 6.9187 (mm), area = 0.0118 (mm^2)
**Info: (IMPSP-307): Design contains fractional 3 cells.
Average module density = 0.597.
Density for the design = 0.597.
       = stdcell_area 33297 sites (11388 um^2) / alloc_area 55809 sites (19087 um^2).
Pin Density = 0.1511.
            = total # of pins 8627 / total area 57105.
=== lastAutoLevel = 8 
**WARN: (IMPDC-348):	The output pin \result_reg[31]56 /Q is connected to power/ground net result[31]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[30]55 /Q is connected to power/ground net result[30]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[29]54 /Q is connected to power/ground net result[29]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[28]53 /Q is connected to power/ground net result[28]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[27]52 /Q is connected to power/ground net result[27]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[26]51 /Q is connected to power/ground net result[26]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[25]50 /Q is connected to power/ground net result[25]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[24]49 /Q is connected to power/ground net result[24]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[23]48 /Q is connected to power/ground net result[23]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[22]47 /Q is connected to power/ground net result[22]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[21]46 /Q is connected to power/ground net result[21]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[20]45 /Q is connected to power/ground net result[20]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[19]44 /Q is connected to power/ground net result[19]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[18]43 /Q is connected to power/ground net result[18]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[17]42 /Q is connected to power/ground net result[17]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[16]41 /Q is connected to power/ground net result[16]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[15]40 /Q is connected to power/ground net result[15]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[14]39 /Q is connected to power/ground net result[14]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[13]38 /Q is connected to power/ground net result[13]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[12]37 /Q is connected to power/ground net result[12]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.066e-10 (3.31e-11 7.35e-11)
              Est.  stn bbox = 1.151e-10 (3.65e-11 7.86e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2052.7M
Iteration  2: Total net bbox = 1.066e-10 (3.31e-11 7.35e-11)
              Est.  stn bbox = 1.151e-10 (3.65e-11 7.86e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2052.7M
Iteration  3: Total net bbox = 4.310e+01 (2.11e+01 2.20e+01)
              Est.  stn bbox = 5.226e+01 (2.57e+01 2.66e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2058.5M
Active setup views:
    WORST
Iteration  4: Total net bbox = 2.567e+04 (1.09e+04 1.47e+04)
              Est.  stn bbox = 3.374e+04 (1.47e+04 1.90e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2058.5M
Iteration  5: Total net bbox = 3.112e+04 (1.36e+04 1.75e+04)
              Est.  stn bbox = 4.090e+04 (1.82e+04 2.27e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2058.5M
Iteration  6: Total net bbox = 3.444e+04 (1.57e+04 1.87e+04)
              Est.  stn bbox = 4.445e+04 (2.05e+04 2.40e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2058.5M
Iteration  7: Total net bbox = 3.722e+04 (1.79e+04 1.93e+04)
              Est.  stn bbox = 4.839e+04 (2.33e+04 2.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2061.9M
Iteration  8: Total net bbox = 3.722e+04 (1.79e+04 1.93e+04)
              Est.  stn bbox = 4.839e+04 (2.33e+04 2.51e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2061.9M
Iteration  9: Total net bbox = 3.880e+04 (1.80e+04 2.08e+04)
              Est.  stn bbox = 4.977e+04 (2.32e+04 2.65e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 2057.9M
Iteration 10: Total net bbox = 3.740e+04 (1.70e+04 2.04e+04)
              Est.  stn bbox = 4.825e+04 (2.21e+04 2.62e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2058.9M
Iteration 11: Total net bbox = 3.914e+04 (1.86e+04 2.05e+04)
              Est.  stn bbox = 5.014e+04 (2.39e+04 2.63e+04)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 2058.9M
Iteration 12: Total net bbox = 3.914e+04 (1.86e+04 2.05e+04)
              Est.  stn bbox = 5.014e+04 (2.39e+04 2.63e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2058.9M
Iteration 13: Total net bbox = 3.914e+04 (1.86e+04 2.05e+04)
              Est.  stn bbox = 5.014e+04 (2.39e+04 2.63e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2058.9M
*** cost = 3.914e+04 (1.86e+04 2.05e+04) (cpu for global=0:00:02.6) real=0:00:04.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:02.0 real: 0:00:02.0
Core Placement runtime cpu: 0:00:02.1 real: 0:00:04.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:00:25.7 mem=2058.9M) ***
Total net bbox length = 3.915e+04 (1.860e+04 2.055e+04) (ext = 1.142e+03)
Move report: Detail placement moves 2293 insts, mean move: 1.50 um, max move: 13.96 um 
	Max move on inst (FE_DBTC22_A_6): (50.08, 100.13) --> (57.20, 106.97)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2085.9MB
Summary Report:
Instances move: 2293 (out of 2293 movable)
Instances flipped: 0
Mean displacement: 1.50 um
Max displacement: 13.96 um (Instance: FE_DBTC22_A_6) (50.077, 100.13) -> (57.2, 106.97)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX16
Total net bbox length = 4.017e+04 (1.875e+04 2.142e+04) (ext = 1.113e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2085.9MB
*** Finished refinePlace (0:00:25.7 mem=2085.9M) ***
*** End of Placement (cpu=0:00:03.5, real=0:00:05.0, mem=2079.9M) ***
**Info: (IMPSP-307): Design contains fractional 3 cells.
default core: bins with density > 0.750 =  9.88 % ( 8 / 81 )
Density distribution unevenness ratio = 13.030%
*** Free Virtual Timing Model ...(mem=2079.9M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.45015 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2081.69)
Total number of fetched objects 2426
End delay calculation. (MEM=2111.38 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2111.38 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 3076 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3076
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2425
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2425 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.840155e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2109.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)             0   8588 
[NR-eGR]  M2   (2V)         22989  13663 
[NR-eGR]  M3   (3H)         22393    627 
[NR-eGR]  M4   (4V)          3975    133 
[NR-eGR]  M5   (5H)           924      2 
[NR-eGR]  M6   (6V)            21      0 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        50302  23013 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 40160um
[NR-eGR] Total length: 50302um, number of vias: 23013
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 277um, number of vias: 102
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2051.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 2051.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          66  Output pin %s of instance %s is connecte...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPDC-348           96  The output pin %s is connected to power/...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 166 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:04.7/0:00:05.7 (0.8), totSession cpu/real = 0:00:26.1/0:04:33.4 (0.1), mem = 2051.9M
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #2 [begin] : totSession cpu/real = 0:00:26.1/0:04:35.1 (0.1), mem = 2064.7M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.45015 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2081.28)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 2426
End delay calculation. (MEM=2112.98 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2112.98 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 162 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=2103.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=2103.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.6 mem=2103.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 1271 (52.4%) nets
3		: 660 (27.2%) nets
4     -	14	: 432 (17.8%) nets
15    -	39	: 55 (2.3%) nets
40    -	79	: 7 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[31]56 is connected to ground net result[31].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[30]55 is connected to ground net result[30].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[29]54 is connected to ground net result[29].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[28]53 is connected to ground net result[28].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[27]52 is connected to ground net result[27].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[26]51 is connected to ground net result[26].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[25]50 is connected to ground net result[25].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[24]49 is connected to ground net result[24].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[23]48 is connected to ground net result[23].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[22]47 is connected to ground net result[22].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[21]46 is connected to ground net result[21].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[20]45 is connected to ground net result[20].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[19]44 is connected to ground net result[19].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[18]43 is connected to ground net result[18].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[17]42 is connected to ground net result[17].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[16]41 is connected to ground net result[16].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[15]40 is connected to ground net result[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[14]39 is connected to ground net result[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[13]38 is connected to ground net result[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[12]37 is connected to ground net result[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#std cell=2455 (162 fixed + 2293 movable) #buf cell=0 #inv cell=565 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2425 #term=8627 #term/net=3.56, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=39
stdCell: 2455 single + 0 double + 0 multi
Total standard cell length = 6.9187 (mm), area = 0.0118 (mm^2)
**Info: (IMPSP-307): Design contains fractional 3 cells.
Average module density = 0.597.
Density for the design = 0.597.
       = stdcell_area 33297 sites (11388 um^2) / alloc_area 55809 sites (19087 um^2).
Pin Density = 0.1511.
            = total # of pins 8627 / total area 57105.
=== lastAutoLevel = 8 
**WARN: (IMPDC-348):	The output pin \result_reg[31]56 /Q is connected to power/ground net result[31]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[30]55 /Q is connected to power/ground net result[30]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[29]54 /Q is connected to power/ground net result[29]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[28]53 /Q is connected to power/ground net result[28]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[27]52 /Q is connected to power/ground net result[27]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[26]51 /Q is connected to power/ground net result[26]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[25]50 /Q is connected to power/ground net result[25]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[24]49 /Q is connected to power/ground net result[24]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[23]48 /Q is connected to power/ground net result[23]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[22]47 /Q is connected to power/ground net result[22]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[21]46 /Q is connected to power/ground net result[21]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[20]45 /Q is connected to power/ground net result[20]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[19]44 /Q is connected to power/ground net result[19]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[18]43 /Q is connected to power/ground net result[18]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[17]42 /Q is connected to power/ground net result[17]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[16]41 /Q is connected to power/ground net result[16]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[15]40 /Q is connected to power/ground net result[15]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[14]39 /Q is connected to power/ground net result[14]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[13]38 /Q is connected to power/ground net result[13]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[12]37 /Q is connected to power/ground net result[12]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.278e+03 (3.34e+03 3.94e+03)
              Est.  stn bbox = 1.016e+04 (4.59e+03 5.57e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2074.0M
Iteration  2: Total net bbox = 7.278e+03 (3.34e+03 3.94e+03)
              Est.  stn bbox = 1.016e+04 (4.59e+03 5.57e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2074.0M
Iteration  3: Total net bbox = 5.687e+03 (2.34e+03 3.35e+03)
              Est.  stn bbox = 8.676e+03 (3.60e+03 5.08e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2079.8M
Active setup views:
    WORST
Iteration  4: Total net bbox = 2.825e+04 (1.30e+04 1.52e+04)
              Est.  stn bbox = 3.763e+04 (1.75e+04 2.01e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2079.8M
Iteration  5: Total net bbox = 3.307e+04 (1.45e+04 1.86e+04)
              Est.  stn bbox = 4.425e+04 (1.97e+04 2.45e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2079.8M
Iteration  6: Total net bbox = 3.589e+04 (1.66e+04 1.93e+04)
              Est.  stn bbox = 4.697e+04 (2.19e+04 2.51e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2081.2M
Iteration  7: Total net bbox = 3.744e+04 (1.81e+04 1.93e+04)
              Est.  stn bbox = 4.866e+04 (2.35e+04 2.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2084.5M
Iteration  8: Total net bbox = 3.744e+04 (1.81e+04 1.93e+04)
              Est.  stn bbox = 4.866e+04 (2.35e+04 2.51e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2084.5M
Iteration  9: Total net bbox = 3.925e+04 (1.82e+04 2.11e+04)
              Est.  stn bbox = 5.029e+04 (2.35e+04 2.68e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2081.5M
Iteration 10: Total net bbox = 3.772e+04 (1.71e+04 2.07e+04)
              Est.  stn bbox = 4.859e+04 (2.23e+04 2.63e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2084.5M
Iteration 11: Total net bbox = 3.945e+04 (1.87e+04 2.07e+04)
              Est.  stn bbox = 5.049e+04 (2.40e+04 2.65e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 2084.5M
Iteration 12: Total net bbox = 3.945e+04 (1.87e+04 2.07e+04)
              Est.  stn bbox = 5.049e+04 (2.40e+04 2.65e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2084.5M
Iteration 13: Total net bbox = 3.945e+04 (1.87e+04 2.07e+04)
              Est.  stn bbox = 5.049e+04 (2.40e+04 2.65e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2084.5M
*** cost = 3.945e+04 (1.87e+04 2.07e+04) (cpu for global=0:00:02.5) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:01.9 real: 0:00:01.9
Core Placement runtime cpu: 0:00:02.0 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:00:29.9 mem=2084.5M) ***
Total net bbox length = 3.945e+04 (1.871e+04 2.075e+04) (ext = 1.097e+03)
Move report: Detail placement moves 2293 insts, mean move: 1.48 um, max move: 22.87 um 
	Max move on inst (g16176): (77.57, 62.50) --> (75.20, 41.99)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2111.6MB
Summary Report:
Instances move: 2293 (out of 2293 movable)
Instances flipped: 0
Mean displacement: 1.48 um
Max displacement: 22.87 um (Instance: g16176) (77.568, 62.4955) -> (75.2, 41.99)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX4
Total net bbox length = 4.051e+04 (1.880e+04 2.171e+04) (ext = 1.087e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2111.6MB
*** Finished refinePlace (0:00:29.9 mem=2111.6M) ***
*** End of Placement (cpu=0:00:03.4, real=0:00:04.0, mem=2105.6M) ***
**Info: (IMPSP-307): Design contains fractional 3 cells.
default core: bins with density > 0.750 = 11.11 % ( 9 / 81 )
Density distribution unevenness ratio = 12.655%
*** Free Virtual Timing Model ...(mem=2105.6M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.45015 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2107.59)
Total number of fetched objects 2426
End delay calculation. (MEM=2139.28 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2139.28 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 3076 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3076
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2425
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2425 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.863240e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2137.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)             0   8588 
[NR-eGR]  M2   (2V)         22949  13648 
[NR-eGR]  M3   (3H)         22015    668 
[NR-eGR]  M4   (4V)          4556    145 
[NR-eGR]  M5   (5H)          1038      6 
[NR-eGR]  M6   (6V)            33      0 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        50590  23055 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 40483um
[NR-eGR] Total length: 50590um, number of vias: 23055
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 266um, number of vias: 110
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2084.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 4, real = 0: 0: 4, mem = 2084.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          66  Output pin %s of instance %s is connecte...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPDC-348           96  The output pin %s is connected to power/...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 166 warning(s), 0 error(s)

*** placeDesign #2 [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:00:30.3/0:04:39.2 (0.1), mem = 2084.8M
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.38 (MB), peak = 1839.57 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration            1
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  VLMDefaultSetup
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          11
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         true
setNanoRouteMode -timingEngine                  {}
setExtractRCMode -engine                        preRoute
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false

#RC has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2085.6M, init mem=2085.6M)
*info: Placed = 2455           (Fixed = 162)
*info: Unplaced = 0           
Placement Density:59.66%(11388/19087)
Placement Density (including fixed std cells):60.58%(11831/19530)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2085.6M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2085.6M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Apr 25 14:16:54 2025
#
#Generating timing data, please wait...
#2426 total nets, 2425 already routed, 2425 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Dump tif for version 2.1
Total number of fetched objects 2426
End delay calculation. (MEM=2141.3 CPU=0:00:00.1 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.03 (MB), peak = 1846.44 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRIG-34) Power/Ground pin VSS of instance g7118 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance g7118 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance done_reg77 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance done_reg77 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[0]25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[0]25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[1]26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[1]26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[2]27 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[2]27 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[3]28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[3]28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[4]29 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[4]29 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[5]30 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[5]30 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[6]31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[6]31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[7]32 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[7]32 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2462)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_45015.tif.gz ...
#Read in timing information for 72 ports, 2293 instances from timing file .timing_file_45015.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 2458.
#Total number of nets in the design = 2462.
#2458 routable nets do not have any wires.
#2458 nets will be global routed.
#Start routing data preparation on Fri Apr 25 14:16:55 2025
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
#WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE VLMDefaultSetup.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2427 nets.
#Voltage range [0.000 - 0.000] has 34 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.12000
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M9           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.15000
# M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# M11          H   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.45 (MB), peak = 1846.44 (MB)
#ERROR (NRDB-158) Missing vias from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NanoRoute can use the vias from the default RULE.
#	no debugging net set
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.64 (MB)
#Total memory = 1811.35 (MB)
#Peak memory = 1846.44 (MB)
#WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Default setup view is reset to WORST.
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1802.02 (MB), peak = 1846.44 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
*** Message Summary: 6 warning(s), 0 error(s)

1
<CMD> selectInst div_38_50_g24503
<CMD> getCTSMode -engine -quiet
<CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType bcwc -log true
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 34 sinks and 0 clock gates.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner MIN -early -clock_tree clk 0.200
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner MIN -late -clock_tree clk 0.200
<CMD> set_ccopt_property source_output_max_trans -delay_corner MIN -early -clock_tree clk 0.100
<CMD> set_ccopt_property source_output_max_trans -delay_corner MAX -early -clock_tree clk 0.100
<CMD> set_ccopt_property source_output_max_trans -delay_corner MIN -late -clock_tree clk 0.100
<CMD> set_ccopt_property source_output_max_trans -delay_corner MAX -late -clock_tree clk 0.100
<CMD> set_ccopt_property clock_period -pin clk 12
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name clk/SDC -sources clk -auto_sinks
The skew group clk/SDC was created. It contains 34 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/SDC true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/SDC clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/SDC SDC
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/SDC {MIN MAX}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for MAX:setup.late...
AAE DB initialization (MEM=2067.57 CPU=0:00:00.0 REAL=0:00:00.0) 
Clock tree timing engine global stage delay update for MAX:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'calculator_fsm' of instances=2455 and nets=2462 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design calculator_fsm.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2127.867M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2145.41)
Total number of fetched objects 2426
End delay calculation. (MEM=2202.64 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2202.64 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2194.64)
Total number of fetched objects 2426
End delay calculation. (MEM=2213.72 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2213.72 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
**Info: (IMPSP-307): Design contains fractional 3 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 106 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 95 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 257 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 372 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 676 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 951 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 935 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 3392 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 3392 new insts, <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix calculator_fsm_preCTS -outDir timingReports
AAE DB initialization (MEM=2143.09 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:46.5/0:11:40.8 (0.1), mem = 2143.1M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
Early Global Route is going to be called for routing.
End to check current routing status for nets (mem=2130.1M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 3486 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 136333
[NR-eGR] #PG Blockages       : 3486
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2425
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2425 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.863240e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)        41( 1.20%)   ( 1.20%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        41( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)          3097   8907 
[NR-eGR]  M2   (2V)         22821   7348 
[NR-eGR]  M3   (3H)         19836    554 
[NR-eGR]  M4   (4V)          3865     91 
[NR-eGR]  M5   (5H)           814      6 
[NR-eGR]  M6   (6V)            32      0 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        50465  16906 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 40483um
[NR-eGR] Total length: 50465um, number of vias: 16906
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 267um, number of vias: 81
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2130.59 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'calculator_fsm' of instances=5847 and nets=2462 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design calculator_fsm.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2130.586M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2151.44)
Total number of fetched objects 2426
End delay calculation. (MEM=2219.75 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2219.75 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:47.0 mem=2219.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.055  | 10.275  | -1.055  |
|           TNS (ns):| -2.129  |  0.000  | -2.129  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   35    |   34    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.663%
       (99.895% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.66 sec
Total Real time: 1.0 sec
Total Memory Usage: 2180.167969 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.6/0:00:01.0 (0.6), totSession cpu/real = 0:00:47.1/0:11:41.9 (0.1), mem = 2180.2M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix calculator_fsm_preCTS -outDir timingReports
*** timeDesign #2 [begin] : totSession cpu/real = 0:00:47.3/0:11:47.1 (0.1), mem = 2187.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2162.4M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2181.75)
*** Calculating scaling factor for FAST libraries using the default operating condition of each library.
Total number of fetched objects 2426
End delay calculation. (MEM=2214.18 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2214.18 CPU=0:00:00.2 REAL=0:00:00.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:47.6 mem=2222.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 BEST 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.076  |  0.076  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   34    |   34    |    0    |
+--------------------+---------+---------+---------+

Density: 59.663%
       (99.895% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.42 sec
Total Real time: 0.0 sec
Total Memory Usage: 2148.664062 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:47.7/0:11:47.5 (0.1), mem = 2148.7M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix calculator_fsm_postCTS -outDir timingReports
*** timeDesign #3 [begin] : totSession cpu/real = 0:00:47.9/0:11:53.0 (0.1), mem = 2155.5M
Turning off fast DC mode.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2101.9M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2122.48)
*** Calculating scaling factor for SLOW libraries using the default operating condition of each library.
Total number of fetched objects 2426
End delay calculation. (MEM=2170.17 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2170.17 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:48.2 mem=2178.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.055  | 10.275  | -1.055  |
|           TNS (ns):| -2.130  |  0.000  | -2.130  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   35    |   34    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.663%
       (99.895% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.45 sec
Total Real time: 1.0 sec
Total Memory Usage: 2138.589844 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:00:48.4/0:11:53.8 (0.1), mem = 2138.6M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix calculator_fsm_postCTS -outDir timingReports
*** timeDesign #4 [begin] : totSession cpu/real = 0:00:48.6/0:11:59.8 (0.1), mem = 2145.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2122.9M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2140.41)
*** Calculating scaling factor for FAST libraries using the default operating condition of each library.
Total number of fetched objects 2426
End delay calculation. (MEM=2172.84 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2172.84 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:48.9 mem=2180.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 BEST 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.076  |  0.076  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   34    |   34    |    0    |
+--------------------+---------+---------+---------+

Density: 59.663%
       (99.895% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.42 sec
Total Real time: 0.0 sec
Total Memory Usage: 2110.328125 Mbytes
*** timeDesign #4 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:49.0/0:12:00.3 (0.1), mem = 2110.3M
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> streamOut alu.gds -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 11
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                              M11
    221                              M11
    220                              M11
    219                              M11
    218                              M11
    217                            Via10
    216                            Via10
    212                            Via10
    202                              M10
    200                              M10
    199                              M10
    198                              M10
    197                              M10
    196                             Via9
    195                             Via9
    191                             Via9
    181                               M9
    179                               M9
    178                               M9
    177                               M9
    176                               M9
    175                             Via8
    174                             Via8
    170                             Via8
    160                               M8
    158                               M8
    157                               M8
    156                               M8
    155                               M8
    154                             Via7
    153                             Via7
    149                             Via7
    139                               M7
    137                               M7
    136                               M7
    135                               M7
    134                               M7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                               M6
    121                               M6
    120                               M6
    119                               M6
    118                               M6
    53                                M3
    52                                M3
    185                               M9
    48                              Via2
    29                                M2
    180                               M9
    47                              Via2
    182                               M9
    44                              Via2
    43                              Via2
    172                             Via8
    38                                M2
    95                                M5
    36                                M2
    93                                M5
    112                             Via5
    194                             Via9
    55                                M3
    113                               M6
    32                                M2
    54                                M3
    31                                M2
    107                             Via5
    30                                M2
    49                              Via2
    106                             Via5
    33                                M2
    109                             Via5
    10                                M1
    224                              M11
    86                              Via4
    50                                M3
    206                              M10
    69                              Via3
    143                               M7
    6                               Cont
    169                             Via8
    35                                M2
    8                                 M1
    164                               M8
    27                              Via1
    141                               M7
    3                               Cont
    51                                M3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                                M2
    92                                M5
    111                             Via5
    11                                M1
    142                               M7
    4                               Cont
    9                                 M1
    28                              Via1
    85                              Via4
    138                               M7
    5                               Cont
    12                                M1
    226                              M11
    88                              Via4
    183                               M9
    45                              Via2
    22                              Via1
    152                             Via7
    13                                M1
    71                                M4
    227                              M11
    90                              Via4
    184                               M9
    46                              Via2
    161                               M8
    23                              Via1
    171                             Via8
    37                                M2
    94                                M5
    148                             Via7
    14                                M1
    15                                M1
    72                                M4
    91                              Via4
    150                             Via7
    16                                M1
    73                                M4
    159                               M8
    26                              Via1
    151                             Via7
    17                                M1
    74                                M4
    1                               Cont
    162                               M8
    24                              Via1
    140                               M7
    2                               Cont
    163                               M8
    25                              Via1
    190                             Via9
    56                                M3
    57                                M3
    114                               M6
    192                             Via9
    58                                M3
    115                               M6
    193                             Via9
    59                                M3
    116                               M6
    203                              M10
    65                              Via3
    204                              M10
    66                              Via3
    205                              M10
    67                              Via3
    201                              M10
    68                              Via3
    75                                M4
    215                            Via10
    76                                M4
    211                            Via10
    77                                M4
    78                                M4
    213                            Via10
    79                                M4
    214                            Via10
    80                                M4
    225                              M11
    87                              Via4
    222                              M11
    89                              Via4
    96                                M5
    97                                M5
    98                                M5
    99                                M5
    100                               M5
    101                               M5
    108                             Via5
    110                             Via5
    117                               M6
    231                              M11
    230                              M11
    229                              M11
    228                              M11
    210                              M10
    209                              M10
    208                              M10
    207                              M10
    189                               M9
    188                               M9
    187                               M9
    186                               M9
    168                               M8
    167                               M8
    166                               M8
    165                               M8
    147                               M7
    146                               M7
    145                               M7
    144                               M7
    63                                M3
    62                                M3
    39                                M2
    105                               M5
    103                               M5
    123                               M6
    42                                M2
    41                                M2
    40                                M2
    20                                M1
    60                                M3
    18                                M1
    61                                M3
    102                               M5
    21                                M1
    19                                M1
    81                                M4
    104                               M5
    82                                M4
    83                                M4
    84                                M4
    124                               M6
    125                               M6
    126                               M6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           5847

Ports/Pins                            72
    metal layer M2                    46
    metal layer M3                    14
    metal layer M4                     7
    metal layer M5                     3
    metal layer M6                     1
    metal layer M7                     1

Nets                               27725
    metal layer M1                 13915
    metal layer M2                  8990
    metal layer M3                  4381
    metal layer M4                   378
    metal layer M5                    58
    metal layer M6                     3

    Via Instances                      0

Special Nets                         278
    metal layer M1                   246
    metal layer M10                   16
    metal layer M11                   16

    Via Instances                   1604

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                2499
    metal layer M1                  1568
    metal layer M2                   786
    metal layer M3                   124
    metal layer M4                    13
    metal layer M5                     4
    metal layer M6                     1
    metal layer M7                     1
    metal layer M10                    2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> zoomBox -45.16200 14.52600 197.39850 134.27100
<CMD> zoomBox -11.78300 30.46400 163.46750 116.98000
<CMD> zoomBox 1.25300 36.68850 150.21600 110.22700
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> zoomBox -39.51650 23.69500 166.66050 125.47850
<CMD> zoomBox -65.44350 15.43200 177.11800 135.17750
<CMD> zoomBox -95.94550 5.71100 189.42100 146.58800
<CMD> fit
<CMD> setDrawView fplan
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> checkPlace -ignoreOutOfCore -noPreplaced -macroBlockage calculator_fsm.checkPlace
**Info: (IMPSP-307): Design contains fractional 3 cells.
Begin checking placement ... (start mem=2117.1M, init mem=2117.1M)
*info: Placed = 5847           (Fixed = 162)
*info: Unplaced = 0           
Placement Density:99.90%(19067/19087)
Placement Density (including fixed std cells):99.90%(19510/19530)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2117.1M)
<CMD> setDrawView place
<CMD> fit
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -side none -id ctd_window
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2129.05)
*** Calculating scaling factor for SLOW libraries using the default operating condition of each library.
Total number of fetched objects 2426
End delay calculation. (MEM=2176.74 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2176.74 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2176.74)
Total number of fetched objects 2426
End delay calculation. (MEM=2176.74 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2176.74 CPU=0:00:00.1 REAL=0:00:01.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2176.74)
Total number of fetched objects 2426
End delay calculation. (MEM=2176.74 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2176.74 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2176.74)
Total number of fetched objects 2426
End delay calculation. (MEM=2181.27 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2181.27 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1901.9M, totSessionCpu=0:01:12 **
*** optDesign #1 [begin] : totSession cpu/real = 0:01:11.5/0:22:26.6 (0.1), mem = 2145.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:11.5/0:22:26.6 (0.1), mem = 2145.3M
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -fixCap                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockGatingCheck                   true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -cppr                               both
setAnalysisMode -enableMultipleDriveNet             true
setAnalysisMode -log                                true
setAnalysisMode -sequentialConstProp                false
setAnalysisMode -skew                               true
setAnalysisMode -timeBorrowing                      true
setAnalysisMode -timingSelfLoopsNoSkew              false
setAnalysisMode -usefulSkew                         false
setAnalysisMode -useOutputPinCap                    true
setAnalysisMode -virtualIPO                         false
setAnalysisMode -warn                               true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true
setRouteMode -earlyGlobalRouteSecondPG              false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**Info: (IMPSP-307): Design contains fractional 3 cells.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1908.4M, totSessionCpu=0:01:12 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2163.3M)

Footprint cell information for calculating maxBufDist
*info: There are 15 candidate Buffer cells
*info: There are 15 candidate Inverter cells

Compute RC Scale Done ...

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.055  | 10.275  | -1.055  |
|           TNS (ns):| -2.130  |  0.000  | -2.130  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   35    |   34    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.663%
       (99.895% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2014.5M, totSessionCpu=0:01:13 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:13.2/0:22:28.3 (0.1), mem = 2270.1M
** INFO : this run is activating low effort ccoptDesign flow
**Info: (IMPSP-307): Design contains fractional 3 cells.
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:13.3/0:22:28.4 (0.1), mem = 2271.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:13.3/0:22:28.4 (0.1), mem = 2271.1M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2271.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2271.1M) ***
*** Starting optimizing excluded clock nets MEM= 2271.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2271.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:13.3/0:22:28.4 (0.1), mem = 2271.1M
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:13.4/0:22:28.5 (0.1), mem = 2271.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:13.5/0:22:28.6 (0.1), mem = 2271.3M
**Info: (IMPSP-307): Design contains fractional 3 cells.
*info: 1 clock net excluded
*info: 1 no-driver net excluded.
** GigaOpt Global Opt WNS Slack -1.055  TNS Slack -2.130 
+--------+--------+---------+------------+--------+----------+---------+--------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
+--------+--------+---------+------------+--------+----------+---------+--------------------+
|  -1.055|  -2.130|   99.90%|   0:00:00.0| 2355.5M|     WORST|  default| result_reg[0]25/D  |
|  -1.055|  -2.130|   99.90%|   0:00:00.0| 2364.6M|     WORST|  default| result_reg[0]25/D  |
|  -1.055|  -2.130|   99.90%|   0:00:00.0| 2364.6M|     WORST|  default| result_reg[0]25/D  |
|  -1.055|  -2.130|   99.90%|   0:00:00.0| 2364.6M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:00.0| 2400.2M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:01.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
|  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
+--------+--------+---------+------------+--------+----------+---------+--------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2401.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2401.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -1.045  TNS Slack -2.097 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:15.0/0:22:30.1 (0.1), mem = 2316.1M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -1.045
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.

Active setup views:
 WORST
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:15.1/0:22:30.2 (0.1), mem = 2352.3M
**Info: (IMPSP-307): Design contains fractional 3 cells.
*info: 1 clock net excluded
*info: 1 no-driver net excluded.
** GigaOpt Optimizer WNS Slack -1.045 TNS Slack -2.097 Density 99.87
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-1.045|-2.097|
|reg2reg   |10.275| 0.000|
|HEPG      |10.275| 0.000|
|All Paths |-1.045|-2.097|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
|  -1.045|   -1.045|  -2.097|   -2.097|   99.87%|   0:00:00.0| 2390.4M|     WORST|  default| result_reg[0]25/D  |
|  -1.012|   -1.012|  -1.996|   -1.996|   99.86%|   0:00:01.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.995|   -0.995|  -1.946|   -1.946|   99.86%|   0:00:00.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.976|   -0.976|  -1.915|   -1.915|   99.86%|   0:00:01.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.966|   -0.966|  -1.886|   -1.886|   99.86%|   0:00:00.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.955|   -0.955|  -1.853|   -1.853|   99.88%|   0:00:00.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.947|   -0.947|  -1.828|   -1.828|   99.86%|   0:00:00.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.929|   -0.929|  -1.783|   -1.783|   99.86%|   0:00:00.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.923|   -0.923|  -1.771|   -1.771|   99.86%|   0:00:01.0| 2445.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.908|   -0.908|  -1.747|   -1.747|   99.86%|   0:00:00.0| 2445.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.886|   -0.886|  -1.702|   -1.702|   99.86%|   0:00:00.0| 2445.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.856|   -0.856|  -1.643|   -1.643|   99.86%|   0:00:01.0| 2430.2M|     WORST|  default| result_reg[0]25/D  |
|  -0.828|   -0.828|  -1.587|   -1.587|   99.86%|   0:00:00.0| 2430.2M|     WORST|  default| result_reg[0]25/D  |
|  -0.817|   -0.817|  -1.572|   -1.572|   99.86%|   0:00:00.0| 2430.2M|     WORST|  default| result_reg[0]25/D  |
|  -0.813|   -0.813|  -1.564|   -1.564|   99.86%|   0:00:00.0| 2430.2M|     WORST|  default| result_reg[0]25/D  |
|  -0.814|   -0.814|  -1.566|   -1.566|   99.85%|   0:00:01.0| 2430.2M|     WORST|  default| result_reg[0]25/D  |
|  -0.814|   -0.814|  -1.566|   -1.566|   99.85%|   0:00:00.0| 2430.2M|     WORST|  default| result_reg[0]25/D  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+

*** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:05.0 mem=2430.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.2 real=0:00:05.0 mem=2430.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.814|-1.566|
|reg2reg   |10.279| 0.000|
|HEPG      |10.279| 0.000|
|All Paths |-0.814|-1.566|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -1.566 Density 99.85
*** Starting refinePlace (0:01:21 mem=2409.2M) ***
Total net bbox length = 4.062e+04 (1.880e+04 2.181e+04) (ext = 1.047e+03)
**ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 3593 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 0.156%

Density distribution unevenness ratio = 3.028%
Move report: incrNP moves 5665 insts, mean move: 8.62 um, max move: 40.72 um 
	Max move on inst (FE_RC_2_0): (95.40, 105.26) --> (115.60, 84.74)
Finished incrNP (cpu=0:00:01.0, real=0:00:01.0, mem=2415.7M)
End of Small incrNP (cpu=0:00:01.0, real=0:00:01.0)
Total net bbox length = 3.520e+04 (1.691e+04 1.829e+04) (ext = 1.093e+03)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2415.7MB
*** Finished refinePlace (0:01:22 mem=2415.7M) ***
*** maximum move = 22.87 um ***
*** Finished re-routing un-routed nets (2411.7M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2411.7M) ***
** GigaOpt Optimizer WNS Slack -0.756 TNS Slack -1.487 Density 99.85
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.756|-1.487|
|reg2reg   |10.282| 0.000|
|HEPG      |10.282| 0.000|
|All Paths |-0.756|-1.487|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
|  -0.756|   -0.756|  -1.487|   -1.487|   99.85%|   0:00:00.0| 2411.7M|     WORST|  default| result_reg[0]25/D  |
|  -0.693|   -0.693|  -1.347|   -1.347|   99.85%|   0:00:03.0| 2451.4M|     WORST|  default| result_reg[0]25/D  |
|  -0.669|   -0.669|  -1.283|   -1.283|   99.86%|   0:00:00.0| 2416.9M|     WORST|  default| result_reg[0]25/D  |
|  -0.658|   -0.658|  -1.269|   -1.269|   99.86%|   0:00:01.0| 2436.0M|     WORST|  default| result_reg[0]25/D  |
|  -0.656|   -0.656|  -1.265|   -1.265|   99.87%|   0:00:00.0| 2436.0M|     WORST|  default| result_reg[0]25/D  |
|  -0.633|   -0.633|  -1.242|   -1.242|   99.88%|   0:00:00.0| 2436.0M|     WORST|  default| result_reg[0]25/D  |
|  -0.623|   -0.623|  -1.226|   -1.226|   99.88%|   0:00:01.0| 2436.0M|     WORST|  default| result_reg[0]25/D  |
|  -0.609|   -0.609|  -1.197|   -1.197|   99.92%|   0:00:00.0| 2436.0M|     WORST|  default| result_reg[0]25/D  |
|  -0.600|   -0.600|  -1.180|   -1.180|   99.92%|   0:00:00.0| 2436.0M|     WORST|  default| result_reg[0]25/D  |
|  -0.586|   -0.586|  -1.152|   -1.152|   99.92%|   0:00:01.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.564|   -0.564|  -1.107|   -1.107|   99.92%|   0:00:00.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.546|   -0.546|  -1.071|   -1.071|   99.93%|   0:00:00.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.526|   -0.526|  -1.032|   -1.032|   99.94%|   0:00:00.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.524|   -0.524|  -1.032|   -1.032|   99.98%|   0:00:01.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.522|   -0.522|  -1.028|   -1.028|   99.98%|   0:00:00.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.522|   -0.522|  -1.028|   -1.028|   99.98%|   0:00:00.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
|  -0.524|   -0.524|  -1.032|   -1.032|   99.98%|   0:00:01.0| 2434.6M|     WORST|  default| result_reg[0]25/D  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+

*** Finish Core Optimize Step (cpu=0:00:07.6 real=0:00:08.0 mem=2434.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.6 real=0:00:08.0 mem=2434.6M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.524|-1.032|
|reg2reg   |10.282| 0.000|
|HEPG      |10.282| 0.000|
|All Paths |-0.524|-1.032|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.524 TNS Slack -1.032 Density 99.98
*** Starting refinePlace (0:01:30 mem=2415.6M) ***
Total net bbox length = 3.574e+04 (1.711e+04 1.863e+04) (ext = 1.086e+03)
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 3611 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 2.959%

Density distribution unevenness ratio = 3.032%
Move report: incrNP moves 5634 insts, mean move: 6.62 um, max move: 44.56 um 
	Max move on inst (FILLER_T_1_1959): (89.80, 89.87) --> (107.00, 117.23)
Finished incrNP (cpu=0:00:01.0, real=0:00:01.0, mem=2424.1M)
End of Small incrNP (cpu=0:00:01.0, real=0:00:01.0)
Total net bbox length = 3.434e+04 (1.686e+04 1.748e+04) (ext = 1.118e+03)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2424.1MB
*** Finished refinePlace (0:01:31 mem=2424.1M) ***
*** maximum move = 22.87 um ***
*** Finished re-routing un-routed nets (2419.1M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2419.1M) ***
** GigaOpt Optimizer WNS Slack -0.476 TNS Slack -0.939 Density 99.98
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.476|-0.939|
|reg2reg   |10.291| 0.000|
|HEPG      |10.291| 0.000|
|All Paths |-0.476|-0.939|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
|  -0.476|   -0.476|  -0.939|   -0.939|   99.98%|   0:00:00.0| 2419.1M|     WORST|  default| result_reg[0]25/D  |
|  -0.351|   -0.351|  -0.700|   -0.700|  100.01%|   0:00:02.0| 2439.7M|     WORST|  default| result_reg[0]25/D  |
|  -0.336|   -0.336|  -0.670|   -0.670|  100.02%|   0:00:00.0| 2441.2M|     WORST|  default| result_reg[0]25/D  |
|  -0.315|   -0.315|  -0.597|   -0.597|  100.03%|   0:00:01.0| 2441.2M|     WORST|  default| result_reg[0]25/D  |
|  -0.261|   -0.261|  -0.521|   -0.521|  100.03%|   0:00:00.0| 2460.2M|     WORST|  default| result_reg[0]25/D  |
|  -0.252|   -0.252|  -0.504|   -0.504|  100.03%|   0:00:00.0| 2460.2M|     WORST|  default| result_reg[0]25/D  |
|  -0.253|   -0.253|  -0.504|   -0.504|  100.01%|   0:00:03.0| 2441.2M|     WORST|  default| result_reg[0]25/D  |
|  -0.256|   -0.256|  -0.511|   -0.511|  100.01%|   0:00:00.0| 2441.2M|     WORST|  default| result_reg[0]25/D  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+

*** Finish Core Optimize Step (cpu=0:00:06.3 real=0:00:06.0 mem=2441.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.3 real=0:00:06.0 mem=2441.2M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.256|-0.511|
|reg2reg   |10.291| 0.000|
|HEPG      |10.291| 0.000|
|All Paths |-0.256|-0.511|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.256 TNS Slack -0.511 Density 100.01
*** Starting refinePlace (0:01:37 mem=2422.2M) ***
Total net bbox length = 3.450e+04 (1.695e+04 1.755e+04) (ext = 1.119e+03)
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 3623 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 3.019%

Density distribution unevenness ratio = 3.490%
Move report: incrNP moves 5587 insts, mean move: 5.37 um, max move: 50.39 um 
	Max move on inst (FILLER_T_1_2323): (66.20, 96.71) --> (101.20, 112.10)
Finished incrNP (cpu=0:00:01.0, real=0:00:01.0, mem=2427.8M)
End of Small incrNP (cpu=0:00:01.0, real=0:00:01.0)
Total net bbox length = 3.398e+04 (1.685e+04 1.713e+04) (ext = 1.155e+03)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2427.8MB
*** Finished refinePlace (0:01:38 mem=2427.8M) ***
*** maximum move = 22.87 um ***
*** Finished re-routing un-routed nets (2424.8M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2424.8M) ***
** GigaOpt Optimizer WNS Slack -0.248 TNS Slack -0.488 Density 100.01
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.248|-0.488|
|reg2reg   |10.252| 0.000|
|HEPG      |10.252| 0.000|
|All Paths |-0.248|-0.488|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
|  -0.248|   -0.248|  -0.488|   -0.488|  100.01%|   0:00:00.0| 2424.8M|     WORST|  default| result_reg[0]25/D  |
|  -0.200|   -0.200|  -0.391|   -0.391|  100.03%|   0:00:04.0| 2444.9M|     WORST|  default| result_reg[0]25/D  |
|  -0.178|   -0.178|  -0.347|   -0.347|  100.04%|   0:00:00.0| 2444.9M|     WORST|  default| result_reg[0]25/D  |
|  -0.177|   -0.177|  -0.346|   -0.346|  100.04%|   0:00:01.0| 2444.9M|     WORST|  default| result_reg[0]25/D  |
|  -0.177|   -0.177|  -0.346|   -0.346|  100.04%|   0:00:01.0| 2444.9M|     WORST|  default| result_reg[0]25/D  |
|  -0.177|   -0.177|  -0.346|   -0.346|  100.04%|   0:00:00.0| 2445.0M|     WORST|  default| result_reg[0]25/D  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+

*** Finish Core Optimize Step (cpu=0:00:05.9 real=0:00:06.0 mem=2445.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.9 real=0:00:06.0 mem=2445.0M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.177|-0.346|
|reg2reg   |10.252| 0.000|
|HEPG      |10.252| 0.000|
|All Paths |-0.177|-0.346|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.177 TNS Slack -0.346 Density 100.04
*** Starting refinePlace (0:01:45 mem=2425.0M) ***
Total net bbox length = 3.414e+04 (1.697e+04 1.718e+04) (ext = 1.156e+03)
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 3629 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 3.461%

Density distribution unevenness ratio = 3.211%
Move report: incrNP moves 5524 insts, mean move: 4.05 um, max move: 32.70 um 
	Max move on inst (FILLER_T_1_2557): (90.40, 93.29) --> (106.00, 110.39)
Finished incrNP (cpu=0:00:01.0, real=0:00:01.0, mem=2429.5M)
End of Small incrNP (cpu=0:00:01.0, real=0:00:01.0)
Total net bbox length = 3.379e+04 (1.686e+04 1.693e+04) (ext = 1.173e+03)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2429.5MB
*** Finished refinePlace (0:01:46 mem=2429.5M) ***
*** maximum move = 22.87 um ***
*** Finished re-routing un-routed nets (2425.5M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:02.0 mem=2425.5M) ***
** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -0.347 Density 100.04
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-0.347|
|reg2reg   |10.252| 0.000|
|HEPG      |10.252| 0.000|
|All Paths |-0.178|-0.347|
+----------+------+------+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| M7 (z=7)    |         29 | default  |
| M10 (z=10)  |          2 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:30.0 real=0:00:30.0 mem=2425.5M) ***

*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:30.6/0:00:30.7 (1.0), totSession cpu/real = 0:01:45.7/0:23:00.9 (0.1), mem = 2343.4M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:45.7/0:23:00.9 (0.1), mem = 2343.4M
**Info: (IMPSP-307): Design contains fractional 3 cells.
*info: 1 clock net excluded
*info: 1 no-driver net excluded.
** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -0.347 Density 100.04
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-0.347|
|reg2reg   |10.252| 0.000|
|HEPG      |10.252| 0.000|
|All Paths |-0.178|-0.347|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
|  -0.178|   -0.178|  -0.347|   -0.347|  100.04%|   0:00:00.0| 2402.7M|     WORST|  default| result_reg[0]25/D  |
|  -0.178|   -0.178|  -0.347|   -0.347|  100.04%|   0:00:02.0| 2467.9M|     WORST|  default| result_reg[0]25/D  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=2467.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=2467.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-0.347|
|reg2reg   |10.252| 0.000|
|HEPG      |10.252| 0.000|
|All Paths |-0.178|-0.347|
+----------+------+------+

*** Starting refinePlace (0:01:48 mem=2427.9M) ***
Total net bbox length = 3.381e+04 (1.686e+04 1.696e+04) (ext = 1.174e+03)
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 3629 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 3.211%

Density distribution unevenness ratio = 3.432%
Move report: incrNP moves 5503 insts, mean move: 3.28 um, max move: 30.12 um 
	Max move on inst (FILLER_T_1_2002): (86.80, 93.29) --> (96.40, 113.81)
Finished incrNP (cpu=0:00:00.9, real=0:00:01.0, mem=2434.5M)
End of Small incrNP (cpu=0:00:00.9, real=0:00:01.0)
Total net bbox length = 3.369e+04 (1.686e+04 1.683e+04) (ext = 1.169e+03)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2434.5MB
*** Finished refinePlace (0:01:49 mem=2434.5M) ***
*** maximum move = 22.87 um ***
*** Finished re-routing un-routed nets (2430.5M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2430.5M) ***
** GigaOpt Optimizer WNS Slack -0.186 TNS Slack -0.364 Density 100.04
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.186|-0.364|
|reg2reg   |10.250| 0.000|
|HEPG      |10.250| 0.000|
|All Paths |-0.186|-0.364|
+----------+------+------+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| M7 (z=7)    |         29 | default  |
| M10 (z=10)  |          2 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=2430.5M) ***

*** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:01:49.2/0:23:04.4 (0.1), mem = 2347.4M
End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:49.3/0:23:04.4 (0.1), mem = 2404.6M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 15
Reclaim Optimization WNS Slack -0.186  TNS Slack -0.364 Density 100.04
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|  100.04%|        -|  -0.186|  -0.364|   0:00:00.0| 2404.6M|
|  100.04%|        0|  -0.186|  -0.364|   0:00:01.0| 2404.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.186  TNS Slack -0.364 Density 100.04
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| M7 (z=7)    |         29 | default  |
| M10 (z=10)  |          2 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:49.7/0:23:04.8 (0.1), mem = 2404.6M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2347.54M, totSessionCpu=0:01:50).
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:49.7/0:23:04.8 (0.1), mem = 2404.8M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 15
Reclaim Optimization WNS Slack -0.186  TNS Slack -0.364 Density 100.04
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|  100.04%|        -|  -0.186|  -0.364|   0:00:00.0| 2404.8M|
|   99.34%|       30|  -0.186|  -0.364|   0:00:00.0| 2450.5M|
|   99.24%|        5|  -0.185|  -0.362|   0:00:00.0| 2450.5M|
|   99.24%|        1|  -0.185|  -0.362|   0:00:00.0| 2450.5M|
|   99.24%|        5|  -0.187|  -0.366|   0:00:00.0| 2450.5M|
|   99.24%|        0|  -0.187|  -0.366|   0:00:00.0| 2450.5M|
|   74.91%|     1868|   0.046|   0.000|   0:00:04.0| 2450.5M|
|   73.46%|      187|   0.046|   0.000|   0:00:01.0| 2450.5M|
|   73.31%|       36|   0.046|   0.000|   0:00:00.0| 2450.5M|
|   73.28%|        9|   0.046|   0.000|   0:00:00.0| 2450.5M|
|   73.28%|        1|   0.046|   0.000|   0:00:00.0| 2450.5M|
|   73.28%|       18|  -0.005|  -0.005|   0:00:00.0| 2450.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.005  TNS Slack -0.005 Density 73.28
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| M7 (z=7)    |          6 | default  |
| M10 (z=10)  |          2 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 7179 skipped = 0, called in commitmove = 2101, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:05.9) (real = 0:00:05.0) **
*** Starting refinePlace (0:01:56 mem=2431.5M) ***
Total net bbox length = 3.321e+04 (1.629e+04 1.692e+04) (ext = 1.165e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 3666 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 1909 insts, mean move: 1.46 um, max move: 29.71 um 
	Max move on inst (FILLER_T_1_1303): (8.80, 40.28) --> (36.80, 41.99)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2434.5MB
Summary Report:
Instances move: 380 (out of 2291 movable)
Instances flipped: 175
Mean displacement: 1.03 um
Max displacement: 5.82 um (Instance: FE_RC_35_0) (116.2, 71.06) -> (113.8, 74.48)
	Length: 12 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X6
Total net bbox length = 3.348e+04 (1.641e+04 1.707e+04) (ext = 1.166e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2434.5MB
*** Finished refinePlace (0:01:56 mem=2434.5M) ***
*** maximum move = 5.82 um ***
*** Finished re-routing un-routed nets (2430.5M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2430.5M) ***
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:06.0/0:00:06.1 (1.0), totSession cpu/real = 0:01:55.7/0:23:10.9 (0.1), mem = 2430.5M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2350.43M, totSessionCpu=0:01:56).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:01:56 mem=2350.4M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 3666 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 6.8294406058193999
Move report: Detail placement moves 1036 insts, mean move: 2.79 um, max move: 33.48 um 
	Max move on inst (FE_DBTC26_A_10): (72.00, 95.00) --> (52.20, 81.32)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2336.7MB
Summary Report:
Instances move: 1036 (out of 2291 movable)
Instances flipped: 0
Mean displacement: 2.79 um
Max displacement: 33.48 um (Instance: FE_DBTC26_A_10) (72, 95) -> (52.2, 81.32)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2336.7MB
*** Finished refinePlace (0:01:57 mem=2336.7M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2318.68)
Total number of fetched objects 2424
End delay calculation. (MEM=2342.38 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2342.38 CPU=0:00:00.1 REAL=0:00:00.0)
eGR doReRoute: optGuide
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 3486 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 79673
[NR-eGR] #PG Blockages       : 3486
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2422 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2422
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [10, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 7.677900e+02um
[NR-eGR] Layer group 2: route 6 net(s) in layer range [7, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.376550e+03um
[NR-eGR] Layer group 3: route 2414 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.021578e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)        45( 0.93%)   ( 0.93%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)        14( 0.21%)   ( 0.21%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        59( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)          3231   8809 
[NR-eGR]  M2   (2V)         16987   5830 
[NR-eGR]  M3   (3H)         15509    799 
[NR-eGR]  M4   (4V)          3487    348 
[NR-eGR]  M5   (5H)          1135    196 
[NR-eGR]  M6   (6V)           246    162 
[NR-eGR]  M7   (7H)           295    191 
[NR-eGR]  M8   (8V)           327    108 
[NR-eGR]  M9   (9H)            37    105 
[NR-eGR]  M10  (10V)          468    151 
[NR-eGR]  M11  (11H)          301      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        42023  16699 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 33188um
[NR-eGR] Total length: 42023um, number of vias: 16699
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 249um, number of vias: 73
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2289.67 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'calculator_fsm' of instances=5845 and nets=2461 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design calculator_fsm.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2287.672M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:57.4/0:23:12.6 (0.1), mem = 2306.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| M7 (z=7)    |          6 | default  |
| M10 (z=10)  |          2 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:57.4/0:23:12.6 (0.1), mem = 2306.8M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2316.27)
Total number of fetched objects 2424
End delay calculation. (MEM=2346.42 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2346.42 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:57.7/0:23:12.9 (0.1), mem = 2354.4M
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -0.07|       0|       0|       0| 73.28%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -0.07|       0|       0|       0| 73.28%| 0:00:00.0|  2404.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| M7 (z=7)    |          6 | default  |
| M10 (z=10)  |          2 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2404.8M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:57.8/0:23:13.0 (0.1), mem = 2338.7M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.004 (bump = 0.003)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.007 -> -0.068
Begin: GigaOpt TNS non-legal recovery
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:57.8/0:23:13.0 (0.1), mem = 2338.7M
**Info: (IMPSP-307): Design contains fractional 3 cells.
*info: 1 clock net excluded
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.039 TNS Slack -0.068 Density 73.28
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.039|-0.068|
|reg2reg   | 9.578| 0.000|
|HEPG      | 9.578| 0.000|
|All Paths |-0.039|-0.068|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
|  -0.039|   -0.039|  -0.068|   -0.068|   73.28%|   0:00:00.0| 2397.9M|     WORST|  default| result_reg[0]25/D  |
|   0.000|    0.004|   0.000|    0.000|   73.30%|   0:00:00.0| 2434.0M|     WORST|       NA| NA                 |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2434.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2434.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.004|0.000|
|reg2reg   |9.578|0.000|
|HEPG      |9.578|0.000|
|All Paths |0.004|0.000|
+----------+-----+-----+

*** Starting refinePlace (0:01:58 mem=2434.0M) ***
Total net bbox length = 3.320e+04 (1.602e+04 1.718e+04) (ext = 1.178e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 3673 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 8.130%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2434.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 5 insts, mean move: 0.94 um, max move: 1.71 um 
	Max move on inst (FE_RC_87_0): (98.60, 19.76) --> (98.60, 21.47)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2437.1MB
Summary Report:
Instances move: 4 (out of 2294 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 1.71 um (Instance: FE_RC_87_0) (98.6, 19.76) -> (98.6, 21.47)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Total net bbox length = 3.320e+04 (1.602e+04 1.718e+04) (ext = 1.178e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2437.1MB
*** Finished refinePlace (0:01:58 mem=2437.1M) ***
*** maximum move = 1.71 um ***
*** Finished re-routing un-routed nets (2434.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2434.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 73.30
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.004|0.000|
|reg2reg   |9.578|0.000|
|HEPG      |9.578|0.000|
|All Paths |0.004|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| M7 (z=7)    |          6 | default  |
| M10 (z=10)  |          2 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2434.1M) ***

*** TnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:58.2/0:23:13.3 (0.1), mem = 2352.0M
End: GigaOpt TNS non-legal recovery
Register exp ratio and priority group on 8 nets on 2427 nets : 
z=7 : 6 nets
z=10 : 2 nets

Active setup views:
 WORST
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'calculator_fsm' of instances=5848 and nets=2464 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design calculator_fsm.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2326.645M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2334.18)
Total number of fetched objects 2427
End delay calculation. (MEM=2350.62 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2350.62 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:59 mem=2358.6M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 3486 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 79715
[NR-eGR] #PG Blockages       : 3486
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2425
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [10, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 7.695000e+02um
[NR-eGR] Layer group 2: route 6 net(s) in layer range [7, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.376550e+03um
[NR-eGR] Layer group 3: route 2417 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.022604e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)        45( 0.93%)   ( 0.93%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)        14( 0.21%)   ( 0.21%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        59( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2358.62 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 2069.6M, totSessionCpu=0:01:59 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  9.578  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   35    |   34    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.067%
       (73.299% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:48, mem = 2072.8M, totSessionCpu=0:01:59 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:47.3/0:00:47.7 (1.0), totSession cpu/real = 0:01:58.8/0:23:14.4 (0.1), mem = 2328.0M
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1965.0M, totSessionCpu=0:01:59 **
*** optDesign #2 [begin] : totSession cpu/real = 0:01:58.8/0:23:14.4 (0.1), mem = 2236.0M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:58.8/0:23:14.4 (0.1), mem = 2236.0M
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { BEST }
setOptMode -activeSetupViews                        { WORST }
setOptMode -autoSetupViews                          { WORST}
setOptMode -autoTDGRSetupViews                      { WORST}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockGatingCheck                   true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -cppr                               both
setAnalysisMode -enableMultipleDriveNet             true
setAnalysisMode -log                                true
setAnalysisMode -sequentialConstProp                false
setAnalysisMode -skew                               true
setAnalysisMode -timeBorrowing                      true
setAnalysisMode -timingSelfLoopsNoSkew              false
setAnalysisMode -usefulSkew                         false
setAnalysisMode -useOutputPinCap                    true
setAnalysisMode -virtualIPO                         false
setAnalysisMode -warn                               true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true
setRouteMode -earlyGlobalRouteSecondPG              false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**Info: (IMPSP-307): Design contains fractional 3 cells.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1971.0M, totSessionCpu=0:01:59 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2252.1M)
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:59.5/0:23:15.0 (0.1), mem = 2252.1M
**Info: (IMPSP-307): Design contains fractional 3 cells.
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:00 mem=2260.1M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:00.1/0:23:15.7 (0.1), mem = 2260.1M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2290.6)
*** Calculating scaling factor for FAST libraries using the default operating condition of each library.
Total number of fetched objects 2427
End delay calculation. (MEM=2270.41 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2270.41 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:01 mem=2278.4M)

Active hold views:
 BEST
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:02:01 mem=2309.7M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:01 mem=2309.7M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:01 mem=2301.7M ***

*Info: minBufDelay = 60.9 ps, libStdDelay = 22.8 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: WORST

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST
Hold views included:
 BEST

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  9.578  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   35    |   34    |   34    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.094  |  0.094  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   34    |   34    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.067%
       (73.299% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1969.3M, totSessionCpu=0:02:01 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:01.5/0:23:17.0 (0.1), mem = 2237.8M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:01.5/0:23:17.0 (0.1), mem = 2237.8M
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.2), totSession cpu/real = 0:02:01.5/0:23:17.1 (0.1), mem = 2434.6M

Active setup views:
 WORST
  Dominating endpoints: 0
  Dominating TNS: -0.000

**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2380.79 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 3486 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 79715
[NR-eGR] #PG Blockages       : 3486
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2425
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [10, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 7.695000e+02um
[NR-eGR] Layer group 2: route 6 net(s) in layer range [7, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.376550e+03um
[NR-eGR] Layer group 3: route 2417 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.022604e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)        45( 0.93%)   ( 0.93%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)        14( 0.21%)   ( 0.21%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        59( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2380.79 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2076.2M, totSessionCpu=0:02:02 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2365.31)
*** Calculating scaling factor for FAST libraries using the default operating condition of each library.
Total number of fetched objects 2427
End delay calculation. (MEM=2353.12 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2353.12 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:02 mem=2361.1M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST 
Hold views included:
 BEST

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  9.578  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   35    |   34    |   34    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.094  |  0.094  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   34    |   34    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.067%
       (73.299% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2113.1M, totSessionCpu=0:02:02 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:03.7/0:00:04.0 (0.9), totSession cpu/real = 0:02:02.5/0:23:18.4 (0.1), mem = 2358.1M
<CMD> fit
there is no instance named 'div_38_50_g24882' in design. 
 there is no net named 'div_38_50_n_236' in design. 
 there is no instance named 'div_38_50_g24873' in design. 
 there is no instance named 'div_38_50_g24829' in design. 
 there is no net named 'div_38_50_n_284' in design. 
 there is no instance named 'div_38_50_g24826' in design. 
 there is no instance named 'div_38_50_g24819' in design. 
 there is no instance named 'div_38_50_g24814' in design. 
 there is no instance named 'div_38_50_g25110' in design. 
 there is no instance named 'div_38_50_g25123' in design. 
 there is no instance named 'div_38_50_g25107' in design. 
 there is no instance named 'div_38_50_g24672' in design. 
 there is no instance named 'div_38_50_g25101' in design. 
 there is no instance named 'div_38_50_g24579' in design. 
 there is no instance named 'div_38_50_g24562' in design. 
 there is no net named 'n_510' in design. 
 there is no instance named 'div_38_50_g24553' in design. 
 there is no instance named 'div_38_50_g25115' in design. 
 there is no net named 'div_38_50_n_32' in design. 
 there is no instance named 'div_38_50_g24475' in design. 
 there is no instance named 'div_38_50_g24350' in design. 
 there is no net named 'div_38_50_n_737' in design. 
 there is no instance named 'div_38_50_g24343' in design. 
 there is no instance named 'div_38_50_g24334' in design. 
 there is no instance named 'div_38_50_g24197' in design. 
 <CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2358.14)
*** Calculating scaling factor for SLOW libraries using the default operating condition of each library.
Total number of fetched objects 2427
End delay calculation. (MEM=2381.03 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2381.03 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2381.03)
Total number of fetched objects 2427
End delay calculation. (MEM=2379.03 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2379.03 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> selectInst FE_RC_63_0
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> deselectAll
<CMD> selectInst FILLER_T_1_3009
<CMD> zoomBox 0.36300 -3.49250 103.72050 122.70650
<CMD> zoomBox 2.27600 2.21800 90.13000 109.48700
<CMD> zoomBox 3.90200 7.07150 78.57800 98.25050
<CMD> zoomBox 5.28350 11.19700 68.75850 88.69950
<CMD> zoomBox 6.45850 14.70400 60.41200 80.58100
<CMD> zoomBox 7.45700 17.68500 53.31750 73.68050
<CMD> zoomBox 8.30550 20.21850 47.28700 67.81500
<CMD> zoomBox 9.02700 22.37200 42.16150 62.82900
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
**Info: (IMPSP-307): Design contains fractional 3 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
*INFO:   Added 10 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 130 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 564 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 920 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 1334 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 1630 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 4588 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 4588 new insts, <CMD> zoomBox -25.80400 -5.24750 48.87350 85.93350
<CMD> zoomBox -102.87850 -68.35600 65.42650 137.14350
<CMD> fit
<CMD> deselectAll
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> streamOut alu.gds -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 11
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                              M11
    221                              M11
    220                              M11
    219                              M11
    218                              M11
    217                            Via10
    216                            Via10
    212                            Via10
    202                              M10
    200                              M10
    199                              M10
    198                              M10
    197                              M10
    196                             Via9
    195                             Via9
    191                             Via9
    181                               M9
    179                               M9
    178                               M9
    177                               M9
    176                               M9
    175                             Via8
    174                             Via8
    170                             Via8
    160                               M8
    158                               M8
    157                               M8
    156                               M8
    155                               M8
    154                             Via7
    153                             Via7
    149                             Via7
    139                               M7
    137                               M7
    136                               M7
    135                               M7
    134                               M7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                               M6
    121                               M6
    120                               M6
    119                               M6
    118                               M6
    53                                M3
    52                                M3
    185                               M9
    48                              Via2
    29                                M2
    180                               M9
    47                              Via2
    182                               M9
    44                              Via2
    43                              Via2
    172                             Via8
    38                                M2
    95                                M5
    36                                M2
    93                                M5
    112                             Via5
    194                             Via9
    55                                M3
    113                               M6
    32                                M2
    54                                M3
    31                                M2
    107                             Via5
    30                                M2
    49                              Via2
    106                             Via5
    33                                M2
    109                             Via5
    10                                M1
    224                              M11
    86                              Via4
    50                                M3
    206                              M10
    69                              Via3
    143                               M7
    6                               Cont
    169                             Via8
    35                                M2
    8                                 M1
    164                               M8
    27                              Via1
    141                               M7
    3                               Cont
    51                                M3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                                M2
    92                                M5
    111                             Via5
    11                                M1
    142                               M7
    4                               Cont
    9                                 M1
    28                              Via1
    85                              Via4
    138                               M7
    5                               Cont
    12                                M1
    226                              M11
    88                              Via4
    183                               M9
    45                              Via2
    22                              Via1
    152                             Via7
    13                                M1
    71                                M4
    227                              M11
    90                              Via4
    184                               M9
    46                              Via2
    161                               M8
    23                              Via1
    171                             Via8
    37                                M2
    94                                M5
    148                             Via7
    14                                M1
    15                                M1
    72                                M4
    91                              Via4
    150                             Via7
    16                                M1
    73                                M4
    159                               M8
    26                              Via1
    151                             Via7
    17                                M1
    74                                M4
    1                               Cont
    162                               M8
    24                              Via1
    140                               M7
    2                               Cont
    163                               M8
    25                              Via1
    190                             Via9
    56                                M3
    57                                M3
    114                               M6
    192                             Via9
    58                                M3
    115                               M6
    193                             Via9
    59                                M3
    116                               M6
    203                              M10
    65                              Via3
    204                              M10
    66                              Via3
    205                              M10
    67                              Via3
    201                              M10
    68                              Via3
    75                                M4
    215                            Via10
    76                                M4
    211                            Via10
    77                                M4
    78                                M4
    213                            Via10
    79                                M4
    214                            Via10
    80                                M4
    225                              M11
    87                              Via4
    222                              M11
    89                              Via4
    96                                M5
    97                                M5
    98                                M5
    99                                M5
    100                               M5
    101                               M5
    108                             Via5
    110                             Via5
    117                               M6
    231                              M11
    230                              M11
    229                              M11
    228                              M11
    210                              M10
    209                              M10
    208                              M10
    207                              M10
    189                               M9
    188                               M9
    187                               M9
    186                               M9
    168                               M8
    167                               M8
    166                               M8
    165                               M8
    147                               M7
    146                               M7
    145                               M7
    144                               M7
    63                                M3
    62                                M3
    39                                M2
    105                               M5
    103                               M5
    123                               M6
    42                                M2
    41                                M2
    40                                M2
    20                                M1
    60                                M3
    18                                M1
    61                                M3
    102                               M5
    21                                M1
    19                                M1
    81                                M4
    104                               M5
    82                                M4
    83                                M4
    84                                M4
    124                               M6
    125                               M6
    126                               M6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          10436

Ports/Pins                            72
    metal layer M2                    46
    metal layer M3                    14
    metal layer M4                     7
    metal layer M5                     3
    metal layer M6                     1
    metal layer M7                     1

Nets                               24345
    metal layer M1                 12222
    metal layer M2                  7752
    metal layer M3                  3360
    metal layer M4                   506
    metal layer M5                   171
    metal layer M6                    29
    metal layer M7                    54
    metal layer M8                    56
    metal layer M9                     1
    metal layer M10                   98
    metal layer M11                   96

    Via Instances                      0

Special Nets                         278
    metal layer M1                   246
    metal layer M10                   16
    metal layer M11                   16

    Via Instances                   1604

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                2500
    metal layer M1                  1439
    metal layer M2                   904
    metal layer M3                   120
    metal layer M4                    23
    metal layer M5                     4
    metal layer M6                     2
    metal layer M7                     1
    metal layer M8                     3
    metal layer M10                    3
    metal layer M11                    1


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report calculator_fsm.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report calculator_fsm.drc.rpt          # string, default="", user setting
 *** Starting Verify DRC (MEM: 2242.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	          Short      Mar outOfDie   MinEnc   OffGrd   Totals
	M1          505        2        0       13        0      520
	M2            0      417       13        0        0      430
	M3            0        1        8        0        0        9
	M4            0       21        2        0        1       24
	M5            0        2        2        0        1        5
	M6            0        1        0        0        0        1
	M10           0        2        2        0        1        5
	M11           0        4        1        0        1        6
	Totals      505      450       28       13        4     1000

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 278.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Apr 25 14:36:28 2025

Design Name: calculator_fsm
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (153.0000, 150.6700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_RN_25_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_RN_24_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_RN_23_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_RN_22_0: has regular routing with opens, dangling Wire.
Net FE_RN_21_0: has regular routing with opens, dangling Wire.
Net FE_RN_20_0: has regular routing with opens, dangling Wire.
Net FE_RN_19_0: has regular routing with opens, dangling Wire.
Net FE_RN_18_0: has regular routing with opens, dangling Wire.
Net FE_RN_17_0: has regular routing with opens, dangling Wire.
Net FE_RN_16_0: has regular routing with opens, dangling Wire.
Net FE_RN_15_0: has regular routing with opens, dangling Wire.
Net FE_RN_14_0: has regular routing with opens, dangling Wire.
Net FE_RN_13_0: has regular routing with opens, dangling Wire.
Net FE_RN_12_0: has regular routing with opens, dangling Wire.
Net FE_RN_11_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_RN_10_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_RN_9_0: has regular routing with opens, dangling Wire.
Net FE_RN_8_0: has regular routing with opens, dangling Wire.
Net FE_RN_7_0: has regular routing with opens, dangling Wire.
Net FE_RN_6_0: has regular routing with opens, dangling Wire.
Net FE_RN_5_0: has regular routing with opens, dangling Wire.
Net FE_RN_4_0: has regular routing with opens, dangling Wire.
Net FE_RN_3_0: has regular routing with opens, dangling Wire.
Net FE_RN_2_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_RN_1_0: has regular routing with opens, dangling Wire.
Net FE_RN_0_0: has regular routing with opens, dangling Wire.
Net FE_DBTN31_A_15: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN30_A_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN29_A_13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN28_A_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN27_A_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN26_A_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN25_A_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN24_A_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    53 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    369 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    578 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Fri Apr 25 14:36:28 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyEndCap

******Begin verifyEndCap******
**ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
**WARN: (IMPVFW-5):	verifyEndCap is not completed.
<CMD> zoomBox 17.23900 24.29250 105.09300 131.56150
<CMD> zoomBox 21.31600 32.76200 95.99200 123.94100
<CMD> zoomBox 25.19400 38.20750 88.66900 115.71000
<CMD> zoomBox 28.49050 42.83650 82.44400 108.71350
<CMD> zoomBox 31.29250 46.77100 77.15300 102.76650
<CMD> zoomBox 33.67400 50.11550 72.65550 97.71150
<CMD> zoomBox 41.11550 60.60450 61.46450 85.45050
<CMD> zoomBox 44.86050 65.52050 57.35750 80.77950
<CMD> zoomBox 47.70850 69.26000 54.23300 77.22650
<CMD> zoomBox 48.90900 70.83650 52.91600 75.72900
<CMD> zoomBox 49.43900 71.53250 52.33450 75.06800
<CMD> zoomBox 49.64600 71.80400 52.10750 74.80950
<CMD> zoomBox 49.75650 72.27200 51.53500 74.44350
<CMD> zoomBox 49.79950 72.45450 51.31150 74.30050
<CMD> zoomBox 49.81950 72.61250 51.10500 74.18200
<CMD> zoomBox 49.83500 72.74850 50.92750 74.08250
<CMD> zoomBox 49.84750 72.86400 50.77650 73.99800
<CMD> zoomBox 49.85850 72.96200 50.64800 73.92600
<CMD> zoomBox 49.87600 73.11650 50.44650 73.81300
<CMD> zoomBox 49.86050 72.96350 50.65000 73.92750
<CMD> zoomBox 49.85050 72.86600 50.77950 74.00050
<CMD> zoomBox 49.85650 73.05900 50.52800 73.87900
<CMD> zoomBox 49.85850 73.13450 50.42950 73.83150
<CMD> zoomBox 49.86200 73.19850 50.34750 73.79150
<CMD> zoomBox 49.86450 73.25350 50.27750 73.75750
<CMD> zoomBox 49.86950 73.34000 50.16750 73.70400
<CMD> zoomBox 49.87150 73.37350 50.12500 73.68300
<CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
<CMD> deselectAll
<CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> deselectAll
<CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
<CMD> zoomBox 49.85150 73.32800 50.20300 73.75700
<CMD> zoomBox 49.83900 73.29900 50.25250 73.80400
<CMD> deselectAll
<CMD> selectWire 49.8700 73.5950 50.0150 73.6550 1 MULT_TC_OP_n_241
<CMD> deselectAll
<CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
<CMD> deselectAll
<CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
<CMD> deselectAll
<CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
<CMD> deselectAll
<CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
<CMD> deselectAll
<CMD> selectInst MULT_TC_OP_g13531__8428
<CMD> deselectAll
<CMD> selectWire 49.8700 73.5950 50.0150 73.6550 1 MULT_TC_OP_n_241
<CMD> deselectAll
<CMD> selectWire 49.8700 73.5950 50.0150 73.6550 1 MULT_TC_OP_n_241
<CMD> deselectAll
<CMD> selectWire 49.9550 73.5950 50.0150 73.6950 1 MULT_TC_OP_n_241
<CMD> deselectAll
<CMD> selectWire 49.8700 73.5950 50.0150 73.6550 1 MULT_TC_OP_n_241
<CMD> deleteSelectedFromFPlan
<CMD> selectInst MULT_TC_OP_g13531__8428
<CMD> undo
<CMD> deselectAll
<CMD> selectInst MULT_TC_OP_g13531__8428
<CMD> zoomBox 49.80400 73.24800 50.29100 73.84250
<CMD> zoomBox 49.76350 73.18800 50.33650 73.88750
<CMD> deselectAll
<CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
<CMD> zoomBox 49.62650 72.88750 50.72400 74.22750
<CMD> zoomBox 49.44650 72.49200 51.23350 74.67400
<CMD> zoomBox 49.26700 72.09900 51.74050 75.11900
<CMD> zoomBox 48.21300 70.61600 52.24100 75.53400
<CMD> zoomBox 46.49700 68.20100 53.05700 76.21050
<CMD> zoomBox 44.78950 65.79700 53.86900 76.88300
<CMD> zoomBox 40.92300 60.35450 55.70750 78.40650
<CMD> zoomBox 37.07450 54.93750 57.53750 79.92250
<CMD> zoomBox 34.62700 51.49200 58.70150 80.88700
<CMD> zoomBox 28.36000 42.67050 61.68150 83.35600
<CMD> zoomBox 14.17000 22.69700 68.42900 88.94700
<CMD> zoomBox -8.93550 -9.82650 79.41650 98.05100
<CMD> zoomBox -46.55850 -62.78500 97.30800 112.87500
<CMD> zoomBox -18.34100 -32.52350 70.01100 75.35400
<CMD> zoomBox 6.64000 -5.73150 45.84300 42.13500
<CMD> zoomBox 12.16950 0.19800 40.49400 34.78200
<CMD> zoomBox 16.16450 4.48250 36.62900 29.46950
<CMD> zoomBox 20.17800 8.78700 32.74600 24.13250
<CMD> zoomBox 21.13600 9.81450 31.81900 22.85850
<CMD> zoomBox 22.67050 11.86150 30.38900 21.28600
<CMD> zoomBox 24.21100 13.91800 28.95200 19.70650
<CMD> deselectAll
<CMD> selectWire 26.2600 17.0550 28.7400 17.1350 3 {A[0]}
<CMD> deleteSelectedFromFPlan
<CMD> selectMarker 26.2600 17.0550 26.3400 17.2350 2 1 25
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 26.2600 17.0550 26.3400 17.2350 2 {A[0]}
<CMD> deleteSelectedFromFPlan
<CMD> undo
<CMD> undo
<CMD> deselectAll
<CMD> selectWire 26.2600 17.0550 26.3400 17.2350 2 {A[0]}
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 26.2600 17.0550 28.7400 17.1350 3 {A[0]}
<CMD> gui_select -rect {26.63850 17.09600 26.69950 17.28800}
<CMD> deselectAll
<CMD> uiSetTool addWire
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> uiSetTool addWire
<CMD> uiSetTool addWire
<CMD> uiSetTool addWire
<CMD> uiSetTool addVia
<CMD> uiSetTool addVia
<CMD> uiSetTool moveWire
<CMD> selectWire 26.2600 17.0550 28.7400 17.1350 3 {A[0]}
<CMD> editResize -direction y -offset -0.38 -side high -keep_center_line auto
<CMD> selectWire 26.2600 17.0550 28.7400 17.1350 3 {A[0]}
<CMD> editResize -direction y -offset 0.11 -side low -keep_center_line auto
<CMD> uiSetTool moveWire
<CMD> uiSetTool addVia
<CMD> zoomBox 24.79950 14.80900 28.22500 18.99150
<CMD> zoomBox 25.02900 15.15700 27.94100 18.71250
<CMD> zoomBox 25.22450 15.45300 27.69950 18.47500
<CMD> zoomBox 25.38400 15.72650 27.48750 18.29500
<CMD> zoomBox 25.52300 15.94200 27.31150 18.12550
<CMD> zoomBox 25.64150 16.12450 27.16200 17.98100
<CMD> zoomBox 25.74200 16.28050 27.03450 17.85850
<CMD> editAddVia 26.299 17.1875
<CMD> editAddVia 26.3035 17.197
<CMD> editAddVia 26.3155 17.0945
<CMD> editAddVia 26.3155 17.0945
<CMD> uiSetTool addVia
<CMD> zoomBox 25.23900 15.18900 27.71500 18.21200
<CMD> zoomBox 23.91450 12.39850 29.49550 19.21300
<CMD> zoomBox 19.97300 4.25950 34.77250 22.32950
<CMD> zoomBox 9.43800 -16.42500 48.67900 31.48800
<CMD> zoomBox -19.44550 -69.65500 84.60250 57.38700
<CMD> zoomBox 3.72650 -29.72150 58.04050 36.59550
<CMD> zoomBox 7.52250 -23.18000 53.68950 33.18950
<CMD> zoomBox 10.74900 -17.62000 49.99100 30.29450
<CMD> editAddVia 42.475 16.2745
<CMD> zoomBox -29.02900 -60.11650 59.41500 47.87300
<CMD> fit

--------------------------------------------------------------------------------
Exiting Innovus on Fri Apr 25 14:40:18 2025
  Total CPU time:     0:02:22
  Total real time:    0:29:17
  Peak memory (main): 2119.01MB


*** Memory Usage v#1 (Current mem = 2278.938M, initial mem = 483.871M) ***
*** Message Summary: 1391 warning(s), 10 error(s)

--- Ending "Innovus" (totcpu=0:02:20, real=0:29:16, mem=2278.9M) ---
