{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543926595177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543926595177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 10:29:55 2018 " "Processing started: Tue Dec 04 10:29:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543926595177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543926595177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C_TOP -c I2C_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_TOP -c I2C_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543926595177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543926595684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_TOP-behavioral " "Found design unit 1: I2C_TOP-behavioral" {  } { { "I2C_TOP.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596198 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_TOP " "Found entity 1: I2C_TOP" {  } { { "I2C_TOP.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master/master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MASTER-behavioral " "Found design unit 1: MASTER-behavioral" {  } { { "MASTER/MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/MASTER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596202 ""} { "Info" "ISGN_ENTITY_NAME" "1 MASTER " "Found entity 1: MASTER" {  } { { "MASTER/MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/MASTER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/stm_master/stm_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master/stm_master/stm_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM_MASTER-behavioral " "Found design unit 1: STM_MASTER-behavioral" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596210 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM_MASTER " "Found entity 1: STM_MASTER" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/start_frame/start_frame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master/start_frame/start_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 START_FRAME-behavioral " "Found design unit 1: START_FRAME-behavioral" {  } { { "MASTER/START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/START_FRAME/START_FRAME.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596214 ""} { "Info" "ISGN_ENTITY_NAME" "1 START_FRAME " "Found entity 1: START_FRAME" {  } { { "MASTER/START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/START_FRAME/START_FRAME.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/p2s/p2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master/p2s/p2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2S-behavioral " "Found design unit 1: P2S-behavioral" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596218 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2S " "Found entity 1: P2S" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/stop_frame/stop_frame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master/stop_frame/stop_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STOP_FRAME-behavioral " "Found design unit 1: STOP_FRAME-behavioral" {  } { { "MASTER/STOP_FRAME/STOP_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STOP_FRAME/STOP_FRAME.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596222 ""} { "Info" "ISGN_ENTITY_NAME" "1 STOP_FRAME " "Found entity 1: STOP_FRAME" {  } { { "MASTER/STOP_FRAME/STOP_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STOP_FRAME/STOP_FRAME.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/reg_en/reg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master/reg_en/reg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_EN-behavioral " "Found design unit 1: REG_EN-behavioral" {  } { { "MASTER/REG_EN/REG_EN.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/REG_EN/REG_EN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596226 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_EN " "Found entity 1: REG_EN" {  } { { "MASTER/REG_EN/REG_EN.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/REG_EN/REG_EN.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/pll_100k/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master/pll_100k/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "MASTER/PLL_100K/altpll0.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/PLL_100K/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596234 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "MASTER/PLL_100K/altpll0.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/PLL_100K/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/pll_100k/pll_100k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master/pll_100k/pll_100k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_100K-behavioral " "Found design unit 1: PLL_100K-behavioral" {  } { { "MASTER/PLL_100K/PLL_100K.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/PLL_100K/PLL_100K.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596238 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_100K " "Found entity 1: PLL_100K" {  } { { "MASTER/PLL_100K/PLL_100K.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/PLL_100K/PLL_100K.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave/slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave/slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLAVE-behavioral " "Found design unit 1: SLAVE-behavioral" {  } { { "SLAVE/SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/SLAVE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596246 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLAVE " "Found entity 1: SLAVE" {  } { { "SLAVE/SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/SLAVE.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave/stm_slave/stm_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave/stm_slave/stm_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM_SLAVE-behavioral " "Found design unit 1: STM_SLAVE-behavioral" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596250 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM_SLAVE " "Found entity 1: STM_SLAVE" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave/s2p/s2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave/s2p/s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2P-behavioral " "Found design unit 1: S2P-behavioral" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596254 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2P " "Found entity 1: S2P" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave/det_frame/det_frame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave/det_frame/det_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DET_FRAME-behavioral " "Found design unit 1: DET_FRAME-behavioral" {  } { { "SLAVE/DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596262 ""} { "Info" "ISGN_ENTITY_NAME" "1 DET_FRAME " "Found entity 1: DET_FRAME" {  } { { "SLAVE/DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave/det_frame/det_borda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave/det_frame/det_borda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DET_BORDA-behavioral " "Found design unit 1: DET_BORDA-behavioral" {  } { { "SLAVE/DET_FRAME/DET_BORDA.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_BORDA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596266 ""} { "Info" "ISGN_ENTITY_NAME" "1 DET_BORDA " "Found entity 1: DET_BORDA" {  } { { "SLAVE/DET_FRAME/DET_BORDA.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_BORDA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3x1_3sel/mux_3x1_3sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3x1_3sel/mux_3x1_3sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_3x1_3SEL-behavioral " "Found design unit 1: MUX_3x1_3SEL-behavioral" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596270 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_3x1_3SEL " "Found entity 1: MUX_3x1_3SEL" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7/bcd7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7/bcd7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7-behavioral " "Found design unit 1: BCD7-behavioral" {  } { { "BCD7/BCD7.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596278 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7 " "Found entity 1: BCD7" {  } { { "BCD7/BCD7.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_i2c_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_i2c_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_I2C_TOP-behavioral " "Found design unit 1: TB_I2C_TOP-behavioral" {  } { { "TB_I2C_TOP.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/TB_I2C_TOP.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596282 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_I2C_TOP " "Found entity 1: TB_I2C_TOP" {  } { { "TB_I2C_TOP.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/TB_I2C_TOP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596282 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_TOP " "Elaborating entity \"I2C_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543926596406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MASTER MASTER:U_MASTER " "Elaborating entity \"MASTER\" for hierarchy \"MASTER:U_MASTER\"" {  } { { "I2C_TOP.vhd" "U_MASTER" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM_MASTER MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER " "Elaborating entity \"STM_MASTER\" for hierarchy \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\"" {  } { { "MASTER/MASTER.vhd" "U_STM_MASTER" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/MASTER.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596514 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA_SW STM_MASTER.vhd(103) " "VHDL Process Statement warning at STM_MASTER.vhd(103): signal \"i_DATA_SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DATA STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_DATA\", which holds its previous value in one or more paths through the process" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE_START STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE_START\", which holds its previous value in one or more paths through the process" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE_STOP STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE_STOP\", which holds its previous value in one or more paths through the process" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE_P2S STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE_P2S\", which holds its previous value in one or more paths through the process" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE_P2S STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE_P2S\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE_STOP STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE_STOP\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE_START STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE_START\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[0\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[0\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[1\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[1\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[2\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[2\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[3\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[3\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[4\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[4\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[5\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[5\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[6\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[6\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[7\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[7\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[8\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[8\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[9\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[9\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[10\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[10\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[11\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[11\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[12\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[12\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[13\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[13\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[14\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[14\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[15\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[15\]\" at STM_MASTER.vhd(81)" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596518 "|I2C_TOP|MASTER:U_MASTER|STM_MASTER:U_STM_MASTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "START_FRAME MASTER:U_MASTER\|START_FRAME:U_START_FRAME " "Elaborating entity \"START_FRAME\" for hierarchy \"MASTER:U_MASTER\|START_FRAME:U_START_FRAME\"" {  } { { "MASTER/MASTER.vhd" "U_START_FRAME" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/MASTER.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596522 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_SDA START_FRAME.vhd(24) " "VHDL Process Statement warning at START_FRAME.vhd(24): inferring latch(es) for signal or variable \"o_SDA\", which holds its previous value in one or more paths through the process" {  } { { "MASTER/START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/START_FRAME/START_FRAME.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596522 "|I2C_TOP|MASTER:U_MASTER|START_FRAME:U_START_FRAME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_SDA START_FRAME.vhd(24) " "Inferred latch for \"o_SDA\" at START_FRAME.vhd(24)" {  } { { "MASTER/START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/START_FRAME/START_FRAME.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596522 "|I2C_TOP|MASTER:U_MASTER|START_FRAME:U_START_FRAME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P2S MASTER:U_MASTER\|P2S:U_P2S " "Elaborating entity \"P2S\" for hierarchy \"MASTER:U_MASTER\|P2S:U_P2S\"" {  } { { "MASTER/MASTER.vhd" "U_P2S" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/MASTER.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596522 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA P2S.vhd(38) " "VHDL Process Statement warning at P2S.vhd(38): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543926596526 "|I2C_TOP|MASTER:U_MASTER|P2S:U_P2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA P2S.vhd(39) " "VHDL Process Statement warning at P2S.vhd(39): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543926596526 "|I2C_TOP|MASTER:U_MASTER|P2S:U_P2S"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STOP_FRAME MASTER:U_MASTER\|STOP_FRAME:U_STOP_FRAME " "Elaborating entity \"STOP_FRAME\" for hierarchy \"MASTER:U_MASTER\|STOP_FRAME:U_STOP_FRAME\"" {  } { { "MASTER/MASTER.vhd" "U_STOP_FRAME" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/MASTER.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596526 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done STOP_FRAME.vhd(24) " "VHDL Process Statement warning at STOP_FRAME.vhd(24): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "MASTER/STOP_FRAME/STOP_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STOP_FRAME/STOP_FRAME.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596530 "|I2C_TOP|MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done STOP_FRAME.vhd(27) " "Inferred latch for \"done\" at STOP_FRAME.vhd(27)" {  } { { "MASTER/STOP_FRAME/STOP_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STOP_FRAME/STOP_FRAME.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596530 "|I2C_TOP|MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_100K MASTER:U_MASTER\|PLL_100K:U_PLL_100K " "Elaborating entity \"PLL_100K\" for hierarchy \"MASTER:U_MASTER\|PLL_100K:U_PLL_100K\"" {  } { { "MASTER/MASTER.vhd" "U_PLL_100K" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/MASTER.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0 " "Elaborating entity \"altpll0\" for hierarchy \"MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\"" {  } { { "MASTER/PLL_100K/PLL_100K.vhd" "U_altpll0" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/PLL_100K/PLL_100K.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\"" {  } { { "MASTER/PLL_100K/altpll0.vhd" "altpll_component" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/PLL_100K/altpll0.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\"" {  } { { "MASTER/PLL_100K/altpll0.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/PLL_100K/altpll0.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component " "Instantiated megafunction \"MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500 " "Parameter \"clk0_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2500000 " "Parameter \"clk1_phase_shift\" = \"2500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596642 ""}  } { { "MASTER/PLL_100K/altpll0.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/PLL_100K/altpll0.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543926596642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/altpll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926596746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926596746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_EN MASTER:U_MASTER\|REG_EN:U_REG_SCL " "Elaborating entity \"REG_EN\" for hierarchy \"MASTER:U_MASTER\|REG_EN:U_REG_SCL\"" {  } { { "MASTER/MASTER.vhd" "U_REG_SCL" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/MASTER.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLAVE SLAVE:U_SLAVE_A " "Elaborating entity \"SLAVE\" for hierarchy \"SLAVE:U_SLAVE_A\"" {  } { { "I2C_TOP.vhd" "U_SLAVE_A" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DET_FRAME SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME " "Elaborating entity \"DET_FRAME\" for hierarchy \"SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\"" {  } { { "SLAVE/SLAVE.vhd" "U_DET_FRAME" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/SLAVE.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596758 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w0_SUBIDA DET_FRAME.vhd(32) " "Verilog HDL or VHDL warning at DET_FRAME.vhd(32): object \"w0_SUBIDA\" assigned a value but never read" {  } { { "SLAVE/DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543926596758 "|I2C_TOP|SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w1_DESCIDA DET_FRAME.vhd(35) " "Verilog HDL or VHDL warning at DET_FRAME.vhd(35): object \"w1_DESCIDA\" assigned a value but never read" {  } { { "SLAVE/DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543926596758 "|I2C_TOP|SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_SDA DET_FRAME.vhd(64) " "VHDL Process Statement warning at DET_FRAME.vhd(64): signal \"i_SDA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SLAVE/DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543926596758 "|I2C_TOP|SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_SCL DET_FRAME.vhd(68) " "VHDL Process Statement warning at DET_FRAME.vhd(68): signal \"i_SCL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SLAVE/DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543926596758 "|I2C_TOP|SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE DET_FRAME.vhd(58) " "VHDL Process Statement warning at DET_FRAME.vhd(58): inferring latch(es) for signal or variable \"o_ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "SLAVE/DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596758 "|I2C_TOP|SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE DET_FRAME.vhd(58) " "Inferred latch for \"o_ENABLE\" at DET_FRAME.vhd(58)" {  } { { "SLAVE/DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596758 "|I2C_TOP|SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DET_BORDA SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|DET_BORDA:SCL_I2C " "Elaborating entity \"DET_BORDA\" for hierarchy \"SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|DET_BORDA:SCL_I2C\"" {  } { { "SLAVE/DET_FRAME/DET_FRAME.vhd" "SCL_I2C" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2P SLAVE:U_SLAVE_A\|S2P:U_S2P " "Elaborating entity \"S2P\" for hierarchy \"SLAVE:U_SLAVE_A\|S2P:U_S2P\"" {  } { { "SLAVE/SLAVE.vhd" "U_S2P" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/SLAVE.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM_SLAVE SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE " "Elaborating entity \"STM_SLAVE\" for hierarchy \"SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\"" {  } { { "SLAVE/SLAVE.vhd" "U_STM_SLAVE" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/SLAVE.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596770 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA STM_SLAVE.vhd(101) " "VHDL Process Statement warning at STM_SLAVE.vhd(101): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543926596770 "|I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DATA STM_SLAVE.vhd(86) " "VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable \"o_DATA\", which holds its previous value in one or more paths through the process" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596770 "|I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_ENABLE STM_SLAVE.vhd(86) " "VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable \"w_ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596770 "|I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ENABLE STM_SLAVE.vhd(86) " "Inferred latch for \"w_ENABLE\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596770 "|I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[0\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[0\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596770 "|I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[1\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[1\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596770 "|I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[2\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[2\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596770 "|I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[3\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[3\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596770 "|I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[4\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[4\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596770 "|I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[5\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[5\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596770 "|I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[6\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[6\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596770 "|I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[7\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[7\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596770 "|I2C_TOP|SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLAVE SLAVE:U_SLAVE_B " "Elaborating entity \"SLAVE\" for hierarchy \"SLAVE:U_SLAVE_B\"" {  } { { "I2C_TOP.vhd" "U_SLAVE_B" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM_SLAVE SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE " "Elaborating entity \"STM_SLAVE\" for hierarchy \"SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\"" {  } { { "SLAVE/SLAVE.vhd" "U_STM_SLAVE" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/SLAVE.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596778 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA STM_SLAVE.vhd(101) " "VHDL Process Statement warning at STM_SLAVE.vhd(101): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543926596782 "|I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DATA STM_SLAVE.vhd(86) " "VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable \"o_DATA\", which holds its previous value in one or more paths through the process" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596782 "|I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_ENABLE STM_SLAVE.vhd(86) " "VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable \"w_ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596782 "|I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ENABLE STM_SLAVE.vhd(86) " "Inferred latch for \"w_ENABLE\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596782 "|I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[0\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[0\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596782 "|I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[1\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[1\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596782 "|I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[2\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[2\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596782 "|I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[3\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[3\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596782 "|I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[4\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[4\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596782 "|I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[5\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[5\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596782 "|I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[6\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[6\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596782 "|I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[7\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[7\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596782 "|I2C_TOP|SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLAVE SLAVE:U_SLAVE_C " "Elaborating entity \"SLAVE\" for hierarchy \"SLAVE:U_SLAVE_C\"" {  } { { "I2C_TOP.vhd" "U_SLAVE_C" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM_SLAVE SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE " "Elaborating entity \"STM_SLAVE\" for hierarchy \"SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\"" {  } { { "SLAVE/SLAVE.vhd" "U_STM_SLAVE" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/SLAVE.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596790 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA STM_SLAVE.vhd(101) " "VHDL Process Statement warning at STM_SLAVE.vhd(101): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543926596790 "|I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DATA STM_SLAVE.vhd(86) " "VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable \"o_DATA\", which holds its previous value in one or more paths through the process" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596790 "|I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_ENABLE STM_SLAVE.vhd(86) " "VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable \"w_ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543926596790 "|I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ENABLE STM_SLAVE.vhd(86) " "Inferred latch for \"w_ENABLE\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596790 "|I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[0\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[0\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596790 "|I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[1\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[1\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596790 "|I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[2\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[2\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596790 "|I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[3\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[3\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596790 "|I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[4\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[4\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596790 "|I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[5\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[5\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596790 "|I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[6\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[6\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596790 "|I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[7\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[7\]\" at STM_SLAVE.vhd(86)" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596790 "|I2C_TOP|SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3x1_3SEL MUX_3x1_3SEL:U_MUX_3x1_3SEL " "Elaborating entity \"MUX_3x1_3SEL\" for hierarchy \"MUX_3x1_3SEL:U_MUX_3x1_3SEL\"" {  } { { "I2C_TOP.vhd" "U_MUX_3x1_3SEL" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596794 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[0\] MUX_3x1_3SEL.vhd(36) " "Inferred latch for \"o_ID\[0\]\" at MUX_3x1_3SEL.vhd(36)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[1\] MUX_3x1_3SEL.vhd(36) " "Inferred latch for \"o_ID\[1\]\" at MUX_3x1_3SEL.vhd(36)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[2\] MUX_3x1_3SEL.vhd(36) " "Inferred latch for \"o_ID\[2\]\" at MUX_3x1_3SEL.vhd(36)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[3\] MUX_3x1_3SEL.vhd(36) " "Inferred latch for \"o_ID\[3\]\" at MUX_3x1_3SEL.vhd(36)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[4\] MUX_3x1_3SEL.vhd(36) " "Inferred latch for \"o_ID\[4\]\" at MUX_3x1_3SEL.vhd(36)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[5\] MUX_3x1_3SEL.vhd(36) " "Inferred latch for \"o_ID\[5\]\" at MUX_3x1_3SEL.vhd(36)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[6\] MUX_3x1_3SEL.vhd(36) " "Inferred latch for \"o_ID\[6\]\" at MUX_3x1_3SEL.vhd(36)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ID\[7\] MUX_3x1_3SEL.vhd(36) " "Inferred latch for \"o_ID\[7\]\" at MUX_3x1_3SEL.vhd(36)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[0\] MUX_3x1_3SEL.vhd(31) " "Inferred latch for \"o_S\[0\]\" at MUX_3x1_3SEL.vhd(31)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[1\] MUX_3x1_3SEL.vhd(31) " "Inferred latch for \"o_S\[1\]\" at MUX_3x1_3SEL.vhd(31)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[2\] MUX_3x1_3SEL.vhd(31) " "Inferred latch for \"o_S\[2\]\" at MUX_3x1_3SEL.vhd(31)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[3\] MUX_3x1_3SEL.vhd(31) " "Inferred latch for \"o_S\[3\]\" at MUX_3x1_3SEL.vhd(31)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[4\] MUX_3x1_3SEL.vhd(31) " "Inferred latch for \"o_S\[4\]\" at MUX_3x1_3SEL.vhd(31)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[5\] MUX_3x1_3SEL.vhd(31) " "Inferred latch for \"o_S\[5\]\" at MUX_3x1_3SEL.vhd(31)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[6\] MUX_3x1_3SEL.vhd(31) " "Inferred latch for \"o_S\[6\]\" at MUX_3x1_3SEL.vhd(31)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_S\[7\] MUX_3x1_3SEL.vhd(31) " "Inferred latch for \"o_S\[7\]\" at MUX_3x1_3SEL.vhd(31)" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543926596794 "|I2C_TOP|MUX_3x1_3SEL:U_MUX_3x1_3SEL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7 BCD7:U_BCD7 " "Elaborating entity \"BCD7\" for hierarchy \"BCD7:U_BCD7\"" {  } { { "I2C_TOP.vhd" "U_BCD7" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926596798 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[1\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[1\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[0\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[0\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[2\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[2\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[3\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[3\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[4\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[4\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[5\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[5\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[6\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[6\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[7\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[7\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[0\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[0\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[1\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[1\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[2\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[2\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[3\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[3\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[4\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[4\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[5\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[5\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[6\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[6\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[7\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[7\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[8\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[8\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[9\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[9\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[10\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[10\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[11\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[11\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[12\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[12\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[13\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[13\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[14\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[14\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[15\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|o_DATA\[15\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[0\]~0 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[0\]~0\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[1\]~1 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[1\]~1\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[2\]~2 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[2\]~2\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[3\]~3 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[3\]~3\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[4\]~4 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[4\]~4\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[5\]~5 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[5\]~5\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[6\]~6 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[6\]~6\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[7\]~7 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[7\]~7\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[8\]~8 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[8\]~8\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[9\]~9 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[9\]~9\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[10\]~10 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[10\]~10\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[11\]~11 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[11\]~11\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[12\]~12 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[12\]~12\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[13\]~13 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[13\]~13\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[14\]~14 " "Converted tri-state buffer \"SLAVE:U_SLAVE_C\|S2P:U_S2P\|w_DATA\[14\]~14\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[1\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[1\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[0\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[0\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[2\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[2\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[3\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[3\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[4\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[4\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[5\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[5\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[6\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[6\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[7\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[7\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[0\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[0\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[1\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[1\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[2\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[2\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[3\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[3\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[4\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[4\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[5\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[5\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[6\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[6\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[7\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[7\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[8\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[8\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[9\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[9\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[10\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[10\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[11\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[11\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[12\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[12\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[13\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[13\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[14\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[14\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[15\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|o_DATA\[15\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[0\]~0 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[0\]~0\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[1\]~1 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[1\]~1\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[2\]~2 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[2\]~2\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[3\]~3 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[3\]~3\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[4\]~4 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[4\]~4\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[5\]~5 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[5\]~5\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[6\]~6 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[6\]~6\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[7\]~7 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[7\]~7\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[8\]~8 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[8\]~8\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[9\]~9 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[9\]~9\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[10\]~10 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[10\]~10\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[11\]~11 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[11\]~11\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[12\]~12 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[12\]~12\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[13\]~13 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[13\]~13\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[14\]~14 " "Converted tri-state buffer \"SLAVE:U_SLAVE_B\|S2P:U_S2P\|w_DATA\[14\]~14\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[1\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[1\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[0\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[0\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[2\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[2\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[3\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[3\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[4\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[4\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[5\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[5\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[6\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[6\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[7\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|o_DATA\[7\]\" feeding internal logic into a wire" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[0\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[0\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[1\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[1\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[2\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[2\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[3\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[3\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[4\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[4\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[5\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[5\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[6\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[6\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[7\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[7\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[8\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[8\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[9\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[9\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[10\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[10\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[11\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[11\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[12\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[12\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[13\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[13\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[14\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[14\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[15\] " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|o_DATA\[15\]\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[0\]~0 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[0\]~0\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[1\]~1 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[1\]~1\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[2\]~2 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[2\]~2\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[3\]~3 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[3\]~3\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[4\]~4 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[4\]~4\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[5\]~5 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[5\]~5\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[6\]~6 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[6\]~6\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[7\]~7 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[7\]~7\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[8\]~8 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[8\]~8\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[9\]~9 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[9\]~9\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[10\]~10 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[10\]~10\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[11\]~11 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[11\]~11\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[12\]~12 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[12\]~12\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[13\]~13 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[13\]~13\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[14\]~14 " "Converted tri-state buffer \"SLAVE:U_SLAVE_A\|S2P:U_S2P\|w_DATA\[14\]~14\" feeding internal logic into a wire" {  } { { "SLAVE/S2P/S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MASTER:U_MASTER\|w_SDA\" " "Converted tri-state node \"MASTER:U_MASTER\|w_SDA\" into a selector" {  } { { "MASTER/REG_EN/REG_EN.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/REG_EN/REG_EN.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[0\]~0 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[0\]~0\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[1\]~1 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[1\]~1\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[2\]~2 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[2\]~2\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[3\]~3 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[3\]~3\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[4\]~4 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[4\]~4\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[5\]~5 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[5\]~5\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[6\]~6 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[6\]~6\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[7\]~7 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[7\]~7\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[8\]~8 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[8\]~8\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[9\]~9 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[9\]~9\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[10\]~10 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[10\]~10\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[11\]~11 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[11\]~11\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[12\]~12 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[12\]~12\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[13\]~13 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[13\]~13\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[14\]~14 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[14\]~14\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[15\]~15 " "Converted tri-state buffer \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[15\]~15\" feeding internal logic into a wire" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[1\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[1\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[0\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[0\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[2\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[2\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[3\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[3\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[4\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[4\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[5\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[5\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[6\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[6\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[7\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[7\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[8\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[8\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[9\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[9\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[10\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[10\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[11\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[11\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[12\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[12\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[13\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[13\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[14\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[14\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[15\] " "Converted tri-state buffer \"MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[15\]\" feeding internal logic into a wire" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543926597298 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1543926597298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[0\] " "LATCH primitive \"MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[0\]\" is permanently enabled" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543926597478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[7\] " "LATCH primitive \"MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[7\]\" is permanently enabled" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543926597478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[6\] " "LATCH primitive \"MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[6\]\" is permanently enabled" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543926597478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[5\] " "LATCH primitive \"MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[5\]\" is permanently enabled" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543926597478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[4\] " "LATCH primitive \"MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[4\]\" is permanently enabled" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543926597478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[3\] " "LATCH primitive \"MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[3\]\" is permanently enabled" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543926597478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[2\] " "LATCH primitive \"MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[2\]\" is permanently enabled" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543926597478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[1\] " "LATCH primitive \"MUX_3x1_3SEL:U_MUX_3x1_3SEL\|o_S\[1\]\" is permanently enabled" {  } { { "MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MUX_3x1_3SEL/MUX_3x1_3SEL.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543926597478 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|I2C_TOP\|SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state " "State machine \"\|I2C_TOP\|SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state\" will be implemented as a safe state machine." {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1543926597606 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|I2C_TOP\|SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state " "State machine \"\|I2C_TOP\|SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state\" will be implemented as a safe state machine." {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1543926597606 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|I2C_TOP\|SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state " "State machine \"\|I2C_TOP\|SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state\" will be implemented as a safe state machine." {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1543926597606 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|I2C_TOP\|MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state " "State machine \"\|I2C_TOP\|MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state\" will be implemented as a safe state machine." {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1543926597610 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD7:U_BCD7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD7:U_BCD7\|Div0\"" {  } { { "BCD7/BCD7.vhd" "Div0" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926597666 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD7:U_BCD7\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD7:U_BCD7\|Div1\"" {  } { { "BCD7/BCD7.vhd" "Div1" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926597666 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "BCD7:U_BCD7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"BCD7:U_BCD7\|Mult0\"" {  } { { "BCD7/BCD7.vhd" "Mult0" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926597666 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543926597666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD7:U_BCD7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BCD7:U_BCD7\|lpm_divide:Div0\"" {  } { { "BCD7/BCD7.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926597734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD7:U_BCD7\|lpm_divide:Div0 " "Instantiated megafunction \"BCD7:U_BCD7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926597734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926597734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926597734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926597734 ""}  } { { "BCD7/BCD7.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543926597734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dgm " "Found entity 1: lpm_divide_dgm" {  } { { "db/lpm_divide_dgm.tdf" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/lpm_divide_dgm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926597826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926597826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926597850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926597850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_73f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_73f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_73f " "Found entity 1: alt_u_div_73f" {  } { { "db/alt_u_div_73f.tdf" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/alt_u_div_73f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926597882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926597882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926597978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926597978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926598070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926598070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD7:U_BCD7\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BCD7:U_BCD7\|lpm_divide:Div1\"" {  } { { "BCD7/BCD7.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926598082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD7:U_BCD7\|lpm_divide:Div1 " "Instantiated megafunction \"BCD7:U_BCD7\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598082 ""}  } { { "BCD7/BCD7.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543926598082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jvo " "Found entity 1: lpm_divide_jvo" {  } { { "db/lpm_divide_jvo.tdf" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/lpm_divide_jvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926598166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926598166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926598190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926598190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_36f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_36f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_36f " "Found entity 1: alt_u_div_36f" {  } { { "db/alt_u_div_36f.tdf" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/alt_u_div_36f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926598226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926598226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_pt9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_pt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_pt9 " "Found entity 1: lpm_abs_pt9" {  } { { "db/lpm_abs_pt9.tdf" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/lpm_abs_pt9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926598262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926598262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_cv9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_cv9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_cv9 " "Found entity 1: lpm_abs_cv9" {  } { { "db/lpm_abs_cv9.tdf" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/lpm_abs_cv9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926598286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926598286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD7:U_BCD7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BCD7:U_BCD7\|lpm_mult:Mult0\"" {  } { { "BCD7/BCD7.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926598342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD7:U_BCD7\|lpm_mult:Mult0 " "Instantiated megafunction \"BCD7:U_BCD7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598346 ""}  } { { "BCD7/BCD7.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543926598346 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BCD7:U_BCD7\|lpm_mult:Mult0\|multcore:mult_core BCD7:U_BCD7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BCD7:U_BCD7\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"BCD7:U_BCD7\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "BCD7/BCD7.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598402 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BCD7:U_BCD7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder BCD7:U_BCD7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BCD7:U_BCD7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"BCD7:U_BCD7\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "BCD7/BCD7.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BCD7:U_BCD7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] BCD7:U_BCD7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BCD7:U_BCD7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"BCD7:U_BCD7\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "BCD7/BCD7.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543926598575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543926598575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BCD7:U_BCD7\|lpm_mult:Mult0\|altshift:external_latency_ffs BCD7:U_BCD7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BCD7:U_BCD7\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"BCD7:U_BCD7\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "BCD7/BCD7.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/BCD7/BCD7.vhd" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926598611 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "15 " "Ignored 15 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "15 " "Ignored 15 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1543926599056 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1543926599056 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SLAVE:U_SLAVE_C\|DET_FRAME:U_DET_FRAME\|o_ENABLE SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|o_ENABLE " "Duplicate LATCH primitive \"SLAVE:U_SLAVE_C\|DET_FRAME:U_DET_FRAME\|o_ENABLE\" merged with LATCH primitive \"SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|o_ENABLE\"" {  } { { "SLAVE/DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926599064 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SLAVE:U_SLAVE_B\|DET_FRAME:U_DET_FRAME\|o_ENABLE SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|o_ENABLE " "Duplicate LATCH primitive \"SLAVE:U_SLAVE_B\|DET_FRAME:U_DET_FRAME\|o_ENABLE\" merged with LATCH primitive \"SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|o_ENABLE\"" {  } { { "SLAVE/DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543926599064 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1543926599064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|w_ENABLE " "Latch SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|w_ENABLE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " "Ports D and ENA on the latch are fed by the same signal SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543926599068 ""}  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543926599068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|w_ENABLE " "Latch SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|w_ENABLE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " "Ports D and ENA on the latch are fed by the same signal SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543926599068 ""}  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543926599068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|w_ENABLE " "Latch SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|w_ENABLE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " "Ports D and ENA on the latch are fed by the same signal SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543926599068 ""}  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543926599068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_ENABLE " "Latch MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_ENABLE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_START_COM " "Ports D and ENA on the latch are fed by the same signal MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_START_COM" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543926599068 ""}  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543926599068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|o_ENABLE " "Latch SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|o_ENABLE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MASTER:U_MASTER\|REG_EN:U_REG_SDA\|o_Q " "Ports D and ENA on the latch are fed by the same signal MASTER:U_MASTER\|REG_EN:U_REG_SDA\|o_Q" {  } { { "MASTER/REG_EN/REG_EN.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/REG_EN/REG_EN.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543926599068 ""}  } { { "SLAVE/DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543926599068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_ENABLE_P2S " "Latch MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_ENABLE_P2S has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_CLOSE_COM " "Ports D and ENA on the latch are fed by the same signal MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_CLOSE_COM" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543926599068 ""}  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543926599068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_ENABLE_STOP " "Latch MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_ENABLE_STOP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_CLOSE_COM " "Ports D and ENA on the latch are fed by the same signal MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_CLOSE_COM" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543926599068 ""}  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543926599068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_ENABLE_START " "Latch MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_ENABLE_START has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " "Ports D and ENA on the latch are fed by the same signal MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543926599068 ""}  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543926599068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[10\]\$latch " "Latch MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_BT_A " "Ports D and ENA on the latch are fed by the same signal i_BT_A" {  } { { "I2C_TOP.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543926599068 ""}  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543926599068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[9\]\$latch " "Latch MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|o_DATA\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_BT_A " "Ports D and ENA on the latch are fed by the same signal i_BT_A" {  } { { "I2C_TOP.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543926599068 ""}  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543926599068 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|cont\[0\] MASTER:U_MASTER\|P2S:U_P2S\|cont\[0\]~_emulated MASTER:U_MASTER\|P2S:U_P2S\|cont\[0\]~1 " "Register \"MASTER:U_MASTER\|P2S:U_P2S\|cont\[0\]\" is converted into an equivalent circuit using register \"MASTER:U_MASTER\|P2S:U_P2S\|cont\[0\]~_emulated\" and latch \"MASTER:U_MASTER\|P2S:U_P2S\|cont\[0\]~1\"" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543926599076 "|I2C_TOP|MASTER:U_MASTER|P2S:U_P2S|cont[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MASTER:U_MASTER\|START_FRAME:U_START_FRAME\|done MASTER:U_MASTER\|START_FRAME:U_START_FRAME\|done~_emulated MASTER:U_MASTER\|START_FRAME:U_START_FRAME\|done~1 " "Register \"MASTER:U_MASTER\|START_FRAME:U_START_FRAME\|done\" is converted into an equivalent circuit using register \"MASTER:U_MASTER\|START_FRAME:U_START_FRAME\|done~_emulated\" and latch \"MASTER:U_MASTER\|START_FRAME:U_START_FRAME\|done~1\"" {  } { { "MASTER/START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/START_FRAME/START_FRAME.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543926599076 "|I2C_TOP|MASTER:U_MASTER|START_FRAME:U_START_FRAME|done"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[11\] MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[11\]~_emulated MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[11\]~17 " "Register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[11\]\" is converted into an equivalent circuit using register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[11\]~_emulated\" and latch \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[11\]~17\"" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543926599076 "|I2C_TOP|MASTER:U_MASTER|P2S:U_P2S|w_REG[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[10\] MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[10\]~_emulated MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[10\]~21 " "Register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[10\]\" is converted into an equivalent circuit using register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[10\]~_emulated\" and latch \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[10\]~21\"" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543926599076 "|I2C_TOP|MASTER:U_MASTER|P2S:U_P2S|w_REG[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[8\] MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[8\]~_emulated MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[8\]~25 " "Register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[8\]\" is converted into an equivalent circuit using register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[8\]~_emulated\" and latch \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[8\]~25\"" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543926599076 "|I2C_TOP|MASTER:U_MASTER|P2S:U_P2S|w_REG[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[7\] MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[7\]~_emulated MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[7\]~29 " "Register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[7\]\" is converted into an equivalent circuit using register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[7\]~_emulated\" and latch \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[7\]~29\"" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543926599076 "|I2C_TOP|MASTER:U_MASTER|P2S:U_P2S|w_REG[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[6\] MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[6\]~_emulated MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[6\]~33 " "Register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[6\]\" is converted into an equivalent circuit using register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[6\]~_emulated\" and latch \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[6\]~33\"" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543926599076 "|I2C_TOP|MASTER:U_MASTER|P2S:U_P2S|w_REG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[5\] MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[5\]~_emulated MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[5\]~37 " "Register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[5\]\" is converted into an equivalent circuit using register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[5\]~_emulated\" and latch \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[5\]~37\"" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543926599076 "|I2C_TOP|MASTER:U_MASTER|P2S:U_P2S|w_REG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[4\] MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[4\]~_emulated MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[4\]~41 " "Register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[4\]\" is converted into an equivalent circuit using register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[4\]~_emulated\" and latch \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[4\]~41\"" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543926599076 "|I2C_TOP|MASTER:U_MASTER|P2S:U_P2S|w_REG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[3\] MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[3\]~_emulated MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[3\]~45 " "Register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[3\]\" is converted into an equivalent circuit using register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[3\]~_emulated\" and latch \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[3\]~45\"" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543926599076 "|I2C_TOP|MASTER:U_MASTER|P2S:U_P2S|w_REG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[2\] MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[2\]~_emulated MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[2\]~49 " "Register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[2\]\" is converted into an equivalent circuit using register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[2\]~_emulated\" and latch \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[2\]~49\"" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543926599076 "|I2C_TOP|MASTER:U_MASTER|P2S:U_P2S|w_REG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[1\] MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[1\]~_emulated MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[1\]~53 " "Register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[1\]\" is converted into an equivalent circuit using register \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[1\]~_emulated\" and latch \"MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[1\]~53\"" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543926599076 "|I2C_TOP|MASTER:U_MASTER|P2S:U_P2S|w_REG[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1543926599076 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_BCD2\[5\] GND " "Pin \"o_BCD2\[5\]\" is stuck at GND" {  } { { "I2C_TOP.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543926599844 "|I2C_TOP|o_BCD2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_BCD2\[7\] VCC " "Pin \"o_BCD2\[7\]\" is stuck at VCC" {  } { { "I2C_TOP.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543926599844 "|I2C_TOP|o_BCD2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_BCD3\[1\] GND " "Pin \"o_BCD3\[1\]\" is stuck at GND" {  } { { "I2C_TOP.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543926599844 "|I2C_TOP|o_BCD3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_BCD3\[2\] GND " "Pin \"o_BCD3\[2\]\" is stuck at GND" {  } { { "I2C_TOP.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543926599844 "|I2C_TOP|o_BCD3[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543926599844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543926600064 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "108 " "108 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543926600678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543926601098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926601098 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "829 " "Implemented 829 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543926601429 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543926601429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "775 " "Implemented 775 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543926601429 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1543926601429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543926601429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 221 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543926601589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 10:30:01 2018 " "Processing ended: Tue Dec 04 10:30:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543926601589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543926601589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543926601589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543926601589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543926603905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543926603909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 10:30:03 2018 " "Processing started: Tue Dec 04 10:30:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543926603909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543926603909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off I2C_TOP -c I2C_TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off I2C_TOP -c I2C_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543926603909 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543926604027 ""}
{ "Info" "0" "" "Project  = I2C_TOP" {  } {  } 0 0 "Project  = I2C_TOP" 0 0 "Fitter" 0 0 1543926604027 ""}
{ "Info" "0" "" "Revision = I2C_TOP" {  } {  } 0 0 "Revision = I2C_TOP" 0 0 "Fitter" 0 0 1543926604027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1543926604189 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "I2C_TOP EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"I2C_TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543926604213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543926604293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543926604293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543926604293 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1543926604381 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] 1 500 90 2500000 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 90 degrees (2500000 ps) for MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll0_altpll.v" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 323 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1543926604381 ""}  } { { "db/altpll0_altpll.v" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1543926604381 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543926604493 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543926604505 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543926604837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543926604837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543926604837 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543926604837 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1662 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543926604841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1664 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543926604841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1666 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543926604841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1668 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543926604841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1670 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543926604841 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543926604841 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543926604841 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "TimeQuest Timing Analyzer is analyzing 54 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1543926606249 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2C_TOP.sdc " "Synopsys Design Constraints File file not found: 'I2C_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543926606249 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543926606249 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543926606253 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|cont\[0\]~2\|combout " "Node \"U_MASTER\|U_P2S\|cont\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926606259 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|Equal0~9\|dataa " "Node \"U_MASTER\|U_P2S\|Equal0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926606259 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|Equal0~9\|combout " "Node \"U_MASTER\|U_P2S\|Equal0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926606259 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|Equal0~10\|datad " "Node \"U_MASTER\|U_P2S\|Equal0~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926606259 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|Equal0~10\|combout " "Node \"U_MASTER\|U_P2S\|Equal0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926606259 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|cont\[0\]~8\|dataa " "Node \"U_MASTER\|U_P2S\|cont\[0\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926606259 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|cont\[0\]~8\|combout " "Node \"U_MASTER\|U_P2S\|cont\[0\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926606259 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|cont\[0\]~2\|datac " "Node \"U_MASTER\|U_P2S\|cont\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926606259 ""}  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 37 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543926606259 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_START_FRAME\|done~2\|combout " "Node \"U_MASTER\|U_START_FRAME\|done~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926606259 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_START_FRAME\|done~8\|datad " "Node \"U_MASTER\|U_START_FRAME\|done~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926606259 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_START_FRAME\|done~8\|combout " "Node \"U_MASTER\|U_START_FRAME\|done~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926606259 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_START_FRAME\|done~2\|datac " "Node \"U_MASTER\|U_START_FRAME\|done~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926606259 ""}  } { { "MASTER/START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/START_FRAME/START_FRAME.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543926606259 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543926606263 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543926606267 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543926606271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node i_CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_SND_DATA " "Destination node SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_SND_DATA" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 28 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_SND_DATA" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_SND_DATA " "Destination node SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_SND_DATA" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 28 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_SND_DATA" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " "Destination node SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 28 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_SND_DATA " "Destination node SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_SND_DATA" {  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 28 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_SND_DATA" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|REG_EN:U_REG_SDA\|o_Q " "Destination node MASTER:U_MASTER\|REG_EN:U_REG_SDA\|o_Q" {  } { { "MASTER/REG_EN/REG_EN.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/REG_EN/REG_EN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 519 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|DET_BORDA:SCL_I2C\|w_SINAL_S " "Destination node SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|DET_BORDA:SCL_I2C\|w_SINAL_S" {  } { { "SLAVE/DET_FRAME/DET_BORDA.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_BORDA.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 317 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|DET_BORDA:SCL_I2C\|w_SINAL_T " "Destination node SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|DET_BORDA:SCL_I2C\|w_SINAL_T" {  } { { "SLAVE/DET_FRAME/DET_BORDA.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_BORDA.vhd" 25 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 318 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLAVE:U_SLAVE_C\|DET_FRAME:U_DET_FRAME\|DET_BORDA:SDA_I2C\|w_SINAL_S " "Destination node SLAVE:U_SLAVE_C\|DET_FRAME:U_DET_FRAME\|DET_BORDA:SDA_I2C\|w_SINAL_S" {  } { { "SLAVE/DET_FRAME/DET_BORDA.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_BORDA.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 475 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLAVE:U_SLAVE_C\|DET_FRAME:U_DET_FRAME\|DET_BORDA:SDA_I2C\|w_SINAL_T " "Destination node SLAVE:U_SLAVE_C\|DET_FRAME:U_DET_FRAME\|DET_BORDA:SDA_I2C\|w_SINAL_T" {  } { { "SLAVE/DET_FRAME/DET_BORDA.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_BORDA.vhd" 25 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 476 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_START_COM " "Destination node MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_START_COM" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_START_COM" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 423 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1543926606315 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543926606315 ""}  } { { "I2C_TOP.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/I2C_TOP.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1643 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543926606315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2) " "Automatically promoted node MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""}  } { { "db/altpll0_altpll.v" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/altpll0_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543926606315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_2) " "Automatically promoted node MASTER:U_MASTER\|PLL_100K:U_PLL_100K\|altpll0:U_altpll0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""}  } { { "db/altpll0_altpll.v" "" { Text "D:/VHDL/T8/IN WORKING/I2C/db/altpll0_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|PLL_100K:U_PLL_100K|altpll0:U_altpll0|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543926606315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "Automatically promoted node MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLAVE:U_SLAVE_C\|DET_FRAME:U_DET_FRAME\|o_ENABLE~1 " "Destination node SLAVE:U_SLAVE_C\|DET_FRAME:U_DET_FRAME\|o_ENABLE~1" {  } { { "SLAVE/DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|o_ENABLE~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1430 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|DET_BORDA:SCL_I2C\|w_SINAL_R " "Destination node SLAVE:U_SLAVE_A\|DET_FRAME:U_DET_FRAME\|DET_BORDA:SCL_I2C\|w_SINAL_R" {  } { { "SLAVE/DET_FRAME/DET_BORDA.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/DET_FRAME/DET_BORDA.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 316 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606315 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543926606315 ""}  } { { "MASTER/REG_EN/REG_EN.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/REG_EN/REG_EN.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 320 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543926606315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MASTER:U_MASTER\|P2S:U_P2S\|Equal0~10  " "Automatically promoted node MASTER:U_MASTER\|P2S:U_P2S\|Equal0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|o_CTRL_P2S~6 " "Destination node MASTER:U_MASTER\|P2S:U_P2S\|o_CTRL_P2S~6" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1516 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|cont\[0\]~8 " "Destination node MASTER:U_MASTER\|P2S:U_P2S\|cont\[0\]~8" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|P2S:U_P2S|cont[0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1548 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[11\]~18 " "Destination node MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[11\]~18" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 754 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[10\]~22 " "Destination node MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[10\]~22" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 758 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[8\]~26 " "Destination node MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[8\]~26" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 762 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[7\]~30 " "Destination node MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[7\]~30" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 766 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[6\]~34 " "Destination node MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[6\]~34" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 770 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[5\]~38 " "Destination node MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[5\]~38" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 774 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[4\]~42 " "Destination node MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[4\]~42" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 778 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[3\]~46 " "Destination node MASTER:U_MASTER\|P2S:U_P2S\|w_REG\[3\]~46" {  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~46 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 782 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1543926606319 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543926606319 ""}  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|P2S:U_P2S|Equal0~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1460 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543926606319 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW  " "Automatically promoted node MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE~0 " "Destination node MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE~0" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1440 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE~1 " "Destination node MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE~1" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1441 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state~18 " "Destination node MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state~18" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1444 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state~20 " "Destination node MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state~20" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1448 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543926606319 ""}  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 422 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543926606319 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|Selector9~0  " "Automatically promoted node SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|Selector9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""}  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|Selector9~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1331 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543926606319 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|Selector9~0  " "Automatically promoted node SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|Selector9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""}  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|Selector9~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1334 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543926606319 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|Selector9~0  " "Automatically promoted node SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|Selector9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""}  } { { "SLAVE/STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|Selector9~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1335 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543926606319 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|Selector4~2  " "Automatically promoted node MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|Selector4~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state~19 " "Destination node MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state~19" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1447 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state~22 " "Destination node MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state~22" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1465 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state~24 " "Destination node MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state~24" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1467 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|Selector1~2 " "Destination node MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|Selector1~2" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|Selector1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1584 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state~26 " "Destination node MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state~26" {  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1586 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543926606319 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543926606319 ""}  } { { "MASTER/STM_MASTER/STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/STM_MASTER/STM_MASTER.vhd" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|Selector4~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 0 { 0 ""} 0 1446 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543926606319 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543926606738 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543926606742 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543926606742 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543926606742 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543926606746 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543926606746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543926606746 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543926606746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543926606746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543926606750 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543926606750 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543926606852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543926607844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543926608366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543926608386 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543926609972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543926609972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543926610668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "D:/VHDL/T8/IN WORKING/I2C/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543926612302 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543926612302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543926614835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543926614835 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543926614835 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.13 " "Total time spent on timing analysis during the Fitter is 2.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543926614867 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543926614923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543926615334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543926615386 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543926615594 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543926616628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/T8/IN WORKING/I2C/output_files/I2C_TOP.fit.smsg " "Generated suppressed messages file D:/VHDL/T8/IN WORKING/I2C/output_files/I2C_TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543926617785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5412 " "Peak virtual memory: 5412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543926618810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 10:30:18 2018 " "Processing ended: Tue Dec 04 10:30:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543926618810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543926618810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543926618810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543926618810 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543926620792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543926620796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 10:30:20 2018 " "Processing started: Tue Dec 04 10:30:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543926620796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543926620796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off I2C_TOP -c I2C_TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off I2C_TOP -c I2C_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543926620796 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543926621942 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543926621983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543926622577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 10:30:22 2018 " "Processing ended: Tue Dec 04 10:30:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543926622577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543926622577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543926622577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543926622577 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543926623401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543926624934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543926624934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 10:30:24 2018 " "Processing started: Tue Dec 04 10:30:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543926624934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543926624934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta I2C_TOP -c I2C_TOP " "Command: quartus_sta I2C_TOP -c I2C_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543926624934 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1543926625067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543926625375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543926625375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543926625487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543926625487 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "TimeQuest Timing Analyzer is analyzing 54 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1543926625787 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2C_TOP.sdc " "Synopsys Design Constraints File file not found: 'I2C_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1543926625907 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1543926625907 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_CLK i_CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_CLK i_CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -phase 6.24 -duty_cycle 50.00 -name \{U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -phase 6.24 -duty_cycle 50.00 -name \{U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625911 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625911 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1543926625911 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_RST i_RST " "create_clock -period 1.000 -name i_RST i_RST" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " "create_clock -period 1.000 -name MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " "create_clock -period 1.000 -name MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " "create_clock -period 1.000 -name MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW " "create_clock -period 1.000 -name MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " "create_clock -period 1.000 -name SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " "create_clock -period 1.000 -name SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " "create_clock -period 1.000 -name SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " "create_clock -period 1.000 -name SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " "create_clock -period 1.000 -name SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625915 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543926625915 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|cont\[0\]~8\|combout " "Node \"U_MASTER\|U_P2S\|cont\[0\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926625919 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|cont\[0\]~2\|dataa " "Node \"U_MASTER\|U_P2S\|cont\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926625919 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|cont\[0\]~2\|combout " "Node \"U_MASTER\|U_P2S\|cont\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926625919 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|Equal0~9\|datab " "Node \"U_MASTER\|U_P2S\|Equal0~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926625919 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|Equal0~9\|combout " "Node \"U_MASTER\|U_P2S\|Equal0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926625919 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|Equal0~10\|datab " "Node \"U_MASTER\|U_P2S\|Equal0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926625919 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|Equal0~10\|combout " "Node \"U_MASTER\|U_P2S\|Equal0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926625919 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_P2S\|cont\[0\]~8\|datac " "Node \"U_MASTER\|U_P2S\|cont\[0\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926625919 ""}  } { { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 32 -1 0 } } { "MASTER/P2S/P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/P2S/P2S.vhd" 37 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1543926625919 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_START_FRAME\|done~8\|combout " "Node \"U_MASTER\|U_START_FRAME\|done~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926625919 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_START_FRAME\|done~2\|dataa " "Node \"U_MASTER\|U_START_FRAME\|done~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926625919 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_START_FRAME\|done~2\|combout " "Node \"U_MASTER\|U_START_FRAME\|done~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926625919 ""} { "Warning" "WSTA_SCC_NODE" "U_MASTER\|U_START_FRAME\|done~8\|datab " "Node \"U_MASTER\|U_START_FRAME\|done~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543926625919 ""}  } { { "MASTER/START_FRAME/START_FRAME.vhd" "" { Text "D:/VHDL/T8/IN WORKING/I2C/MASTER/START_FRAME/START_FRAME.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1543926625919 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1543926626087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626095 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1543926626099 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1543926626115 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543926626183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543926626183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.964 " "Worst-case setup slack is -6.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.964            -243.171 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.964            -243.171 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.249             -85.585 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "   -3.249             -85.585 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.190              -8.563 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -3.190              -8.563 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.999              -3.071 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "   -2.999              -3.071 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.916              -5.490 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "   -2.916              -5.490 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.286             -33.739 i_CLK  " "   -2.286             -33.739 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.585              -1.585 i_RST  " "   -1.585              -1.585 i_RST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202              -6.872 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -1.202              -6.872 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.946              -6.860 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.946              -6.860 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.050 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "   -0.050              -0.050 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.271               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926626195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.946 " "Worst-case hold slack is -1.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.946              -5.494 i_CLK  " "   -1.946              -5.494 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763             -16.616 i_RST  " "   -1.763             -16.616 i_RST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.626              -1.626 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -1.626              -1.626 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.757              -0.757 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "   -0.757              -0.757 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.712              -0.712 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "   -0.712              -0.712 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.607              -0.607 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "   -0.607              -0.607 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593              -0.593 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.593              -0.593 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.342               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.395               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "    0.400               0.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.172               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "    2.172               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926626211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.694 " "Worst-case recovery slack is -6.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.694            -334.121 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.694            -334.121 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.928             -10.042 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -1.928             -10.042 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508              -2.835 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "   -1.508              -2.835 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428              -5.184 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "   -1.428              -5.184 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.426              -1.426 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "   -1.426              -1.426 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.368              -7.153 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -1.368              -7.153 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.335              -1.335 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "   -1.335              -1.335 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854             -12.645 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "   -0.854             -12.645 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.853              -3.861 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.853              -3.861 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -0.462 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW  " "   -0.291              -0.462 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -3.387 i_CLK  " "   -0.228              -3.387 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926626227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.557 " "Worst-case removal slack is -0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557              -2.409 i_CLK  " "   -0.557              -2.409 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441              -1.851 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.441              -1.851 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.396              -2.634 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW  " "   -0.396              -2.634 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.313              -4.385 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "   -0.313              -4.385 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.043               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.262               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "    0.436               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.681               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "    0.701               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.965               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.061               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.061               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926626243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.915 i_RST  " "   -3.000             -10.915 i_RST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -78.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "   -1.000             -78.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "    0.377               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW  " "    0.412               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.419               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.420               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.420               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "    0.421               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.426               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.441               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.637               0.000 i_CLK  " "    9.637               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.774               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 4999.774               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926626259 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1543926628263 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1543926628319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1543926629026 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629154 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543926629194 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543926629194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.227 " "Worst-case setup slack is -6.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.227            -216.084 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.227            -216.084 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.939             -70.303 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "   -2.939             -70.303 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.885              -7.214 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -2.885              -7.214 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.786              -2.823 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "   -2.786              -2.823 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.618              -4.951 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "   -2.618              -4.951 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.915             -26.992 i_CLK  " "   -1.915             -26.992 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284              -1.284 i_RST  " "   -1.284              -1.284 i_RST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.056              -5.860 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -1.056              -5.860 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.802              -5.725 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.802              -5.725 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.004               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.312               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926629214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.694 " "Worst-case hold slack is -1.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.694              -6.333 i_CLK  " "   -1.694              -6.333 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.639             -15.334 i_RST  " "   -1.639             -15.334 i_RST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470              -1.470 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -1.470              -1.470 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665              -0.665 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "   -0.665              -0.665 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.656              -0.656 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "   -0.656              -0.656 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539              -0.539 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "   -0.539              -0.539 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532              -0.532 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.532              -0.532 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.299               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "    0.363               0.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.405               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.082               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "    2.082               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926629242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.007 " "Worst-case recovery slack is -6.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.007            -299.022 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.007            -299.022 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.790              -9.590 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -1.790              -9.590 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428              -2.666 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "   -1.428              -2.666 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314              -1.314 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "   -1.314              -1.314 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.287              -4.774 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "   -1.287              -4.774 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.274              -6.978 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -1.274              -6.978 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.249              -1.249 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "   -1.249              -1.249 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847              -3.975 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.847              -3.975 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.752             -11.150 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "   -0.752             -11.150 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370              -0.917 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW  " "   -0.370              -0.917 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -1.733 i_CLK  " "   -0.161              -1.733 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926629270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.538 " "Worst-case removal slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.863 i_CLK  " "   -0.538              -1.863 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325              -1.183 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.325              -1.183 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -1.452 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW  " "   -0.231              -1.452 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207              -2.865 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "   -0.207              -2.865 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.081               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.256               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "    0.475               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.708               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.738               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "    0.738               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.945               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.816               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.816               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926629294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.973 i_RST  " "   -3.000              -7.973 i_RST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -78.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "   -1.000             -78.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.387               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "    0.414               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "    0.417               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.417               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.431               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.451               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW  " "    0.452               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.473               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.640               0.000 i_CLK  " "    9.640               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.752               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 4999.752               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926629322 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1543926632149 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632389 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543926632401 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543926632401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.787 " "Worst-case setup slack is -3.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.787            -131.900 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.787            -131.900 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.969              -3.599 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -1.969              -3.599 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.770              -1.770 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "   -1.770              -1.770 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.706             -19.063 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "   -1.706             -19.063 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.553              -2.892 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "   -1.553              -2.892 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.582              -0.582 i_RST  " "   -0.582              -0.582 i_RST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518              -4.408 i_CLK  " "   -0.518              -4.408 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475              -2.233 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.475              -2.233 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -2.347 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.347              -2.347 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.172               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.359               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926632445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.219 " "Worst-case hold slack is -1.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.219             -13.977 i_CLK  " "   -1.219             -13.977 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.907 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.907              -0.907 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858              -6.846 i_RST  " "   -0.858              -6.846 i_RST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428              -0.428 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "   -0.428              -0.428 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.377              -0.377 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "   -0.377              -0.377 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.334              -0.334 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "   -0.334              -0.334 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322              -0.322 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.322              -0.322 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.177               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "    0.208               0.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.464               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.518               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "    1.518               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926632485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.782 " "Worst-case recovery slack is -3.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.782            -186.855 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.782            -186.855 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970              -3.399 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "   -0.970              -3.399 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892              -4.083 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.892              -4.083 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.625              -1.148 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "   -0.625              -1.148 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583              -0.583 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "   -0.583              -0.583 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.581              -2.047 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.581              -2.047 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550              -0.550 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "   -0.550              -0.550 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202              -0.389 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "   -0.202              -0.389 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -0.274 i_CLK  " "   -0.137              -0.274 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "    0.025               0.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW  " "    0.155               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926632529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.675 " "Worst-case removal slack is -0.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675             -10.357 i_CLK  " "   -0.675             -10.357 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -3.270 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "   -0.228              -3.270 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.007 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW  " "   -0.003              -0.007 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.076               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "    0.139               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.393               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.524               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.722               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "    0.727               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.888               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.257               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.257               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926632565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.480 i_RST  " "   -3.000              -9.480 i_RST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -78.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q  " "   -1.000             -78.000 MASTER:U_MASTER\|REG_EN:U_REG_SCL\|o_Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.370               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW  " "    0.400               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_READ_SW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA  " "    0.403               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.412               0.000 SLAVE:U_SLAVE_A\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE  " "    0.417               0.000 MASTER:U_MASTER\|STM_MASTER:U_STM_MASTER\|state.st_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA  " "    0.424               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_RC_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.446               0.000 SLAVE:U_SLAVE_C\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL  " "    0.455               0.000 SLAVE:U_SLAVE_B\|STM_SLAVE:U_STM_SLAVE\|state.st_NULL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.401               0.000 i_CLK  " "    9.401               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.742               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 4999.742               0.000 U_MASTER\|U_PLL_100K\|U_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543926632601 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543926636252 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543926636256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543926637037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 10:30:37 2018 " "Processing ended: Tue Dec 04 10:30:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543926637037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543926637037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543926637037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543926637037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543926639221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543926639221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 10:30:39 2018 " "Processing started: Tue Dec 04 10:30:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543926639221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543926639221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off I2C_TOP -c I2C_TOP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off I2C_TOP -c I2C_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543926639221 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_TOP_6_1200mv_85c_slow.vho D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/ simulation " "Generated file I2C_TOP_6_1200mv_85c_slow.vho in folder \"D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543926640022 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_TOP_6_1200mv_0c_slow.vho D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/ simulation " "Generated file I2C_TOP_6_1200mv_0c_slow.vho in folder \"D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543926640190 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_TOP_min_1200mv_0c_fast.vho D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/ simulation " "Generated file I2C_TOP_min_1200mv_0c_fast.vho in folder \"D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543926640366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_TOP.vho D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/ simulation " "Generated file I2C_TOP.vho in folder \"D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543926640574 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_TOP_6_1200mv_85c_vhd_slow.sdo D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/ simulation " "Generated file I2C_TOP_6_1200mv_85c_vhd_slow.sdo in folder \"D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543926640734 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_TOP_6_1200mv_0c_vhd_slow.sdo D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/ simulation " "Generated file I2C_TOP_6_1200mv_0c_vhd_slow.sdo in folder \"D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543926640918 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_TOP_min_1200mv_0c_vhd_fast.sdo D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/ simulation " "Generated file I2C_TOP_min_1200mv_0c_vhd_fast.sdo in folder \"D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543926641186 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_TOP_vhd.sdo D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/ simulation " "Generated file I2C_TOP_vhd.sdo in folder \"D:/VHDL/T8/IN WORKING/I2C/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543926641406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543926641554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 10:30:41 2018 " "Processing ended: Tue Dec 04 10:30:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543926641554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543926641554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543926641554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543926641554 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 258 s " "Quartus II Full Compilation was successful. 0 errors, 258 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543926642472 ""}
