============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 26 2022  11:35:36 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Z_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_13_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[2]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp169/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g123__5526/Y    -       A->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    10      38    (-,-) 
  Z_reg[2]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------

