Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/exp9q1/ptest_isim_beh.exe -prj /home/ise/exp9q1/ptest_beh.prj work.ptest work.glbl 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/exp9q1/decoder.v" into library work
Analyzing Verilog file "/home/ise/exp9q1/parity.v" into library work
Analyzing Verilog file "/home/ise/exp9q1/ptest.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94920 KB
Fuse CPU Usage: 520 ms
Compiling module decoder
Compiling module parity
Compiling module ptest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/ise/exp9q1/ptest_isim_beh.exe
Fuse Memory Usage: 653132 KB
Fuse CPU Usage: 550 ms
GCC CPU Usage: 390 ms
