// Copyright (C) 2017-2021 Hercules Microelectronics Co., Ltd. All rights reserved.
// This file is generated by Fuxi. 
// Version: "fx2020a win64 " 
// Date: "Jun 14 2022 22:42:52"


module RISCV_P1_TOP(CLK_12M, CLK_25M, RST_N, i2c0_scl, i2c0_sda, jtag_tck, 
    jtag_tdi, jtag_tdo, jtag_tms, led, spi0_clk, spi0_miso, spi0_mosi, spi0_scl, 
    uart0_rxd, uart0_txd);
  input CLK_12M;
  input CLK_25M;
  input RST_N;
  inout i2c0_scl;
  inout i2c0_sda;
  input jtag_tck;
  input jtag_tdi;
  output jtag_tdo;
  input jtag_tms;
  output [3:0] led;
  output spi0_clk;
  input spi0_miso;
  output spi0_mosi;
  output spi0_scl;
  input uart0_rxd;
  output uart0_txd;

    wire \GND_0_inst|Y_net ;
    wire \VCC_0_inst|Y_net ;
    wire \carry_10_6__ADD_0|co_net ;
    wire \carry_10_6__ADD_1|co_net ;
    wire \carry_10_6__ADD_1|s_net ;
    wire \carry_10_6__ADD_2|co_net ;
    wire \carry_10_6__ADD_2|s_net ;
    wire \carry_10_6__ADD_3|co_net ;
    wire \carry_10_6__ADD_3|s_net ;
    wire \carry_10_6__ADD_4|co_net ;
    wire \carry_10_6__ADD_4|s_net ;
    wire \carry_10_6__ADD_5|co_net ;
    wire \carry_10_6__ADD_5|s_net ;
    wire \carry_10_6__ADD_6|co_net ;
    wire \carry_10_6__ADD_6|s_net ;
    wire \carry_10_6__ADD_7|co_net ;
    wire \carry_10_6__ADD_7|s_net ;
    wire \carry_10_6__ADD_8|co_net ;
    wire \carry_10_6__ADD_8|s_net ;
    wire \carry_10_6__ADD_9|s_net ;
    wire \carry_10_ADD_0|co_net ;
    wire \carry_10_ADD_1|co_net ;
    wire \carry_10_ADD_1|s_net ;
    wire \carry_10_ADD_2|co_net ;
    wire \carry_10_ADD_2|s_net ;
    wire \carry_10_ADD_3|co_net ;
    wire \carry_10_ADD_3|s_net ;
    wire \carry_10_ADD_4|co_net ;
    wire \carry_10_ADD_4|s_net ;
    wire \carry_10_ADD_5|co_net ;
    wire \carry_10_ADD_5|s_net ;
    wire \carry_10_ADD_6|co_net ;
    wire \carry_10_ADD_6|s_net ;
    wire \carry_10_ADD_7|co_net ;
    wire \carry_10_ADD_7|s_net ;
    wire \carry_10_ADD_8|co_net ;
    wire \carry_10_ADD_8|s_net ;
    wire \carry_10_ADD_9|s_net ;
    wire \carry_11_7__ADD_0|co_net ;
    wire \carry_11_7__ADD_10|s_net ;
    wire \carry_11_7__ADD_1|co_net ;
    wire \carry_11_7__ADD_2|co_net ;
    wire \carry_11_7__ADD_3|co_net ;
    wire \carry_11_7__ADD_4|co_net ;
    wire \carry_11_7__ADD_5|co_net ;
    wire \carry_11_7__ADD_6|co_net ;
    wire \carry_11_7__ADD_7|co_net ;
    wire \carry_11_7__ADD_8|co_net ;
    wire \carry_11_7__ADD_9|co_net ;
    wire \carry_11_8__ADD_0|co_net ;
    wire \carry_11_8__ADD_0|s_net ;
    wire \carry_11_8__ADD_10|s_net ;
    wire \carry_11_8__ADD_1|co_net ;
    wire \carry_11_8__ADD_1|s_net ;
    wire \carry_11_8__ADD_2|co_net ;
    wire \carry_11_8__ADD_2|s_net ;
    wire \carry_11_8__ADD_3|co_net ;
    wire \carry_11_8__ADD_3|s_net ;
    wire \carry_11_8__ADD_4|co_net ;
    wire \carry_11_8__ADD_4|s_net ;
    wire \carry_11_8__ADD_5|co_net ;
    wire \carry_11_8__ADD_5|s_net ;
    wire \carry_11_8__ADD_6|co_net ;
    wire \carry_11_8__ADD_6|s_net ;
    wire \carry_11_8__ADD_7|co_net ;
    wire \carry_11_8__ADD_7|s_net ;
    wire \carry_11_8__ADD_8|co_net ;
    wire \carry_11_8__ADD_8|s_net ;
    wire \carry_11_8__ADD_9|co_net ;
    wire \carry_11_8__ADD_9|s_net ;
    wire \carry_11_ADD_0|co_net ;
    wire \carry_11_ADD_10|s_net ;
    wire \carry_11_ADD_1|co_net ;
    wire \carry_11_ADD_1|s_net ;
    wire \carry_11_ADD_2|co_net ;
    wire \carry_11_ADD_2|s_net ;
    wire \carry_11_ADD_3|co_net ;
    wire \carry_11_ADD_3|s_net ;
    wire \carry_11_ADD_4|co_net ;
    wire \carry_11_ADD_4|s_net ;
    wire \carry_11_ADD_5|co_net ;
    wire \carry_11_ADD_5|s_net ;
    wire \carry_11_ADD_6|co_net ;
    wire \carry_11_ADD_6|s_net ;
    wire \carry_11_ADD_7|co_net ;
    wire \carry_11_ADD_7|s_net ;
    wire \carry_11_ADD_8|co_net ;
    wire \carry_11_ADD_8|s_net ;
    wire \carry_11_ADD_9|co_net ;
    wire \carry_11_ADD_9|s_net ;
    wire \carry_16_5__ADD_0|co_net ;
    wire \carry_16_5__ADD_10|co_net ;
    wire \carry_16_5__ADD_10|s_net ;
    wire \carry_16_5__ADD_11|co_net ;
    wire \carry_16_5__ADD_11|s_net ;
    wire \carry_16_5__ADD_12|co_net ;
    wire \carry_16_5__ADD_12|s_net ;
    wire \carry_16_5__ADD_13|co_net ;
    wire \carry_16_5__ADD_13|s_net ;
    wire \carry_16_5__ADD_14|co_net ;
    wire \carry_16_5__ADD_14|s_net ;
    wire \carry_16_5__ADD_15|s_net ;
    wire \carry_16_5__ADD_1|co_net ;
    wire \carry_16_5__ADD_2|co_net ;
    wire \carry_16_5__ADD_3|co_net ;
    wire \carry_16_5__ADD_4|co_net ;
    wire \carry_16_5__ADD_5|co_net ;
    wire \carry_16_5__ADD_6|co_net ;
    wire \carry_16_5__ADD_7|co_net ;
    wire \carry_16_5__ADD_8|co_net ;
    wire \carry_16_5__ADD_9|co_net ;
    wire \carry_16_5__ADD_9|s_net ;
    wire \carry_16_ADD_0|co_net ;
    wire \carry_16_ADD_10|co_net ;
    wire \carry_16_ADD_10|s_net ;
    wire \carry_16_ADD_11|co_net ;
    wire \carry_16_ADD_11|s_net ;
    wire \carry_16_ADD_12|co_net ;
    wire \carry_16_ADD_12|s_net ;
    wire \carry_16_ADD_13|co_net ;
    wire \carry_16_ADD_13|s_net ;
    wire \carry_16_ADD_14|co_net ;
    wire \carry_16_ADD_14|s_net ;
    wire \carry_16_ADD_15|s_net ;
    wire \carry_16_ADD_1|co_net ;
    wire \carry_16_ADD_2|co_net ;
    wire \carry_16_ADD_3|co_net ;
    wire \carry_16_ADD_4|co_net ;
    wire \carry_16_ADD_5|co_net ;
    wire \carry_16_ADD_6|co_net ;
    wire \carry_16_ADD_7|co_net ;
    wire \carry_16_ADD_8|co_net ;
    wire \carry_16_ADD_9|co_net ;
    wire \carry_16_ADD_9|s_net ;
    wire \carry_32_4__ADD_0|co_net ;
    wire \carry_32_4__ADD_10|co_net ;
    wire \carry_32_4__ADD_10|s_net ;
    wire \carry_32_4__ADD_11|co_net ;
    wire \carry_32_4__ADD_11|s_net ;
    wire \carry_32_4__ADD_12|co_net ;
    wire \carry_32_4__ADD_12|s_net ;
    wire \carry_32_4__ADD_13|co_net ;
    wire \carry_32_4__ADD_13|s_net ;
    wire \carry_32_4__ADD_14|co_net ;
    wire \carry_32_4__ADD_14|s_net ;
    wire \carry_32_4__ADD_15|co_net ;
    wire \carry_32_4__ADD_15|s_net ;
    wire \carry_32_4__ADD_16|co_net ;
    wire \carry_32_4__ADD_16|s_net ;
    wire \carry_32_4__ADD_17|co_net ;
    wire \carry_32_4__ADD_17|s_net ;
    wire \carry_32_4__ADD_18|co_net ;
    wire \carry_32_4__ADD_18|s_net ;
    wire \carry_32_4__ADD_19|co_net ;
    wire \carry_32_4__ADD_19|s_net ;
    wire \carry_32_4__ADD_1|co_net ;
    wire \carry_32_4__ADD_20|co_net ;
    wire \carry_32_4__ADD_20|s_net ;
    wire \carry_32_4__ADD_21|co_net ;
    wire \carry_32_4__ADD_21|s_net ;
    wire \carry_32_4__ADD_22|co_net ;
    wire \carry_32_4__ADD_22|s_net ;
    wire \carry_32_4__ADD_23|co_net ;
    wire \carry_32_4__ADD_23|s_net ;
    wire \carry_32_4__ADD_24|co_net ;
    wire \carry_32_4__ADD_24|s_net ;
    wire \carry_32_4__ADD_25|co_net ;
    wire \carry_32_4__ADD_25|s_net ;
    wire \carry_32_4__ADD_26|co_net ;
    wire \carry_32_4__ADD_26|s_net ;
    wire \carry_32_4__ADD_27|co_net ;
    wire \carry_32_4__ADD_27|s_net ;
    wire \carry_32_4__ADD_28|co_net ;
    wire \carry_32_4__ADD_28|s_net ;
    wire \carry_32_4__ADD_29|co_net ;
    wire \carry_32_4__ADD_29|s_net ;
    wire \carry_32_4__ADD_2|co_net ;
    wire \carry_32_4__ADD_30|co_net ;
    wire \carry_32_4__ADD_30|s_net ;
    wire \carry_32_4__ADD_31|s_net ;
    wire \carry_32_4__ADD_3|co_net ;
    wire \carry_32_4__ADD_4|co_net ;
    wire \carry_32_4__ADD_4|s_net ;
    wire \carry_32_4__ADD_5|co_net ;
    wire \carry_32_4__ADD_5|s_net ;
    wire \carry_32_4__ADD_6|co_net ;
    wire \carry_32_4__ADD_6|s_net ;
    wire \carry_32_4__ADD_7|co_net ;
    wire \carry_32_4__ADD_7|s_net ;
    wire \carry_32_4__ADD_8|co_net ;
    wire \carry_32_4__ADD_8|s_net ;
    wire \carry_32_4__ADD_9|co_net ;
    wire \carry_32_4__ADD_9|s_net ;
    wire \carry_32_ADD_0|co_net ;
    wire \carry_32_ADD_10|co_net ;
    wire \carry_32_ADD_10|s_net ;
    wire \carry_32_ADD_11|co_net ;
    wire \carry_32_ADD_11|s_net ;
    wire \carry_32_ADD_12|co_net ;
    wire \carry_32_ADD_12|s_net ;
    wire \carry_32_ADD_13|co_net ;
    wire \carry_32_ADD_13|s_net ;
    wire \carry_32_ADD_14|co_net ;
    wire \carry_32_ADD_14|s_net ;
    wire \carry_32_ADD_15|co_net ;
    wire \carry_32_ADD_15|s_net ;
    wire \carry_32_ADD_16|co_net ;
    wire \carry_32_ADD_16|s_net ;
    wire \carry_32_ADD_17|co_net ;
    wire \carry_32_ADD_17|s_net ;
    wire \carry_32_ADD_18|co_net ;
    wire \carry_32_ADD_18|s_net ;
    wire \carry_32_ADD_19|co_net ;
    wire \carry_32_ADD_19|s_net ;
    wire \carry_32_ADD_1|co_net ;
    wire \carry_32_ADD_20|co_net ;
    wire \carry_32_ADD_20|s_net ;
    wire \carry_32_ADD_21|co_net ;
    wire \carry_32_ADD_21|s_net ;
    wire \carry_32_ADD_22|co_net ;
    wire \carry_32_ADD_22|s_net ;
    wire \carry_32_ADD_23|co_net ;
    wire \carry_32_ADD_23|s_net ;
    wire \carry_32_ADD_24|co_net ;
    wire \carry_32_ADD_24|s_net ;
    wire \carry_32_ADD_25|co_net ;
    wire \carry_32_ADD_25|s_net ;
    wire \carry_32_ADD_26|co_net ;
    wire \carry_32_ADD_26|s_net ;
    wire \carry_32_ADD_27|co_net ;
    wire \carry_32_ADD_27|s_net ;
    wire \carry_32_ADD_28|co_net ;
    wire \carry_32_ADD_28|s_net ;
    wire \carry_32_ADD_29|co_net ;
    wire \carry_32_ADD_29|s_net ;
    wire \carry_32_ADD_2|co_net ;
    wire \carry_32_ADD_30|co_net ;
    wire \carry_32_ADD_30|s_net ;
    wire \carry_32_ADD_31|s_net ;
    wire \carry_32_ADD_3|co_net ;
    wire \carry_32_ADD_4|co_net ;
    wire \carry_32_ADD_4|s_net ;
    wire \carry_32_ADD_5|co_net ;
    wire \carry_32_ADD_5|s_net ;
    wire \carry_32_ADD_6|co_net ;
    wire \carry_32_ADD_6|s_net ;
    wire \carry_32_ADD_7|co_net ;
    wire \carry_32_ADD_7|s_net ;
    wire \carry_32_ADD_8|co_net ;
    wire \carry_32_ADD_8|s_net ;
    wire \carry_32_ADD_9|co_net ;
    wire \carry_32_ADD_9|s_net ;
    wire \carry_8_0__ADD_0|co_net ;
    wire \carry_8_0__ADD_1|co_net ;
    wire \carry_8_0__ADD_1|s_net ;
    wire \carry_8_0__ADD_2|co_net ;
    wire \carry_8_0__ADD_2|s_net ;
    wire \carry_8_0__ADD_3|co_net ;
    wire \carry_8_0__ADD_3|s_net ;
    wire \carry_8_0__ADD_4|co_net ;
    wire \carry_8_0__ADD_4|s_net ;
    wire \carry_8_0__ADD_5|co_net ;
    wire \carry_8_0__ADD_5|s_net ;
    wire \carry_8_0__ADD_6|co_net ;
    wire \carry_8_0__ADD_6|s_net ;
    wire \carry_8_0__ADD_7|s_net ;
    wire \carry_8_1__ADD_0|co_net ;
    wire \carry_8_1__ADD_1|co_net ;
    wire \carry_8_1__ADD_1|s_net ;
    wire \carry_8_1__ADD_2|co_net ;
    wire \carry_8_1__ADD_2|s_net ;
    wire \carry_8_1__ADD_3|co_net ;
    wire \carry_8_1__ADD_3|s_net ;
    wire \carry_8_1__ADD_4|co_net ;
    wire \carry_8_1__ADD_4|s_net ;
    wire \carry_8_1__ADD_5|co_net ;
    wire \carry_8_1__ADD_5|s_net ;
    wire \carry_8_1__ADD_6|co_net ;
    wire \carry_8_1__ADD_6|s_net ;
    wire \carry_8_1__ADD_7|s_net ;
    wire \carry_8_2__ADD_0|co_net ;
    wire \carry_8_2__ADD_1|co_net ;
    wire \carry_8_2__ADD_1|s_net ;
    wire \carry_8_2__ADD_2|co_net ;
    wire \carry_8_2__ADD_2|s_net ;
    wire \carry_8_2__ADD_3|co_net ;
    wire \carry_8_2__ADD_3|s_net ;
    wire \carry_8_2__ADD_4|co_net ;
    wire \carry_8_2__ADD_4|s_net ;
    wire \carry_8_2__ADD_5|co_net ;
    wire \carry_8_2__ADD_5|s_net ;
    wire \carry_8_2__ADD_6|co_net ;
    wire \carry_8_2__ADD_6|s_net ;
    wire \carry_8_2__ADD_7|s_net ;
    wire \carry_8_3__ADD_0|co_net ;
    wire \carry_8_3__ADD_1|co_net ;
    wire \carry_8_3__ADD_1|s_net ;
    wire \carry_8_3__ADD_2|co_net ;
    wire \carry_8_3__ADD_2|s_net ;
    wire \carry_8_3__ADD_3|co_net ;
    wire \carry_8_3__ADD_3|s_net ;
    wire \carry_8_3__ADD_4|co_net ;
    wire \carry_8_3__ADD_4|s_net ;
    wire \carry_8_3__ADD_5|co_net ;
    wire \carry_8_3__ADD_5|s_net ;
    wire \carry_8_3__ADD_6|co_net ;
    wire \carry_8_3__ADD_6|s_net ;
    wire \carry_8_3__ADD_7|s_net ;
    wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net ;
    wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]|qx_net ;
    wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]|qx_net ;
    wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]|qx_net ;
    wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]|qx_net ;
    wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]|qx_net ;
    wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]|qx_net ;
    wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]|qx_net ;
    wire \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net ;
    wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net ;
    wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]|qx_net ;
    wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net ;
    wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]|qx_net ;
    wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net ;
    wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]|qx_net ;
    wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]|qx_net ;
    wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]|qx_net ;
    wire \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net ;
    wire \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ;
    wire \clk_rst_manage_ins_pll_main_pll_u0|CO2_net ;
    wire \clk_rst_manage_ins_pll_main_pll_u0|CO3_net ;
    wire \clk_rst_manage_ins_pll_main_pll_u0|CO4_net ;
    wire \clk_rst_manage_ins_pll_main_pll_u0|PLOCK_net ;
    wire \clk_rst_manage_ins_rst_wait_cnt_reg[0]|qx_net ;
    wire \clk_rst_manage_ins_rst_wait_cnt_reg[1]|qx_net ;
    wire \clk_rst_manage_ins_rst_wait_cnt_reg[2]|qx_net ;
    wire \clk_rst_manage_ins_rst_wait_cnt_reg[3]|qx_net ;
    wire \clk_rst_manage_ins_rst_wait_cnt_reg[4]|qx_net ;
    wire \clk_rst_manage_ins_rst_wait_cnt_reg[5]|qx_net ;
    wire \clk_rst_manage_ins_rst_wait_cnt_reg[6]|qx_net ;
    wire \clk_rst_manage_ins_rst_wait_cnt_reg[7]|qx_net ;
    wire \clk_rst_manage_ins_rstn_flag_reg|qx_net ;
    wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]|qx_net ;
    wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1]|qx_net ;
    wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]|qx_net ;
    wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]|qx_net ;
    wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]|qx_net ;
    wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]|qx_net ;
    wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]|qx_net ;
    wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]|qx_net ;
    wire \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ;
    wire \ii05334|xy_net ;
    wire \ii05335|xy_net ;
    wire \ii05336|xy_net ;
    wire \ii05337|xy_net ;
    wire \ii05338|xy_net ;
    wire \ii05339|xy_net ;
    wire \ii05340|xy_net ;
    wire \ii05341|xy_net ;
    wire \ii05342|xy_net ;
    wire \ii05343|xy_net ;
    wire \ii05344|xy_net ;
    wire \ii05345|xy_net ;
    wire \ii05346|xy_net ;
    wire \ii05347|xy_net ;
    wire \ii05348|xy_net ;
    wire \ii05349|xy_net ;
    wire \ii05350|xy_net ;
    wire \ii05351|xy_net ;
    wire \ii05424|xy_net ;
    wire \ii05524|xy_net ;
    wire \ii05526|xy_net ;
    wire \ii05545|xy_net ;
    wire \ii05546|xy_net ;
    wire \ii05547|xy_net ;
    wire \ii05549|xy_net ;
    wire \ii05568|xy_net ;
    wire \ii05569|xy_net ;
    wire \ii05570|xy_net ;
    wire \ii05571|xy_net ;
    wire \ii05572|xy_net ;
    wire \ii05591|xy_net ;
    wire \ii05592|xy_net ;
    wire \ii05593|xy_net ;
    wire \ii05595|xy_net ;
    wire \ii05614|xy_net ;
    wire \ii05615|xy_net ;
    wire \ii05618|xy_net ;
    wire \ii05619|xy_net ;
    wire \ii05620|xy_net ;
    wire \ii05621|xy_net ;
    wire \ii05623_dup|xy_net ;
    wire \ii05623|xy_net ;
    wire \ii05624|xy_net ;
    wire \ii05625|xy_net ;
    wire \ii05626|xy_net ;
    wire \ii05627|xy_net ;
    wire \ii05628|xy_net ;
    wire \ii05629|xy_net ;
    wire \ii05630|xy_net ;
    wire \ii05631|xy_net ;
    wire \ii05632|xy_net ;
    wire \ii05633|xy_net ;
    wire \ii05634|xy_net ;
    wire \ii05635|xy_net ;
    wire \ii05636|xy_net ;
    wire \ii05637|xy_net ;
    wire \ii05638|xy_net ;
    wire \ii05639|xy_net ;
    wire \ii05640|xy_net ;
    wire \ii05641|xy_net ;
    wire \ii05642|xy_net ;
    wire \ii05643|xy_net ;
    wire \ii05644|xy_net ;
    wire \ii05645|xy_net ;
    wire \ii05646|xy_net ;
    wire \ii05647|xy_net ;
    wire \ii05648|xy_net ;
    wire \ii05649|xy_net ;
    wire \ii05650|xy_net ;
    wire \ii05651|xy_net ;
    wire \ii05652|xy_net ;
    wire \ii05653|xy_net ;
    wire \ii05654|xy_net ;
    wire \ii05655|xy_net ;
    wire \ii05656|xy_net ;
    wire \ii05657|xy_net ;
    wire \ii05658|xy_net ;
    wire \ii05659|xy_net ;
    wire \ii05660|xy_net ;
    wire \ii05661|xy_net ;
    wire \ii05662|xy_net ;
    wire \ii05663|xy_net ;
    wire \ii05664|xy_net ;
    wire \ii05665|xy_net ;
    wire \ii05666|xy_net ;
    wire \ii05667|xy_net ;
    wire \ii05668|xy_net ;
    wire \ii05669|xy_net ;
    wire \ii05670|xy_net ;
    wire \ii05671|xy_net ;
    wire \ii05672|xy_net ;
    wire \ii05673|xy_net ;
    wire \ii05674_dup|xy_net ;
    wire \ii05674|xy_net ;
    wire \ii05741|xy_net ;
    wire \ii05742|xy_net ;
    wire \ii05743|xy_net ;
    wire \ii05744|xy_net ;
    wire \ii05745|xy_net ;
    wire \ii05746|xy_net ;
    wire \ii05747|xy_net ;
    wire \ii05748|xy_net ;
    wire \ii05749|xy_net ;
    wire \ii05750|xy_net ;
    wire \ii05751|xy_net ;
    wire \ii05752|xy_net ;
    wire \ii05753|xy_net ;
    wire \ii05754|xy_net ;
    wire \ii05755|xy_net ;
    wire \ii05756|xy_net ;
    wire \ii05757|xy_net ;
    wire \ii05758|xy_net ;
    wire \ii05759|xy_net ;
    wire \ii05760|xy_net ;
    wire \ii05761|xy_net ;
    wire \ii05762|xy_net ;
    wire \ii05763|xy_net ;
    wire \ii05764|xy_net ;
    wire \ii05765|xy_net ;
    wire \ii05766|xy_net ;
    wire \ii05767|xy_net ;
    wire \ii05768|xy_net ;
    wire \ii05769|xy_net ;
    wire \ii05770|xy_net ;
    wire \ii05771|xy_net ;
    wire \ii05772|xy_net ;
    wire \ii05773|xy_net ;
    wire \ii05774|xy_net ;
    wire \ii05775|xy_net ;
    wire \ii05776|xy_net ;
    wire \ii05777|xy_net ;
    wire \ii05778|xy_net ;
    wire \ii05779|xy_net ;
    wire \ii05780|xy_net ;
    wire \ii05781|xy_net ;
    wire \ii05782|xy_net ;
    wire \ii05783|xy_net ;
    wire \ii05784_dup|xy_net ;
    wire \ii05784|xy_net ;
    wire \ii05851|xy_net ;
    wire \ii05852|xy_net ;
    wire \ii05853|xy_net ;
    wire \ii05854|xy_net ;
    wire \ii05855|xy_net ;
    wire \ii05856|xy_net ;
    wire \ii05857|xy_net ;
    wire \ii05858|xy_net ;
    wire \ii05859|xy_net ;
    wire \ii05860|xy_net ;
    wire \ii05861|xy_net ;
    wire \ii05862|xy_net ;
    wire \ii05863|xy_net ;
    wire \ii05864|xy_net ;
    wire \ii05865|xy_net ;
    wire \ii05866|xy_net ;
    wire \ii05867|xy_net ;
    wire \ii05868|xy_net ;
    wire \ii05869|xy_net ;
    wire \ii05870|xy_net ;
    wire \ii05871|xy_net ;
    wire \ii05872|xy_net ;
    wire \ii05873|xy_net ;
    wire \ii05874|xy_net ;
    wire \ii05875|xy_net ;
    wire \ii05876|xy_net ;
    wire \ii05877|xy_net ;
    wire \ii05878|xy_net ;
    wire \ii05879|xy_net ;
    wire \ii05880|xy_net ;
    wire \ii05881|xy_net ;
    wire \ii05882|xy_net ;
    wire \ii05883|xy_net ;
    wire \ii05884|xy_net ;
    wire \ii05885|xy_net ;
    wire \ii05886|xy_net ;
    wire \ii05887|xy_net ;
    wire \ii05888|xy_net ;
    wire \ii05889|xy_net ;
    wire \ii05940|xy_net ;
    wire \ii05941|xy_net ;
    wire \ii05942|xy_net ;
    wire \ii05943|xy_net ;
    wire \ii05944|xy_net ;
    wire \ii05945|xy_net ;
    wire \ii05946|xy_net ;
    wire \ii05947|xy_net ;
    wire \ii05948|xy_net ;
    wire \ii05949|xy_net ;
    wire \ii05950|xy_net ;
    wire \ii05951|xy_net ;
    wire \ii05952|xy_net ;
    wire \ii05953|xy_net ;
    wire \ii05954|xy_net ;
    wire \ii05955|xy_net ;
    wire \ii05956|xy_net ;
    wire \ii05957|xy_net ;
    wire \ii05958|xy_net ;
    wire \ii05959|xy_net ;
    wire \ii05960|xy_net ;
    wire \ii06011|xy_net ;
    wire \ii06012|xy_net ;
    wire \ii06013|xy_net ;
    wire \ii06014|xy_net ;
    wire \ii06015|xy_net ;
    wire \ii06016|xy_net ;
    wire \ii06017|xy_net ;
    wire \ii06018|xy_net ;
    wire \ii06019|xy_net ;
    wire \ii06020|xy_net ;
    wire \ii06021|xy_net ;
    wire \ii06022|xy_net ;
    wire \ii06023|xy_net ;
    wire \ii06024|xy_net ;
    wire \ii06025|xy_net ;
    wire \ii06026|xy_net ;
    wire \ii06027|xy_net ;
    wire \ii06028|xy_net ;
    wire \ii06029|xy_net ;
    wire \ii06030|xy_net ;
    wire \ii06031|xy_net ;
    wire \ii06032|xy_net ;
    wire \ii06033|xy_net ;
    wire \ii06034|xy_net ;
    wire \ii06035|xy_net ;
    wire \ii06036|xy_net ;
    wire \ii06037|xy_net ;
    wire \ii06038|xy_net ;
    wire \ii06039|xy_net ;
    wire \ii06040|xy_net ;
    wire \ii06041|xy_net ;
    wire \ii06042|xy_net ;
    wire \ii06043|xy_net ;
    wire \ii06044|xy_net ;
    wire \ii06045|xy_net ;
    wire \ii06046|xy_net ;
    wire \ii06047|xy_net ;
    wire \ii06048|xy_net ;
    wire \ii06049|xy_net ;
    wire \ii06050|xy_net ;
    wire \ii06051|xy_net ;
    wire \ii06052|xy_net ;
    wire \ii06053|xy_net ;
    wire \ii06054|xy_net ;
    wire \ii06055|xy_net ;
    wire \ii06056|xy_net ;
    wire \ii06057|xy_net ;
    wire \ii06058|xy_net ;
    wire \ii06059|xy_net ;
    wire \ii06060|xy_net ;
    wire \ii06061|xy_net ;
    wire \ii06062|xy_net ;
    wire \ii06063|xy_net ;
    wire \ii06064|xy_net ;
    wire \ii06065|xy_net ;
    wire \ii06066|xy_net ;
    wire \ii06067|xy_net ;
    wire \ii06068|xy_net ;
    wire \ii06069|xy_net ;
    wire \ii06070|xy_net ;
    wire \ii06071|xy_net ;
    wire \ii06072|xy_net ;
    wire \ii06073|xy_net ;
    wire \ii06074|xy_net ;
    wire \ii06075|xy_net ;
    wire \ii06076|xy_net ;
    wire \ii06077|xy_net ;
    wire \ii06078|xy_net ;
    wire \ii06079|xy_net ;
    wire \ii06080|xy_net ;
    wire \ii06081|xy_net ;
    wire \ii06082|xy_net ;
    wire \ii06083|xy_net ;
    wire \ii06084|xy_net ;
    wire \ii06085|xy_net ;
    wire \ii06086|xy_net ;
    wire \ii06087|xy_net ;
    wire \ii06088|xy_net ;
    wire \ii06089|xy_net ;
    wire \ii06090|xy_net ;
    wire \ii06091|xy_net ;
    wire \ii06092|xy_net ;
    wire \ii06093|xy_net ;
    wire \ii06094|xy_net ;
    wire \ii06095|xy_net ;
    wire \ii06096|xy_net ;
    wire \ii06097|xy_net ;
    wire \ii06098|xy_net ;
    wire \ii06099|xy_net ;
    wire \ii06100|xy_net ;
    wire \ii06101|xy_net ;
    wire \ii06102|xy_net ;
    wire \ii06103|xy_net ;
    wire \ii06104|xy_net ;
    wire \ii06105|xy_net ;
    wire \ii06106|xy_net ;
    wire \ii06107|xy_net ;
    wire \ii06108|xy_net ;
    wire \ii06109|xy_net ;
    wire \ii06110|xy_net ;
    wire \ii06111_dup|xy_net ;
    wire \ii06111|xy_net ;
    wire \ii06112|xy_net ;
    wire \ii06113|xy_net ;
    wire \ii06114|xy_net ;
    wire \ii06115|xy_net ;
    wire \ii06116|xy_net ;
    wire \ii06117|xy_net ;
    wire \ii06118|xy_net ;
    wire \ii06119|xy_net ;
    wire \ii06120|xy_net ;
    wire \ii06121|xy_net ;
    wire \ii06122|xy_net ;
    wire \ii06123|xy_net ;
    wire \ii06124|xy_net ;
    wire \ii06125|xy_net ;
    wire \ii06126|xy_net ;
    wire \ii06127|xy_net ;
    wire \ii06128|xy_net ;
    wire \ii06129|xy_net ;
    wire \ii06130|xy_net ;
    wire \ii06131|xy_net ;
    wire \ii06132|xy_net ;
    wire \ii06133|xy_net ;
    wire \ii06134|xy_net ;
    wire \ii06135|xy_net ;
    wire \ii06136|xy_net ;
    wire \ii06137|xy_net ;
    wire \ii06138|xy_net ;
    wire \ii06139|xy_net ;
    wire \ii06140|xy_net ;
    wire \ii06141|xy_net ;
    wire \ii06142|xy_net ;
    wire \ii06143|xy_net ;
    wire \ii06144|xy_net ;
    wire \ii06145|xy_net ;
    wire \ii06146|xy_net ;
    wire \ii06147|xy_net ;
    wire \ii06148|xy_net ;
    wire \ii06149|xy_net ;
    wire \ii06150|xy_net ;
    wire \ii06151|xy_net ;
    wire \ii06152|xy_net ;
    wire \ii06153|xy_net ;
    wire \ii06154|xy_net ;
    wire \ii06155|xy_net ;
    wire \ii06156|xy_net ;
    wire \ii06157|xy_net ;
    wire \ii06158|xy_net ;
    wire \ii06159|xy_net ;
    wire \ii06160|xy_net ;
    wire \ii06161|xy_net ;
    wire \ii06162|xy_net ;
    wire \ii06163|xy_net ;
    wire \ii06164|xy_net ;
    wire \ii06165|xy_net ;
    wire \ii06166|xy_net ;
    wire \ii06167|xy_net ;
    wire \ii06168|xy_net ;
    wire \ii06169|xy_net ;
    wire \ii06170|xy_net ;
    wire \ii06171|xy_net ;
    wire \ii06172|xy_net ;
    wire \ii06173|xy_net ;
    wire \ii06174|xy_net ;
    wire \ii06175|xy_net ;
    wire \ii06176|xy_net ;
    wire \ii06177|xy_net ;
    wire \ii06178|xy_net ;
    wire \ii06179|xy_net ;
    wire \ii06180|xy_net ;
    wire \ii06181|xy_net ;
    wire \ii06182|xy_net ;
    wire \ii06183|xy_net ;
    wire \ii06184|xy_net ;
    wire \ii06185|xy_net ;
    wire \ii06186|xy_net ;
    wire \ii06187|xy_net ;
    wire \ii06188|xy_net ;
    wire \ii06189|xy_net ;
    wire \ii06190|xy_net ;
    wire \ii06191|xy_net ;
    wire \ii06192|xy_net ;
    wire \ii06193|xy_net ;
    wire \ii06194|xy_net ;
    wire \ii06195|xy_net ;
    wire \ii06196|xy_net ;
    wire \ii06197|xy_net ;
    wire \ii06198|xy_net ;
    wire \ii06199|xy_net ;
    wire \ii06200|xy_net ;
    wire \ii06201|xy_net ;
    wire \ii06202|xy_net ;
    wire \ii06203|xy_net ;
    wire \ii06204|xy_net ;
    wire \ii06205|xy_net ;
    wire \ii06206|xy_net ;
    wire \ii06207|xy_net ;
    wire \ii06208|xy_net ;
    wire \ii06209|xy_net ;
    wire \ii06210|xy_net ;
    wire \ii06211|xy_net ;
    wire \ii06212|xy_net ;
    wire \ii06213|xy_net ;
    wire \ii06214|xy_net ;
    wire \ii06215|xy_net ;
    wire \ii06216|xy_net ;
    wire \ii06217|xy_net ;
    wire \ii06218|xy_net ;
    wire \ii06219|xy_net ;
    wire \ii06220|xy_net ;
    wire \ii06221|xy_net ;
    wire \ii06222|xy_net ;
    wire \ii06223|xy_net ;
    wire \ii06224|xy_net ;
    wire \ii06225|xy_net ;
    wire \ii06226|xy_net ;
    wire \ii06227|xy_net ;
    wire \ii06228|xy_net ;
    wire \ii06229|xy_net ;
    wire \ii06230|xy_net ;
    wire \ii06231|xy_net ;
    wire \ii06232|xy_net ;
    wire \ii06233|xy_net ;
    wire \ii06234|xy_net ;
    wire \ii06235|xy_net ;
    wire \ii06236|xy_net ;
    wire \ii06237|xy_net ;
    wire \ii06238|xy_net ;
    wire \ii06239|xy_net ;
    wire \ii06240|xy_net ;
    wire \ii06241|xy_net ;
    wire \ii06242|xy_net ;
    wire \ii06243|xy_net ;
    wire \ii06244|xy_net ;
    wire \ii06245|xy_net ;
    wire \ii06246|xy_net ;
    wire \ii06247|xy_net ;
    wire \ii06248|xy_net ;
    wire \ii06249|xy_net ;
    wire \ii06250|xy_net ;
    wire \ii06251|xy_net ;
    wire \ii06252|xy_net ;
    wire \ii06253|xy_net ;
    wire \ii06255|xy_net ;
    wire \ii06256|xy_net ;
    wire \ii06257|xy_net ;
    wire \ii06258|xy_net ;
    wire \ii06259|xy_net ;
    wire \ii06260|xy_net ;
    wire \ii06261|xy_net ;
    wire \ii06262|xy_net ;
    wire \ii06263|xy_net ;
    wire \ii06264|xy_net ;
    wire \ii06265|xy_net ;
    wire \ii06266|xy_net ;
    wire \ii06267|xy_net ;
    wire \ii06268|xy_net ;
    wire \ii06269|xy_net ;
    wire \ii06270|xy_net ;
    wire \ii06271|xy_net ;
    wire \ii06272|xy_net ;
    wire \ii06273|xy_net ;
    wire \ii06274|xy_net ;
    wire \ii06275|xy_net ;
    wire \ii06276|xy_net ;
    wire \ii06277|xy_net ;
    wire \ii06278|xy_net ;
    wire \ii06279|xy_net ;
    wire \ii06280|xy_net ;
    wire \ii06281|xy_net ;
    wire \ii06282|xy_net ;
    wire \ii06283|xy_net ;
    wire \ii06284|xy_net ;
    wire \ii06285|xy_net ;
    wire \ii06286|xy_net ;
    wire \ii06287|xy_net ;
    wire \ii06288|xy_net ;
    wire \ii06289|xy_net ;
    wire \ii06290|xy_net ;
    wire \ii06291|xy_net ;
    wire \ii06292|xy_net ;
    wire \ii06293|xy_net ;
    wire \ii06294|xy_net ;
    wire \ii06295|xy_net ;
    wire \ii06296|xy_net ;
    wire \ii06297|xy_net ;
    wire \ii06298|xy_net ;
    wire \ii06299|xy_net ;
    wire \ii06300|xy_net ;
    wire \ii06301|xy_net ;
    wire \ii06302|xy_net ;
    wire \ii06303|xy_net ;
    wire \ii06304|xy_net ;
    wire \ii06305|xy_net ;
    wire \ii06306|xy_net ;
    wire \ii06307|xy_net ;
    wire \ii06308|xy_net ;
    wire \ii06309|xy_net ;
    wire \ii06310|xy_net ;
    wire \ii06311|xy_net ;
    wire \ii06312|xy_net ;
    wire \ii06313|xy_net ;
    wire \ii06314|xy_net ;
    wire \ii06315|xy_net ;
    wire \ii06316|xy_net ;
    wire \ii06317|xy_net ;
    wire \ii06318|xy_net ;
    wire \ii06319|xy_net ;
    wire \ii06320|xy_net ;
    wire \ii06321|xy_net ;
    wire \ii06322|xy_net ;
    wire \ii06323|xy_net ;
    wire \ii06324|xy_net ;
    wire \ii06325|xy_net ;
    wire \ii06326|xy_net ;
    wire \ii06327|xy_net ;
    wire \ii06328|xy_net ;
    wire \ii06329|xy_net ;
    wire \ii06330|xy_net ;
    wire \ii06331|xy_net ;
    wire \ii06332|xy_net ;
    wire \ii06333|xy_net ;
    wire \ii06334|xy_net ;
    wire \ii06335|xy_net ;
    wire \ii06336|xy_net ;
    wire \ii06337|xy_net ;
    wire \ii06338|xy_net ;
    wire \ii06339|xy_net ;
    wire \ii06340|xy_net ;
    wire \ii06341|xy_net ;
    wire \ii06342|xy_net ;
    wire \ii06343|xy_net ;
    wire \ii06344|xy_net ;
    wire \ii06345|xy_net ;
    wire \ii06346|xy_net ;
    wire \ii06347|xy_net ;
    wire \ii06348|xy_net ;
    wire \ii06349|xy_net ;
    wire \ii06350|xy_net ;
    wire \ii06351|xy_net ;
    wire \ii06352|xy_net ;
    wire \ii06353|xy_net ;
    wire \ii06354|xy_net ;
    wire \ii06355|xy_net ;
    wire \ii06356|xy_net ;
    wire \ii06357|xy_net ;
    wire \ii06358|xy_net ;
    wire \ii06359|xy_net ;
    wire \ii06360|xy_net ;
    wire \ii06361|xy_net ;
    wire \ii06362|xy_net ;
    wire \ii06363|xy_net ;
    wire \ii06364|xy_net ;
    wire \ii06365|xy_net ;
    wire \ii06366|xy_net ;
    wire \ii06367|xy_net ;
    wire \ii06368|xy_net ;
    wire \ii06369|xy_net ;
    wire \ii06370|xy_net ;
    wire \ii06371|xy_net ;
    wire \ii06372|xy_net ;
    wire \ii06373|xy_net ;
    wire \ii06374|xy_net ;
    wire \ii06375|xy_net ;
    wire \ii06376|xy_net ;
    wire \ii06377|xy_net ;
    wire \ii06378|xy_net ;
    wire \ii06379|xy_net ;
    wire \ii06380|xy_net ;
    wire \ii06381|xy_net ;
    wire \ii06382|xy_net ;
    wire \ii06383|xy_net ;
    wire \ii06384|xy_net ;
    wire \ii06385|xy_net ;
    wire \ii06386|xy_net ;
    wire \ii06387|xy_net ;
    wire \ii06388|xy_net ;
    wire \ii06389|xy_net ;
    wire \ii06390|xy_net ;
    wire \ii06391|xy_net ;
    wire \ii06392|xy_net ;
    wire \ii06393|xy_net ;
    wire \ii06394|xy_net ;
    wire \ii06395|xy_net ;
    wire \ii06396|xy_net ;
    wire \ii06397|xy_net ;
    wire \ii06398|xy_net ;
    wire \ii06399|xy_net ;
    wire \ii06400|xy_net ;
    wire \ii06401|xy_net ;
    wire \ii06402|xy_net ;
    wire \ii06403|xy_net ;
    wire \ii06404|xy_net ;
    wire \ii06405|xy_net ;
    wire \ii06406|xy_net ;
    wire \ii06407|xy_net ;
    wire \ii06408|xy_net ;
    wire \ii06409|xy_net ;
    wire \ii06410|xy_net ;
    wire \ii06411|xy_net ;
    wire \ii06412|xy_net ;
    wire \ii06413|xy_net ;
    wire \ii06414|xy_net ;
    wire \ii06415|xy_net ;
    wire \ii06416|xy_net ;
    wire \ii06417|xy_net ;
    wire \ii06418|xy_net ;
    wire \ii06419|xy_net ;
    wire \ii06420|xy_net ;
    wire \ii06421|xy_net ;
    wire \ii06422|xy_net ;
    wire \ii06423|xy_net ;
    wire \ii06424|xy_net ;
    wire \ii06425|xy_net ;
    wire \ii06426|xy_net ;
    wire \ii06427|xy_net ;
    wire \ii06428|xy_net ;
    wire \ii06429|xy_net ;
    wire \ii06430|xy_net ;
    wire \ii06431|xy_net ;
    wire \ii06432|xy_net ;
    wire \ii06433|xy_net ;
    wire \ii06434|xy_net ;
    wire \ii06435|xy_net ;
    wire \ii06436|xy_net ;
    wire \ii06437|xy_net ;
    wire \ii06438|xy_net ;
    wire \ii06439|xy_net ;
    wire \ii06440|xy_net ;
    wire \ii06441|xy_net ;
    wire \ii06442|xy_net ;
    wire \ii06443|xy_net ;
    wire \ii06444|xy_net ;
    wire \ii06445|xy_net ;
    wire \ii06446|xy_net ;
    wire \ii06447|xy_net ;
    wire \ii06448|xy_net ;
    wire \ii06449|xy_net ;
    wire \ii06450|xy_net ;
    wire \ii06451|xy_net ;
    wire \ii06452|xy_net ;
    wire \ii06453|xy_net ;
    wire \ii06454|xy_net ;
    wire \ii06455|xy_net ;
    wire \ii06456|xy_net ;
    wire \ii06457|xy_net ;
    wire \ii06458|xy_net ;
    wire \ii06459|xy_net ;
    wire \ii06460|xy_net ;
    wire \ii06461|xy_net ;
    wire \ii06487|xy_net ;
    wire \ii06488|xy_net ;
    wire \ii06560|xy_net ;
    wire \ii06561|xy_net ;
    wire \ii06562|xy_net ;
    wire \ii06585|xy_net ;
    wire \ii06586|xy_net ;
    wire \ii06587|xy_net ;
    wire \io_CLK_25M_inst|f_id[0]_net ;
    wire \io_RST_N_inst|f_id[0]_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[10]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[12]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[13]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[14]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[15]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[16]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[17]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[18]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[19]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[20]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[21]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[22]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[23]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[24]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[25]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[26]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[3]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[4]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[5]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ;
    wire \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net ;
    wire \led_ctrl_ins_tem_led_reg|qx_net ;
    wire \u_FDMA_axi_araddr_reg[0]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[10]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[11]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[12]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[13]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[14]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[15]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[16]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[17]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[18]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[19]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[1]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[20]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[21]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[22]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[23]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[24]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[25]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[26]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[27]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[28]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[29]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[2]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[30]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[31]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[3]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[4]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[5]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[6]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[7]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[8]|qx_net ;
    wire \u_FDMA_axi_araddr_reg[9]|qx_net ;
    wire \u_FDMA_axi_arvalid_reg|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[0]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[10]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[11]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[12]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[13]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[14]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[15]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[16]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[17]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[18]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[19]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[1]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[20]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[21]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[22]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[23]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[24]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[25]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[26]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[27]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[28]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[29]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[2]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[30]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[31]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[3]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[4]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[5]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[6]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[7]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[8]|qx_net ;
    wire \u_FDMA_axi_awaddr_reg[9]|qx_net ;
    wire \u_FDMA_axi_awvalid_reg|qx_net ;
    wire \u_FDMA_axi_rready_reg|qx_net ;
    wire \u_FDMA_axi_rstart_locked_r1_reg|qx_net ;
    wire \u_FDMA_axi_rstart_locked_r2_reg|qx_net ;
    wire \u_FDMA_axi_rstart_locked_reg|qx_net ;
    wire \u_FDMA_axi_wstart_locked_r1_reg|qx_net ;
    wire \u_FDMA_axi_wstart_locked_r2_reg|qx_net ;
    wire \u_FDMA_axi_wstart_locked_reg|qx_net ;
    wire \u_FDMA_axi_wvalid_reg|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[10]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[11]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[12]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[13]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[14]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[15]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[1]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[2]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[3]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[4]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[5]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[6]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[7]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[8]|qx_net ;
    wire \u_FDMA_fdma_rleft_cnt_reg[9]|qx_net ;
    wire \u_FDMA_fdma_rstart_locked_reg|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[10]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[11]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[12]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[13]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[14]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[15]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[1]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[2]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[3]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[4]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[5]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[6]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[7]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[8]|qx_net ;
    wire \u_FDMA_fdma_wleft_cnt_reg[9]|qx_net ;
    wire \u_FDMA_fdma_wstart_locked_reg|qx_net ;
    wire \u_FDMA_rburst_cnt_reg[0]|qx_net ;
    wire \u_FDMA_rburst_cnt_reg[1]|qx_net ;
    wire \u_FDMA_rburst_cnt_reg[2]|qx_net ;
    wire \u_FDMA_rburst_cnt_reg[3]|qx_net ;
    wire \u_FDMA_rburst_cnt_reg[4]|qx_net ;
    wire \u_FDMA_rburst_cnt_reg[5]|qx_net ;
    wire \u_FDMA_rburst_cnt_reg[6]|qx_net ;
    wire \u_FDMA_rburst_cnt_reg[7]|qx_net ;
    wire \u_FDMA_rburst_cnt_reg[8]|qx_net ;
    wire \u_FDMA_rburst_len_reg[0]|qx_net ;
    wire \u_FDMA_rburst_len_reg[1]|qx_net ;
    wire \u_FDMA_rburst_len_reg[2]|qx_net ;
    wire \u_FDMA_rburst_len_reg[3]|qx_net ;
    wire \u_FDMA_rburst_len_reg[4]|qx_net ;
    wire \u_FDMA_rburst_len_req_reg|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[10]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[11]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[12]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[13]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[14]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[15]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[1]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[2]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[3]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[4]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[5]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[6]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[7]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[8]|qx_net ;
    wire \u_FDMA_rfdma_cnt_reg[9]|qx_net ;
    wire \u_FDMA_wburst_cnt_reg[0]|qx_net ;
    wire \u_FDMA_wburst_cnt_reg[1]|qx_net ;
    wire \u_FDMA_wburst_cnt_reg[2]|qx_net ;
    wire \u_FDMA_wburst_cnt_reg[3]|qx_net ;
    wire \u_FDMA_wburst_cnt_reg[4]|qx_net ;
    wire \u_FDMA_wburst_cnt_reg[5]|qx_net ;
    wire \u_FDMA_wburst_cnt_reg[6]|qx_net ;
    wire \u_FDMA_wburst_cnt_reg[7]|qx_net ;
    wire \u_FDMA_wburst_cnt_reg[8]|qx_net ;
    wire \u_FDMA_wburst_len_reg[0]|qx_net ;
    wire \u_FDMA_wburst_len_reg[1]|qx_net ;
    wire \u_FDMA_wburst_len_reg[2]|qx_net ;
    wire \u_FDMA_wburst_len_reg[3]|qx_net ;
    wire \u_FDMA_wburst_len_reg[4]|qx_net ;
    wire \u_FDMA_wburst_len_req_reg|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[10]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[11]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[12]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[13]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[14]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[15]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[1]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[2]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[3]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[4]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[5]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[6]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[7]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[8]|qx_net ;
    wire \u_FDMA_wfdma_cnt_reg[9]|qx_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[0]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1000]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1001]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1002]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1003]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1004]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1005]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1006]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1007]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1008]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1009]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[100]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1010]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1011]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1012]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1013]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1014]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1015]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1016]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1017]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1018]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1019]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[101]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1020]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1021]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1022]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1023]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1024]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1025]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1026]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1027]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1028]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1029]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[102]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1030]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1031]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1032]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1033]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1034]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1035]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1036]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1037]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1038]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1039]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[103]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1040]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1041]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1042]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1043]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1044]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1045]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1046]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1047]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1048]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1049]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[104]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1050]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1051]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1052]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1053]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1054]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1055]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1056]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1057]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1058]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1059]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[105]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1060]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1061]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1062]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1063]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1064]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1065]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1066]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1067]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1068]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1069]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[106]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1070]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1071]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1072]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1073]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1074]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1075]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1076]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1077]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1078]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1079]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[107]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1080]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1081]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1082]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1083]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1084]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1085]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1086]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1087]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1088]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1089]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[108]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1090]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1091]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1092]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1093]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1094]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1095]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1096]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1097]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1098]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1099]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[109]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[10]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1100]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1101]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1102]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1103]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1104]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1105]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1106]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1107]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1108]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1109]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[110]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1110]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1111]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1112]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1113]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1114]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1115]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1116]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1117]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1118]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1119]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[111]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1120]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1121]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1122]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1123]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1124]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1125]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1126]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1127]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1128]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1129]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[112]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1130]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1131]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1132]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1133]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1134]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1135]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1136]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1137]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1138]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1139]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[113]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1140]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1141]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1142]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1143]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1144]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1145]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1146]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1147]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1148]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1149]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[114]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1150]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1151]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1152]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1153]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1154]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1155]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1156]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1157]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1158]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1159]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[115]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1160]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1161]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1162]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1163]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1164]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1165]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1166]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1167]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1168]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1169]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[116]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1170]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1171]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1172]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1173]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1174]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1175]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1176]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1177]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1178]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1179]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[117]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1180]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1181]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1182]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1183]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1184]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1185]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1186]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1187]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1188]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1189]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[118]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1190]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1191]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1192]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1193]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1194]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1195]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1196]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1197]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1198]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1199]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[119]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[11]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1200]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1201]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1202]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1203]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1204]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1205]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1206]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1207]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1208]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1209]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[120]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1210]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1211]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1212]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1213]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1214]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1215]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1216]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1217]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1218]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1219]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[121]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1220]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1221]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1222]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1223]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1224]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1225]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1226]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1227]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1228]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1229]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[122]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1230]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1231]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1232]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1233]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1234]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1235]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1236]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1237]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1238]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1239]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[123]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1240]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1241]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1242]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1243]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1244]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1245]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1246]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1247]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1248]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1249]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[124]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1250]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1251]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1252]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1253]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1254]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1255]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1256]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1257]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1258]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1259]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[125]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1260]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1261]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1262]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1263]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1264]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1265]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1266]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1267]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1268]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1269]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[126]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1270]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1271]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1272]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1273]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1274]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1275]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1276]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1277]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1278]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1279]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[127]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1280]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1281]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1282]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1283]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1284]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1285]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1286]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1287]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1288]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1289]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[128]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1290]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1291]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1292]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1293]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1294]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1295]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1296]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1297]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1298]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1299]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[129]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[12]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1300]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1301]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1302]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1303]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1304]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1305]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1306]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1307]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1308]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1309]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[130]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1310]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1311]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1312]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1313]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1314]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1315]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1316]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1317]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1318]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1319]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[131]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1320]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1321]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1322]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1323]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1324]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1325]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1326]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1327]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1328]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1329]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[132]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1330]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1331]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1332]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1333]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1334]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1335]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1336]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1337]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1338]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1339]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[133]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1340]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1341]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1342]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1343]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1344]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1345]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1346]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1347]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1348]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1349]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[134]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1350]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1351]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1352]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1353]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1354]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1355]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1356]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1357]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1358]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1359]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[135]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1360]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1361]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1362]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1363]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1364]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1365]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1366]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1367]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1368]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1369]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[136]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1370]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1371]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1372]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1373]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1374]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1375]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1376]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1377]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1378]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1379]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[137]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1380]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1381]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1382]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1383]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1384]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1385]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1386]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1387]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1388]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1389]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[138]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1390]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1391]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1392]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1393]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1394]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1395]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1396]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1397]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1398]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1399]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[139]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[13]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1400]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1401]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1402]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1403]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1404]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1405]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1406]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1407]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1408]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1409]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[140]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1410]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1411]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1412]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1413]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1414]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1415]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1416]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1417]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1418]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1419]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[141]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1420]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1421]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1422]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1423]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1424]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1425]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1426]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1427]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1428]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1429]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[142]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1430]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1431]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1432]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1433]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1434]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1435]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1436]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1437]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1438]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1439]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[143]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1440]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1441]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1442]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1443]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1444]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1445]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1446]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1447]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1448]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1449]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[144]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1450]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1451]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1452]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1453]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1454]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1455]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1456]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1457]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1458]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1459]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[145]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1460]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1461]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1462]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1463]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1464]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1465]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1466]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1467]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1468]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1469]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[146]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1470]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1471]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1472]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1473]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1474]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1475]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1476]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1477]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1478]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1479]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[147]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1480]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1481]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1482]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1483]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1484]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1485]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1486]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1487]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1488]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1489]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[148]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1490]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1491]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1492]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1493]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1494]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1495]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1496]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1497]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1498]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1499]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[149]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[14]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1500]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1501]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1502]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1503]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1504]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1505]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1506]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1507]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1508]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1509]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[150]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1510]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1511]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1512]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1513]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1514]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1515]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1516]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1517]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1518]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1519]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[151]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1520]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1521]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1522]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1523]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1524]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1525]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1526]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1527]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1528]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1529]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[152]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1530]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1531]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1532]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1533]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1534]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1535]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1536]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1537]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1538]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1539]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[153]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1540]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1541]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1542]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1543]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1544]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1545]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1546]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1547]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1548]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1549]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[154]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1550]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1551]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1552]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1553]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1554]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1555]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1556]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1557]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1558]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1559]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[155]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1560]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1561]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1562]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1563]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1564]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1565]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1566]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1567]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1568]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1569]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[156]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1570]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1571]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1572]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1573]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1574]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1575]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1576]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1577]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1578]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1579]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[157]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1580]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1581]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1582]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1583]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1584]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1585]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1586]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1587]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1588]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1589]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[158]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1590]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1591]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1592]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1593]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1594]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1595]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1596]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1597]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1598]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1599]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[159]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[15]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1600]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1601]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1602]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1603]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1604]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1605]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1606]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1607]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1608]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1609]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[160]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1610]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1611]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1612]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1613]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1614]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1615]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1616]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1617]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1618]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1619]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[161]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1620]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1621]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1622]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1623]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1624]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1625]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1626]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1627]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1628]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1629]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[162]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1630]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1631]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1632]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1633]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1634]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1635]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1636]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1637]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1638]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1639]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[163]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1640]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1641]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1642]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1643]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1644]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1645]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1646]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1647]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1648]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1649]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[164]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1650]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1651]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1652]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1653]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1654]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1655]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1656]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1657]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1658]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1659]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[165]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1660]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1661]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1662]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1663]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1664]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1665]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1666]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1667]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1668]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1669]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[166]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1670]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1671]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1672]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1673]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1674]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1675]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1676]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1677]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1678]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1679]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[167]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1680]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1681]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1682]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1683]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1684]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1685]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1686]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1687]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1688]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1689]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[168]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1690]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1691]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1692]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1693]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1694]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1695]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1696]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1697]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1698]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1699]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[169]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[16]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1700]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1701]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1702]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1703]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1704]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1705]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1706]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1707]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1708]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1709]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[170]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1710]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1711]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1712]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1713]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1714]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1715]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1716]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1717]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1718]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1719]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[171]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1720]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1721]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1722]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1723]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1724]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1725]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1726]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1727]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1728]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1729]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[172]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1730]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1731]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1732]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1733]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1734]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1735]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1736]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1737]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1738]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1739]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[173]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1740]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1741]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1742]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1743]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1744]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1745]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1746]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1747]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1748]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1749]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[174]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1750]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1751]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1752]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1753]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1754]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1755]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1756]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1757]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1758]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1759]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[175]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1760]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1761]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1762]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1763]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1764]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1765]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1766]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1767]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1768]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1769]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[176]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1770]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1771]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1772]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1773]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1774]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1775]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1776]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1777]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1778]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1779]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[177]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1780]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1781]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1782]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1783]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1784]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1785]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1786]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1787]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1788]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1789]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[178]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1790]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1791]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1792]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1793]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1794]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1795]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1796]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1797]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1798]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1799]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[179]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[17]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1800]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1801]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1802]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1803]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1804]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1805]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1806]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1807]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1808]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1809]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[180]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1810]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1811]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1812]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1813]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1814]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1815]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1816]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1817]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1818]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1819]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[181]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1820]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1821]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1822]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1823]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1824]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1825]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1826]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1827]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1828]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1829]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[182]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1830]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1831]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1832]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1833]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1834]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1835]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1836]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1837]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1838]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1839]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[183]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1840]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1841]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1842]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1843]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1844]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1845]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1846]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1847]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1848]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1849]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[184]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1850]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1851]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1852]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1853]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1854]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1855]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1856]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1857]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1858]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1859]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[185]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1860]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1861]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1862]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1863]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1864]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1865]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1866]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1867]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1868]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1869]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[186]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1870]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1871]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1872]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1873]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1874]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1875]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1876]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1877]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1878]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1879]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[187]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1880]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1881]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1882]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1883]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1884]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1885]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1886]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1887]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1888]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1889]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[188]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1890]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1891]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1892]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1893]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1894]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1895]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1896]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1897]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1898]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1899]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[189]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[18]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1900]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1901]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1902]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1903]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1904]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1905]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1906]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1907]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1908]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1909]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[190]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1910]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1911]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1912]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1913]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1914]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1915]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1916]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1917]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1918]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1919]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[191]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1920]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1921]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1922]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1923]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1924]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1925]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1926]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1927]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1928]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1929]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[192]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1930]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1931]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1932]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1933]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1934]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1935]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1936]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1937]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1938]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1939]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[193]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1940]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1941]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1942]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1943]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1944]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1945]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1946]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1947]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1948]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1949]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[194]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1950]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1951]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1952]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1953]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1954]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1955]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1956]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1957]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1958]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1959]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[195]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1960]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1961]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1962]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1963]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1964]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1965]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1966]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1967]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1968]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1969]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[196]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1970]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1971]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1972]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1973]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1974]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1975]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1976]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1977]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1978]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1979]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[197]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1980]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1981]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1982]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1983]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1984]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1985]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1986]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1987]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1988]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1989]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[198]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1990]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1991]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1992]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1993]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1994]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1995]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1996]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1997]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1998]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1999]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[199]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[19]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2000]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2001]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2002]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2003]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2004]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2005]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2006]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2007]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2008]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2009]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[200]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2010]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2011]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2012]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2013]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2014]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2015]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2016]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2017]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2018]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2019]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[201]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2020]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2021]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2022]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2023]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2024]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2025]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2026]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2027]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2028]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2029]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[202]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2030]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2031]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2032]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2033]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2034]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2035]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2036]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2037]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2038]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2039]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[203]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2040]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2041]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2042]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2043]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2044]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2045]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2046]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2047]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[204]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[205]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[206]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[207]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[208]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[209]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[20]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[210]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[211]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[212]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[213]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[214]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[215]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[216]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[217]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[218]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[219]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[21]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[220]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[221]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[222]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[223]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[224]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[225]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[226]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[227]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[228]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[229]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[22]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[230]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[231]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[232]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[233]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[234]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[235]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[236]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[237]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[238]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[239]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[23]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[240]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[241]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[242]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[243]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[244]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[245]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[246]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[247]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[248]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[249]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[24]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[250]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[251]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[252]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[253]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[254]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[255]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[256]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[257]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[258]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[259]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[25]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[260]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[261]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[262]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[263]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[264]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[265]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[266]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[267]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[268]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[269]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[26]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[270]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[271]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[272]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[273]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[274]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[275]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[276]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[277]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[278]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[279]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[27]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[280]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[281]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[282]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[283]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[284]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[285]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[286]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[287]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[288]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[289]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[28]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[290]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[291]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[292]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[293]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[294]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[295]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[296]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[297]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[298]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[299]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[29]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[300]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[301]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[302]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[303]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[304]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[305]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[306]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[307]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[308]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[309]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[30]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[310]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[311]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[312]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[313]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[314]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[315]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[316]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[317]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[318]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[319]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[31]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[320]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[321]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[322]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[323]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[324]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[325]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[326]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[327]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[328]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[329]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[32]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[330]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[331]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[332]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[333]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[334]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[335]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[336]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[337]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[338]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[339]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[33]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[340]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[341]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[342]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[343]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[344]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[345]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[346]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[347]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[348]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[349]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[34]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[350]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[351]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[352]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[353]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[354]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[355]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[356]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[357]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[358]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[359]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[35]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[360]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[361]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[362]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[363]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[364]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[365]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[366]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[367]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[368]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[369]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[36]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[370]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[371]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[372]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[373]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[374]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[375]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[376]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[377]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[378]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[379]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[37]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[380]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[381]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[382]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[383]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[384]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[385]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[386]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[387]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[388]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[389]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[38]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[390]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[391]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[392]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[393]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[394]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[395]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[396]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[397]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[398]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[399]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[39]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[3]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[400]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[401]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[402]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[403]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[404]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[405]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[406]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[407]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[408]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[409]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[40]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[410]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[411]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[412]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[413]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[414]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[415]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[416]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[417]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[418]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[419]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[41]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[420]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[421]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[422]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[423]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[424]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[425]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[426]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[427]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[428]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[429]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[42]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[430]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[431]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[432]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[433]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[434]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[435]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[436]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[437]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[438]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[439]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[43]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[440]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[441]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[442]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[443]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[444]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[445]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[446]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[447]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[448]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[449]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[44]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[450]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[451]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[452]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[453]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[454]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[455]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[456]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[457]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[458]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[459]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[45]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[460]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[461]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[462]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[463]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[464]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[465]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[466]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[467]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[468]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[469]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[46]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[470]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[471]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[472]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[473]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[474]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[475]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[476]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[477]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[478]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[479]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[47]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[480]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[481]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[482]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[483]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[484]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[485]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[486]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[487]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[488]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[489]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[48]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[490]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[491]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[492]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[493]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[494]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[495]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[496]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[497]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[498]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[499]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[49]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[4]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[500]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[501]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[502]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[503]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[504]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[505]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[506]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[507]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[508]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[509]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[50]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[510]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[511]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[512]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[513]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[514]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[515]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[516]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[517]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[518]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[519]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[51]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[520]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[521]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[522]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[523]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[524]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[525]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[526]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[527]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[528]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[529]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[52]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[530]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[531]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[532]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[533]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[534]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[535]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[536]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[537]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[538]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[539]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[53]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[540]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[541]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[542]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[543]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[544]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[545]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[546]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[547]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[548]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[549]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[54]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[550]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[551]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[552]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[553]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[554]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[555]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[556]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[557]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[558]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[559]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[55]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[560]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[561]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[562]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[563]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[564]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[565]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[566]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[567]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[568]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[569]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[56]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[570]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[571]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[572]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[573]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[574]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[575]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[576]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[577]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[578]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[579]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[57]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[580]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[581]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[582]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[583]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[584]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[585]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[586]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[587]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[588]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[589]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[58]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[590]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[591]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[592]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[593]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[594]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[595]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[596]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[597]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[598]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[599]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[59]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[5]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[600]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[601]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[602]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[603]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[604]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[605]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[606]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[607]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[608]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[609]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[60]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[610]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[611]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[612]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[613]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[614]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[615]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[616]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[617]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[618]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[619]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[61]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[620]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[621]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[622]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[623]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[624]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[625]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[626]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[627]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[628]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[629]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[62]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[630]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[631]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[632]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[633]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[634]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[635]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[636]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[637]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[638]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[639]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[63]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[640]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[641]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[642]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[643]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[644]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[645]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[646]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[647]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[648]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[649]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[64]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[650]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[651]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[652]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[653]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[654]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[655]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[656]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[657]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[658]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[659]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[65]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[660]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[661]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[662]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[663]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[664]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[665]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[666]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[667]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[668]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[669]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[66]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[670]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[671]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[672]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[673]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[674]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[675]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[676]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[677]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[678]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[679]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[67]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[680]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[681]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[682]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[683]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[684]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[685]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[686]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[687]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[688]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[689]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[68]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[690]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[691]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[692]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[693]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[694]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[695]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[696]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[697]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[698]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[699]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[69]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[6]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[700]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[701]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[702]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[703]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[704]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[705]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[706]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[707]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[708]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[709]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[70]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[710]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[711]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[712]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[713]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[714]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[715]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[716]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[717]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[718]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[719]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[71]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[720]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[721]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[722]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[723]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[724]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[725]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[726]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[727]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[728]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[729]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[72]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[730]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[731]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[732]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[733]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[734]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[735]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[736]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[737]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[738]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[739]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[73]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[740]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[741]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[742]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[743]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[744]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[745]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[746]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[747]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[748]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[749]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[74]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[750]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[751]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[752]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[753]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[754]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[755]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[756]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[757]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[758]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[759]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[75]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[760]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[761]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[762]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[763]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[764]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[765]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[766]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[767]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[768]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[769]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[76]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[770]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[771]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[772]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[773]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[774]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[775]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[776]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[777]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[778]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[779]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[77]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[780]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[781]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[782]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[783]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[784]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[785]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[786]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[787]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[788]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[789]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[78]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[790]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[791]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[792]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[793]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[794]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[795]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[796]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[797]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[798]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[799]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[79]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[7]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[800]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[801]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[802]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[803]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[804]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[805]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[806]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[807]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[808]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[809]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[80]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[810]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[811]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[812]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[813]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[814]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[815]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[816]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[817]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[818]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[819]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[81]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[820]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[821]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[822]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[823]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[824]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[825]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[826]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[827]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[828]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[829]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[82]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[830]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[831]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[832]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[833]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[834]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[835]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[836]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[837]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[838]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[839]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[83]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[840]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[841]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[842]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[843]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[844]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[845]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[846]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[847]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[848]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[849]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[84]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[850]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[851]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[852]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[853]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[854]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[855]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[856]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[857]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[858]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[859]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[85]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[860]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[861]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[862]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[863]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[864]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[865]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[866]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[867]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[868]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[869]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[86]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[870]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[871]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[872]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[873]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[874]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[875]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[876]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[877]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[878]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[879]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[87]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[880]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[881]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[882]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[883]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[884]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[885]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[886]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[887]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[888]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[889]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[88]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[890]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[891]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[892]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[893]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[894]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[895]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[896]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[897]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[898]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[899]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[89]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[8]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[900]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[901]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[902]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[903]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[904]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[905]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[906]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[907]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[908]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[909]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[90]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[910]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[911]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[912]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[913]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[914]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[915]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[916]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[917]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[918]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[919]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[91]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[920]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[921]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[922]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[923]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[924]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[925]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[926]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[927]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[928]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[929]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[92]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[930]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[931]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[932]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[933]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[934]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[935]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[936]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[937]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[938]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[939]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[93]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[940]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[941]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[942]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[943]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[944]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[945]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[946]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[947]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[948]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[949]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[94]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[950]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[951]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[952]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[953]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[954]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[955]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[956]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[957]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[958]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[959]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[95]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[960]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[961]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[962]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[963]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[964]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[965]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[966]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[967]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[968]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[969]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[96]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[970]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[971]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[972]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[973]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[974]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[975]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[976]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[977]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[978]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[979]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[97]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[980]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[981]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[982]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[983]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[984]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[985]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[986]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[987]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[988]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[989]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[98]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[990]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[991]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[992]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[993]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[994]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[995]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[996]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[997]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[998]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[999]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[99]_net ;
    wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[9]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc_crg|axi_port00_aclk_net ;
    wire \u_ddr_v1_u_inst_u_ddrc_crg|axi_port00_arstn_net ;
    wire \u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net ;
    wire \u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_arstn_net ;
    wire \u_ddr_v1_u_inst_u_ddrc_crg|bypasspll_mc_clk_x4_net ;
    wire \u_ddr_v1_u_inst_u_ddrc_crg|mc_clk_net ;
    wire \u_ddr_v1_u_inst_u_ddrc_crg|mc_rstn_net ;
    wire \u_ddr_v1_u_inst_u_ddrc_crg|x0_async_clk_net ;
    wire \u_ddr_v1_u_inst_u_ddrc_crg|x1_async_clk_net ;
    wire \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|gating_mc_clk_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[168]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[169]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[25]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[26]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[0]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1000]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1001]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1002]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1003]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1004]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1005]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1006]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1007]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1008]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1009]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[100]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1010]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1011]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1012]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1013]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1014]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1015]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1016]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1017]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1018]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1019]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[101]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1020]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1021]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1022]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1023]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1024]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1025]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1026]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1027]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1028]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1029]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[102]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1030]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1031]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1032]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1033]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1034]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1035]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1036]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1037]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1038]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1039]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[103]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1040]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1041]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1042]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1043]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1044]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1045]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1046]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1047]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1048]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1049]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[104]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1050]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1051]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1052]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1053]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1054]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1055]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1056]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1057]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1058]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1059]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[105]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1060]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1061]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1062]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1063]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1064]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1065]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1066]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1067]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1068]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1069]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[106]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1070]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1071]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1072]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1073]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1074]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1075]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1076]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1077]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1078]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1079]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[107]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1080]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1081]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1082]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1083]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1084]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1085]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1086]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1087]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1088]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1089]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[108]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1090]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1091]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1092]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1093]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1094]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1095]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1096]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1097]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1098]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1099]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[109]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[10]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1100]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1101]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1102]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1103]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1104]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1105]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1106]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1107]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1108]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1109]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[110]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1110]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1111]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1112]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1113]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1114]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1115]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1116]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1117]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1118]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1119]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[111]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1120]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1121]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1122]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1123]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1124]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1125]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1126]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1127]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1128]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1129]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[112]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1130]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1131]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1132]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1133]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1134]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1135]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1136]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1137]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1138]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1139]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[113]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1140]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1141]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1142]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1143]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1144]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1145]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1146]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1147]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1148]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1149]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[114]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1150]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1151]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1152]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1153]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1154]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1155]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1156]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1157]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1158]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1159]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[115]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1160]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1161]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1162]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1163]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1164]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1165]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1166]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1167]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1168]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1169]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[116]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1170]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1171]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1172]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1173]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1174]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1175]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1176]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1177]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1178]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1179]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[117]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1180]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1181]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1182]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1183]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1184]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1185]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1186]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1187]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1188]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1189]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[118]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1190]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1191]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1192]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1193]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1194]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1195]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1196]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1197]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1198]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1199]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[119]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[11]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1200]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1201]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1202]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1203]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1204]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1205]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1206]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1207]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1208]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1209]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[120]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1210]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1211]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1212]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1213]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1214]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1215]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1216]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1217]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1218]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1219]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[121]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1220]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1221]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1222]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1223]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1224]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1225]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1226]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1227]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1228]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1229]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[122]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1230]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1231]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1232]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1233]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1234]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1235]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1236]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1237]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1238]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1239]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[123]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1240]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1241]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1242]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1243]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1244]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1245]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1246]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1247]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1248]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1249]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[124]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1250]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1251]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1252]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1253]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1254]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1255]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1256]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1257]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1258]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1259]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[125]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1260]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1261]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1262]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1263]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1264]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1265]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1266]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1267]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1268]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1269]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[126]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1270]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1271]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1272]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1273]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1274]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1275]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1276]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1277]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1278]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1279]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[127]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1280]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1281]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1282]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1283]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1284]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1285]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1286]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1287]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1288]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1289]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[128]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1290]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1291]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1292]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1293]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1294]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1295]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1296]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1297]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1298]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1299]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[129]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[12]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1300]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1301]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1302]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1303]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1304]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1305]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1306]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1307]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1308]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1309]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[130]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1310]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1311]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1312]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1313]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1314]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1315]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1316]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1317]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1318]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1319]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[131]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1320]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1321]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1322]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1323]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1324]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1325]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1326]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1327]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1328]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1329]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[132]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1330]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1331]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1332]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1333]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1334]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1335]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1336]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1337]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1338]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1339]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[133]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1340]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1341]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1342]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1343]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1344]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1345]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1346]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1347]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1348]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1349]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[134]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1350]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1351]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1352]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1353]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1354]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1355]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1356]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1357]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1358]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1359]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[135]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1360]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1361]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1362]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1363]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1364]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1365]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1366]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1367]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1368]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1369]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[136]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1370]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1371]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1372]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1373]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1374]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1375]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1376]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1377]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1378]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1379]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[137]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1380]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1381]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1382]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1383]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1384]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1385]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1386]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1387]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1388]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1389]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[138]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1390]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1391]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1392]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1393]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1394]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1395]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1396]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1397]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1398]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1399]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[139]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[13]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1400]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1401]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1402]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1403]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1404]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1405]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1406]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1407]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1408]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1409]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[140]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1410]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1411]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1412]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1413]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1414]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1415]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1416]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1417]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1418]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1419]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[141]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1420]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1421]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1422]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1423]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1424]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1425]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1426]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1427]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1428]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1429]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[142]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1430]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1431]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1432]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1433]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1434]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1435]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1436]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1437]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1438]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1439]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[143]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1440]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1441]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1442]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1443]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1444]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1445]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1446]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1447]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1448]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1449]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[144]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1450]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1451]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1452]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1453]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1454]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1455]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1456]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1457]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1458]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1459]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[145]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1460]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1461]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1462]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1463]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1464]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1465]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1466]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1467]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1468]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1469]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[146]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1470]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1471]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1472]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1473]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1474]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1475]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1476]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1477]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1478]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1479]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[147]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1480]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1481]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1482]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1483]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1484]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1485]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1486]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1487]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1488]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1489]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[148]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1490]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1491]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1492]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1493]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1494]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1495]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1496]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1497]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1498]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1499]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[149]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[14]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1500]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1501]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1502]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1503]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1504]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1505]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1506]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1507]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1508]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1509]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[150]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1510]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1511]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1512]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1513]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1514]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1515]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1516]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1517]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1518]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1519]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[151]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1520]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1521]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1522]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1523]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1524]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1525]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1526]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1527]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1528]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1529]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[152]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1530]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1531]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1532]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1533]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1534]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1535]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1536]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1537]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1538]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1539]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[153]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1540]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1541]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1542]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1543]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1544]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1545]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1546]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1547]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1548]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1549]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[154]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1550]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1551]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1552]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1553]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1554]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1555]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1556]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1557]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1558]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1559]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[155]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1560]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1561]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1562]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1563]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1564]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1565]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1566]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1567]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1568]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1569]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[156]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1570]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1571]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1572]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1573]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1574]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1575]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1576]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1577]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1578]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1579]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[157]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1580]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1581]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1582]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1583]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1584]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1585]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1586]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1587]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1588]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1589]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[158]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1590]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1591]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1592]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1593]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1594]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1595]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1596]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1597]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1598]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1599]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[159]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[15]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1600]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1601]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1602]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1603]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1604]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1605]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1606]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1607]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1608]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1609]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[160]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1610]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1611]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1612]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1613]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1614]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1615]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1616]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1617]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1618]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1619]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[161]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1620]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1621]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1622]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1623]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1624]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1625]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1626]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1627]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1628]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1629]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[162]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1630]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1631]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1632]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1633]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1634]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1635]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1636]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1637]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1638]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1639]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[163]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1640]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1641]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1642]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1643]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1644]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1645]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1646]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1647]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1648]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1649]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[164]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1650]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1651]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1652]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1653]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1654]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1655]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1656]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1657]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1658]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1659]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[165]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1660]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1661]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1662]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1663]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1664]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1665]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1666]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1667]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1668]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1669]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[166]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1670]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1671]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1672]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1673]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1674]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1675]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1676]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1677]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1678]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1679]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[167]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1680]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1681]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1682]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1683]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1684]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1685]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1686]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1687]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1688]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1689]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[168]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1690]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1691]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1692]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1693]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1694]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1695]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1696]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1697]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1698]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1699]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[169]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[16]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1700]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1701]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1702]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1703]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1704]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1705]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1706]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1707]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1708]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1709]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[170]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1710]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1711]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1712]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1713]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1714]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1715]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1716]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1717]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1718]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1719]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[171]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1720]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1721]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1722]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1723]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1724]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1725]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1726]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1727]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1728]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1729]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[172]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1730]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1731]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1732]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1733]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1734]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1735]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1736]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1737]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1738]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1739]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[173]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1740]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1741]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1742]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1743]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1744]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1745]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1746]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1747]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1748]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1749]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[174]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1750]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1751]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1752]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1753]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1754]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1755]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1756]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1757]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1758]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1759]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[175]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1760]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1761]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1762]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1763]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1764]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1765]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1766]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1767]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1768]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1769]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[176]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1770]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1771]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1772]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1773]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1774]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1775]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1776]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1777]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1778]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1779]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[177]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1780]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1781]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1782]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1783]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1784]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1785]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1786]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1787]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1788]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1789]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[178]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1790]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1791]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1792]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1793]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1794]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1795]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1796]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1797]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1798]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1799]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[179]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[17]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1800]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1801]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1802]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1803]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1804]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1805]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1806]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1807]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1808]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1809]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[180]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1810]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1811]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1812]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1813]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1814]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1815]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1816]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1817]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1818]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1819]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[181]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1820]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1821]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1822]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1823]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1824]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1825]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1826]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1827]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1828]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1829]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[182]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1830]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1831]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1832]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1833]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1834]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1835]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1836]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1837]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1838]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1839]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[183]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1840]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1841]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1842]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1843]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1844]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1845]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1846]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1847]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1848]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1849]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[184]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1850]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1851]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1852]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1853]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1854]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1855]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1856]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1857]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1858]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1859]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[185]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1860]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1861]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1862]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1863]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1864]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1865]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1866]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1867]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1868]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1869]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[186]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1870]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1871]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1872]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1873]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1874]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1875]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1876]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1877]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1878]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1879]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[187]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1880]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1881]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1882]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1883]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1884]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1885]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1886]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1887]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1888]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1889]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[188]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1890]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1891]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1892]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1893]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1894]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1895]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1896]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1897]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1898]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1899]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[189]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[18]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1900]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1901]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1902]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1903]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1904]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1905]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1906]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1907]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1908]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1909]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[190]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1910]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1911]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1912]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1913]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1914]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1915]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1916]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1917]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1918]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1919]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[191]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1920]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1921]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1922]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1923]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1924]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1925]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1926]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1927]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1928]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1929]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[192]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1930]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1931]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1932]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1933]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1934]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1935]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1936]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1937]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1938]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1939]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[193]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1940]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1941]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1942]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1943]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1944]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1945]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1946]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1947]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1948]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1949]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[194]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1950]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1951]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1952]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1953]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1954]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1955]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1956]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1957]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1958]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1959]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[195]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1960]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1961]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1962]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1963]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1964]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1965]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1966]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1967]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1968]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1969]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[196]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1970]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1971]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1972]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1973]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1974]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1975]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1976]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1977]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1978]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1979]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[197]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1980]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1981]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1982]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1983]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1984]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1985]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1986]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1987]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1988]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1989]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[198]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1990]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1991]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1992]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1993]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1994]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1995]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1996]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1997]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1998]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1999]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[199]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[19]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2000]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2001]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2002]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2003]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2004]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2005]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2006]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2007]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2008]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2009]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[200]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2010]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2011]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2012]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2013]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2014]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2015]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2016]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2017]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2018]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2019]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[201]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2020]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2021]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2022]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2023]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2024]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2025]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2026]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2027]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2028]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2029]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[202]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2030]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2031]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2032]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2033]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2034]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2035]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2036]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2037]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2038]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2039]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[203]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2040]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2041]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2042]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2043]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2044]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2045]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2046]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2047]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[204]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[205]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[206]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[207]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[208]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[209]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[20]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[210]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[211]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[212]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[213]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[214]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[215]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[216]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[217]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[218]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[219]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[21]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[220]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[221]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[222]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[223]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[224]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[225]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[226]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[227]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[228]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[229]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[22]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[230]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[231]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[232]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[233]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[234]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[235]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[236]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[237]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[238]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[239]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[23]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[240]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[241]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[242]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[243]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[244]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[245]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[246]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[247]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[248]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[249]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[24]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[250]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[251]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[252]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[253]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[254]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[255]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[256]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[257]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[258]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[259]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[25]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[260]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[261]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[262]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[263]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[264]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[265]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[266]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[267]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[268]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[269]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[26]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[270]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[271]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[272]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[273]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[274]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[275]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[276]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[277]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[278]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[279]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[27]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[280]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[281]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[282]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[283]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[284]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[285]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[286]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[287]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[288]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[289]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[28]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[290]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[291]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[292]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[293]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[294]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[295]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[296]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[297]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[298]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[299]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[29]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[300]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[301]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[302]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[303]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[304]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[305]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[306]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[307]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[308]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[309]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[30]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[310]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[311]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[312]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[313]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[314]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[315]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[316]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[317]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[318]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[319]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[31]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[320]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[321]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[322]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[323]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[324]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[325]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[326]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[327]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[328]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[329]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[32]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[330]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[331]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[332]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[333]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[334]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[335]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[336]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[337]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[338]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[339]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[33]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[340]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[341]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[342]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[343]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[344]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[345]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[346]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[347]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[348]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[349]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[34]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[350]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[351]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[352]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[353]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[354]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[355]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[356]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[357]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[358]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[359]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[35]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[360]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[361]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[362]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[363]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[364]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[365]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[366]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[367]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[368]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[369]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[36]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[370]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[371]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[372]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[373]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[374]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[375]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[376]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[377]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[378]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[379]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[37]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[380]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[381]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[382]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[383]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[384]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[385]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[386]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[387]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[388]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[389]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[38]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[390]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[391]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[392]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[393]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[394]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[395]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[396]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[397]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[398]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[399]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[39]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[3]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[400]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[401]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[402]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[403]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[404]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[405]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[406]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[407]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[408]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[409]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[40]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[410]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[411]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[412]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[413]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[414]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[415]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[416]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[417]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[418]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[419]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[41]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[420]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[421]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[422]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[423]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[424]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[425]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[426]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[427]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[428]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[429]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[42]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[430]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[431]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[432]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[433]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[434]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[435]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[436]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[437]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[438]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[439]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[43]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[440]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[441]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[442]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[443]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[444]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[445]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[446]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[447]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[448]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[449]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[44]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[450]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[451]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[452]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[453]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[454]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[455]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[456]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[457]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[458]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[459]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[45]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[460]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[461]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[462]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[463]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[464]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[465]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[466]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[467]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[468]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[469]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[46]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[470]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[471]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[472]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[473]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[474]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[475]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[476]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[477]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[478]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[479]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[47]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[480]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[481]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[482]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[483]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[484]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[485]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[486]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[487]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[488]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[489]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[48]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[490]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[491]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[492]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[493]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[494]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[495]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[496]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[497]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[498]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[499]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[49]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[4]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[500]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[501]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[502]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[503]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[504]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[505]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[506]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[507]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[508]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[509]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[50]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[510]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[511]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[512]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[513]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[514]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[515]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[516]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[517]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[518]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[519]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[51]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[520]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[521]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[522]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[523]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[524]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[525]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[526]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[527]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[528]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[529]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[52]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[530]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[531]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[532]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[533]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[534]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[535]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[536]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[537]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[538]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[539]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[53]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[540]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[541]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[542]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[543]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[544]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[545]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[546]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[547]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[548]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[549]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[54]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[550]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[551]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[552]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[553]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[554]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[555]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[556]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[557]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[558]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[559]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[55]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[560]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[561]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[562]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[563]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[564]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[565]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[566]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[567]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[568]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[569]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[56]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[570]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[571]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[572]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[573]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[574]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[575]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[576]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[577]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[578]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[579]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[57]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[580]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[581]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[582]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[583]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[584]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[585]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[586]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[587]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[588]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[589]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[58]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[590]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[591]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[592]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[593]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[594]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[595]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[596]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[597]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[598]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[599]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[59]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[5]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[600]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[601]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[602]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[603]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[604]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[605]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[606]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[607]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[608]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[609]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[60]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[610]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[611]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[612]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[613]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[614]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[615]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[616]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[617]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[618]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[619]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[61]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[620]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[621]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[622]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[623]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[624]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[625]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[626]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[627]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[628]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[629]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[62]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[630]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[631]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[632]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[633]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[634]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[635]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[636]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[637]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[638]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[639]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[63]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[640]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[641]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[642]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[643]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[644]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[645]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[646]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[647]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[648]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[649]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[64]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[650]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[651]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[652]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[653]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[654]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[655]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[656]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[657]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[658]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[659]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[65]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[660]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[661]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[662]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[663]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[664]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[665]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[666]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[667]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[668]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[669]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[66]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[670]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[671]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[672]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[673]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[674]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[675]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[676]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[677]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[678]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[679]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[67]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[680]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[681]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[682]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[683]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[684]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[685]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[686]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[687]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[688]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[689]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[68]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[690]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[691]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[692]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[693]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[694]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[695]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[696]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[697]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[698]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[699]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[69]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[6]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[700]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[701]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[702]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[703]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[704]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[705]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[706]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[707]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[708]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[709]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[70]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[710]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[711]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[712]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[713]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[714]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[715]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[716]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[717]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[718]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[719]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[71]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[720]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[721]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[722]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[723]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[724]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[725]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[726]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[727]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[728]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[729]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[72]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[730]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[731]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[732]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[733]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[734]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[735]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[736]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[737]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[738]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[739]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[73]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[740]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[741]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[742]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[743]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[744]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[745]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[746]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[747]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[748]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[749]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[74]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[750]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[751]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[752]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[753]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[754]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[755]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[756]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[757]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[758]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[759]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[75]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[760]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[761]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[762]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[763]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[764]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[765]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[766]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[767]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[768]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[769]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[76]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[770]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[771]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[772]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[773]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[774]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[775]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[776]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[777]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[778]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[779]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[77]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[780]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[781]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[782]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[783]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[784]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[785]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[786]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[787]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[788]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[789]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[78]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[790]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[791]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[792]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[793]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[794]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[795]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[796]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[797]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[798]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[799]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[79]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[7]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[800]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[801]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[802]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[803]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[804]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[805]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[806]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[807]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[808]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[809]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[80]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[810]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[811]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[812]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[813]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[814]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[815]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[816]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[817]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[818]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[819]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[81]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[820]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[821]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[822]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[823]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[824]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[825]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[826]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[827]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[828]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[829]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[82]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[830]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[831]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[832]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[833]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[834]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[835]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[836]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[837]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[838]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[839]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[83]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[840]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[841]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[842]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[843]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[844]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[845]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[846]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[847]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[848]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[849]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[84]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[850]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[851]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[852]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[853]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[854]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[855]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[856]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[857]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[858]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[859]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[85]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[860]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[861]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[862]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[863]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[864]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[865]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[866]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[867]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[868]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[869]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[86]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[870]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[871]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[872]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[873]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[874]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[875]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[876]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[877]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[878]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[879]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[87]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[880]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[881]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[882]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[883]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[884]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[885]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[886]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[887]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[888]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[889]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[88]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[890]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[891]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[892]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[893]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[894]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[895]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[896]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[897]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[898]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[899]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[89]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[8]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[900]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[901]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[902]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[903]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[904]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[905]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[906]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[907]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[908]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[909]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[90]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[910]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[911]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[912]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[913]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[914]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[915]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[916]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[917]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[918]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[919]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[91]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[920]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[921]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[922]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[923]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[924]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[925]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[926]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[927]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[928]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[929]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[92]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[930]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[931]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[932]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[933]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[934]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[935]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[936]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[937]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[938]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[939]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[93]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[940]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[941]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[942]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[943]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[944]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[945]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[946]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[947]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[948]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[949]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[94]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[950]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[951]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[952]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[953]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[954]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[955]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[956]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[957]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[958]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[959]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[95]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[960]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[961]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[962]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[963]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[964]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[965]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[966]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[967]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[968]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[969]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[96]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[970]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[971]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[972]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[973]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[974]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[975]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[976]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[977]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[978]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[979]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[97]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[980]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[981]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[982]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[983]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[984]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[985]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[986]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[987]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[988]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[989]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[98]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[990]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[991]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[992]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[993]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[994]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[995]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[996]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[997]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[998]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[999]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[99]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[9]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[0]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[10]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[11]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[12]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[13]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[14]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[15]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[16]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[17]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[18]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[19]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[1]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[20]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[21]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[22]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[23]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[24]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[25]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[26]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[27]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[28]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[29]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[2]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[30]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[31]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[3]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[4]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[5]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[6]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[7]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[8]_net ;
    wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[9]_net ;
    wire \u_if_T_S_reg[0]|qx_net ;
    wire \u_if_T_S_reg[1]|qx_net ;
    wire \u_if_T_S_reg[2]|qx_net ;
    wire \u_if_T_S_reg_0__dup_0_|qx_net ;
    wire \u_if_T_S_reg_0__dup_1_|qx_net ;
    wire \u_if_T_S_reg_0__dup_2_|qx_net ;
    wire \u_if_T_S_reg_0__dup|qx_net ;
    wire \u_if_T_S_reg_1__dup_3_|qx_net ;
    wire \u_if_T_S_reg_1__dup_4_|qx_net ;
    wire \u_if_T_S_reg_1__dup_5_|qx_net ;
    wire \u_if_T_S_reg_1__dup|qx_net ;
    wire \u_if_fdma_rareq_reg|qx_net ;
    wire \u_if_fdma_waddr_r_reg[12]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[13]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[14]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[15]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[16]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[17]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[18]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[19]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[20]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[21]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[22]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[23]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[24]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[25]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[26]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[27]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[28]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[29]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[30]|qx_net ;
    wire \u_if_fdma_waddr_r_reg[31]|qx_net ;
    wire \u_if_fdma_wareq_reg|qx_net ;
    wire \u_if_rst_cnt_reg[0]|qx_net ;
    wire \u_if_rst_cnt_reg[1]|qx_net ;
    wire \u_if_rst_cnt_reg[2]|qx_net ;
    wire \u_if_rst_cnt_reg[3]|qx_net ;
    wire \u_if_rst_cnt_reg[4]|qx_net ;
    wire \u_if_rst_cnt_reg[5]|qx_net ;
    wire \u_if_rst_cnt_reg[6]|qx_net ;
    wire \u_if_rst_cnt_reg[7]|qx_net ;
    wire \u_if_rst_cnt_reg[8]|qx_net ;
    wire \u_if_t_data1_reg[0]|qx_net ;
    wire \u_if_t_data1_reg[1]|qx_net ;
    wire \u_if_t_data1_reg[2]|qx_net ;
    wire \u_if_t_data1_reg[3]|qx_net ;
    wire \u_if_t_data1_reg[4]|qx_net ;
    wire \u_if_t_data1_reg[5]|qx_net ;
    wire \u_if_t_data1_reg[6]|qx_net ;
    wire \u_if_t_data1_reg[7]|qx_net ;
    wire \u_if_t_data2_reg[0]|qx_net ;
    wire \u_if_t_data2_reg[1]|qx_net ;
    wire \u_if_t_data2_reg[2]|qx_net ;
    wire \u_if_t_data2_reg[3]|qx_net ;
    wire \u_if_t_data2_reg[4]|qx_net ;
    wire \u_if_t_data2_reg[5]|qx_net ;
    wire \u_if_t_data2_reg[6]|qx_net ;
    wire \u_if_t_data2_reg[7]|qx_net ;
    wire \u_if_t_data3_reg[0]|qx_net ;
    wire \u_if_t_data3_reg[1]|qx_net ;
    wire \u_if_t_data3_reg[2]|qx_net ;
    wire \u_if_t_data3_reg[3]|qx_net ;
    wire \u_if_t_data3_reg[4]|qx_net ;
    wire \u_if_t_data3_reg[5]|qx_net ;
    wire \u_if_t_data3_reg[6]|qx_net ;
    wire \u_if_t_data3_reg[7]|qx_net ;
    wire \u_if_t_data4_reg[0]|qx_net ;
    wire \u_if_t_data4_reg[1]|qx_net ;
    wire \u_if_t_data4_reg[2]|qx_net ;
    wire \u_if_t_data4_reg[3]|qx_net ;
    wire \u_if_t_data4_reg[4]|qx_net ;
    wire \u_if_t_data4_reg[5]|qx_net ;
    wire \u_if_t_data4_reg[6]|qx_net ;
    wire \u_if_t_data4_reg[7]|qx_net ;
    wire \u_if_t_data5_reg[0]|qx_net ;
    wire \u_if_t_data5_reg[1]|qx_net ;
    wire \u_if_t_data5_reg[2]|qx_net ;
    wire \u_if_t_data5_reg[3]|qx_net ;
    wire \u_if_t_data5_reg[4]|qx_net ;
    wire \u_if_t_data5_reg[5]|qx_net ;
    wire \u_if_t_data5_reg[6]|qx_net ;
    wire \u_if_t_data5_reg[7]|qx_net ;
    wire \u_if_t_data6_reg[0]|qx_net ;
    wire \u_if_t_data6_reg[1]|qx_net ;
    wire \u_if_t_data6_reg[2]|qx_net ;
    wire \u_if_t_data6_reg[3]|qx_net ;
    wire \u_if_t_data6_reg[4]|qx_net ;
    wire \u_if_t_data6_reg[5]|qx_net ;
    wire \u_if_t_data6_reg[6]|qx_net ;
    wire \u_if_t_data6_reg[7]|qx_net ;
    wire \u_if_t_data7_reg[0]|qx_net ;
    wire \u_if_t_data7_reg[1]|qx_net ;
    wire \u_if_t_data7_reg[2]|qx_net ;
    wire \u_if_t_data7_reg[3]|qx_net ;
    wire \u_if_t_data7_reg[4]|qx_net ;
    wire \u_if_t_data7_reg[5]|qx_net ;
    wire \u_if_t_data7_reg[6]|qx_net ;
    wire \u_if_t_data7_reg[7]|qx_net ;
    wire \u_if_t_data8_reg[0]|qx_net ;
    wire \u_if_t_data8_reg[1]|qx_net ;
    wire \u_if_t_data8_reg[2]|qx_net ;
    wire \u_if_t_data8_reg[3]|qx_net ;
    wire \u_if_t_data8_reg[4]|qx_net ;
    wire \u_if_t_data8_reg[5]|qx_net ;
    wire \u_if_t_data8_reg[6]|qx_net ;
    wire \u_if_t_data8_reg[7]|qx_net ;
    wire \u_if_test_cnt_reg[0]|qx_net ;
    wire \u_if_test_cnt_reg[1]|qx_net ;
    wire \u_if_test_cnt_reg[2]|qx_net ;
    wire \u_if_test_cnt_reg[3]|qx_net ;
    wire \u_if_test_cnt_reg[4]|qx_net ;
    wire \u_if_test_cnt_reg[5]|qx_net ;
    wire \u_if_test_cnt_reg[6]|qx_net ;
    wire \u_if_test_cnt_reg[7]|qx_net ;
    wire \u_if_test_cnt_reg[8]|qx_net ;
    wire \u_if_u_dbg_sift_u_gbuf_update|out_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[0]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[10]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[11]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[12]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[1]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[2]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[3]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[4]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[5]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[6]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[7]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[8]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[9]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[0]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[10]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[11]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[12]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[1]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[2]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[3]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[4]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[5]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[6]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[7]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[8]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[9]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[0]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[10]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[11]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[12]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[1]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[2]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[3]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[4]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[5]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[6]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[7]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[8]_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[9]_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net ;
    wire 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7]|qx_net ;
    wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8]|qx_net ;
    wire \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_drck_net ;
    wire \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[0]_net ;
    wire \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[1]_net ;
    wire \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ;
    wire \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_tdi_net ;
    wire \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_update_net ;
    wire \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ;

    GND GND_0_inst ( .Y(\GND_0_inst|Y_net ) );
    VCC VCC_0_inst ( .Y(\VCC_0_inst|Y_net ) );
    ADD1_A carry_10_6__ADD_0 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net ), 
        .b(\VCC_0_inst|Y_net ), .ci(\GND_0_inst|Y_net ), .co(
        \carry_10_6__ADD_0|co_net ), .s(dummy_1_) );
      defparam carry_10_6__ADD_0.a_inv = "false";
    ADD1_A carry_10_6__ADD_1 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1]|qx_net ), 
        .ci(\carry_10_6__ADD_0|co_net ), .co(\carry_10_6__ADD_1|co_net ), .s(
        \carry_10_6__ADD_1|s_net ) );
      defparam carry_10_6__ADD_1.a_inv = "false";
    ADD1_A carry_10_6__ADD_2 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]|qx_net ), 
        .ci(\carry_10_6__ADD_1|co_net ), .co(\carry_10_6__ADD_2|co_net ), .s(
        \carry_10_6__ADD_2|s_net ) );
      defparam carry_10_6__ADD_2.a_inv = "false";
    ADD1_A carry_10_6__ADD_3 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3]|qx_net ), 
        .ci(\carry_10_6__ADD_2|co_net ), .co(\carry_10_6__ADD_3|co_net ), .s(
        \carry_10_6__ADD_3|s_net ) );
      defparam carry_10_6__ADD_3.a_inv = "false";
    ADD1_A carry_10_6__ADD_4 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]|qx_net ), 
        .ci(\carry_10_6__ADD_3|co_net ), .co(\carry_10_6__ADD_4|co_net ), .s(
        \carry_10_6__ADD_4|s_net ) );
      defparam carry_10_6__ADD_4.a_inv = "false";
    ADD1_A carry_10_6__ADD_5 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5]|qx_net ), 
        .ci(\carry_10_6__ADD_4|co_net ), .co(\carry_10_6__ADD_5|co_net ), .s(
        \carry_10_6__ADD_5|s_net ) );
      defparam carry_10_6__ADD_5.a_inv = "false";
    ADD1_A carry_10_6__ADD_6 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6]|qx_net ), 
        .ci(\carry_10_6__ADD_5|co_net ), .co(\carry_10_6__ADD_6|co_net ), .s(
        \carry_10_6__ADD_6|s_net ) );
      defparam carry_10_6__ADD_6.a_inv = "false";
    ADD1_A carry_10_6__ADD_7 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7]|qx_net ), 
        .ci(\carry_10_6__ADD_6|co_net ), .co(\carry_10_6__ADD_7|co_net ), .s(
        \carry_10_6__ADD_7|s_net ) );
      defparam carry_10_6__ADD_7.a_inv = "false";
    ADD1_A carry_10_6__ADD_8 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]|qx_net ), 
        .ci(\carry_10_6__ADD_7|co_net ), .co(\carry_10_6__ADD_8|co_net ), .s(
        \carry_10_6__ADD_8|s_net ) );
      defparam carry_10_6__ADD_8.a_inv = "false";
    ADD1_A carry_10_6__ADD_9 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9]|qx_net ), 
        .ci(\carry_10_6__ADD_8|co_net ), .co(dummy_2_), .s(
        \carry_10_6__ADD_9|s_net ) );
      defparam carry_10_6__ADD_9.a_inv = "false";
    ADD1_A carry_10_ADD_0 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net ), 
        .b(\VCC_0_inst|Y_net ), .ci(\GND_0_inst|Y_net ), .co(
        \carry_10_ADD_0|co_net ), .s(dummy_3_) );
      defparam carry_10_ADD_0.a_inv = "false";
    ADD1_A carry_10_ADD_1 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]|qx_net ), 
        .ci(\carry_10_ADD_0|co_net ), .co(\carry_10_ADD_1|co_net ), .s(
        \carry_10_ADD_1|s_net ) );
      defparam carry_10_ADD_1.a_inv = "false";
    ADD1_A carry_10_ADD_2 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]|qx_net ), 
        .ci(\carry_10_ADD_1|co_net ), .co(\carry_10_ADD_2|co_net ), .s(
        \carry_10_ADD_2|s_net ) );
      defparam carry_10_ADD_2.a_inv = "false";
    ADD1_A carry_10_ADD_3 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]|qx_net ), 
        .ci(\carry_10_ADD_2|co_net ), .co(\carry_10_ADD_3|co_net ), .s(
        \carry_10_ADD_3|s_net ) );
      defparam carry_10_ADD_3.a_inv = "false";
    ADD1_A carry_10_ADD_4 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]|qx_net ), 
        .ci(\carry_10_ADD_3|co_net ), .co(\carry_10_ADD_4|co_net ), .s(
        \carry_10_ADD_4|s_net ) );
      defparam carry_10_ADD_4.a_inv = "false";
    ADD1_A carry_10_ADD_5 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]|qx_net ), 
        .ci(\carry_10_ADD_4|co_net ), .co(\carry_10_ADD_5|co_net ), .s(
        \carry_10_ADD_5|s_net ) );
      defparam carry_10_ADD_5.a_inv = "false";
    ADD1_A carry_10_ADD_6 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]|qx_net ), 
        .ci(\carry_10_ADD_5|co_net ), .co(\carry_10_ADD_6|co_net ), .s(
        \carry_10_ADD_6|s_net ) );
      defparam carry_10_ADD_6.a_inv = "false";
    ADD1_A carry_10_ADD_7 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]|qx_net ), 
        .ci(\carry_10_ADD_6|co_net ), .co(\carry_10_ADD_7|co_net ), .s(
        \carry_10_ADD_7|s_net ) );
      defparam carry_10_ADD_7.a_inv = "false";
    ADD1_A carry_10_ADD_8 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]|qx_net ), 
        .ci(\carry_10_ADD_7|co_net ), .co(\carry_10_ADD_8|co_net ), .s(
        \carry_10_ADD_8|s_net ) );
      defparam carry_10_ADD_8.a_inv = "false";
    ADD1_A carry_10_ADD_9 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]|qx_net ), 
        .ci(\carry_10_ADD_8|co_net ), .co(dummy_4_), .s(\carry_10_ADD_9|s_net ) );
      defparam carry_10_ADD_9.a_inv = "false";
    ADD1_A carry_11_7__ADD_0 ( .a(\VCC_0_inst|Y_net ), .b(
        \carry_11_8__ADD_0|s_net ), .ci(\GND_0_inst|Y_net ), .co(
        \carry_11_7__ADD_0|co_net ), .s(dummy_5_) );
      defparam carry_11_7__ADD_0.a_inv = "false";
    ADD1_A carry_11_7__ADD_1 ( .a(\GND_0_inst|Y_net ), .b(
        \carry_11_8__ADD_1|s_net ), .ci(\carry_11_7__ADD_0|co_net ), .co(
        \carry_11_7__ADD_1|co_net ), .s(dummy_6_) );
      defparam carry_11_7__ADD_1.a_inv = "false";
    ADD1_A carry_11_7__ADD_10 ( .a(\GND_0_inst|Y_net ), .b(
        \carry_11_8__ADD_10|s_net ), .ci(\carry_11_7__ADD_9|co_net ), .co(
        dummy_7_), .s(\carry_11_7__ADD_10|s_net ) );
      defparam carry_11_7__ADD_10.a_inv = "false";
    ADD1_A carry_11_7__ADD_2 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0]|qx_net ), .b(
        \carry_11_8__ADD_2|s_net ), .ci(\carry_11_7__ADD_1|co_net ), .co(
        \carry_11_7__ADD_2|co_net ), .s(dummy_8_) );
      defparam carry_11_7__ADD_2.a_inv = "true";
    ADD1_A carry_11_7__ADD_3 ( .a(\GND_0_inst|Y_net ), .b(
        \carry_11_8__ADD_3|s_net ), .ci(\carry_11_7__ADD_2|co_net ), .co(
        \carry_11_7__ADD_3|co_net ), .s(dummy_9_) );
      defparam carry_11_7__ADD_3.a_inv = "false";
    ADD1_A carry_11_7__ADD_4 ( .a(\GND_0_inst|Y_net ), .b(
        \carry_11_8__ADD_4|s_net ), .ci(\carry_11_7__ADD_3|co_net ), .co(
        \carry_11_7__ADD_4|co_net ), .s(dummy_10_) );
      defparam carry_11_7__ADD_4.a_inv = "false";
    ADD1_A carry_11_7__ADD_5 ( .a(\GND_0_inst|Y_net ), .b(
        \carry_11_8__ADD_5|s_net ), .ci(\carry_11_7__ADD_4|co_net ), .co(
        \carry_11_7__ADD_5|co_net ), .s(dummy_11_) );
      defparam carry_11_7__ADD_5.a_inv = "false";
    ADD1_A carry_11_7__ADD_6 ( .a(\GND_0_inst|Y_net ), .b(
        \carry_11_8__ADD_6|s_net ), .ci(\carry_11_7__ADD_5|co_net ), .co(
        \carry_11_7__ADD_6|co_net ), .s(dummy_12_) );
      defparam carry_11_7__ADD_6.a_inv = "false";
    ADD1_A carry_11_7__ADD_7 ( .a(\GND_0_inst|Y_net ), .b(
        \carry_11_8__ADD_7|s_net ), .ci(\carry_11_7__ADD_6|co_net ), .co(
        \carry_11_7__ADD_7|co_net ), .s(dummy_13_) );
      defparam carry_11_7__ADD_7.a_inv = "false";
    ADD1_A carry_11_7__ADD_8 ( .a(\GND_0_inst|Y_net ), .b(
        \carry_11_8__ADD_8|s_net ), .ci(\carry_11_7__ADD_7|co_net ), .co(
        \carry_11_7__ADD_8|co_net ), .s(dummy_14_) );
      defparam carry_11_7__ADD_8.a_inv = "false";
    ADD1_A carry_11_7__ADD_9 ( .a(\GND_0_inst|Y_net ), .b(
        \carry_11_8__ADD_9|s_net ), .ci(\carry_11_7__ADD_8|co_net ), .co(
        \carry_11_7__ADD_9|co_net ), .s(dummy_15_) );
      defparam carry_11_7__ADD_9.a_inv = "false";
    ADD1_A carry_11_8__ADD_0 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net ), 
        .b(\u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0]|qx_net ), .ci(
        \GND_0_inst|Y_net ), .co(\carry_11_8__ADD_0|co_net ), .s(
        \carry_11_8__ADD_0|s_net ) );
      defparam carry_11_8__ADD_0.a_inv = "false";
    ADD1_A carry_11_8__ADD_1 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1]|qx_net ), 
        .b(\u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1]|qx_net ), .ci(
        \carry_11_8__ADD_0|co_net ), .co(\carry_11_8__ADD_1|co_net ), .s(
        \carry_11_8__ADD_1|s_net ) );
      defparam carry_11_8__ADD_1.a_inv = "false";
    ADD1_A carry_11_8__ADD_10 ( .a(\GND_0_inst|Y_net ), .b(\GND_0_inst|Y_net ), 
        .ci(\carry_11_8__ADD_9|co_net ), .co(dummy_16_), .s(
        \carry_11_8__ADD_10|s_net ) );
      defparam carry_11_8__ADD_10.a_inv = "false";
    ADD1_A carry_11_8__ADD_2 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]|qx_net ), 
        .b(\u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2]|qx_net ), .ci(
        \carry_11_8__ADD_1|co_net ), .co(\carry_11_8__ADD_2|co_net ), .s(
        \carry_11_8__ADD_2|s_net ) );
      defparam carry_11_8__ADD_2.a_inv = "false";
    ADD1_A carry_11_8__ADD_3 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3]|qx_net ), 
        .b(\u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3]|qx_net ), .ci(
        \carry_11_8__ADD_2|co_net ), .co(\carry_11_8__ADD_3|co_net ), .s(
        \carry_11_8__ADD_3|s_net ) );
      defparam carry_11_8__ADD_3.a_inv = "false";
    ADD1_A carry_11_8__ADD_4 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]|qx_net ), 
        .b(\u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4]|qx_net ), .ci(
        \carry_11_8__ADD_3|co_net ), .co(\carry_11_8__ADD_4|co_net ), .s(
        \carry_11_8__ADD_4|s_net ) );
      defparam carry_11_8__ADD_4.a_inv = "false";
    ADD1_A carry_11_8__ADD_5 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5]|qx_net ), 
        .b(\u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5]|qx_net ), .ci(
        \carry_11_8__ADD_4|co_net ), .co(\carry_11_8__ADD_5|co_net ), .s(
        \carry_11_8__ADD_5|s_net ) );
      defparam carry_11_8__ADD_5.a_inv = "false";
    ADD1_A carry_11_8__ADD_6 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6]|qx_net ), 
        .b(\u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6]|qx_net ), .ci(
        \carry_11_8__ADD_5|co_net ), .co(\carry_11_8__ADD_6|co_net ), .s(
        \carry_11_8__ADD_6|s_net ) );
      defparam carry_11_8__ADD_6.a_inv = "false";
    ADD1_A carry_11_8__ADD_7 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7]|qx_net ), 
        .b(\u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7]|qx_net ), .ci(
        \carry_11_8__ADD_6|co_net ), .co(\carry_11_8__ADD_7|co_net ), .s(
        \carry_11_8__ADD_7|s_net ) );
      defparam carry_11_8__ADD_7.a_inv = "false";
    ADD1_A carry_11_8__ADD_8 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]|qx_net ), 
        .b(\u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8]|qx_net ), .ci(
        \carry_11_8__ADD_7|co_net ), .co(\carry_11_8__ADD_8|co_net ), .s(
        \carry_11_8__ADD_8|s_net ) );
      defparam carry_11_8__ADD_8.a_inv = "false";
    ADD1_A carry_11_8__ADD_9 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9]|qx_net ), 
        .b(\u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9]|qx_net ), .ci(
        \carry_11_8__ADD_8|co_net ), .co(\carry_11_8__ADD_9|co_net ), .s(
        \carry_11_8__ADD_9|s_net ) );
      defparam carry_11_8__ADD_9.a_inv = "false";
    ADD1_A carry_11_ADD_0 ( .a(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net ), 
        .b(\VCC_0_inst|Y_net ), .ci(\GND_0_inst|Y_net ), .co(
        \carry_11_ADD_0|co_net ), .s(dummy_17_) );
      defparam carry_11_ADD_0.a_inv = "false";
    ADD1_A carry_11_ADD_1 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net ), 
        .ci(\carry_11_ADD_0|co_net ), .co(\carry_11_ADD_1|co_net ), .s(
        \carry_11_ADD_1|s_net ) );
      defparam carry_11_ADD_1.a_inv = "false";
    ADD1_A carry_11_ADD_10 ( .a(\GND_0_inst|Y_net ), .b(\GND_0_inst|Y_net ), 
        .ci(\carry_11_ADD_9|co_net ), .co(dummy_18_), .s(\carry_11_ADD_10|s_net ) );
      defparam carry_11_ADD_10.a_inv = "false";
    ADD1_A carry_11_ADD_2 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net ), 
        .ci(\carry_11_ADD_1|co_net ), .co(\carry_11_ADD_2|co_net ), .s(
        \carry_11_ADD_2|s_net ) );
      defparam carry_11_ADD_2.a_inv = "false";
    ADD1_A carry_11_ADD_3 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net ), 
        .ci(\carry_11_ADD_2|co_net ), .co(\carry_11_ADD_3|co_net ), .s(
        \carry_11_ADD_3|s_net ) );
      defparam carry_11_ADD_3.a_inv = "false";
    ADD1_A carry_11_ADD_4 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net ), 
        .ci(\carry_11_ADD_3|co_net ), .co(\carry_11_ADD_4|co_net ), .s(
        \carry_11_ADD_4|s_net ) );
      defparam carry_11_ADD_4.a_inv = "false";
    ADD1_A carry_11_ADD_5 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net ), 
        .ci(\carry_11_ADD_4|co_net ), .co(\carry_11_ADD_5|co_net ), .s(
        \carry_11_ADD_5|s_net ) );
      defparam carry_11_ADD_5.a_inv = "false";
    ADD1_A carry_11_ADD_6 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net ), 
        .ci(\carry_11_ADD_5|co_net ), .co(\carry_11_ADD_6|co_net ), .s(
        \carry_11_ADD_6|s_net ) );
      defparam carry_11_ADD_6.a_inv = "false";
    ADD1_A carry_11_ADD_7 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net ), 
        .ci(\carry_11_ADD_6|co_net ), .co(\carry_11_ADD_7|co_net ), .s(
        \carry_11_ADD_7|s_net ) );
      defparam carry_11_ADD_7.a_inv = "false";
    ADD1_A carry_11_ADD_8 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net ), 
        .ci(\carry_11_ADD_7|co_net ), .co(\carry_11_ADD_8|co_net ), .s(
        \carry_11_ADD_8|s_net ) );
      defparam carry_11_ADD_8.a_inv = "false";
    ADD1_A carry_11_ADD_9 ( .a(\GND_0_inst|Y_net ), .b(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net ), 
        .ci(\carry_11_ADD_8|co_net ), .co(\carry_11_ADD_9|co_net ), .s(
        \carry_11_ADD_9|s_net ) );
      defparam carry_11_ADD_9.a_inv = "false";
    ADD1_A carry_16_5__ADD_0 ( .a(\u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\VCC_0_inst|Y_net ), .co(
        \carry_16_5__ADD_0|co_net ), .s(dummy_19_) );
      defparam carry_16_5__ADD_0.a_inv = "true";
    ADD1_A carry_16_5__ADD_1 ( .a(\u_FDMA_wfdma_cnt_reg[1]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_5__ADD_0|co_net ), .co(
        \carry_16_5__ADD_1|co_net ), .s(dummy_20_) );
      defparam carry_16_5__ADD_1.a_inv = "true";
    ADD1_A carry_16_5__ADD_10 ( .a(\u_FDMA_wfdma_cnt_reg[10]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_5__ADD_9|co_net ), .co(
        \carry_16_5__ADD_10|co_net ), .s(\carry_16_5__ADD_10|s_net ) );
      defparam carry_16_5__ADD_10.a_inv = "true";
    ADD1_A carry_16_5__ADD_11 ( .a(\u_FDMA_wfdma_cnt_reg[11]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_5__ADD_10|co_net ), .co(
        \carry_16_5__ADD_11|co_net ), .s(\carry_16_5__ADD_11|s_net ) );
      defparam carry_16_5__ADD_11.a_inv = "true";
    ADD1_A carry_16_5__ADD_12 ( .a(\u_FDMA_wfdma_cnt_reg[12]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_5__ADD_11|co_net ), .co(
        \carry_16_5__ADD_12|co_net ), .s(\carry_16_5__ADD_12|s_net ) );
      defparam carry_16_5__ADD_12.a_inv = "true";
    ADD1_A carry_16_5__ADD_13 ( .a(\u_FDMA_wfdma_cnt_reg[13]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_5__ADD_12|co_net ), .co(
        \carry_16_5__ADD_13|co_net ), .s(\carry_16_5__ADD_13|s_net ) );
      defparam carry_16_5__ADD_13.a_inv = "true";
    ADD1_A carry_16_5__ADD_14 ( .a(\u_FDMA_wfdma_cnt_reg[14]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_5__ADD_13|co_net ), .co(
        \carry_16_5__ADD_14|co_net ), .s(\carry_16_5__ADD_14|s_net ) );
      defparam carry_16_5__ADD_14.a_inv = "true";
    ADD1_A carry_16_5__ADD_15 ( .a(\u_FDMA_wfdma_cnt_reg[15]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_5__ADD_14|co_net ), .co(dummy_21_), 
        .s(\carry_16_5__ADD_15|s_net ) );
      defparam carry_16_5__ADD_15.a_inv = "true";
    ADD1_A carry_16_5__ADD_2 ( .a(\u_FDMA_wfdma_cnt_reg[2]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_5__ADD_1|co_net ), .co(
        \carry_16_5__ADD_2|co_net ), .s(dummy_22_) );
      defparam carry_16_5__ADD_2.a_inv = "true";
    ADD1_A carry_16_5__ADD_3 ( .a(\u_FDMA_wfdma_cnt_reg[3]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_5__ADD_2|co_net ), .co(
        \carry_16_5__ADD_3|co_net ), .s(dummy_23_) );
      defparam carry_16_5__ADD_3.a_inv = "true";
    ADD1_A carry_16_5__ADD_4 ( .a(\u_FDMA_wfdma_cnt_reg[4]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_5__ADD_3|co_net ), .co(
        \carry_16_5__ADD_4|co_net ), .s(dummy_24_) );
      defparam carry_16_5__ADD_4.a_inv = "true";
    ADD1_A carry_16_5__ADD_5 ( .a(\u_FDMA_wfdma_cnt_reg[5]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_5__ADD_4|co_net ), .co(
        \carry_16_5__ADD_5|co_net ), .s(dummy_25_) );
      defparam carry_16_5__ADD_5.a_inv = "true";
    ADD1_A carry_16_5__ADD_6 ( .a(\u_FDMA_wfdma_cnt_reg[6]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_5__ADD_5|co_net ), .co(
        \carry_16_5__ADD_6|co_net ), .s(dummy_26_) );
      defparam carry_16_5__ADD_6.a_inv = "true";
    ADD1_A carry_16_5__ADD_7 ( .a(\u_FDMA_wfdma_cnt_reg[7]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_5__ADD_6|co_net ), .co(
        \carry_16_5__ADD_7|co_net ), .s(dummy_27_) );
      defparam carry_16_5__ADD_7.a_inv = "true";
    ADD1_A carry_16_5__ADD_8 ( .a(\u_FDMA_wfdma_cnt_reg[8]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_5__ADD_7|co_net ), .co(
        \carry_16_5__ADD_8|co_net ), .s(dummy_28_) );
      defparam carry_16_5__ADD_8.a_inv = "true";
    ADD1_A carry_16_5__ADD_9 ( .a(\u_FDMA_wfdma_cnt_reg[9]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_5__ADD_8|co_net ), .co(
        \carry_16_5__ADD_9|co_net ), .s(\carry_16_5__ADD_9|s_net ) );
      defparam carry_16_5__ADD_9.a_inv = "true";
    ADD1_A carry_16_ADD_0 ( .a(\u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\VCC_0_inst|Y_net ), .co(
        \carry_16_ADD_0|co_net ), .s(dummy_29_) );
      defparam carry_16_ADD_0.a_inv = "true";
    ADD1_A carry_16_ADD_1 ( .a(\u_FDMA_rfdma_cnt_reg[1]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_ADD_0|co_net ), .co(
        \carry_16_ADD_1|co_net ), .s(dummy_30_) );
      defparam carry_16_ADD_1.a_inv = "true";
    ADD1_A carry_16_ADD_10 ( .a(\u_FDMA_rfdma_cnt_reg[10]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_ADD_9|co_net ), .co(
        \carry_16_ADD_10|co_net ), .s(\carry_16_ADD_10|s_net ) );
      defparam carry_16_ADD_10.a_inv = "true";
    ADD1_A carry_16_ADD_11 ( .a(\u_FDMA_rfdma_cnt_reg[11]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_ADD_10|co_net ), .co(
        \carry_16_ADD_11|co_net ), .s(\carry_16_ADD_11|s_net ) );
      defparam carry_16_ADD_11.a_inv = "true";
    ADD1_A carry_16_ADD_12 ( .a(\u_FDMA_rfdma_cnt_reg[12]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_ADD_11|co_net ), .co(
        \carry_16_ADD_12|co_net ), .s(\carry_16_ADD_12|s_net ) );
      defparam carry_16_ADD_12.a_inv = "true";
    ADD1_A carry_16_ADD_13 ( .a(\u_FDMA_rfdma_cnt_reg[13]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_ADD_12|co_net ), .co(
        \carry_16_ADD_13|co_net ), .s(\carry_16_ADD_13|s_net ) );
      defparam carry_16_ADD_13.a_inv = "true";
    ADD1_A carry_16_ADD_14 ( .a(\u_FDMA_rfdma_cnt_reg[14]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_ADD_13|co_net ), .co(
        \carry_16_ADD_14|co_net ), .s(\carry_16_ADD_14|s_net ) );
      defparam carry_16_ADD_14.a_inv = "true";
    ADD1_A carry_16_ADD_15 ( .a(\u_FDMA_rfdma_cnt_reg[15]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_ADD_14|co_net ), .co(dummy_31_), .s(
        \carry_16_ADD_15|s_net ) );
      defparam carry_16_ADD_15.a_inv = "true";
    ADD1_A carry_16_ADD_2 ( .a(\u_FDMA_rfdma_cnt_reg[2]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_ADD_1|co_net ), .co(
        \carry_16_ADD_2|co_net ), .s(dummy_32_) );
      defparam carry_16_ADD_2.a_inv = "true";
    ADD1_A carry_16_ADD_3 ( .a(\u_FDMA_rfdma_cnt_reg[3]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_ADD_2|co_net ), .co(
        \carry_16_ADD_3|co_net ), .s(dummy_33_) );
      defparam carry_16_ADD_3.a_inv = "true";
    ADD1_A carry_16_ADD_4 ( .a(\u_FDMA_rfdma_cnt_reg[4]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_ADD_3|co_net ), .co(
        \carry_16_ADD_4|co_net ), .s(dummy_34_) );
      defparam carry_16_ADD_4.a_inv = "true";
    ADD1_A carry_16_ADD_5 ( .a(\u_FDMA_rfdma_cnt_reg[5]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_ADD_4|co_net ), .co(
        \carry_16_ADD_5|co_net ), .s(dummy_35_) );
      defparam carry_16_ADD_5.a_inv = "true";
    ADD1_A carry_16_ADD_6 ( .a(\u_FDMA_rfdma_cnt_reg[6]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_ADD_5|co_net ), .co(
        \carry_16_ADD_6|co_net ), .s(dummy_36_) );
      defparam carry_16_ADD_6.a_inv = "true";
    ADD1_A carry_16_ADD_7 ( .a(\u_FDMA_rfdma_cnt_reg[7]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\carry_16_ADD_6|co_net ), .co(
        \carry_16_ADD_7|co_net ), .s(dummy_37_) );
      defparam carry_16_ADD_7.a_inv = "true";
    ADD1_A carry_16_ADD_8 ( .a(\u_FDMA_rfdma_cnt_reg[8]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_ADD_7|co_net ), .co(
        \carry_16_ADD_8|co_net ), .s(dummy_38_) );
      defparam carry_16_ADD_8.a_inv = "true";
    ADD1_A carry_16_ADD_9 ( .a(\u_FDMA_rfdma_cnt_reg[9]|qx_net ), .b(
        \GND_0_inst|Y_net ), .ci(\carry_16_ADD_8|co_net ), .co(
        \carry_16_ADD_9|co_net ), .s(\carry_16_ADD_9|s_net ) );
      defparam carry_16_ADD_9.a_inv = "true";
    ADD1_A carry_32_4__ADD_0 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[0]|qx_net ), .ci(\GND_0_inst|Y_net ), .co(
        \carry_32_4__ADD_0|co_net ), .s(dummy_39_) );
      defparam carry_32_4__ADD_0.a_inv = "false";
    ADD1_A carry_32_4__ADD_1 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[1]|qx_net ), .ci(\carry_32_4__ADD_0|co_net ), 
        .co(\carry_32_4__ADD_1|co_net ), .s(dummy_40_) );
      defparam carry_32_4__ADD_1.a_inv = "false";
    ADD1_A carry_32_4__ADD_10 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[10]|qx_net ), .ci(\carry_32_4__ADD_9|co_net ), 
        .co(\carry_32_4__ADD_10|co_net ), .s(\carry_32_4__ADD_10|s_net ) );
      defparam carry_32_4__ADD_10.a_inv = "false";
    ADD1_A carry_32_4__ADD_11 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[11]|qx_net ), .ci(\carry_32_4__ADD_10|co_net ), 
        .co(\carry_32_4__ADD_11|co_net ), .s(\carry_32_4__ADD_11|s_net ) );
      defparam carry_32_4__ADD_11.a_inv = "false";
    ADD1_A carry_32_4__ADD_12 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[12]|qx_net ), .ci(\carry_32_4__ADD_11|co_net ), 
        .co(\carry_32_4__ADD_12|co_net ), .s(\carry_32_4__ADD_12|s_net ) );
      defparam carry_32_4__ADD_12.a_inv = "false";
    ADD1_A carry_32_4__ADD_13 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[13]|qx_net ), .ci(\carry_32_4__ADD_12|co_net ), 
        .co(\carry_32_4__ADD_13|co_net ), .s(\carry_32_4__ADD_13|s_net ) );
      defparam carry_32_4__ADD_13.a_inv = "false";
    ADD1_A carry_32_4__ADD_14 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[14]|qx_net ), .ci(\carry_32_4__ADD_13|co_net ), 
        .co(\carry_32_4__ADD_14|co_net ), .s(\carry_32_4__ADD_14|s_net ) );
      defparam carry_32_4__ADD_14.a_inv = "false";
    ADD1_A carry_32_4__ADD_15 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[15]|qx_net ), .ci(\carry_32_4__ADD_14|co_net ), 
        .co(\carry_32_4__ADD_15|co_net ), .s(\carry_32_4__ADD_15|s_net ) );
      defparam carry_32_4__ADD_15.a_inv = "false";
    ADD1_A carry_32_4__ADD_16 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[16]|qx_net ), .ci(\carry_32_4__ADD_15|co_net ), 
        .co(\carry_32_4__ADD_16|co_net ), .s(\carry_32_4__ADD_16|s_net ) );
      defparam carry_32_4__ADD_16.a_inv = "false";
    ADD1_A carry_32_4__ADD_17 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[17]|qx_net ), .ci(\carry_32_4__ADD_16|co_net ), 
        .co(\carry_32_4__ADD_17|co_net ), .s(\carry_32_4__ADD_17|s_net ) );
      defparam carry_32_4__ADD_17.a_inv = "false";
    ADD1_A carry_32_4__ADD_18 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[18]|qx_net ), .ci(\carry_32_4__ADD_17|co_net ), 
        .co(\carry_32_4__ADD_18|co_net ), .s(\carry_32_4__ADD_18|s_net ) );
      defparam carry_32_4__ADD_18.a_inv = "false";
    ADD1_A carry_32_4__ADD_19 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[19]|qx_net ), .ci(\carry_32_4__ADD_18|co_net ), 
        .co(\carry_32_4__ADD_19|co_net ), .s(\carry_32_4__ADD_19|s_net ) );
      defparam carry_32_4__ADD_19.a_inv = "false";
    ADD1_A carry_32_4__ADD_2 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[2]|qx_net ), .ci(\carry_32_4__ADD_1|co_net ), 
        .co(\carry_32_4__ADD_2|co_net ), .s(dummy_41_) );
      defparam carry_32_4__ADD_2.a_inv = "false";
    ADD1_A carry_32_4__ADD_20 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[20]|qx_net ), .ci(\carry_32_4__ADD_19|co_net ), 
        .co(\carry_32_4__ADD_20|co_net ), .s(\carry_32_4__ADD_20|s_net ) );
      defparam carry_32_4__ADD_20.a_inv = "false";
    ADD1_A carry_32_4__ADD_21 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[21]|qx_net ), .ci(\carry_32_4__ADD_20|co_net ), 
        .co(\carry_32_4__ADD_21|co_net ), .s(\carry_32_4__ADD_21|s_net ) );
      defparam carry_32_4__ADD_21.a_inv = "false";
    ADD1_A carry_32_4__ADD_22 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[22]|qx_net ), .ci(\carry_32_4__ADD_21|co_net ), 
        .co(\carry_32_4__ADD_22|co_net ), .s(\carry_32_4__ADD_22|s_net ) );
      defparam carry_32_4__ADD_22.a_inv = "false";
    ADD1_A carry_32_4__ADD_23 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[23]|qx_net ), .ci(\carry_32_4__ADD_22|co_net ), 
        .co(\carry_32_4__ADD_23|co_net ), .s(\carry_32_4__ADD_23|s_net ) );
      defparam carry_32_4__ADD_23.a_inv = "false";
    ADD1_A carry_32_4__ADD_24 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[24]|qx_net ), .ci(\carry_32_4__ADD_23|co_net ), 
        .co(\carry_32_4__ADD_24|co_net ), .s(\carry_32_4__ADD_24|s_net ) );
      defparam carry_32_4__ADD_24.a_inv = "false";
    ADD1_A carry_32_4__ADD_25 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[25]|qx_net ), .ci(\carry_32_4__ADD_24|co_net ), 
        .co(\carry_32_4__ADD_25|co_net ), .s(\carry_32_4__ADD_25|s_net ) );
      defparam carry_32_4__ADD_25.a_inv = "false";
    ADD1_A carry_32_4__ADD_26 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[26]|qx_net ), .ci(\carry_32_4__ADD_25|co_net ), 
        .co(\carry_32_4__ADD_26|co_net ), .s(\carry_32_4__ADD_26|s_net ) );
      defparam carry_32_4__ADD_26.a_inv = "false";
    ADD1_A carry_32_4__ADD_27 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[27]|qx_net ), .ci(\carry_32_4__ADD_26|co_net ), 
        .co(\carry_32_4__ADD_27|co_net ), .s(\carry_32_4__ADD_27|s_net ) );
      defparam carry_32_4__ADD_27.a_inv = "false";
    ADD1_A carry_32_4__ADD_28 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[28]|qx_net ), .ci(\carry_32_4__ADD_27|co_net ), 
        .co(\carry_32_4__ADD_28|co_net ), .s(\carry_32_4__ADD_28|s_net ) );
      defparam carry_32_4__ADD_28.a_inv = "false";
    ADD1_A carry_32_4__ADD_29 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[29]|qx_net ), .ci(\carry_32_4__ADD_28|co_net ), 
        .co(\carry_32_4__ADD_29|co_net ), .s(\carry_32_4__ADD_29|s_net ) );
      defparam carry_32_4__ADD_29.a_inv = "false";
    ADD1_A carry_32_4__ADD_3 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[3]|qx_net ), .ci(\carry_32_4__ADD_2|co_net ), 
        .co(\carry_32_4__ADD_3|co_net ), .s(dummy_42_) );
      defparam carry_32_4__ADD_3.a_inv = "false";
    ADD1_A carry_32_4__ADD_30 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[30]|qx_net ), .ci(\carry_32_4__ADD_29|co_net ), 
        .co(\carry_32_4__ADD_30|co_net ), .s(\carry_32_4__ADD_30|s_net ) );
      defparam carry_32_4__ADD_30.a_inv = "false";
    ADD1_A carry_32_4__ADD_31 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[31]|qx_net ), .ci(\carry_32_4__ADD_30|co_net ), 
        .co(dummy_43_), .s(\carry_32_4__ADD_31|s_net ) );
      defparam carry_32_4__ADD_31.a_inv = "false";
    ADD1_A carry_32_4__ADD_4 ( .a(\u_FDMA_axi_awaddr_reg[4]|qx_net ), .b(
        \u_FDMA_wburst_len_reg[0]|qx_net ), .ci(\carry_32_4__ADD_3|co_net ), 
        .co(\carry_32_4__ADD_4|co_net ), .s(\carry_32_4__ADD_4|s_net ) );
      defparam carry_32_4__ADD_4.a_inv = "false";
    ADD1_A carry_32_4__ADD_5 ( .a(\u_FDMA_axi_awaddr_reg[5]|qx_net ), .b(
        \u_FDMA_wburst_len_reg[1]|qx_net ), .ci(\carry_32_4__ADD_4|co_net ), 
        .co(\carry_32_4__ADD_5|co_net ), .s(\carry_32_4__ADD_5|s_net ) );
      defparam carry_32_4__ADD_5.a_inv = "false";
    ADD1_A carry_32_4__ADD_6 ( .a(\u_FDMA_axi_awaddr_reg[6]|qx_net ), .b(
        \u_FDMA_wburst_len_reg[2]|qx_net ), .ci(\carry_32_4__ADD_5|co_net ), 
        .co(\carry_32_4__ADD_6|co_net ), .s(\carry_32_4__ADD_6|s_net ) );
      defparam carry_32_4__ADD_6.a_inv = "false";
    ADD1_A carry_32_4__ADD_7 ( .a(\u_FDMA_axi_awaddr_reg[7]|qx_net ), .b(
        \u_FDMA_wburst_len_reg[3]|qx_net ), .ci(\carry_32_4__ADD_6|co_net ), 
        .co(\carry_32_4__ADD_7|co_net ), .s(\carry_32_4__ADD_7|s_net ) );
      defparam carry_32_4__ADD_7.a_inv = "false";
    ADD1_A carry_32_4__ADD_8 ( .a(\u_FDMA_axi_awaddr_reg[8]|qx_net ), .b(
        \u_FDMA_wburst_len_reg[4]|qx_net ), .ci(\carry_32_4__ADD_7|co_net ), 
        .co(\carry_32_4__ADD_8|co_net ), .s(\carry_32_4__ADD_8|s_net ) );
      defparam carry_32_4__ADD_8.a_inv = "false";
    ADD1_A carry_32_4__ADD_9 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_awaddr_reg[9]|qx_net ), .ci(\carry_32_4__ADD_8|co_net ), 
        .co(\carry_32_4__ADD_9|co_net ), .s(\carry_32_4__ADD_9|s_net ) );
      defparam carry_32_4__ADD_9.a_inv = "false";
    ADD1_A carry_32_ADD_0 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[0]|qx_net ), .ci(\GND_0_inst|Y_net ), .co(
        \carry_32_ADD_0|co_net ), .s(dummy_44_) );
      defparam carry_32_ADD_0.a_inv = "false";
    ADD1_A carry_32_ADD_1 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[1]|qx_net ), .ci(\carry_32_ADD_0|co_net ), .co(
        \carry_32_ADD_1|co_net ), .s(dummy_45_) );
      defparam carry_32_ADD_1.a_inv = "false";
    ADD1_A carry_32_ADD_10 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[10]|qx_net ), .ci(\carry_32_ADD_9|co_net ), .co(
        \carry_32_ADD_10|co_net ), .s(\carry_32_ADD_10|s_net ) );
      defparam carry_32_ADD_10.a_inv = "false";
    ADD1_A carry_32_ADD_11 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[11]|qx_net ), .ci(\carry_32_ADD_10|co_net ), .co(
        \carry_32_ADD_11|co_net ), .s(\carry_32_ADD_11|s_net ) );
      defparam carry_32_ADD_11.a_inv = "false";
    ADD1_A carry_32_ADD_12 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[12]|qx_net ), .ci(\carry_32_ADD_11|co_net ), .co(
        \carry_32_ADD_12|co_net ), .s(\carry_32_ADD_12|s_net ) );
      defparam carry_32_ADD_12.a_inv = "false";
    ADD1_A carry_32_ADD_13 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[13]|qx_net ), .ci(\carry_32_ADD_12|co_net ), .co(
        \carry_32_ADD_13|co_net ), .s(\carry_32_ADD_13|s_net ) );
      defparam carry_32_ADD_13.a_inv = "false";
    ADD1_A carry_32_ADD_14 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[14]|qx_net ), .ci(\carry_32_ADD_13|co_net ), .co(
        \carry_32_ADD_14|co_net ), .s(\carry_32_ADD_14|s_net ) );
      defparam carry_32_ADD_14.a_inv = "false";
    ADD1_A carry_32_ADD_15 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[15]|qx_net ), .ci(\carry_32_ADD_14|co_net ), .co(
        \carry_32_ADD_15|co_net ), .s(\carry_32_ADD_15|s_net ) );
      defparam carry_32_ADD_15.a_inv = "false";
    ADD1_A carry_32_ADD_16 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[16]|qx_net ), .ci(\carry_32_ADD_15|co_net ), .co(
        \carry_32_ADD_16|co_net ), .s(\carry_32_ADD_16|s_net ) );
      defparam carry_32_ADD_16.a_inv = "false";
    ADD1_A carry_32_ADD_17 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[17]|qx_net ), .ci(\carry_32_ADD_16|co_net ), .co(
        \carry_32_ADD_17|co_net ), .s(\carry_32_ADD_17|s_net ) );
      defparam carry_32_ADD_17.a_inv = "false";
    ADD1_A carry_32_ADD_18 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[18]|qx_net ), .ci(\carry_32_ADD_17|co_net ), .co(
        \carry_32_ADD_18|co_net ), .s(\carry_32_ADD_18|s_net ) );
      defparam carry_32_ADD_18.a_inv = "false";
    ADD1_A carry_32_ADD_19 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[19]|qx_net ), .ci(\carry_32_ADD_18|co_net ), .co(
        \carry_32_ADD_19|co_net ), .s(\carry_32_ADD_19|s_net ) );
      defparam carry_32_ADD_19.a_inv = "false";
    ADD1_A carry_32_ADD_2 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[2]|qx_net ), .ci(\carry_32_ADD_1|co_net ), .co(
        \carry_32_ADD_2|co_net ), .s(dummy_46_) );
      defparam carry_32_ADD_2.a_inv = "false";
    ADD1_A carry_32_ADD_20 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[20]|qx_net ), .ci(\carry_32_ADD_19|co_net ), .co(
        \carry_32_ADD_20|co_net ), .s(\carry_32_ADD_20|s_net ) );
      defparam carry_32_ADD_20.a_inv = "false";
    ADD1_A carry_32_ADD_21 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[21]|qx_net ), .ci(\carry_32_ADD_20|co_net ), .co(
        \carry_32_ADD_21|co_net ), .s(\carry_32_ADD_21|s_net ) );
      defparam carry_32_ADD_21.a_inv = "false";
    ADD1_A carry_32_ADD_22 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[22]|qx_net ), .ci(\carry_32_ADD_21|co_net ), .co(
        \carry_32_ADD_22|co_net ), .s(\carry_32_ADD_22|s_net ) );
      defparam carry_32_ADD_22.a_inv = "false";
    ADD1_A carry_32_ADD_23 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[23]|qx_net ), .ci(\carry_32_ADD_22|co_net ), .co(
        \carry_32_ADD_23|co_net ), .s(\carry_32_ADD_23|s_net ) );
      defparam carry_32_ADD_23.a_inv = "false";
    ADD1_A carry_32_ADD_24 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[24]|qx_net ), .ci(\carry_32_ADD_23|co_net ), .co(
        \carry_32_ADD_24|co_net ), .s(\carry_32_ADD_24|s_net ) );
      defparam carry_32_ADD_24.a_inv = "false";
    ADD1_A carry_32_ADD_25 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[25]|qx_net ), .ci(\carry_32_ADD_24|co_net ), .co(
        \carry_32_ADD_25|co_net ), .s(\carry_32_ADD_25|s_net ) );
      defparam carry_32_ADD_25.a_inv = "false";
    ADD1_A carry_32_ADD_26 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[26]|qx_net ), .ci(\carry_32_ADD_25|co_net ), .co(
        \carry_32_ADD_26|co_net ), .s(\carry_32_ADD_26|s_net ) );
      defparam carry_32_ADD_26.a_inv = "false";
    ADD1_A carry_32_ADD_27 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[27]|qx_net ), .ci(\carry_32_ADD_26|co_net ), .co(
        \carry_32_ADD_27|co_net ), .s(\carry_32_ADD_27|s_net ) );
      defparam carry_32_ADD_27.a_inv = "false";
    ADD1_A carry_32_ADD_28 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[28]|qx_net ), .ci(\carry_32_ADD_27|co_net ), .co(
        \carry_32_ADD_28|co_net ), .s(\carry_32_ADD_28|s_net ) );
      defparam carry_32_ADD_28.a_inv = "false";
    ADD1_A carry_32_ADD_29 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[29]|qx_net ), .ci(\carry_32_ADD_28|co_net ), .co(
        \carry_32_ADD_29|co_net ), .s(\carry_32_ADD_29|s_net ) );
      defparam carry_32_ADD_29.a_inv = "false";
    ADD1_A carry_32_ADD_3 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[3]|qx_net ), .ci(\carry_32_ADD_2|co_net ), .co(
        \carry_32_ADD_3|co_net ), .s(dummy_47_) );
      defparam carry_32_ADD_3.a_inv = "false";
    ADD1_A carry_32_ADD_30 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[30]|qx_net ), .ci(\carry_32_ADD_29|co_net ), .co(
        \carry_32_ADD_30|co_net ), .s(\carry_32_ADD_30|s_net ) );
      defparam carry_32_ADD_30.a_inv = "false";
    ADD1_A carry_32_ADD_31 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[31]|qx_net ), .ci(\carry_32_ADD_30|co_net ), .co(
        dummy_48_), .s(\carry_32_ADD_31|s_net ) );
      defparam carry_32_ADD_31.a_inv = "false";
    ADD1_A carry_32_ADD_4 ( .a(\u_FDMA_axi_araddr_reg[4]|qx_net ), .b(
        \u_FDMA_rburst_len_reg[0]|qx_net ), .ci(\carry_32_ADD_3|co_net ), .co(
        \carry_32_ADD_4|co_net ), .s(\carry_32_ADD_4|s_net ) );
      defparam carry_32_ADD_4.a_inv = "false";
    ADD1_A carry_32_ADD_5 ( .a(\u_FDMA_axi_araddr_reg[5]|qx_net ), .b(
        \u_FDMA_rburst_len_reg[1]|qx_net ), .ci(\carry_32_ADD_4|co_net ), .co(
        \carry_32_ADD_5|co_net ), .s(\carry_32_ADD_5|s_net ) );
      defparam carry_32_ADD_5.a_inv = "false";
    ADD1_A carry_32_ADD_6 ( .a(\u_FDMA_axi_araddr_reg[6]|qx_net ), .b(
        \u_FDMA_rburst_len_reg[2]|qx_net ), .ci(\carry_32_ADD_5|co_net ), .co(
        \carry_32_ADD_6|co_net ), .s(\carry_32_ADD_6|s_net ) );
      defparam carry_32_ADD_6.a_inv = "false";
    ADD1_A carry_32_ADD_7 ( .a(\u_FDMA_axi_araddr_reg[7]|qx_net ), .b(
        \u_FDMA_rburst_len_reg[3]|qx_net ), .ci(\carry_32_ADD_6|co_net ), .co(
        \carry_32_ADD_7|co_net ), .s(\carry_32_ADD_7|s_net ) );
      defparam carry_32_ADD_7.a_inv = "false";
    ADD1_A carry_32_ADD_8 ( .a(\u_FDMA_axi_araddr_reg[8]|qx_net ), .b(
        \u_FDMA_rburst_len_reg[4]|qx_net ), .ci(\carry_32_ADD_7|co_net ), .co(
        \carry_32_ADD_8|co_net ), .s(\carry_32_ADD_8|s_net ) );
      defparam carry_32_ADD_8.a_inv = "false";
    ADD1_A carry_32_ADD_9 ( .a(\GND_0_inst|Y_net ), .b(
        \u_FDMA_axi_araddr_reg[9]|qx_net ), .ci(\carry_32_ADD_8|co_net ), .co(
        \carry_32_ADD_9|co_net ), .s(\carry_32_ADD_9|s_net ) );
      defparam carry_32_ADD_9.a_inv = "false";
    ADD1_A carry_8_0__ADD_0 ( .a(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\GND_0_inst|Y_net ), .co(
        \carry_8_0__ADD_0|co_net ), .s(dummy_49_) );
      defparam carry_8_0__ADD_0.a_inv = "false";
    ADD1_A carry_8_0__ADD_1 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]|qx_net ), .ci(
        \carry_8_0__ADD_0|co_net ), .co(\carry_8_0__ADD_1|co_net ), .s(
        \carry_8_0__ADD_1|s_net ) );
      defparam carry_8_0__ADD_1.a_inv = "false";
    ADD1_A carry_8_0__ADD_2 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]|qx_net ), .ci(
        \carry_8_0__ADD_1|co_net ), .co(\carry_8_0__ADD_2|co_net ), .s(
        \carry_8_0__ADD_2|s_net ) );
      defparam carry_8_0__ADD_2.a_inv = "false";
    ADD1_A carry_8_0__ADD_3 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]|qx_net ), .ci(
        \carry_8_0__ADD_2|co_net ), .co(\carry_8_0__ADD_3|co_net ), .s(
        \carry_8_0__ADD_3|s_net ) );
      defparam carry_8_0__ADD_3.a_inv = "false";
    ADD1_A carry_8_0__ADD_4 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]|qx_net ), .ci(
        \carry_8_0__ADD_3|co_net ), .co(\carry_8_0__ADD_4|co_net ), .s(
        \carry_8_0__ADD_4|s_net ) );
      defparam carry_8_0__ADD_4.a_inv = "false";
    ADD1_A carry_8_0__ADD_5 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]|qx_net ), .ci(
        \carry_8_0__ADD_4|co_net ), .co(\carry_8_0__ADD_5|co_net ), .s(
        \carry_8_0__ADD_5|s_net ) );
      defparam carry_8_0__ADD_5.a_inv = "false";
    ADD1_A carry_8_0__ADD_6 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]|qx_net ), .ci(
        \carry_8_0__ADD_5|co_net ), .co(\carry_8_0__ADD_6|co_net ), .s(
        \carry_8_0__ADD_6|s_net ) );
      defparam carry_8_0__ADD_6.a_inv = "false";
    ADD1_A carry_8_0__ADD_7 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]|qx_net ), .ci(
        \carry_8_0__ADD_6|co_net ), .co(dummy_50_), .s(\carry_8_0__ADD_7|s_net ) );
      defparam carry_8_0__ADD_7.a_inv = "false";
    ADD1_A carry_8_1__ADD_0 ( .a(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\GND_0_inst|Y_net ), .co(
        \carry_8_1__ADD_0|co_net ), .s(dummy_51_) );
      defparam carry_8_1__ADD_0.a_inv = "false";
    ADD1_A carry_8_1__ADD_1 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]|qx_net ), .ci(
        \carry_8_1__ADD_0|co_net ), .co(\carry_8_1__ADD_1|co_net ), .s(
        \carry_8_1__ADD_1|s_net ) );
      defparam carry_8_1__ADD_1.a_inv = "false";
    ADD1_A carry_8_1__ADD_2 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net ), .ci(
        \carry_8_1__ADD_1|co_net ), .co(\carry_8_1__ADD_2|co_net ), .s(
        \carry_8_1__ADD_2|s_net ) );
      defparam carry_8_1__ADD_2.a_inv = "false";
    ADD1_A carry_8_1__ADD_3 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]|qx_net ), .ci(
        \carry_8_1__ADD_2|co_net ), .co(\carry_8_1__ADD_3|co_net ), .s(
        \carry_8_1__ADD_3|s_net ) );
      defparam carry_8_1__ADD_3.a_inv = "false";
    ADD1_A carry_8_1__ADD_4 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net ), .ci(
        \carry_8_1__ADD_3|co_net ), .co(\carry_8_1__ADD_4|co_net ), .s(
        \carry_8_1__ADD_4|s_net ) );
      defparam carry_8_1__ADD_4.a_inv = "false";
    ADD1_A carry_8_1__ADD_5 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]|qx_net ), .ci(
        \carry_8_1__ADD_4|co_net ), .co(\carry_8_1__ADD_5|co_net ), .s(
        \carry_8_1__ADD_5|s_net ) );
      defparam carry_8_1__ADD_5.a_inv = "false";
    ADD1_A carry_8_1__ADD_6 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]|qx_net ), .ci(
        \carry_8_1__ADD_5|co_net ), .co(\carry_8_1__ADD_6|co_net ), .s(
        \carry_8_1__ADD_6|s_net ) );
      defparam carry_8_1__ADD_6.a_inv = "false";
    ADD1_A carry_8_1__ADD_7 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]|qx_net ), .ci(
        \carry_8_1__ADD_6|co_net ), .co(dummy_52_), .s(\carry_8_1__ADD_7|s_net ) );
      defparam carry_8_1__ADD_7.a_inv = "false";
    ADD1_A carry_8_2__ADD_0 ( .a(\clk_rst_manage_ins_rst_wait_cnt_reg[0]|qx_net ), 
        .b(\VCC_0_inst|Y_net ), .ci(\GND_0_inst|Y_net ), .co(
        \carry_8_2__ADD_0|co_net ), .s(dummy_53_) );
      defparam carry_8_2__ADD_0.a_inv = "false";
    ADD1_A carry_8_2__ADD_1 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_rst_wait_cnt_reg[1]|qx_net ), .ci(
        \carry_8_2__ADD_0|co_net ), .co(\carry_8_2__ADD_1|co_net ), .s(
        \carry_8_2__ADD_1|s_net ) );
      defparam carry_8_2__ADD_1.a_inv = "false";
    ADD1_A carry_8_2__ADD_2 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_rst_wait_cnt_reg[2]|qx_net ), .ci(
        \carry_8_2__ADD_1|co_net ), .co(\carry_8_2__ADD_2|co_net ), .s(
        \carry_8_2__ADD_2|s_net ) );
      defparam carry_8_2__ADD_2.a_inv = "false";
    ADD1_A carry_8_2__ADD_3 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_rst_wait_cnt_reg[3]|qx_net ), .ci(
        \carry_8_2__ADD_2|co_net ), .co(\carry_8_2__ADD_3|co_net ), .s(
        \carry_8_2__ADD_3|s_net ) );
      defparam carry_8_2__ADD_3.a_inv = "false";
    ADD1_A carry_8_2__ADD_4 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_rst_wait_cnt_reg[4]|qx_net ), .ci(
        \carry_8_2__ADD_3|co_net ), .co(\carry_8_2__ADD_4|co_net ), .s(
        \carry_8_2__ADD_4|s_net ) );
      defparam carry_8_2__ADD_4.a_inv = "false";
    ADD1_A carry_8_2__ADD_5 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_rst_wait_cnt_reg[5]|qx_net ), .ci(
        \carry_8_2__ADD_4|co_net ), .co(\carry_8_2__ADD_5|co_net ), .s(
        \carry_8_2__ADD_5|s_net ) );
      defparam carry_8_2__ADD_5.a_inv = "false";
    ADD1_A carry_8_2__ADD_6 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_rst_wait_cnt_reg[6]|qx_net ), .ci(
        \carry_8_2__ADD_5|co_net ), .co(\carry_8_2__ADD_6|co_net ), .s(
        \carry_8_2__ADD_6|s_net ) );
      defparam carry_8_2__ADD_6.a_inv = "false";
    ADD1_A carry_8_2__ADD_7 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_rst_wait_cnt_reg[7]|qx_net ), .ci(
        \carry_8_2__ADD_6|co_net ), .co(dummy_54_), .s(\carry_8_2__ADD_7|s_net ) );
      defparam carry_8_2__ADD_7.a_inv = "false";
    ADD1_A carry_8_3__ADD_0 ( .a(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]|qx_net ), .b(
        \VCC_0_inst|Y_net ), .ci(\GND_0_inst|Y_net ), .co(
        \carry_8_3__ADD_0|co_net ), .s(dummy_55_) );
      defparam carry_8_3__ADD_0.a_inv = "false";
    ADD1_A carry_8_3__ADD_1 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1]|qx_net ), .ci(
        \carry_8_3__ADD_0|co_net ), .co(\carry_8_3__ADD_1|co_net ), .s(
        \carry_8_3__ADD_1|s_net ) );
      defparam carry_8_3__ADD_1.a_inv = "false";
    ADD1_A carry_8_3__ADD_2 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]|qx_net ), .ci(
        \carry_8_3__ADD_1|co_net ), .co(\carry_8_3__ADD_2|co_net ), .s(
        \carry_8_3__ADD_2|s_net ) );
      defparam carry_8_3__ADD_2.a_inv = "false";
    ADD1_A carry_8_3__ADD_3 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]|qx_net ), .ci(
        \carry_8_3__ADD_2|co_net ), .co(\carry_8_3__ADD_3|co_net ), .s(
        \carry_8_3__ADD_3|s_net ) );
      defparam carry_8_3__ADD_3.a_inv = "false";
    ADD1_A carry_8_3__ADD_4 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]|qx_net ), .ci(
        \carry_8_3__ADD_3|co_net ), .co(\carry_8_3__ADD_4|co_net ), .s(
        \carry_8_3__ADD_4|s_net ) );
      defparam carry_8_3__ADD_4.a_inv = "false";
    ADD1_A carry_8_3__ADD_5 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]|qx_net ), .ci(
        \carry_8_3__ADD_4|co_net ), .co(\carry_8_3__ADD_5|co_net ), .s(
        \carry_8_3__ADD_5|s_net ) );
      defparam carry_8_3__ADD_5.a_inv = "false";
    ADD1_A carry_8_3__ADD_6 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]|qx_net ), .ci(
        \carry_8_3__ADD_5|co_net ), .co(\carry_8_3__ADD_6|co_net ), .s(
        \carry_8_3__ADD_6|s_net ) );
      defparam carry_8_3__ADD_6.a_inv = "false";
    ADD1_A carry_8_3__ADD_7 ( .a(\GND_0_inst|Y_net ), .b(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]|qx_net ), .ci(
        \carry_8_3__ADD_6|co_net ), .co(dummy_56_), .s(\carry_8_3__ADD_7|s_net ) );
      defparam carry_8_3__ADD_7.a_inv = "false";
    REG \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO4_net ), .di(\ii05524|xy_net ), 
        .en(\ii05526|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net ), .sr(
        \clk_rst_manage_ins_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0] .init = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO4_net ), .di(
        \carry_8_0__ADD_1|s_net ), .en(\ii05526|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]|qx_net ), .sr(
        \clk_rst_manage_ins_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1] .init = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO4_net ), .di(
        \carry_8_0__ADD_2|s_net ), .en(\ii05526|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]|qx_net ), .sr(
        \clk_rst_manage_ins_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2] .init = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO4_net ), .di(
        \carry_8_0__ADD_3|s_net ), .en(\ii05526|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]|qx_net ), .sr(
        \clk_rst_manage_ins_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3] .init = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO4_net ), .di(
        \carry_8_0__ADD_4|s_net ), .en(\ii05526|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]|qx_net ), .sr(
        \clk_rst_manage_ins_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4] .init = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO4_net ), .di(
        \carry_8_0__ADD_5|s_net ), .en(\ii05526|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]|qx_net ), .sr(
        \clk_rst_manage_ins_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5] .init = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO4_net ), .di(
        \carry_8_0__ADD_6|s_net ), .en(\ii05526|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]|qx_net ), .sr(
        \clk_rst_manage_ins_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6] .init = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO4_net ), .di(
        \carry_8_0__ADD_7|s_net ), .en(\ii05526|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]|qx_net ), .sr(
        \clk_rst_manage_ins_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7] .init = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7] .sr_inv = 1;
    REG clk_rst_manage_ins_ddr_cfg_rstn_flag_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO4_net ), .di(\ii05546|xy_net ), 
        .en(dummy_57_), .qx(\clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net ), 
        .sr(\clk_rst_manage_ins_rstn_flag_reg|qx_net ) );
      defparam clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.init = 0;
      defparam clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.sr_value = 0;
      defparam clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.always_en = 1;
      defparam clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.no_sr = 0;
      defparam clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.latch_mode = 0;
      defparam clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.sync_mode = 0;
      defparam clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.clk_inv = 0;
      defparam clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.en_inv = 0;
      defparam clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO3_net ), .di(\ii05547|xy_net ), 
        .en(\ii05549|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0] .init = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO3_net ), .di(
        \carry_8_1__ADD_1|s_net ), .en(\ii05549|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1] .init = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO3_net ), .di(
        \carry_8_1__ADD_2|s_net ), .en(\ii05549|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2] .init = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO3_net ), .di(
        \carry_8_1__ADD_3|s_net ), .en(\ii05549|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3] .init = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO3_net ), .di(
        \carry_8_1__ADD_4|s_net ), .en(\ii05549|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4] .init = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO3_net ), .di(
        \carry_8_1__ADD_5|s_net ), .en(\ii05549|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5] .init = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO3_net ), .di(
        \carry_8_1__ADD_6|s_net ), .en(\ii05549|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6] .init = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6] .sr_inv = 1;
    REG \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO3_net ), .di(
        \carry_8_1__ADD_7|s_net ), .en(\ii05549|xy_net ), .qx(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7] .init = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7] .sr_value = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7] .always_en = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7] .no_sr = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7] .latch_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7] .sync_mode = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7] .clk_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7] .en_inv = 0;
      defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7] .sr_inv = 1;
    REG clk_rst_manage_ins_ddr_rstn_flag_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO3_net ), .di(\ii05569|xy_net ), 
        .en(dummy_58_), .qx(\clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net ) );
      defparam clk_rst_manage_ins_ddr_rstn_flag_reg.init = 0;
      defparam clk_rst_manage_ins_ddr_rstn_flag_reg.sr_value = 0;
      defparam clk_rst_manage_ins_ddr_rstn_flag_reg.always_en = 1;
      defparam clk_rst_manage_ins_ddr_rstn_flag_reg.no_sr = 0;
      defparam clk_rst_manage_ins_ddr_rstn_flag_reg.latch_mode = 0;
      defparam clk_rst_manage_ins_ddr_rstn_flag_reg.sync_mode = 0;
      defparam clk_rst_manage_ins_ddr_rstn_flag_reg.clk_inv = 0;
      defparam clk_rst_manage_ins_ddr_rstn_flag_reg.en_inv = 0;
      defparam clk_rst_manage_ins_ddr_rstn_flag_reg.sr_inv = 1;
    PLLV1 clk_rst_manage_ins_pll_main_pll_u0 ( .ACTIVECK(dummy_59_), .CKBAD0(
        dummy_60_), .CKBAD1(dummy_61_), .CO0(dummy_62_), .CO1(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .CO2(
        \clk_rst_manage_ins_pll_main_pll_u0|CO2_net ), .CO3(
        \clk_rst_manage_ins_pll_main_pll_u0|CO3_net ), .CO4(
        \clk_rst_manage_ins_pll_main_pll_u0|CO4_net ), .CO5(dummy_63_), .FBIN(
        dummy_64_), .FBOUT(dummy_65_), .FP_PLL_PDB(dummy_66_), .FP_PLL_RST(
        dummy_67_), .PLLCK0(\io_CLK_25M_inst|f_id[0]_net ), .PLLCK1(dummy_68_), 
        .PLOCK(\clk_rst_manage_ins_pll_main_pll_u0|PLOCK_net ), .PSCK(dummy_69_), 
        .PSDIR(dummy_70_), .PSDONE(dummy_71_), .PSEN(dummy_72_), .fp_cf_clk(
        dummy_73_), .fp_cf_en(dummy_74_), .fp_cf_in(dummy_75_), .fp_cf_out(
        dummy_76_), .fp_cf_up(dummy_77_), .fp_cfg_sel(dummy_78_) );
      defparam clk_rst_manage_ins_pll_main_pll_u0.pll_sel = "auto";
      defparam clk_rst_manage_ins_pll_main_pll_u0.input_freq = "25.00";
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CKSEL = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CK_SWITCH_EN = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_SEL_FBPATH = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVN = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVM = 47;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVFB = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_LPF = 3;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CPSEL_CR = 3;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CPSEL_FN = 47;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CP_AUTO_ENB = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_RST_REG_ENB = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CALIB_EN = 1;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CALIB_RSTN = 1;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CALIB_MANUAL = 8;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CALIB_WIN = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CALIB_DIV = 25;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CALIB_16_32U = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BP_VDOUT = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_LKD_MUX = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_FORCE_LOCK = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_FLDD = 3;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_ATEST_EN = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DTEST_EN = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_ATEST_SEL = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DTEST_SEL = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_VCO_INI_SEL = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_LKD_TOL = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_LKD_HOLD = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_VRSEL = 1;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BK = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_SSEN = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_SSDIVH = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_SSDIVL = 249;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_PSSEL = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_SSRG = 1;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_MKEN0 = 1;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_MKEN1 = 1;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_MKEN2 = 1;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_MKEN3 = 1;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_MKEN4 = 1;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_MKEN5 = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BPS0 = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BPS1 = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BPS2 = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BPS3 = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BPS4 = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BPS5 = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_FRAC = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVC0 = 14;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVC1 = 11;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVC2 = 14;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVC3 = 5;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVC4 = 47;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVC5 = 32;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CO0DLY = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CO1DLY = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CO2DLY = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CO3DLY = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CO4DLY = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CO5DLY = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_P0SEL = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_P1SEL = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_P2SEL = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_P3SEL = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_P4SEL = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_P5SEL = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_PFBSEL = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_RSTPLL_SEL = 1;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_PPDB_SEL = 1;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_FP_EN = 0;
      defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_LOCK_GATE = 1;
    REG \clk_rst_manage_ins_rst_wait_cnt_reg[0]  ( .clk(
        \io_CLK_25M_inst|f_id[0]_net ), .di(\ii05570|xy_net ), .en(
        \ii05572|xy_net ), .qx(\clk_rst_manage_ins_rst_wait_cnt_reg[0]|qx_net ), 
        .sr(\ii05571|xy_net ) );
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[0] .init = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[0] .sr_value = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[0] .always_en = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[0] .no_sr = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[0] .latch_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[0] .sync_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[0] .clk_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[0] .en_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[0] .sr_inv = 0;
    REG \clk_rst_manage_ins_rst_wait_cnt_reg[1]  ( .clk(
        \io_CLK_25M_inst|f_id[0]_net ), .di(\carry_8_2__ADD_1|s_net ), .en(
        \ii05572|xy_net ), .qx(\clk_rst_manage_ins_rst_wait_cnt_reg[1]|qx_net ), 
        .sr(\ii05571|xy_net ) );
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[1] .init = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[1] .sr_value = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[1] .always_en = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[1] .no_sr = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[1] .latch_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[1] .sync_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[1] .clk_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[1] .en_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[1] .sr_inv = 0;
    REG \clk_rst_manage_ins_rst_wait_cnt_reg[2]  ( .clk(
        \io_CLK_25M_inst|f_id[0]_net ), .di(\carry_8_2__ADD_2|s_net ), .en(
        \ii05572|xy_net ), .qx(\clk_rst_manage_ins_rst_wait_cnt_reg[2]|qx_net ), 
        .sr(\ii05571|xy_net ) );
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[2] .init = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[2] .sr_value = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[2] .always_en = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[2] .no_sr = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[2] .latch_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[2] .sync_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[2] .clk_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[2] .en_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[2] .sr_inv = 0;
    REG \clk_rst_manage_ins_rst_wait_cnt_reg[3]  ( .clk(
        \io_CLK_25M_inst|f_id[0]_net ), .di(\carry_8_2__ADD_3|s_net ), .en(
        \ii05572|xy_net ), .qx(\clk_rst_manage_ins_rst_wait_cnt_reg[3]|qx_net ), 
        .sr(\ii05571|xy_net ) );
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[3] .init = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[3] .sr_value = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[3] .always_en = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[3] .no_sr = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[3] .latch_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[3] .sync_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[3] .clk_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[3] .en_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[3] .sr_inv = 0;
    REG \clk_rst_manage_ins_rst_wait_cnt_reg[4]  ( .clk(
        \io_CLK_25M_inst|f_id[0]_net ), .di(\carry_8_2__ADD_4|s_net ), .en(
        \ii05572|xy_net ), .qx(\clk_rst_manage_ins_rst_wait_cnt_reg[4]|qx_net ), 
        .sr(\ii05571|xy_net ) );
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[4] .init = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[4] .sr_value = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[4] .always_en = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[4] .no_sr = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[4] .latch_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[4] .sync_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[4] .clk_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[4] .en_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[4] .sr_inv = 0;
    REG \clk_rst_manage_ins_rst_wait_cnt_reg[5]  ( .clk(
        \io_CLK_25M_inst|f_id[0]_net ), .di(\carry_8_2__ADD_5|s_net ), .en(
        \ii05572|xy_net ), .qx(\clk_rst_manage_ins_rst_wait_cnt_reg[5]|qx_net ), 
        .sr(\ii05571|xy_net ) );
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[5] .init = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[5] .sr_value = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[5] .always_en = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[5] .no_sr = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[5] .latch_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[5] .sync_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[5] .clk_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[5] .en_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[5] .sr_inv = 0;
    REG \clk_rst_manage_ins_rst_wait_cnt_reg[6]  ( .clk(
        \io_CLK_25M_inst|f_id[0]_net ), .di(\carry_8_2__ADD_6|s_net ), .en(
        \ii05572|xy_net ), .qx(\clk_rst_manage_ins_rst_wait_cnt_reg[6]|qx_net ), 
        .sr(\ii05571|xy_net ) );
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[6] .init = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[6] .sr_value = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[6] .always_en = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[6] .no_sr = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[6] .latch_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[6] .sync_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[6] .clk_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[6] .en_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[6] .sr_inv = 0;
    REG \clk_rst_manage_ins_rst_wait_cnt_reg[7]  ( .clk(
        \io_CLK_25M_inst|f_id[0]_net ), .di(\carry_8_2__ADD_7|s_net ), .en(
        \ii05572|xy_net ), .qx(\clk_rst_manage_ins_rst_wait_cnt_reg[7]|qx_net ), 
        .sr(\ii05571|xy_net ) );
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7] .init = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7] .sr_value = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7] .always_en = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7] .no_sr = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7] .latch_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7] .sync_mode = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7] .clk_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7] .en_inv = 0;
      defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7] .sr_inv = 0;
    REG clk_rst_manage_ins_rstn_flag_reg ( .clk(\io_CLK_25M_inst|f_id[0]_net ), 
        .di(\ii05592|xy_net ), .en(dummy_79_), .qx(
        \clk_rst_manage_ins_rstn_flag_reg|qx_net ), .sr(\ii05571|xy_net ) );
      defparam clk_rst_manage_ins_rstn_flag_reg.init = 0;
      defparam clk_rst_manage_ins_rstn_flag_reg.sr_value = 0;
      defparam clk_rst_manage_ins_rstn_flag_reg.always_en = 1;
      defparam clk_rst_manage_ins_rstn_flag_reg.no_sr = 0;
      defparam clk_rst_manage_ins_rstn_flag_reg.latch_mode = 0;
      defparam clk_rst_manage_ins_rstn_flag_reg.sync_mode = 0;
      defparam clk_rst_manage_ins_rstn_flag_reg.clk_inv = 0;
      defparam clk_rst_manage_ins_rstn_flag_reg.en_inv = 0;
      defparam clk_rst_manage_ins_rstn_flag_reg.sr_inv = 0;
    REG \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05593|xy_net ), 
        .en(\ii05595|xy_net ), .qx(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0] .init = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0] .sr_value = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0] .always_en = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0] .no_sr = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0] .latch_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0] .sync_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0] .clk_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0] .en_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0] .sr_inv = 1;
    REG \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_8_3__ADD_1|s_net ), .en(\ii05595|xy_net ), .qx(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1] .init = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1] .sr_value = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1] .always_en = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1] .no_sr = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1] .latch_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1] .sync_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1] .clk_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1] .en_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1] .sr_inv = 1;
    REG \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_8_3__ADD_2|s_net ), .en(\ii05595|xy_net ), .qx(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2] .init = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2] .sr_value = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2] .always_en = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2] .no_sr = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2] .latch_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2] .sync_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2] .clk_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2] .en_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2] .sr_inv = 1;
    REG \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_8_3__ADD_3|s_net ), .en(\ii05595|xy_net ), .qx(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3] .init = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3] .sr_value = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3] .always_en = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3] .no_sr = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3] .latch_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3] .sync_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3] .clk_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3] .en_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3] .sr_inv = 1;
    REG \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_8_3__ADD_4|s_net ), .en(\ii05595|xy_net ), .qx(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4] .init = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4] .sr_value = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4] .always_en = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4] .no_sr = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4] .latch_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4] .sync_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4] .clk_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4] .en_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4] .sr_inv = 1;
    REG \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_8_3__ADD_5|s_net ), .en(\ii05595|xy_net ), .qx(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5] .init = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5] .sr_value = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5] .always_en = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5] .no_sr = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5] .latch_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5] .sync_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5] .clk_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5] .en_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5] .sr_inv = 1;
    REG \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_8_3__ADD_6|s_net ), .en(\ii05595|xy_net ), .qx(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6] .init = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6] .sr_value = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6] .always_en = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6] .no_sr = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6] .latch_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6] .sync_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6] .clk_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6] .en_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6] .sr_inv = 1;
    REG \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_8_3__ADD_7|s_net ), .en(\ii05595|xy_net ), .qx(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net ) );
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7] .init = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7] .sr_value = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7] .always_en = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7] .no_sr = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7] .latch_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7] .sync_mode = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7] .clk_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7] .en_inv = 0;
      defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7] .sr_inv = 1;
    REG clk_rst_manage_ins_sys_rstn_flag_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05615|xy_net ), 
        .en(dummy_80_), .qx(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .sr(
        \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net ) );
      defparam clk_rst_manage_ins_sys_rstn_flag_reg.init = 0;
      defparam clk_rst_manage_ins_sys_rstn_flag_reg.sr_value = 0;
      defparam clk_rst_manage_ins_sys_rstn_flag_reg.always_en = 1;
      defparam clk_rst_manage_ins_sys_rstn_flag_reg.no_sr = 0;
      defparam clk_rst_manage_ins_sys_rstn_flag_reg.latch_mode = 0;
      defparam clk_rst_manage_ins_sys_rstn_flag_reg.sync_mode = 0;
      defparam clk_rst_manage_ins_sys_rstn_flag_reg.clk_inv = 0;
      defparam clk_rst_manage_ins_sys_rstn_flag_reg.en_inv = 0;
      defparam clk_rst_manage_ins_sys_rstn_flag_reg.sr_inv = 1;
    LUT6 ii05334 ( .f0(\u_FDMA_wburst_len_reg[0]|qx_net ), .f1(dummy_81_), .f2(
        dummy_82_), .f3(dummy_83_), .f4(dummy_84_), .f5(dummy_85_), .xy(
        \ii05334|xy_net ) );
      defparam ii05334.config_data = 64'h5555555555555555;
    LUT6 ii05335 ( .f0(\u_FDMA_wburst_len_reg[0]|qx_net ), .f1(
        \u_FDMA_wburst_len_reg[1]|qx_net ), .f2(dummy_86_), .f3(dummy_87_), .f4(
        dummy_88_), .f5(dummy_89_), .xy(\ii05335|xy_net ) );
      defparam ii05335.config_data = 64'h9999999999999999;
    LUT6 ii05336 ( .f0(\u_FDMA_wburst_len_reg[0]|qx_net ), .f1(
        \u_FDMA_wburst_len_reg[1]|qx_net ), .f2(
        \u_FDMA_wburst_len_reg[2]|qx_net ), .f3(dummy_90_), .f4(dummy_91_), .f5(
        dummy_92_), .xy(\ii05336|xy_net ) );
      defparam ii05336.config_data = 64'hE1E1E1E1E1E1E1E1;
    LUT6 ii05337 ( .f0(\u_FDMA_wburst_len_reg[0]|qx_net ), .f1(
        \u_FDMA_wburst_len_reg[1]|qx_net ), .f2(
        \u_FDMA_wburst_len_reg[2]|qx_net ), .f3(
        \u_FDMA_wburst_len_reg[3]|qx_net ), .f4(dummy_93_), .f5(dummy_94_), .xy(
        \ii05337|xy_net ) );
      defparam ii05337.config_data = 64'hFE01FE01FE01FE01;
    LUT6 ii05338 ( .f0(\u_FDMA_wburst_len_reg[0]|qx_net ), .f1(
        \u_FDMA_wburst_len_reg[1]|qx_net ), .f2(
        \u_FDMA_wburst_len_reg[2]|qx_net ), .f3(
        \u_FDMA_wburst_len_reg[3]|qx_net ), .f4(dummy_95_), .f5(dummy_96_), .xy(
        \ii05338|xy_net ) );
      defparam ii05338.config_data = 64'h0001000100010001;
    LUT6 ii05339 ( .f0(\ii05338|xy_net ), .f1(\u_FDMA_axi_wvalid_reg|qx_net ), 
        .f2(\u_FDMA_wburst_cnt_reg[6]|qx_net ), .f3(
        \u_FDMA_wburst_cnt_reg[7]|qx_net ), .f4(
        \u_FDMA_wburst_cnt_reg[8]|qx_net ), .f5(
        \u_FDMA_wburst_len_reg[4]|qx_net ), .xy(\ii05339|xy_net ) );
      defparam ii05339.config_data = 64'h0000000C0000800C;
    LUT6 ii05340 ( .f0(\ii05339|xy_net ), .f1(\ii05336|xy_net ), .f2(
        \ii05338|xy_net ), .f3(\u_FDMA_wburst_cnt_reg[2]|qx_net ), .f4(
        \u_FDMA_wburst_cnt_reg[7]|qx_net ), .f5(
        \u_FDMA_wburst_len_reg[4]|qx_net ), .xy(\ii05340|xy_net ) );
      defparam ii05340.config_data = 64'h8822882288220802;
    LUT6 ii05341 ( .f0(\ii05337|xy_net ), .f1(\u_FDMA_wburst_cnt_reg[3]|qx_net ), 
        .f2(dummy_97_), .f3(dummy_98_), .f4(dummy_99_), .f5(dummy_100_), .xy(
        \ii05341|xy_net ) );
      defparam ii05341.config_data = 64'h9999999999999999;
    LUT6 ii05342 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net ), .f1(
        \u_FDMA_wburst_cnt_reg[0]|qx_net ), .f2(
        \u_FDMA_wburst_cnt_reg[5]|qx_net ), .f3(
        \u_FDMA_wburst_cnt_reg[7]|qx_net ), .f4(
        \u_FDMA_wburst_len_reg[0]|qx_net ), .f5(dummy_101_), .xy(
        \ii05342|xy_net ) );
      defparam ii05342.config_data = 64'h2002800820028008;
    LUT6 ii05343 ( .f0(\ii05342|xy_net ), .f1(\u_FDMA_wburst_cnt_reg[1]|qx_net ), 
        .f2(\u_FDMA_wburst_len_reg[0]|qx_net ), .f3(
        \u_FDMA_wburst_len_reg[1]|qx_net ), .f4(dummy_102_), .f5(dummy_103_), 
        .xy(\ii05343|xy_net ) );
      defparam ii05343.config_data = 64'h8228822882288228;
    LUT6 ii05344 ( .f0(\ii05340|xy_net ), .f1(\ii05341|xy_net ), .f2(
        \ii05343|xy_net ), .f3(\ii05338|xy_net ), .f4(
        \u_FDMA_wburst_cnt_reg[4]|qx_net ), .f5(
        \u_FDMA_wburst_len_reg[4]|qx_net ), .xy(\ii05344|xy_net ) );
      defparam ii05344.config_data = 64'h0080800080000080;
    LUT6 ii05345 ( .f0(\u_FDMA_rburst_len_reg[0]|qx_net ), .f1(dummy_104_), .f2(
        dummy_105_), .f3(dummy_106_), .f4(dummy_107_), .f5(dummy_108_), .xy(
        \ii05345|xy_net ) );
      defparam ii05345.config_data = 64'h5555555555555555;
    LUT6 ii05346 ( .f0(\u_FDMA_rburst_len_reg[0]|qx_net ), .f1(
        \u_FDMA_rburst_len_reg[1]|qx_net ), .f2(dummy_109_), .f3(dummy_110_), 
        .f4(dummy_111_), .f5(dummy_112_), .xy(\ii05346|xy_net ) );
      defparam ii05346.config_data = 64'h9999999999999999;
    LUT6 ii05347 ( .f0(\u_FDMA_rburst_len_reg[0]|qx_net ), .f1(
        \u_FDMA_rburst_len_reg[1]|qx_net ), .f2(
        \u_FDMA_rburst_len_reg[2]|qx_net ), .f3(dummy_113_), .f4(dummy_114_), 
        .f5(dummy_115_), .xy(\ii05347|xy_net ) );
      defparam ii05347.config_data = 64'hE1E1E1E1E1E1E1E1;
    LUT6 ii05348 ( .f0(\u_FDMA_rburst_len_reg[0]|qx_net ), .f1(
        \u_FDMA_rburst_len_reg[1]|qx_net ), .f2(
        \u_FDMA_rburst_len_reg[2]|qx_net ), .f3(
        \u_FDMA_rburst_len_reg[3]|qx_net ), .f4(dummy_116_), .f5(dummy_117_), 
        .xy(\ii05348|xy_net ) );
      defparam ii05348.config_data = 64'hFE01FE01FE01FE01;
    LUT6 ii05349 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11]|qx_net ), .f3(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2]|qx_net ), .f4(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3]|qx_net ), .f5(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4]|qx_net ), .xy(
        \ii05349|xy_net ) );
      defparam ii05349.config_data = 64'h01031133050F55FF;
    LUT6 ii05350 ( .f0(\ii05349|xy_net ), .f1(
        \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[1]_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38]|qx_net ), .f3(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1]|qx_net ), .f4(
        dummy_118_), .f5(dummy_119_), .xy(\ii05350|xy_net ) );
      defparam ii05350.config_data = 64'h0BBB0BBB0BBB0BBB;
    LUT6 ii05351 ( .f0(\ii05350|xy_net ), .f1(
        \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[0]_net ), .f2(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8]|qx_net ), .f3(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net ), .f4(
        dummy_120_), .f5(dummy_121_), .xy(\ii05351|xy_net ) );
      defparam ii05351.config_data = 64'hD1C0D1C0D1C0D1C0;
    LUT6 ii05424 ( .f0(\u_if_T_S_reg_0__dup_1_|qx_net ), .f1(
        \u_if_T_S_reg_1__dup_4_|qx_net ), .f2(\u_if_T_S_reg[2]|qx_net ), .f3(
        dummy_122_), .f4(dummy_123_), .f5(dummy_124_), .xy(\ii05424|xy_net ) );
      defparam ii05424.config_data = 64'h0101010101010101;
    LUT6 ii05524 ( .f0(\clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net ), 
        .f1(dummy_125_), .f2(dummy_126_), .f3(dummy_127_), .f4(dummy_128_), .f5(
        dummy_129_), .xy(\ii05524|xy_net ) );
      defparam ii05524.config_data = 64'h5555555555555555;
    LUT6 ii05526 ( .f0(\clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]|qx_net ), 
        .f1(\clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]|qx_net ), .f2(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]|qx_net ), .f3(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]|qx_net ), .f4(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]|qx_net ), .f5(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]|qx_net ), .xy(
        \ii05526|xy_net ) );
      defparam ii05526.config_data = 64'h0000000001FFFFFF;
    LUT6 ii05545 ( .f0(\clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net ), 
        .f1(\clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]|qx_net ), .f2(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]|qx_net ), .f3(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]|qx_net ), .f4(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]|qx_net ), .f5(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]|qx_net ), .xy(
        \ii05545|xy_net ) );
      defparam ii05545.config_data = 64'h0010000000000000;
    LUT6 ii05546 ( .f0(\ii05545|xy_net ), .f1(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]|qx_net ), .f2(
        \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]|qx_net ), .f3(
        \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net ), .f4(dummy_130_), 
        .f5(dummy_131_), .xy(\ii05546|xy_net ) );
      defparam ii05546.config_data = 64'hFF02FF02FF02FF02;
    LUT6 ii05547 ( .f0(\clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net ), 
        .f1(dummy_132_), .f2(dummy_133_), .f3(dummy_134_), .f4(dummy_135_), .f5(
        dummy_136_), .xy(\ii05547|xy_net ) );
      defparam ii05547.config_data = 64'h5555555555555555;
    LUT6 ii05549 ( .f0(\clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net ), 
        .f1(\clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]|qx_net ), .f2(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net ), .f3(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]|qx_net ), .f4(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]|qx_net ), .f5(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]|qx_net ), .xy(
        \ii05549|xy_net ) );
      defparam ii05549.config_data = 64'h0000000001FFFFFF;
    LUT6 ii05568 ( .f0(\clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net ), 
        .f1(\clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]|qx_net ), .f2(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net ), .f3(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]|qx_net ), .f4(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]|qx_net ), .f5(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]|qx_net ), .xy(
        \ii05568|xy_net ) );
      defparam ii05568.config_data = 64'h0010000000000000;
    LUT6 ii05569 ( .f0(\ii05568|xy_net ), .f1(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net ), .f2(
        \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]|qx_net ), .f3(
        \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net ), .f4(dummy_137_), .f5(
        dummy_138_), .xy(\ii05569|xy_net ) );
      defparam ii05569.config_data = 64'hFF02FF02FF02FF02;
    LUT6 ii05570 ( .f0(\clk_rst_manage_ins_rst_wait_cnt_reg[0]|qx_net ), .f1(
        dummy_139_), .f2(dummy_140_), .f3(dummy_141_), .f4(dummy_142_), .f5(
        dummy_143_), .xy(\ii05570|xy_net ) );
      defparam ii05570.config_data = 64'h5555555555555555;
    LUT6 ii05571 ( .f0(\io_RST_N_inst|f_id[0]_net ), .f1(
        \clk_rst_manage_ins_pll_main_pll_u0|PLOCK_net ), .f2(dummy_144_), .f3(
        dummy_145_), .f4(dummy_146_), .f5(dummy_147_), .xy(\ii05571|xy_net ) );
      defparam ii05571.config_data = 64'h7777777777777777;
    LUT6 ii05572 ( .f0(\clk_rst_manage_ins_rst_wait_cnt_reg[2]|qx_net ), .f1(
        \clk_rst_manage_ins_rst_wait_cnt_reg[3]|qx_net ), .f2(
        \clk_rst_manage_ins_rst_wait_cnt_reg[4]|qx_net ), .f3(
        \clk_rst_manage_ins_rst_wait_cnt_reg[5]|qx_net ), .f4(
        \clk_rst_manage_ins_rst_wait_cnt_reg[6]|qx_net ), .f5(
        \clk_rst_manage_ins_rst_wait_cnt_reg[7]|qx_net ), .xy(\ii05572|xy_net ) );
      defparam ii05572.config_data = 64'h0000000001FFFFFF;
    LUT6 ii05591 ( .f0(\clk_rst_manage_ins_rst_wait_cnt_reg[0]|qx_net ), .f1(
        \clk_rst_manage_ins_rst_wait_cnt_reg[1]|qx_net ), .f2(
        \clk_rst_manage_ins_rst_wait_cnt_reg[2]|qx_net ), .f3(
        \clk_rst_manage_ins_rst_wait_cnt_reg[3]|qx_net ), .f4(
        \clk_rst_manage_ins_rst_wait_cnt_reg[5]|qx_net ), .f5(
        \clk_rst_manage_ins_rst_wait_cnt_reg[6]|qx_net ), .xy(\ii05591|xy_net ) );
      defparam ii05591.config_data = 64'h0010000000000000;
    LUT6 ii05592 ( .f0(\ii05591|xy_net ), .f1(
        \clk_rst_manage_ins_rst_wait_cnt_reg[4]|qx_net ), .f2(
        \clk_rst_manage_ins_rst_wait_cnt_reg[7]|qx_net ), .f3(
        \clk_rst_manage_ins_rstn_flag_reg|qx_net ), .f4(dummy_148_), .f5(
        dummy_149_), .xy(\ii05592|xy_net ) );
      defparam ii05592.config_data = 64'hFF02FF02FF02FF02;
    LUT6 ii05593 ( .f0(\clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]|qx_net ), 
        .f1(dummy_150_), .f2(dummy_151_), .f3(dummy_152_), .f4(dummy_153_), .f5(
        dummy_154_), .xy(\ii05593|xy_net ) );
      defparam ii05593.config_data = 64'h5555555555555555;
    LUT6 ii05595 ( .f0(\clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]|qx_net ), 
        .f1(\clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]|qx_net ), .f2(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]|qx_net ), .f3(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]|qx_net ), .f4(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]|qx_net ), .f5(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]|qx_net ), .xy(
        \ii05595|xy_net ) );
      defparam ii05595.config_data = 64'h0000000001FFFFFF;
    LUT6 ii05614 ( .f0(\clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]|qx_net ), 
        .f1(\clk_rst_manage_ins_sys_rst_wait_cnt_reg[1]|qx_net ), .f2(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]|qx_net ), .f3(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]|qx_net ), .f4(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]|qx_net ), .f5(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]|qx_net ), .xy(
        \ii05614|xy_net ) );
      defparam ii05614.config_data = 64'h0010000000000000;
    LUT6 ii05615 ( .f0(\ii05614|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]|qx_net ), .f2(
        \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]|qx_net ), .f3(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f4(dummy_155_), .f5(
        dummy_156_), .xy(\ii05615|xy_net ) );
      defparam ii05615.config_data = 64'hFF02FF02FF02FF02;
    LUT6 ii05618 ( .f0(\led_ctrl_ins_ctrl_cnt_reg[10]|qx_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net ), .f5(dummy_157_), .xy(
        \ii05618|xy_net ) );
      defparam ii05618.config_data = 64'h0000000100000001;
    LUT6 ii05619 ( .f0(\led_ctrl_ins_ctrl_cnt_reg[12]|qx_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[13]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[14]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[15]|qx_net ), .f4(dummy_158_), .f5(dummy_159_), 
        .xy(\ii05619|xy_net ) );
      defparam ii05619.config_data = 64'h8000800080008000;
    LUT6 ii05620 ( .f0(\led_ctrl_ins_ctrl_cnt_reg[19]|qx_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[20]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[21]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[22]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[23]|qx_net ), .f5(dummy_160_), .xy(
        \ii05620|xy_net ) );
      defparam ii05620.config_data = 64'h8000000080000000;
    LUT6 ii05621 ( .f0(\ii05618|xy_net ), .f1(\ii05619|xy_net ), .f2(
        \ii05620|xy_net ), .f3(\led_ctrl_ins_ctrl_cnt_reg[16]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[17]|qx_net ), .f5(
        \led_ctrl_ins_ctrl_cnt_reg[18]|qx_net ), .xy(\ii05621|xy_net ) );
      defparam ii05621.config_data = 64'hF0F0F0F0F0400000;
    LUT6 ii05623 ( .f0(\ii05621|xy_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[26]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[24]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[25]|qx_net ), .f4(dummy_161_), .f5(dummy_162_), 
        .xy(\ii05623|xy_net ) );
      defparam ii05623.config_data = 64'h0133013301330133;
    LUT6 ii05623_dup ( .f0(\ii05621|xy_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[26]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[24]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[25]|qx_net ), .f4(dummy_163_), .f5(dummy_164_), 
        .xy(\ii05623_dup|xy_net ) );
      defparam ii05623_dup.config_data = 64'h0133013301330133;
    LUT6 ii05624 ( .f0(\ii05623_dup|xy_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ), .f2(dummy_165_), .f3(dummy_166_), 
        .f4(dummy_167_), .f5(dummy_168_), .xy(\ii05624|xy_net ) );
      defparam ii05624.config_data = 64'h2222222222222222;
    LUT6 ii05625 ( .f0(\led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[3]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[4]|qx_net ), .f5(
        \led_ctrl_ins_ctrl_cnt_reg[5]|qx_net ), .xy(\ii05625|xy_net ) );
      defparam ii05625.config_data = 64'h8000000000000000;
    LUT6 ii05626 ( .f0(\ii05625|xy_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ), .f3(dummy_169_), .f4(dummy_170_), 
        .f5(dummy_171_), .xy(\ii05626|xy_net ) );
      defparam ii05626.config_data = 64'h8080808080808080;
    LUT6 ii05627 ( .f0(\ii05623_dup|xy_net ), .f1(\ii05626|xy_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[10]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net ), .f5(dummy_172_), .xy(
        \ii05627|xy_net ) );
      defparam ii05627.config_data = 64'h28A0A0A028A0A0A0;
    LUT6 ii05628 ( .f0(\ii05623_dup|xy_net ), .f1(\ii05626|xy_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[10]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ), .f5(
        \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net ), .xy(\ii05628|xy_net ) );
      defparam ii05628.config_data = 64'h2A80AA00AA00AA00;
    LUT6 ii05629 ( .f0(\led_ctrl_ins_ctrl_cnt_reg[10]|qx_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net ), .f4(dummy_173_), .f5(dummy_174_), 
        .xy(\ii05629|xy_net ) );
      defparam ii05629.config_data = 64'h8000800080008000;
    LUT6 ii05630 ( .f0(\ii05623_dup|xy_net ), .f1(\ii05625|xy_net ), .f2(
        \ii05629|xy_net ), .f3(\led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[12]|qx_net ), .f5(
        \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ), .xy(\ii05630|xy_net ) );
      defparam ii05630.config_data = 64'h2AAA8000AAAA0000;
    LUT6 ii05631 ( .f0(\ii05625|xy_net ), .f1(\ii05629|xy_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[12]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ), .f5(dummy_175_), .xy(
        \ii05631|xy_net ) );
      defparam ii05631.config_data = 64'h8000000080000000;
    LUT6 ii05632 ( .f0(\ii05623_dup|xy_net ), .f1(\ii05631|xy_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[13]|qx_net ), .f3(dummy_176_), .f4(dummy_177_), 
        .f5(dummy_178_), .xy(\ii05632|xy_net ) );
      defparam ii05632.config_data = 64'h2828282828282828;
    LUT6 ii05633 ( .f0(\ii05623_dup|xy_net ), .f1(\ii05631|xy_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[13]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[14]|qx_net ), .f4(dummy_179_), .f5(dummy_180_), 
        .xy(\ii05633|xy_net ) );
      defparam ii05633.config_data = 64'h2A802A802A802A80;
    LUT6 ii05634 ( .f0(\ii05623_dup|xy_net ), .f1(\ii05631|xy_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[13]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[14]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[15]|qx_net ), .f5(dummy_181_), .xy(
        \ii05634|xy_net ) );
      defparam ii05634.config_data = 64'h2AAA80002AAA8000;
    LUT6 ii05635 ( .f0(\led_ctrl_ins_ctrl_cnt_reg[13]|qx_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[14]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[15]|qx_net ), .f3(dummy_182_), .f4(dummy_183_), 
        .f5(dummy_184_), .xy(\ii05635|xy_net ) );
      defparam ii05635.config_data = 64'h8080808080808080;
    LUT6 ii05636 ( .f0(\ii05623_dup|xy_net ), .f1(\ii05631|xy_net ), .f2(
        \ii05635|xy_net ), .f3(\led_ctrl_ins_ctrl_cnt_reg[16]|qx_net ), .f4(
        dummy_185_), .f5(dummy_186_), .xy(\ii05636|xy_net ) );
      defparam ii05636.config_data = 64'h2A802A802A802A80;
    LUT6 ii05637 ( .f0(\ii05623_dup|xy_net ), .f1(\ii05631|xy_net ), .f2(
        \ii05635|xy_net ), .f3(\led_ctrl_ins_ctrl_cnt_reg[16]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[17]|qx_net ), .f5(dummy_187_), .xy(
        \ii05637|xy_net ) );
      defparam ii05637.config_data = 64'h2AAA80002AAA8000;
    LUT6 ii05638 ( .f0(\ii05619|xy_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[16]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[17]|qx_net ), .f3(dummy_188_), .f4(dummy_189_), 
        .f5(dummy_190_), .xy(\ii05638|xy_net ) );
      defparam ii05638.config_data = 64'h8080808080808080;
    LUT6 ii05639 ( .f0(\ii05638|xy_net ), .f1(\ii05625|xy_net ), .f2(
        \ii05629|xy_net ), .f3(\led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[18]|qx_net ), .f5(
        \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ), .xy(\ii05639|xy_net ) );
      defparam ii05639.config_data = 64'h7FFF8000FFFF0000;
    LUT6 ii05640 ( .f0(\ii05623_dup|xy_net ), .f1(\ii05639|xy_net ), .f2(
        dummy_191_), .f3(dummy_192_), .f4(dummy_193_), .f5(dummy_194_), .xy(
        \ii05640|xy_net ) );
      defparam ii05640.config_data = 64'h8888888888888888;
    LUT6 ii05641 ( .f0(\ii05638|xy_net ), .f1(\ii05625|xy_net ), .f2(
        \ii05629|xy_net ), .f3(\led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[18]|qx_net ), .f5(
        \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ), .xy(\ii05641|xy_net ) );
      defparam ii05641.config_data = 64'h8000000000000000;
    LUT6 ii05642 ( .f0(\ii05623_dup|xy_net ), .f1(\ii05641|xy_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[19]|qx_net ), .f3(dummy_195_), .f4(dummy_196_), 
        .f5(dummy_197_), .xy(\ii05642|xy_net ) );
      defparam ii05642.config_data = 64'h2828282828282828;
    LUT6 ii05643 ( .f0(\ii05623_dup|xy_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ), .f3(dummy_198_), .f4(dummy_199_), 
        .f5(dummy_200_), .xy(\ii05643|xy_net ) );
      defparam ii05643.config_data = 64'h2828282828282828;
    LUT6 ii05644 ( .f0(\ii05623|xy_net ), .f1(\ii05641|xy_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[19]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[20]|qx_net ), .f4(dummy_201_), .f5(dummy_202_), 
        .xy(\ii05644|xy_net ) );
      defparam ii05644.config_data = 64'h2A802A802A802A80;
    LUT6 ii05645 ( .f0(\ii05623|xy_net ), .f1(\ii05641|xy_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[19]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[20]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[21]|qx_net ), .f5(dummy_203_), .xy(
        \ii05645|xy_net ) );
      defparam ii05645.config_data = 64'h2AAA80002AAA8000;
    LUT6 ii05646 ( .f0(\led_ctrl_ins_ctrl_cnt_reg[19]|qx_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[20]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[21]|qx_net ), .f3(dummy_204_), .f4(dummy_205_), 
        .f5(dummy_206_), .xy(\ii05646|xy_net ) );
      defparam ii05646.config_data = 64'h8080808080808080;
    LUT6 ii05647 ( .f0(\ii05623|xy_net ), .f1(\ii05641|xy_net ), .f2(
        \ii05646|xy_net ), .f3(\led_ctrl_ins_ctrl_cnt_reg[22]|qx_net ), .f4(
        dummy_207_), .f5(dummy_208_), .xy(\ii05647|xy_net ) );
      defparam ii05647.config_data = 64'h2A802A802A802A80;
    LUT6 ii05648 ( .f0(\ii05623|xy_net ), .f1(\ii05641|xy_net ), .f2(
        \ii05646|xy_net ), .f3(\led_ctrl_ins_ctrl_cnt_reg[22]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[23]|qx_net ), .f5(dummy_209_), .xy(
        \ii05648|xy_net ) );
      defparam ii05648.config_data = 64'h2AAA80002AAA8000;
    LUT6 ii05649 ( .f0(\ii05623|xy_net ), .f1(\ii05641|xy_net ), .f2(
        \ii05620|xy_net ), .f3(\led_ctrl_ins_ctrl_cnt_reg[24]|qx_net ), .f4(
        dummy_210_), .f5(dummy_211_), .xy(\ii05649|xy_net ) );
      defparam ii05649.config_data = 64'h2A802A802A802A80;
    LUT6 ii05650 ( .f0(\ii05623|xy_net ), .f1(\ii05641|xy_net ), .f2(
        \ii05620|xy_net ), .f3(\led_ctrl_ins_ctrl_cnt_reg[24]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[25]|qx_net ), .f5(dummy_212_), .xy(
        \ii05650|xy_net ) );
      defparam ii05650.config_data = 64'hAAAA8000AAAA8000;
    LUT6 ii05651 ( .f0(\ii05623|xy_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ), .f4(dummy_213_), .f5(dummy_214_), 
        .xy(\ii05651|xy_net ) );
      defparam ii05651.config_data = 64'h2A802A802A802A80;
    LUT6 ii05652 ( .f0(\ii05623|xy_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[3]|qx_net ), .f5(dummy_215_), .xy(
        \ii05652|xy_net ) );
      defparam ii05652.config_data = 64'h2AAA80002AAA8000;
    LUT6 ii05653 ( .f0(\ii05623|xy_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[3]|qx_net ), .f5(
        \led_ctrl_ins_ctrl_cnt_reg[4]|qx_net ), .xy(\ii05653|xy_net ) );
      defparam ii05653.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii05654 ( .f0(\led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[3]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[4]|qx_net ), .f5(
        \led_ctrl_ins_ctrl_cnt_reg[5]|qx_net ), .xy(\ii05654|xy_net ) );
      defparam ii05654.config_data = 64'h7FFFFFFF80000000;
    LUT6 ii05655 ( .f0(\ii05623|xy_net ), .f1(\ii05654|xy_net ), .f2(dummy_216_), 
        .f3(dummy_217_), .f4(dummy_218_), .f5(dummy_219_), .xy(\ii05655|xy_net ) );
      defparam ii05655.config_data = 64'h8888888888888888;
    LUT6 ii05656 ( .f0(\ii05623|xy_net ), .f1(\ii05625|xy_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ), .f3(dummy_220_), .f4(dummy_221_), 
        .f5(dummy_222_), .xy(\ii05656|xy_net ) );
      defparam ii05656.config_data = 64'h2828282828282828;
    LUT6 ii05657 ( .f0(\ii05623|xy_net ), .f1(\ii05625|xy_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ), .f4(dummy_223_), .f5(dummy_224_), 
        .xy(\ii05657|xy_net ) );
      defparam ii05657.config_data = 64'h2A802A802A802A80;
    LUT6 ii05658 ( .f0(\ii05623_dup|xy_net ), .f1(\ii05626|xy_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ), .f3(dummy_225_), .f4(dummy_226_), 
        .f5(dummy_227_), .xy(\ii05658|xy_net ) );
      defparam ii05658.config_data = 64'h2828282828282828;
    LUT6 ii05659 ( .f0(\ii05623|xy_net ), .f1(\ii05625|xy_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ), .f5(
        \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net ), .xy(\ii05659|xy_net ) );
      defparam ii05659.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii05660 ( .f0(\led_ctrl_ins_ctrl_cnt_reg[16]|qx_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[17]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[18]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[24]|qx_net ), .f4(dummy_228_), .f5(dummy_229_), 
        .xy(\ii05660|xy_net ) );
      defparam ii05660.config_data = 64'h0004000400040004;
    LUT6 ii05661 ( .f0(\ii05660|xy_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[25]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[3]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[4]|qx_net ), .f5(dummy_230_), .xy(
        \ii05661|xy_net ) );
      defparam ii05661.config_data = 64'h0000000800000008;
    LUT6 ii05662 ( .f0(\ii05661|xy_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[26]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[5]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ), .f5(dummy_231_), .xy(
        \ii05662|xy_net ) );
      defparam ii05662.config_data = 64'h0002000000020000;
    LUT6 ii05663 ( .f0(\led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[26]|qx_net ), .f3(dummy_232_), .f4(dummy_233_), 
        .f5(dummy_234_), .xy(\ii05663|xy_net ) );
      defparam ii05663.config_data = 64'h0101010101010101;
    LUT6 ii05664 ( .f0(\ii05663|xy_net ), .f1(
        \led_ctrl_ins_ctrl_cnt_reg[10]|qx_net ), .f2(
        \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ), .f3(
        \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ), .f4(
        \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net ), .f5(dummy_235_), .xy(
        \ii05664|xy_net ) );
      defparam ii05664.config_data = 64'h0000000200000002;
    LUT6 ii05665 ( .f0(\ii05662|xy_net ), .f1(\ii05664|xy_net ), .f2(
        \ii05619|xy_net ), .f3(\ii05620|xy_net ), .f4(
        \led_ctrl_ins_tem_led_reg|qx_net ), .f5(dummy_236_), .xy(
        \ii05665|xy_net ) );
      defparam ii05665.config_data = 64'h7FFF80007FFF8000;
    LUT6 ii05666 ( .f0(\u_FDMA_fdma_rstart_locked_reg|qx_net ), .f1(
        \u_if_fdma_rareq_reg|qx_net ), .f2(dummy_237_), .f3(dummy_238_), .f4(
        dummy_239_), .f5(dummy_240_), .xy(\ii05666|xy_net ) );
      defparam ii05666.config_data = 64'h4444444444444444;
    LUT6 ii05667 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_axi_araddr_reg[0]|qx_net ), .f3(dummy_241_), .f4(dummy_242_), 
        .f5(dummy_243_), .xy(\ii05667|xy_net ) );
      defparam ii05667.config_data = 64'h4040404040404040;
    LUT6 ii05668 ( .f0(\u_FDMA_rburst_cnt_reg[4]|qx_net ), .f1(
        \u_FDMA_rburst_len_reg[0]|qx_net ), .f2(
        \u_FDMA_rburst_len_reg[1]|qx_net ), .f3(
        \u_FDMA_rburst_len_reg[2]|qx_net ), .f4(
        \u_FDMA_rburst_len_reg[3]|qx_net ), .f5(
        \u_FDMA_rburst_len_reg[4]|qx_net ), .xy(\ii05668|xy_net ) );
      defparam ii05668.config_data = 64'h55555556AAAAAAA9;
    LUT6 ii05669 ( .f0(\ii05668|xy_net ), .f1(\u_FDMA_rburst_cnt_reg[2]|qx_net ), 
        .f2(\u_FDMA_rburst_len_reg[0]|qx_net ), .f3(
        \u_FDMA_rburst_len_reg[1]|qx_net ), .f4(
        \u_FDMA_rburst_len_reg[2]|qx_net ), .f5(dummy_244_), .xy(
        \ii05669|xy_net ) );
      defparam ii05669.config_data = 64'h4441111444411114;
    LUT6 ii05670 ( .f0(\u_FDMA_rburst_cnt_reg[4]|qx_net ), .f1(
        \u_FDMA_rburst_cnt_reg[6]|qx_net ), .f2(
        \u_FDMA_rburst_len_reg[4]|qx_net ), .f3(dummy_245_), .f4(dummy_246_), 
        .f5(dummy_247_), .xy(\ii05670|xy_net ) );
      defparam ii05670.config_data = 64'h3939393939393939;
    LUT6 ii05671 ( .f0(\ii05670|xy_net ), .f1(
        \u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net ), .f2(
        \u_FDMA_axi_rready_reg|qx_net ), .f3(\u_FDMA_rburst_cnt_reg[0]|qx_net ), 
        .f4(\u_FDMA_rburst_cnt_reg[8]|qx_net ), .f5(
        \u_FDMA_rburst_len_reg[0]|qx_net ), .xy(\ii05671|xy_net ) );
      defparam ii05671.config_data = 64'h0000008000008000;
    LUT6 ii05672 ( .f0(\u_FDMA_rburst_cnt_reg[1]|qx_net ), .f1(
        \u_FDMA_rburst_cnt_reg[3]|qx_net ), .f2(
        \u_FDMA_rburst_len_reg[0]|qx_net ), .f3(
        \u_FDMA_rburst_len_reg[1]|qx_net ), .f4(
        \u_FDMA_rburst_len_reg[2]|qx_net ), .f5(
        \u_FDMA_rburst_len_reg[3]|qx_net ), .xy(\ii05672|xy_net ) );
      defparam ii05672.config_data = 64'h8448844221122118;
    LUT6 ii05673 ( .f0(\ii05669|xy_net ), .f1(\ii05671|xy_net ), .f2(
        \ii05672|xy_net ), .f3(\u_FDMA_rburst_cnt_reg[5]|qx_net ), .f4(
        \u_FDMA_rburst_cnt_reg[6]|qx_net ), .f5(
        \u_FDMA_rburst_cnt_reg[7]|qx_net ), .xy(\ii05673|xy_net ) );
      defparam ii05673.config_data = 64'h8000000000000080;
    LUT6 ii05674 ( .f0(\ii05673|xy_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_248_), .f4(
        dummy_249_), .f5(dummy_250_), .xy(\ii05674|xy_net ) );
      defparam ii05674.config_data = 64'hEFEFEFEFEFEFEFEF;
    LUT6 ii05674_dup ( .f0(\ii05673|xy_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_251_), .f4(
        dummy_252_), .f5(dummy_253_), .xy(\ii05674_dup|xy_net ) );
      defparam ii05674_dup.config_data = 64'hEFEFEFEFEFEFEFEF;
    LUT6 ii05741 ( .f0(\carry_32_ADD_10|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_254_), .f4(
        dummy_255_), .f5(dummy_256_), .xy(\ii05741|xy_net ) );
      defparam ii05741.config_data = 64'h2020202020202020;
    LUT6 ii05742 ( .f0(\carry_32_ADD_11|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_257_), .f4(
        dummy_258_), .f5(dummy_259_), .xy(\ii05742|xy_net ) );
      defparam ii05742.config_data = 64'h2020202020202020;
    LUT6 ii05743 ( .f0(\carry_32_ADD_12|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[12]|qx_net ), .f4(dummy_260_), .f5(dummy_261_), 
        .xy(\ii05743|xy_net ) );
      defparam ii05743.config_data = 64'hE020E020E020E020;
    LUT6 ii05744 ( .f0(\carry_32_ADD_13|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[13]|qx_net ), .f4(dummy_262_), .f5(dummy_263_), 
        .xy(\ii05744|xy_net ) );
      defparam ii05744.config_data = 64'hE020E020E020E020;
    LUT6 ii05745 ( .f0(\carry_32_ADD_14|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[14]|qx_net ), .f4(dummy_264_), .f5(dummy_265_), 
        .xy(\ii05745|xy_net ) );
      defparam ii05745.config_data = 64'hE020E020E020E020;
    LUT6 ii05746 ( .f0(\carry_32_ADD_15|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[15]|qx_net ), .f4(dummy_266_), .f5(dummy_267_), 
        .xy(\ii05746|xy_net ) );
      defparam ii05746.config_data = 64'hE020E020E020E020;
    LUT6 ii05747 ( .f0(\carry_32_ADD_16|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[16]|qx_net ), .f4(dummy_268_), .f5(dummy_269_), 
        .xy(\ii05747|xy_net ) );
      defparam ii05747.config_data = 64'hE020E020E020E020;
    LUT6 ii05748 ( .f0(\carry_32_ADD_17|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[17]|qx_net ), .f4(dummy_270_), .f5(dummy_271_), 
        .xy(\ii05748|xy_net ) );
      defparam ii05748.config_data = 64'hE020E020E020E020;
    LUT6 ii05749 ( .f0(\carry_32_ADD_18|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[18]|qx_net ), .f4(dummy_272_), .f5(dummy_273_), 
        .xy(\ii05749|xy_net ) );
      defparam ii05749.config_data = 64'hE020E020E020E020;
    LUT6 ii05750 ( .f0(\carry_32_ADD_19|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[19]|qx_net ), .f4(dummy_274_), .f5(dummy_275_), 
        .xy(\ii05750|xy_net ) );
      defparam ii05750.config_data = 64'hE020E020E020E020;
    LUT6 ii05751 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_axi_araddr_reg[1]|qx_net ), .f3(dummy_276_), .f4(dummy_277_), 
        .f5(dummy_278_), .xy(\ii05751|xy_net ) );
      defparam ii05751.config_data = 64'h4040404040404040;
    LUT6 ii05752 ( .f0(\carry_32_ADD_20|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[20]|qx_net ), .f4(dummy_279_), .f5(dummy_280_), 
        .xy(\ii05752|xy_net ) );
      defparam ii05752.config_data = 64'h20E020E020E020E0;
    LUT6 ii05753 ( .f0(\carry_32_ADD_21|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[20]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[21]|qx_net ), .f5(dummy_281_), .xy(
        \ii05753|xy_net ) );
      defparam ii05753.config_data = 64'hE02020E0E02020E0;
    LUT6 ii05754 ( .f0(\carry_32_ADD_22|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[20]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[21]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[22]|qx_net ), .xy(\ii05754|xy_net ) );
      defparam ii05754.config_data = 64'h202020E0E0E0E020;
    LUT6 ii05755 ( .f0(\u_if_fdma_waddr_r_reg[20]|qx_net ), .f1(
        \u_if_fdma_waddr_r_reg[21]|qx_net ), .f2(
        \u_if_fdma_waddr_r_reg[22]|qx_net ), .f3(dummy_282_), .f4(dummy_283_), 
        .f5(dummy_284_), .xy(\ii05755|xy_net ) );
      defparam ii05755.config_data = 64'hE0E0E0E0E0E0E0E0;
    LUT6 ii05756 ( .f0(\carry_32_ADD_23|s_net ), .f1(\ii05666|xy_net ), .f2(
        \ii05755|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[23]|qx_net ), .f5(dummy_285_), .xy(
        \ii05756|xy_net ) );
      defparam ii05756.config_data = 64'h2E00E2002E00E200;
    LUT6 ii05757 ( .f0(\carry_32_ADD_24|s_net ), .f1(\ii05666|xy_net ), .f2(
        \ii05755|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[23]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[24]|qx_net ), .xy(\ii05757|xy_net ) );
      defparam ii05757.config_data = 64'h2E00EE00E2002200;
    LUT6 ii05758 ( .f0(\u_if_fdma_waddr_r_reg[20]|qx_net ), .f1(
        \u_if_fdma_waddr_r_reg[21]|qx_net ), .f2(
        \u_if_fdma_waddr_r_reg[22]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[23]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[24]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[25]|qx_net ), .xy(\ii05758|xy_net ) );
      defparam ii05758.config_data = 64'h1FFFFFFFE0000000;
    LUT6 ii05759 ( .f0(\carry_32_ADD_25|s_net ), .f1(\ii05666|xy_net ), .f2(
        \ii05758|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(dummy_286_), .f5(dummy_287_), .xy(\ii05759|xy_net ) );
      defparam ii05759.config_data = 64'hE200E200E200E200;
    LUT6 ii05760 ( .f0(\u_if_fdma_waddr_r_reg[20]|qx_net ), .f1(
        \u_if_fdma_waddr_r_reg[21]|qx_net ), .f2(
        \u_if_fdma_waddr_r_reg[22]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[23]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[24]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[25]|qx_net ), .xy(\ii05760|xy_net ) );
      defparam ii05760.config_data = 64'hE000000000000000;
    LUT6 ii05761 ( .f0(\carry_32_ADD_26|s_net ), .f1(\ii05666|xy_net ), .f2(
        \ii05760|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[26]|qx_net ), .f5(dummy_288_), .xy(
        \ii05761|xy_net ) );
      defparam ii05761.config_data = 64'h2E00E2002E00E200;
    LUT6 ii05762 ( .f0(\carry_32_ADD_27|s_net ), .f1(\ii05666|xy_net ), .f2(
        \ii05760|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[26]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[27]|qx_net ), .xy(\ii05762|xy_net ) );
      defparam ii05762.config_data = 64'h2E00EE00E2002200;
    LUT6 ii05763 ( .f0(\ii05760|xy_net ), .f1(\u_if_fdma_waddr_r_reg[26]|qx_net ), 
        .f2(\u_if_fdma_waddr_r_reg[27]|qx_net ), .f3(dummy_289_), .f4(dummy_290_), 
        .f5(dummy_291_), .xy(\ii05763|xy_net ) );
      defparam ii05763.config_data = 64'h8080808080808080;
    LUT6 ii05764 ( .f0(\carry_32_ADD_28|s_net ), .f1(\ii05763|xy_net ), .f2(
        \ii05666|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[28]|qx_net ), .f5(dummy_292_), .xy(
        \ii05764|xy_net ) );
      defparam ii05764.config_data = 64'h3A00CA003A00CA00;
    LUT6 ii05765 ( .f0(\carry_32_ADD_29|s_net ), .f1(\ii05763|xy_net ), .f2(
        \ii05666|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[28]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[29]|qx_net ), .xy(\ii05765|xy_net ) );
      defparam ii05765.config_data = 64'h3A00FA00CA000A00;
    LUT6 ii05766 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_axi_araddr_reg[2]|qx_net ), .f3(dummy_293_), .f4(dummy_294_), 
        .f5(dummy_295_), .xy(\ii05766|xy_net ) );
      defparam ii05766.config_data = 64'h4040404040404040;
    LUT6 ii05767 ( .f0(\u_if_fdma_waddr_r_reg[28]|qx_net ), .f1(
        \u_if_fdma_waddr_r_reg[29]|qx_net ), .f2(dummy_296_), .f3(dummy_297_), 
        .f4(dummy_298_), .f5(dummy_299_), .xy(\ii05767|xy_net ) );
      defparam ii05767.config_data = 64'h8888888888888888;
    LUT6 ii05768 ( .f0(\carry_32_ADD_30|s_net ), .f1(\ii05763|xy_net ), .f2(
        \ii05666|xy_net ), .f3(\ii05767|xy_net ), .f4(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[30]|qx_net ), .xy(\ii05768|xy_net ) );
      defparam ii05768.config_data = 64'h3AFA0000CA0A0000;
    LUT6 ii05769 ( .f0(\ii05763|xy_net ), .f1(\u_if_fdma_waddr_r_reg[28]|qx_net ), 
        .f2(\u_if_fdma_waddr_r_reg[29]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[30]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[31]|qx_net ), .f5(dummy_300_), .xy(
        \ii05769|xy_net ) );
      defparam ii05769.config_data = 64'h80007FFF80007FFF;
    LUT6 ii05770 ( .f0(\carry_32_ADD_31|s_net ), .f1(\ii05769|xy_net ), .f2(
        \ii05666|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(dummy_301_), .f5(dummy_302_), .xy(\ii05770|xy_net ) );
      defparam ii05770.config_data = 64'h3A003A003A003A00;
    LUT6 ii05771 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_axi_araddr_reg[3]|qx_net ), .f3(dummy_303_), .f4(dummy_304_), 
        .f5(dummy_305_), .xy(\ii05771|xy_net ) );
      defparam ii05771.config_data = 64'h4040404040404040;
    LUT6 ii05772 ( .f0(\ii05666|xy_net ), .f1(\carry_32_ADD_4|s_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_306_), .f4(
        dummy_307_), .f5(dummy_308_), .xy(\ii05772|xy_net ) );
      defparam ii05772.config_data = 64'h4040404040404040;
    LUT6 ii05773 ( .f0(\ii05666|xy_net ), .f1(\carry_32_ADD_5|s_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_309_), .f4(
        dummy_310_), .f5(dummy_311_), .xy(\ii05773|xy_net ) );
      defparam ii05773.config_data = 64'h4040404040404040;
    LUT6 ii05774 ( .f0(\ii05666|xy_net ), .f1(\carry_32_ADD_6|s_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_312_), .f4(
        dummy_313_), .f5(dummy_314_), .xy(\ii05774|xy_net ) );
      defparam ii05774.config_data = 64'h4040404040404040;
    LUT6 ii05775 ( .f0(\ii05666|xy_net ), .f1(\carry_32_ADD_7|s_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_315_), .f4(
        dummy_316_), .f5(dummy_317_), .xy(\ii05775|xy_net ) );
      defparam ii05775.config_data = 64'h4040404040404040;
    LUT6 ii05776 ( .f0(\carry_32_ADD_8|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_318_), .f4(
        dummy_319_), .f5(dummy_320_), .xy(\ii05776|xy_net ) );
      defparam ii05776.config_data = 64'h2020202020202020;
    LUT6 ii05777 ( .f0(\carry_32_ADD_9|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_321_), .f4(
        dummy_322_), .f5(dummy_323_), .xy(\ii05777|xy_net ) );
      defparam ii05777.config_data = 64'h2020202020202020;
    LUT6 ii05778 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[169]_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_axi_arvalid_reg|qx_net ), .f3(
        \u_FDMA_axi_rstart_locked_r1_reg|qx_net ), .f4(
        \u_FDMA_axi_rstart_locked_r2_reg|qx_net ), .f5(
        \u_FDMA_axi_rstart_locked_reg|qx_net ), .xy(\ii05778|xy_net ) );
      defparam ii05778.config_data = 64'h4040CC400000CC00;
    LUT6 ii05779 ( .f0(\u_FDMA_fdma_wstart_locked_reg|qx_net ), .f1(
        \u_if_fdma_wareq_reg|qx_net ), .f2(dummy_324_), .f3(dummy_325_), .f4(
        dummy_326_), .f5(dummy_327_), .xy(\ii05779|xy_net ) );
      defparam ii05779.config_data = 64'h4444444444444444;
    LUT6 ii05780 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_axi_awaddr_reg[0]|qx_net ), .f3(dummy_328_), .f4(dummy_329_), 
        .f5(dummy_330_), .xy(\ii05780|xy_net ) );
      defparam ii05780.config_data = 64'h4040404040404040;
    LUT6 ii05781 ( .f0(\u_FDMA_wburst_cnt_reg[4]|qx_net ), .f1(
        \u_FDMA_wburst_cnt_reg[5]|qx_net ), .f2(
        \u_FDMA_wburst_cnt_reg[6]|qx_net ), .f3(
        \u_FDMA_wburst_cnt_reg[7]|qx_net ), .f4(
        \u_FDMA_wburst_cnt_reg[8]|qx_net ), .f5(
        \u_FDMA_wburst_len_reg[4]|qx_net ), .xy(\ii05781|xy_net ) );
      defparam ii05781.config_data = 64'h0000300300009009;
    LUT6 ii05782 ( .f0(\ii05336|xy_net ), .f1(\ii05338|xy_net ), .f2(
        \ii05781|xy_net ), .f3(\u_FDMA_wburst_cnt_reg[2]|qx_net ), .f4(
        \u_FDMA_wburst_cnt_reg[4]|qx_net ), .f5(
        \u_FDMA_wburst_len_reg[4]|qx_net ), .xy(\ii05782|xy_net ) );
      defparam ii05782.config_data = 64'h2010804080402010;
    LUT6 ii05783 ( .f0(\ii05341|xy_net ), .f1(\ii05343|xy_net ), .f2(
        \ii05782|xy_net ), .f3(\u_FDMA_axi_wvalid_reg|qx_net ), .f4(
        \u_FDMA_fdma_wstart_locked_reg|qx_net ), .f5(
        \u_if_fdma_wareq_reg|qx_net ), .xy(\ii05783|xy_net ) );
      defparam ii05783.config_data = 64'h8000FFFF80008000;
    LUT6 ii05784 ( .f0(\ii05783|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(dummy_331_), .f3(
        dummy_332_), .f4(dummy_333_), .f5(dummy_334_), .xy(\ii05784|xy_net ) );
      defparam ii05784.config_data = 64'hBBBBBBBBBBBBBBBB;
    LUT6 ii05784_dup ( .f0(\ii05783|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(dummy_335_), .f3(
        dummy_336_), .f4(dummy_337_), .f5(dummy_338_), .xy(\ii05784_dup|xy_net ) );
      defparam ii05784_dup.config_data = 64'hBBBBBBBBBBBBBBBB;
    LUT6 ii05851 ( .f0(\carry_32_4__ADD_10|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_339_), .f4(
        dummy_340_), .f5(dummy_341_), .xy(\ii05851|xy_net ) );
      defparam ii05851.config_data = 64'h2020202020202020;
    LUT6 ii05852 ( .f0(\carry_32_4__ADD_11|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_342_), .f4(
        dummy_343_), .f5(dummy_344_), .xy(\ii05852|xy_net ) );
      defparam ii05852.config_data = 64'h2020202020202020;
    LUT6 ii05853 ( .f0(\carry_32_4__ADD_12|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[12]|qx_net ), .f4(dummy_345_), .f5(dummy_346_), 
        .xy(\ii05853|xy_net ) );
      defparam ii05853.config_data = 64'hE020E020E020E020;
    LUT6 ii05854 ( .f0(\carry_32_4__ADD_13|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[13]|qx_net ), .f4(dummy_347_), .f5(dummy_348_), 
        .xy(\ii05854|xy_net ) );
      defparam ii05854.config_data = 64'hE020E020E020E020;
    LUT6 ii05855 ( .f0(\carry_32_4__ADD_14|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[14]|qx_net ), .f4(dummy_349_), .f5(dummy_350_), 
        .xy(\ii05855|xy_net ) );
      defparam ii05855.config_data = 64'hE020E020E020E020;
    LUT6 ii05856 ( .f0(\carry_32_4__ADD_15|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[15]|qx_net ), .f4(dummy_351_), .f5(dummy_352_), 
        .xy(\ii05856|xy_net ) );
      defparam ii05856.config_data = 64'hE020E020E020E020;
    LUT6 ii05857 ( .f0(\carry_32_4__ADD_16|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[16]|qx_net ), .f4(dummy_353_), .f5(dummy_354_), 
        .xy(\ii05857|xy_net ) );
      defparam ii05857.config_data = 64'hE020E020E020E020;
    LUT6 ii05858 ( .f0(\carry_32_4__ADD_17|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[17]|qx_net ), .f4(dummy_355_), .f5(dummy_356_), 
        .xy(\ii05858|xy_net ) );
      defparam ii05858.config_data = 64'hE020E020E020E020;
    LUT6 ii05859 ( .f0(\carry_32_4__ADD_18|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[18]|qx_net ), .f4(dummy_357_), .f5(dummy_358_), 
        .xy(\ii05859|xy_net ) );
      defparam ii05859.config_data = 64'hE020E020E020E020;
    LUT6 ii05860 ( .f0(\carry_32_4__ADD_19|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[19]|qx_net ), .f4(dummy_359_), .f5(dummy_360_), 
        .xy(\ii05860|xy_net ) );
      defparam ii05860.config_data = 64'hE020E020E020E020;
    LUT6 ii05861 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_axi_awaddr_reg[1]|qx_net ), .f3(dummy_361_), .f4(dummy_362_), 
        .f5(dummy_363_), .xy(\ii05861|xy_net ) );
      defparam ii05861.config_data = 64'h4040404040404040;
    LUT6 ii05862 ( .f0(\carry_32_4__ADD_20|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[20]|qx_net ), .f4(dummy_364_), .f5(dummy_365_), 
        .xy(\ii05862|xy_net ) );
      defparam ii05862.config_data = 64'h20E020E020E020E0;
    LUT6 ii05863 ( .f0(\carry_32_4__ADD_21|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[20]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[21]|qx_net ), .f5(dummy_366_), .xy(
        \ii05863|xy_net ) );
      defparam ii05863.config_data = 64'hE02020E0E02020E0;
    LUT6 ii05864 ( .f0(\carry_32_4__ADD_22|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[20]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[21]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[22]|qx_net ), .xy(\ii05864|xy_net ) );
      defparam ii05864.config_data = 64'h202020E0E0E0E020;
    LUT6 ii05865 ( .f0(\carry_32_4__ADD_23|s_net ), .f1(\ii05755|xy_net ), .f2(
        \ii05779|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[23]|qx_net ), .f5(dummy_367_), .xy(
        \ii05865|xy_net ) );
      defparam ii05865.config_data = 64'h3A00CA003A00CA00;
    LUT6 ii05866 ( .f0(\carry_32_4__ADD_24|s_net ), .f1(\ii05755|xy_net ), .f2(
        \ii05779|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[23]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[24]|qx_net ), .xy(\ii05866|xy_net ) );
      defparam ii05866.config_data = 64'h3A00FA00CA000A00;
    LUT6 ii05867 ( .f0(\carry_32_4__ADD_25|s_net ), .f1(\ii05758|xy_net ), .f2(
        \ii05779|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(dummy_368_), .f5(dummy_369_), .xy(\ii05867|xy_net ) );
      defparam ii05867.config_data = 64'hCA00CA00CA00CA00;
    LUT6 ii05868 ( .f0(\carry_32_4__ADD_26|s_net ), .f1(\ii05760|xy_net ), .f2(
        \ii05779|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[26]|qx_net ), .f5(dummy_370_), .xy(
        \ii05868|xy_net ) );
      defparam ii05868.config_data = 64'h3A00CA003A00CA00;
    LUT6 ii05869 ( .f0(\carry_32_4__ADD_27|s_net ), .f1(\ii05760|xy_net ), .f2(
        \ii05779|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[26]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[27]|qx_net ), .xy(\ii05869|xy_net ) );
      defparam ii05869.config_data = 64'h3A00FA00CA000A00;
    LUT6 ii05870 ( .f0(\carry_32_4__ADD_28|s_net ), .f1(\ii05763|xy_net ), .f2(
        \ii05779|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[28]|qx_net ), .f5(dummy_371_), .xy(
        \ii05870|xy_net ) );
      defparam ii05870.config_data = 64'h3A00CA003A00CA00;
    LUT6 ii05871 ( .f0(\carry_32_4__ADD_29|s_net ), .f1(\ii05763|xy_net ), .f2(
        \ii05779|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[28]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[29]|qx_net ), .xy(\ii05871|xy_net ) );
      defparam ii05871.config_data = 64'h3A00FA00CA000A00;
    LUT6 ii05872 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_axi_awaddr_reg[2]|qx_net ), .f3(dummy_372_), .f4(dummy_373_), 
        .f5(dummy_374_), .xy(\ii05872|xy_net ) );
      defparam ii05872.config_data = 64'h4040404040404040;
    LUT6 ii05873 ( .f0(\carry_32_4__ADD_30|s_net ), .f1(\ii05763|xy_net ), .f2(
        \ii05767|xy_net ), .f3(\ii05779|xy_net ), .f4(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[30]|qx_net ), .xy(\ii05873|xy_net ) );
      defparam ii05873.config_data = 64'h3FAA0000C0AA0000;
    LUT6 ii05874 ( .f0(\carry_32_4__ADD_31|s_net ), .f1(\ii05769|xy_net ), .f2(
        \ii05779|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(dummy_375_), .f5(dummy_376_), .xy(\ii05874|xy_net ) );
      defparam ii05874.config_data = 64'h3A003A003A003A00;
    LUT6 ii05875 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_axi_awaddr_reg[3]|qx_net ), .f3(dummy_377_), .f4(dummy_378_), 
        .f5(dummy_379_), .xy(\ii05875|xy_net ) );
      defparam ii05875.config_data = 64'h4040404040404040;
    LUT6 ii05876 ( .f0(\ii05779|xy_net ), .f1(\carry_32_4__ADD_4|s_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_380_), .f4(
        dummy_381_), .f5(dummy_382_), .xy(\ii05876|xy_net ) );
      defparam ii05876.config_data = 64'h4040404040404040;
    LUT6 ii05877 ( .f0(\ii05779|xy_net ), .f1(\carry_32_4__ADD_5|s_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_383_), .f4(
        dummy_384_), .f5(dummy_385_), .xy(\ii05877|xy_net ) );
      defparam ii05877.config_data = 64'h4040404040404040;
    LUT6 ii05878 ( .f0(\ii05779|xy_net ), .f1(\carry_32_4__ADD_6|s_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_386_), .f4(
        dummy_387_), .f5(dummy_388_), .xy(\ii05878|xy_net ) );
      defparam ii05878.config_data = 64'h4040404040404040;
    LUT6 ii05879 ( .f0(\ii05779|xy_net ), .f1(\carry_32_4__ADD_7|s_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_389_), .f4(
        dummy_390_), .f5(dummy_391_), .xy(\ii05879|xy_net ) );
      defparam ii05879.config_data = 64'h4040404040404040;
    LUT6 ii05880 ( .f0(\carry_32_4__ADD_8|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_392_), .f4(
        dummy_393_), .f5(dummy_394_), .xy(\ii05880|xy_net ) );
      defparam ii05880.config_data = 64'h2020202020202020;
    LUT6 ii05881 ( .f0(\carry_32_4__ADD_9|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_395_), .f4(
        dummy_396_), .f5(dummy_397_), .xy(\ii05881|xy_net ) );
      defparam ii05881.config_data = 64'h2020202020202020;
    LUT6 ii05882 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[168]_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_axi_awvalid_reg|qx_net ), .f3(
        \u_FDMA_axi_wstart_locked_r1_reg|qx_net ), .f4(
        \u_FDMA_axi_wstart_locked_r2_reg|qx_net ), .f5(
        \u_FDMA_axi_wstart_locked_reg|qx_net ), .xy(\ii05882|xy_net ) );
      defparam ii05882.config_data = 64'h4040CC400000CC00;
    LUT6 ii05883 ( .f0(\ii05673|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_axi_rready_reg|qx_net ), .f3(
        \u_FDMA_axi_rstart_locked_r1_reg|qx_net ), .f4(
        \u_FDMA_axi_rstart_locked_r2_reg|qx_net ), .f5(
        \u_FDMA_axi_rstart_locked_reg|qx_net ), .xy(\ii05883|xy_net ) );
      defparam ii05883.config_data = 64'h4040CC400000CC00;
    LUT6 ii05884 ( .f0(\ii05673|xy_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_axi_rstart_locked_reg|qx_net ), .f4(
        \u_FDMA_fdma_rstart_locked_reg|qx_net ), .f5(dummy_398_), .xy(
        \ii05884|xy_net ) );
      defparam ii05884.config_data = 64'h1030100010301000;
    LUT6 ii05885 ( .f0(\ii05341|xy_net ), .f1(\ii05782|xy_net ), .f2(
        \ii05342|xy_net ), .f3(\u_FDMA_wburst_cnt_reg[1]|qx_net ), .f4(
        \u_FDMA_wburst_len_reg[0]|qx_net ), .f5(
        \u_FDMA_wburst_len_reg[1]|qx_net ), .xy(\ii05885|xy_net ) );
      defparam ii05885.config_data = 64'h8000008000808000;
    LUT6 ii05886 ( .f0(\ii05885|xy_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_axi_wstart_locked_reg|qx_net ), .f4(
        \u_FDMA_axi_wvalid_reg|qx_net ), .f5(
        \u_FDMA_fdma_wstart_locked_reg|qx_net ), .xy(\ii05886|xy_net ) );
      defparam ii05886.config_data = 64'h1030303010003000;
    LUT6 ii05887 ( .f0(\ii05885|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_axi_wstart_locked_r1_reg|qx_net ), .f3(
        \u_FDMA_axi_wstart_locked_r2_reg|qx_net ), .f4(
        \u_FDMA_axi_wstart_locked_reg|qx_net ), .f5(
        \u_FDMA_axi_wvalid_reg|qx_net ), .xy(\ii05887|xy_net ) );
      defparam ii05887.config_data = 64'h44C400C000C000C0;
    LUT6 ii05888 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ), .f3(dummy_399_), .f4(dummy_400_), 
        .f5(dummy_401_), .xy(\ii05888|xy_net ) );
      defparam ii05888.config_data = 64'h0404040404040404;
    LUT6 ii05889 ( .f0(\ii05666|xy_net ), .f1(
        \u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_axi_rready_reg|qx_net ), .f4(dummy_402_), .f5(dummy_403_), .xy(
        \ii05889|xy_net ) );
      defparam ii05889.config_data = 64'hEFAFEFAFEFAFEFAF;
    LUT6 ii05940 ( .f0(\carry_16_ADD_10|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_404_), .f4(
        dummy_405_), .f5(dummy_406_), .xy(\ii05940|xy_net ) );
      defparam ii05940.config_data = 64'h2020202020202020;
    LUT6 ii05941 ( .f0(\carry_16_ADD_11|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_407_), .f4(
        dummy_408_), .f5(dummy_409_), .xy(\ii05941|xy_net ) );
      defparam ii05941.config_data = 64'h2020202020202020;
    LUT6 ii05942 ( .f0(\carry_16_ADD_12|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_410_), .f4(
        dummy_411_), .f5(dummy_412_), .xy(\ii05942|xy_net ) );
      defparam ii05942.config_data = 64'h2020202020202020;
    LUT6 ii05943 ( .f0(\carry_16_ADD_13|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_413_), .f4(
        dummy_414_), .f5(dummy_415_), .xy(\ii05943|xy_net ) );
      defparam ii05943.config_data = 64'h2020202020202020;
    LUT6 ii05944 ( .f0(\carry_16_ADD_14|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_416_), .f4(
        dummy_417_), .f5(dummy_418_), .xy(\ii05944|xy_net ) );
      defparam ii05944.config_data = 64'h2020202020202020;
    LUT6 ii05945 ( .f0(\carry_16_ADD_15|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_419_), .f4(
        dummy_420_), .f5(dummy_421_), .xy(\ii05945|xy_net ) );
      defparam ii05945.config_data = 64'h2020202020202020;
    LUT6 ii05946 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_rfdma_cnt_reg[1]|qx_net ), .f3(dummy_422_), .f4(dummy_423_), 
        .f5(dummy_424_), .xy(\ii05946|xy_net ) );
      defparam ii05946.config_data = 64'h0404040404040404;
    LUT6 ii05947 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_rfdma_cnt_reg[2]|qx_net ), .f3(dummy_425_), .f4(dummy_426_), 
        .f5(dummy_427_), .xy(\ii05947|xy_net ) );
      defparam ii05947.config_data = 64'h0404040404040404;
    LUT6 ii05948 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_rfdma_cnt_reg[3]|qx_net ), .f3(dummy_428_), .f4(dummy_429_), 
        .f5(dummy_430_), .xy(\ii05948|xy_net ) );
      defparam ii05948.config_data = 64'h0404040404040404;
    LUT6 ii05949 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_rfdma_cnt_reg[4]|qx_net ), .f3(dummy_431_), .f4(dummy_432_), 
        .f5(dummy_433_), .xy(\ii05949|xy_net ) );
      defparam ii05949.config_data = 64'h0404040404040404;
    LUT6 ii05950 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_rfdma_cnt_reg[5]|qx_net ), .f3(dummy_434_), .f4(dummy_435_), 
        .f5(dummy_436_), .xy(\ii05950|xy_net ) );
      defparam ii05950.config_data = 64'h0404040404040404;
    LUT6 ii05951 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_rfdma_cnt_reg[6]|qx_net ), .f3(dummy_437_), .f4(dummy_438_), 
        .f5(dummy_439_), .xy(\ii05951|xy_net ) );
      defparam ii05951.config_data = 64'h0404040404040404;
    LUT6 ii05952 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_rfdma_cnt_reg[7]|qx_net ), .f3(dummy_440_), .f4(dummy_441_), 
        .f5(dummy_442_), .xy(\ii05952|xy_net ) );
      defparam ii05952.config_data = 64'h0404040404040404;
    LUT6 ii05953 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_rfdma_cnt_reg[8]|qx_net ), .f3(dummy_443_), .f4(dummy_444_), 
        .f5(dummy_445_), .xy(\ii05953|xy_net ) );
      defparam ii05953.config_data = 64'hC8C8C8C8C8C8C8C8;
    LUT6 ii05954 ( .f0(\carry_16_ADD_9|s_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_446_), .f4(
        dummy_447_), .f5(dummy_448_), .xy(\ii05954|xy_net ) );
      defparam ii05954.config_data = 64'h2020202020202020;
    LUT6 ii05955 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net ), .f1(
        \u_FDMA_axi_rready_reg|qx_net ), .f2(
        \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ), .f3(
        \u_FDMA_fdma_rleft_cnt_reg[1]|qx_net ), .f4(
        \u_FDMA_fdma_rleft_cnt_reg[2]|qx_net ), .f5(
        \u_FDMA_fdma_rleft_cnt_reg[3]|qx_net ), .xy(\ii05955|xy_net ) );
      defparam ii05955.config_data = 64'h0000000000000080;
    LUT6 ii05956 ( .f0(\u_FDMA_fdma_rleft_cnt_reg[10]|qx_net ), .f1(
        \u_FDMA_fdma_rleft_cnt_reg[12]|qx_net ), .f2(
        \u_FDMA_fdma_rleft_cnt_reg[14]|qx_net ), .f3(
        \u_FDMA_fdma_rleft_cnt_reg[15]|qx_net ), .f4(
        \u_FDMA_fdma_rleft_cnt_reg[4]|qx_net ), .f5(
        \u_FDMA_fdma_rleft_cnt_reg[5]|qx_net ), .xy(\ii05956|xy_net ) );
      defparam ii05956.config_data = 64'h0000000000000001;
    LUT6 ii05957 ( .f0(\u_FDMA_fdma_rleft_cnt_reg[11]|qx_net ), .f1(
        \u_FDMA_fdma_rleft_cnt_reg[13]|qx_net ), .f2(
        \u_FDMA_fdma_rleft_cnt_reg[6]|qx_net ), .f3(
        \u_FDMA_fdma_rleft_cnt_reg[7]|qx_net ), .f4(
        \u_FDMA_fdma_rleft_cnt_reg[8]|qx_net ), .f5(
        \u_FDMA_fdma_rleft_cnt_reg[9]|qx_net ), .xy(\ii05957|xy_net ) );
      defparam ii05957.config_data = 64'h0000000000000001;
    LUT6 ii05958 ( .f0(\ii05955|xy_net ), .f1(\ii05956|xy_net ), .f2(
        \ii05957|xy_net ), .f3(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), 
        .f4(\u_FDMA_fdma_rstart_locked_reg|qx_net ), .f5(
        \u_if_fdma_rareq_reg|qx_net ), .xy(\ii05958|xy_net ) );
      defparam ii05958.config_data = 64'h7F007F007F000000;
    LUT6 ii05959 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ), .f3(dummy_449_), .f4(dummy_450_), 
        .f5(dummy_451_), .xy(\ii05959|xy_net ) );
      defparam ii05959.config_data = 64'h0404040404040404;
    LUT6 ii05960 ( .f0(\ii05779|xy_net ), .f1(
        \u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_axi_wvalid_reg|qx_net ), .f4(dummy_452_), .f5(dummy_453_), .xy(
        \ii05960|xy_net ) );
      defparam ii05960.config_data = 64'hEFAFEFAFEFAFEFAF;
    LUT6 ii06011 ( .f0(\carry_16_5__ADD_10|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_454_), .f4(
        dummy_455_), .f5(dummy_456_), .xy(\ii06011|xy_net ) );
      defparam ii06011.config_data = 64'h2020202020202020;
    LUT6 ii06012 ( .f0(\carry_16_5__ADD_11|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_457_), .f4(
        dummy_458_), .f5(dummy_459_), .xy(\ii06012|xy_net ) );
      defparam ii06012.config_data = 64'h2020202020202020;
    LUT6 ii06013 ( .f0(\carry_16_5__ADD_12|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_460_), .f4(
        dummy_461_), .f5(dummy_462_), .xy(\ii06013|xy_net ) );
      defparam ii06013.config_data = 64'h2020202020202020;
    LUT6 ii06014 ( .f0(\carry_16_5__ADD_13|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_463_), .f4(
        dummy_464_), .f5(dummy_465_), .xy(\ii06014|xy_net ) );
      defparam ii06014.config_data = 64'h2020202020202020;
    LUT6 ii06015 ( .f0(\carry_16_5__ADD_14|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_466_), .f4(
        dummy_467_), .f5(dummy_468_), .xy(\ii06015|xy_net ) );
      defparam ii06015.config_data = 64'h2020202020202020;
    LUT6 ii06016 ( .f0(\carry_16_5__ADD_15|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_469_), .f4(
        dummy_470_), .f5(dummy_471_), .xy(\ii06016|xy_net ) );
      defparam ii06016.config_data = 64'h2020202020202020;
    LUT6 ii06017 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_wfdma_cnt_reg[1]|qx_net ), .f3(dummy_472_), .f4(dummy_473_), 
        .f5(dummy_474_), .xy(\ii06017|xy_net ) );
      defparam ii06017.config_data = 64'h0404040404040404;
    LUT6 ii06018 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_wfdma_cnt_reg[2]|qx_net ), .f3(dummy_475_), .f4(dummy_476_), 
        .f5(dummy_477_), .xy(\ii06018|xy_net ) );
      defparam ii06018.config_data = 64'h0404040404040404;
    LUT6 ii06019 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_wfdma_cnt_reg[3]|qx_net ), .f3(dummy_478_), .f4(dummy_479_), 
        .f5(dummy_480_), .xy(\ii06019|xy_net ) );
      defparam ii06019.config_data = 64'h0404040404040404;
    LUT6 ii06020 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_wfdma_cnt_reg[4]|qx_net ), .f3(dummy_481_), .f4(dummy_482_), 
        .f5(dummy_483_), .xy(\ii06020|xy_net ) );
      defparam ii06020.config_data = 64'h0404040404040404;
    LUT6 ii06021 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_wfdma_cnt_reg[5]|qx_net ), .f3(dummy_484_), .f4(dummy_485_), 
        .f5(dummy_486_), .xy(\ii06021|xy_net ) );
      defparam ii06021.config_data = 64'h0404040404040404;
    LUT6 ii06022 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_wfdma_cnt_reg[6]|qx_net ), .f3(dummy_487_), .f4(dummy_488_), 
        .f5(dummy_489_), .xy(\ii06022|xy_net ) );
      defparam ii06022.config_data = 64'h0404040404040404;
    LUT6 ii06023 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_wfdma_cnt_reg[7]|qx_net ), .f3(dummy_490_), .f4(dummy_491_), 
        .f5(dummy_492_), .xy(\ii06023|xy_net ) );
      defparam ii06023.config_data = 64'h0404040404040404;
    LUT6 ii06024 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_wfdma_cnt_reg[8]|qx_net ), .f3(dummy_493_), .f4(dummy_494_), 
        .f5(dummy_495_), .xy(\ii06024|xy_net ) );
      defparam ii06024.config_data = 64'hC8C8C8C8C8C8C8C8;
    LUT6 ii06025 ( .f0(\carry_16_5__ADD_9|s_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_496_), .f4(
        dummy_497_), .f5(dummy_498_), .xy(\ii06025|xy_net ) );
      defparam ii06025.config_data = 64'h2020202020202020;
    LUT6 ii06026 ( .f0(\u_FDMA_fdma_wleft_cnt_reg[12]|qx_net ), .f1(
        \u_FDMA_fdma_wleft_cnt_reg[14]|qx_net ), .f2(
        \u_FDMA_fdma_wleft_cnt_reg[15]|qx_net ), .f3(
        \u_FDMA_fdma_wleft_cnt_reg[5]|qx_net ), .f4(dummy_499_), .f5(dummy_500_), 
        .xy(\ii06026|xy_net ) );
      defparam ii06026.config_data = 64'h0001000100010001;
    LUT6 ii06027 ( .f0(\ii06026|xy_net ), .f1(
        \u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net ), .f2(
        \u_FDMA_axi_wvalid_reg|qx_net ), .f3(
        \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ), .f4(
        \u_FDMA_fdma_wleft_cnt_reg[10]|qx_net ), .f5(dummy_501_), .xy(
        \ii06027|xy_net ) );
      defparam ii06027.config_data = 64'h0000800000008000;
    LUT6 ii06028 ( .f0(\u_FDMA_fdma_wleft_cnt_reg[11]|qx_net ), .f1(
        \u_FDMA_fdma_wleft_cnt_reg[13]|qx_net ), .f2(
        \u_FDMA_fdma_wleft_cnt_reg[6]|qx_net ), .f3(
        \u_FDMA_fdma_wleft_cnt_reg[7]|qx_net ), .f4(
        \u_FDMA_fdma_wleft_cnt_reg[8]|qx_net ), .f5(
        \u_FDMA_fdma_wleft_cnt_reg[9]|qx_net ), .xy(\ii06028|xy_net ) );
      defparam ii06028.config_data = 64'h0000000000000001;
    LUT6 ii06029 ( .f0(\ii06027|xy_net ), .f1(\ii06028|xy_net ), .f2(
        \u_FDMA_fdma_wleft_cnt_reg[1]|qx_net ), .f3(
        \u_FDMA_fdma_wleft_cnt_reg[2]|qx_net ), .f4(
        \u_FDMA_fdma_wleft_cnt_reg[3]|qx_net ), .f5(
        \u_FDMA_fdma_wleft_cnt_reg[4]|qx_net ), .xy(\ii06029|xy_net ) );
      defparam ii06029.config_data = 64'h0000000000000008;
    LUT6 ii06030 ( .f0(\ii06029|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_fdma_wstart_locked_reg|qx_net ), .f3(
        \u_if_fdma_wareq_reg|qx_net ), .f4(dummy_502_), .f5(dummy_503_), .xy(
        \ii06030|xy_net ) );
      defparam ii06030.config_data = 64'h4440444044404440;
    LUT6 ii06031 ( .f0(\u_FDMA_axi_rstart_locked_reg|qx_net ), .f1(
        \u_FDMA_rburst_cnt_reg[0]|qx_net ), .f2(dummy_504_), .f3(dummy_505_), 
        .f4(dummy_506_), .f5(dummy_507_), .xy(\ii06031|xy_net ) );
      defparam ii06031.config_data = 64'h2222222222222222;
    LUT6 ii06032 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net ), .f1(
        \u_FDMA_axi_rready_reg|qx_net ), .f2(
        \u_FDMA_axi_rstart_locked_reg|qx_net ), .f3(dummy_508_), .f4(dummy_509_), 
        .f5(dummy_510_), .xy(\ii06032|xy_net ) );
      defparam ii06032.config_data = 64'h8F8F8F8F8F8F8F8F;
    LUT6 ii06033 ( .f0(\u_FDMA_axi_rstart_locked_reg|qx_net ), .f1(
        \u_FDMA_rburst_cnt_reg[0]|qx_net ), .f2(
        \u_FDMA_rburst_cnt_reg[1]|qx_net ), .f3(dummy_511_), .f4(dummy_512_), 
        .f5(dummy_513_), .xy(\ii06033|xy_net ) );
      defparam ii06033.config_data = 64'h2828282828282828;
    LUT6 ii06034 ( .f0(\u_FDMA_axi_rstart_locked_reg|qx_net ), .f1(
        \u_FDMA_rburst_cnt_reg[0]|qx_net ), .f2(
        \u_FDMA_rburst_cnt_reg[1]|qx_net ), .f3(
        \u_FDMA_rburst_cnt_reg[2]|qx_net ), .f4(dummy_514_), .f5(dummy_515_), 
        .xy(\ii06034|xy_net ) );
      defparam ii06034.config_data = 64'h2A802A802A802A80;
    LUT6 ii06035 ( .f0(\u_FDMA_axi_rstart_locked_reg|qx_net ), .f1(
        \u_FDMA_rburst_cnt_reg[0]|qx_net ), .f2(
        \u_FDMA_rburst_cnt_reg[1]|qx_net ), .f3(
        \u_FDMA_rburst_cnt_reg[2]|qx_net ), .f4(
        \u_FDMA_rburst_cnt_reg[3]|qx_net ), .f5(dummy_516_), .xy(
        \ii06035|xy_net ) );
      defparam ii06035.config_data = 64'h2AAA80002AAA8000;
    LUT6 ii06036 ( .f0(\u_FDMA_axi_rstart_locked_reg|qx_net ), .f1(
        \u_FDMA_rburst_cnt_reg[0]|qx_net ), .f2(
        \u_FDMA_rburst_cnt_reg[1]|qx_net ), .f3(
        \u_FDMA_rburst_cnt_reg[2]|qx_net ), .f4(
        \u_FDMA_rburst_cnt_reg[3]|qx_net ), .f5(
        \u_FDMA_rburst_cnt_reg[4]|qx_net ), .xy(\ii06036|xy_net ) );
      defparam ii06036.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06037 ( .f0(\u_FDMA_rburst_cnt_reg[0]|qx_net ), .f1(
        \u_FDMA_rburst_cnt_reg[1]|qx_net ), .f2(
        \u_FDMA_rburst_cnt_reg[2]|qx_net ), .f3(
        \u_FDMA_rburst_cnt_reg[3]|qx_net ), .f4(
        \u_FDMA_rburst_cnt_reg[4]|qx_net ), .f5(
        \u_FDMA_rburst_cnt_reg[5]|qx_net ), .xy(\ii06037|xy_net ) );
      defparam ii06037.config_data = 64'h7FFFFFFF80000000;
    LUT6 ii06038 ( .f0(\ii06037|xy_net ), .f1(
        \u_FDMA_axi_rstart_locked_reg|qx_net ), .f2(dummy_517_), .f3(dummy_518_), 
        .f4(dummy_519_), .f5(dummy_520_), .xy(\ii06038|xy_net ) );
      defparam ii06038.config_data = 64'h8888888888888888;
    LUT6 ii06039 ( .f0(\u_FDMA_rburst_cnt_reg[0]|qx_net ), .f1(
        \u_FDMA_rburst_cnt_reg[1]|qx_net ), .f2(
        \u_FDMA_rburst_cnt_reg[2]|qx_net ), .f3(
        \u_FDMA_rburst_cnt_reg[3]|qx_net ), .f4(
        \u_FDMA_rburst_cnt_reg[4]|qx_net ), .f5(
        \u_FDMA_rburst_cnt_reg[5]|qx_net ), .xy(\ii06039|xy_net ) );
      defparam ii06039.config_data = 64'h8000000000000000;
    LUT6 ii06040 ( .f0(\ii06039|xy_net ), .f1(
        \u_FDMA_axi_rstart_locked_reg|qx_net ), .f2(
        \u_FDMA_rburst_cnt_reg[6]|qx_net ), .f3(dummy_521_), .f4(dummy_522_), 
        .f5(dummy_523_), .xy(\ii06040|xy_net ) );
      defparam ii06040.config_data = 64'h4848484848484848;
    LUT6 ii06041 ( .f0(\ii06039|xy_net ), .f1(
        \u_FDMA_axi_rstart_locked_reg|qx_net ), .f2(
        \u_FDMA_rburst_cnt_reg[6]|qx_net ), .f3(
        \u_FDMA_rburst_cnt_reg[7]|qx_net ), .f4(dummy_524_), .f5(dummy_525_), 
        .xy(\ii06041|xy_net ) );
      defparam ii06041.config_data = 64'h4C804C804C804C80;
    LUT6 ii06042 ( .f0(\ii06039|xy_net ), .f1(
        \u_FDMA_axi_rstart_locked_reg|qx_net ), .f2(
        \u_FDMA_rburst_cnt_reg[6]|qx_net ), .f3(
        \u_FDMA_rburst_cnt_reg[7]|qx_net ), .f4(
        \u_FDMA_rburst_cnt_reg[8]|qx_net ), .f5(dummy_526_), .xy(
        \ii06042|xy_net ) );
      defparam ii06042.config_data = 64'h4CCC80004CCC8000;
    LUT6 ii06043 ( .f0(\ii05956|xy_net ), .f1(\ii05957|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_527_), .f4(
        dummy_528_), .f5(dummy_529_), .xy(\ii06043|xy_net ) );
      defparam ii06043.config_data = 64'h7070707070707070;
    LUT6 ii06044 ( .f0(\ii06043|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ), .f3(dummy_530_), .f4(dummy_531_), 
        .f5(dummy_532_), .xy(\ii06044|xy_net ) );
      defparam ii06044.config_data = 64'h5151515151515151;
    LUT6 ii06045 ( .f0(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f1(
        \u_FDMA_rburst_len_req_reg|qx_net ), .f2(dummy_533_), .f3(dummy_534_), 
        .f4(dummy_535_), .f5(dummy_536_), .xy(\ii06045|xy_net ) );
      defparam ii06045.config_data = 64'hDDDDDDDDDDDDDDDD;
    LUT6 ii06046 ( .f0(\ii05956|xy_net ), .f1(\ii05957|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_fdma_rleft_cnt_reg[1]|qx_net ), .f4(dummy_537_), .f5(dummy_538_), 
        .xy(\ii06046|xy_net ) );
      defparam ii06046.config_data = 64'h8000800080008000;
    LUT6 ii06047 ( .f0(\ii05956|xy_net ), .f1(\ii05957|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_fdma_rleft_cnt_reg[2]|qx_net ), .f4(dummy_539_), .f5(dummy_540_), 
        .xy(\ii06047|xy_net ) );
      defparam ii06047.config_data = 64'h8000800080008000;
    LUT6 ii06048 ( .f0(\ii05956|xy_net ), .f1(\ii05957|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_fdma_rleft_cnt_reg[3]|qx_net ), .f4(dummy_541_), .f5(dummy_542_), 
        .xy(\ii06048|xy_net ) );
      defparam ii06048.config_data = 64'h8000800080008000;
    LUT6 ii06049 ( .f0(\ii05673|xy_net ), .f1(
        \u_FDMA_fdma_rstart_locked_reg|qx_net ), .f2(
        \u_if_fdma_rareq_reg|qx_net ), .f3(dummy_543_), .f4(dummy_544_), .f5(
        dummy_545_), .xy(\ii06049|xy_net ) );
      defparam ii06049.config_data = 64'hBABABABABABABABA;
    LUT6 ii06050 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(dummy_546_), .f3(
        dummy_547_), .f4(dummy_548_), .f5(dummy_549_), .xy(\ii06050|xy_net ) );
      defparam ii06050.config_data = 64'h4444444444444444;
    LUT6 ii06051 ( .f0(\u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ), .f1(
        \u_FDMA_rfdma_cnt_reg[1]|qx_net ), .f2(\u_FDMA_rfdma_cnt_reg[2]|qx_net ), 
        .f3(\u_FDMA_rfdma_cnt_reg[3]|qx_net ), .f4(
        \u_FDMA_rfdma_cnt_reg[4]|qx_net ), .f5(\u_FDMA_rfdma_cnt_reg[5]|qx_net ), 
        .xy(\ii06051|xy_net ) );
      defparam ii06051.config_data = 64'h8000000000000000;
    LUT6 ii06052 ( .f0(\ii06051|xy_net ), .f1(\u_FDMA_rfdma_cnt_reg[6]|qx_net ), 
        .f2(dummy_550_), .f3(dummy_551_), .f4(dummy_552_), .f5(dummy_553_), .xy(
        \ii06052|xy_net ) );
      defparam ii06052.config_data = 64'h8888888888888888;
    LUT6 ii06053 ( .f0(\ii06050|xy_net ), .f1(\ii06052|xy_net ), .f2(
        \u_FDMA_rfdma_cnt_reg[10]|qx_net ), .f3(\u_FDMA_rfdma_cnt_reg[7]|qx_net ), 
        .f4(\u_FDMA_rfdma_cnt_reg[8]|qx_net ), .f5(
        \u_FDMA_rfdma_cnt_reg[9]|qx_net ), .xy(\ii06053|xy_net ) );
      defparam ii06053.config_data = 64'h28A0A0A0A0A0A0A0;
    LUT6 ii06054 ( .f0(\ii06052|xy_net ), .f1(\u_FDMA_rfdma_cnt_reg[10]|qx_net ), 
        .f2(\u_FDMA_rfdma_cnt_reg[11]|qx_net ), .f3(
        \u_FDMA_rfdma_cnt_reg[7]|qx_net ), .f4(\u_FDMA_rfdma_cnt_reg[8]|qx_net ), 
        .f5(\u_FDMA_rfdma_cnt_reg[9]|qx_net ), .xy(\ii06054|xy_net ) );
      defparam ii06054.config_data = 64'h78F0F0F0F0F0F0F0;
    LUT6 ii06055 ( .f0(\ii06054|xy_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_554_), .f4(
        dummy_555_), .f5(dummy_556_), .xy(\ii06055|xy_net ) );
      defparam ii06055.config_data = 64'h2020202020202020;
    LUT6 ii06056 ( .f0(\ii06052|xy_net ), .f1(\u_FDMA_rfdma_cnt_reg[10]|qx_net ), 
        .f2(\u_FDMA_rfdma_cnt_reg[11]|qx_net ), .f3(
        \u_FDMA_rfdma_cnt_reg[7]|qx_net ), .f4(\u_FDMA_rfdma_cnt_reg[8]|qx_net ), 
        .f5(\u_FDMA_rfdma_cnt_reg[9]|qx_net ), .xy(\ii06056|xy_net ) );
      defparam ii06056.config_data = 64'h8000000000000000;
    LUT6 ii06057 ( .f0(\ii06056|xy_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_rfdma_cnt_reg[12]|qx_net ), .f4(dummy_557_), .f5(dummy_558_), 
        .xy(\ii06057|xy_net ) );
      defparam ii06057.config_data = 64'h1020102010201020;
    LUT6 ii06058 ( .f0(\ii06056|xy_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_rfdma_cnt_reg[12]|qx_net ), .f4(
        \u_FDMA_rfdma_cnt_reg[13]|qx_net ), .f5(dummy_559_), .xy(
        \ii06058|xy_net ) );
      defparam ii06058.config_data = 64'h1030200010302000;
    LUT6 ii06059 ( .f0(\ii06056|xy_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_rfdma_cnt_reg[12]|qx_net ), .f4(
        \u_FDMA_rfdma_cnt_reg[13]|qx_net ), .f5(
        \u_FDMA_rfdma_cnt_reg[14]|qx_net ), .xy(\ii06059|xy_net ) );
      defparam ii06059.config_data = 64'h1030303020000000;
    LUT6 ii06060 ( .f0(\ii06056|xy_net ), .f1(\ii06050|xy_net ), .f2(
        \u_FDMA_rfdma_cnt_reg[12]|qx_net ), .f3(
        \u_FDMA_rfdma_cnt_reg[13]|qx_net ), .f4(
        \u_FDMA_rfdma_cnt_reg[14]|qx_net ), .f5(
        \u_FDMA_rfdma_cnt_reg[15]|qx_net ), .xy(\ii06060|xy_net ) );
      defparam ii06060.config_data = 64'h4CCCCCCC80000000;
    LUT6 ii06061 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ), .f3(
        \u_FDMA_rfdma_cnt_reg[1]|qx_net ), .f4(dummy_560_), .f5(dummy_561_), 
        .xy(\ii06061|xy_net ) );
      defparam ii06061.config_data = 64'h0440044004400440;
    LUT6 ii06062 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ), .f3(
        \u_FDMA_rfdma_cnt_reg[1]|qx_net ), .f4(\u_FDMA_rfdma_cnt_reg[2]|qx_net ), 
        .f5(dummy_562_), .xy(\ii06062|xy_net ) );
      defparam ii06062.config_data = 64'h0444400004444000;
    LUT6 ii06063 ( .f0(\ii05666|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ), .f3(
        \u_FDMA_rfdma_cnt_reg[1]|qx_net ), .f4(\u_FDMA_rfdma_cnt_reg[2]|qx_net ), 
        .f5(\u_FDMA_rfdma_cnt_reg[3]|qx_net ), .xy(\ii06063|xy_net ) );
      defparam ii06063.config_data = 64'h0444444440000000;
    LUT6 ii06064 ( .f0(\ii06050|xy_net ), .f1(
        \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ), .f2(
        \u_FDMA_rfdma_cnt_reg[1]|qx_net ), .f3(\u_FDMA_rfdma_cnt_reg[2]|qx_net ), 
        .f4(\u_FDMA_rfdma_cnt_reg[3]|qx_net ), .f5(
        \u_FDMA_rfdma_cnt_reg[4]|qx_net ), .xy(\ii06064|xy_net ) );
      defparam ii06064.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06065 ( .f0(\u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ), .f1(
        \u_FDMA_rfdma_cnt_reg[1]|qx_net ), .f2(\u_FDMA_rfdma_cnt_reg[2]|qx_net ), 
        .f3(\u_FDMA_rfdma_cnt_reg[3]|qx_net ), .f4(
        \u_FDMA_rfdma_cnt_reg[4]|qx_net ), .f5(\u_FDMA_rfdma_cnt_reg[5]|qx_net ), 
        .xy(\ii06065|xy_net ) );
      defparam ii06065.config_data = 64'h7FFFFFFF80000000;
    LUT6 ii06066 ( .f0(\ii05666|xy_net ), .f1(\ii06065|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_563_), .f4(
        dummy_564_), .f5(dummy_565_), .xy(\ii06066|xy_net ) );
      defparam ii06066.config_data = 64'h4040404040404040;
    LUT6 ii06067 ( .f0(\ii05666|xy_net ), .f1(\ii06051|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_rfdma_cnt_reg[6]|qx_net ), .f4(dummy_566_), .f5(dummy_567_), 
        .xy(\ii06067|xy_net ) );
      defparam ii06067.config_data = 64'h1040104010401040;
    LUT6 ii06068 ( .f0(\ii06052|xy_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_rfdma_cnt_reg[7]|qx_net ), .f4(dummy_568_), .f5(dummy_569_), 
        .xy(\ii06068|xy_net ) );
      defparam ii06068.config_data = 64'h1020102010201020;
    LUT6 ii06069 ( .f0(\ii06052|xy_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_rfdma_cnt_reg[7]|qx_net ), .f4(\u_FDMA_rfdma_cnt_reg[8]|qx_net ), 
        .f5(dummy_570_), .xy(\ii06069|xy_net ) );
      defparam ii06069.config_data = 64'h1030200010302000;
    LUT6 ii06070 ( .f0(\ii06052|xy_net ), .f1(\ii05666|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_rfdma_cnt_reg[7]|qx_net ), .f4(\u_FDMA_rfdma_cnt_reg[8]|qx_net ), 
        .f5(\u_FDMA_rfdma_cnt_reg[9]|qx_net ), .xy(\ii06070|xy_net ) );
      defparam ii06070.config_data = 64'h1030303020000000;
    LUT6 ii06071 ( .f0(\u_FDMA_axi_wstart_locked_reg|qx_net ), .f1(
        \u_FDMA_wburst_cnt_reg[0]|qx_net ), .f2(dummy_571_), .f3(dummy_572_), 
        .f4(dummy_573_), .f5(dummy_574_), .xy(\ii06071|xy_net ) );
      defparam ii06071.config_data = 64'h2222222222222222;
    LUT6 ii06072 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net ), .f1(
        \u_FDMA_axi_wstart_locked_reg|qx_net ), .f2(
        \u_FDMA_axi_wvalid_reg|qx_net ), .f3(dummy_575_), .f4(dummy_576_), .f5(
        dummy_577_), .xy(\ii06072|xy_net ) );
      defparam ii06072.config_data = 64'hB3B3B3B3B3B3B3B3;
    LUT6 ii06073 ( .f0(\u_FDMA_axi_wstart_locked_reg|qx_net ), .f1(
        \u_FDMA_wburst_cnt_reg[0]|qx_net ), .f2(
        \u_FDMA_wburst_cnt_reg[1]|qx_net ), .f3(dummy_578_), .f4(dummy_579_), 
        .f5(dummy_580_), .xy(\ii06073|xy_net ) );
      defparam ii06073.config_data = 64'h2828282828282828;
    LUT6 ii06074 ( .f0(\u_FDMA_axi_wstart_locked_reg|qx_net ), .f1(
        \u_FDMA_wburst_cnt_reg[0]|qx_net ), .f2(
        \u_FDMA_wburst_cnt_reg[1]|qx_net ), .f3(
        \u_FDMA_wburst_cnt_reg[2]|qx_net ), .f4(dummy_581_), .f5(dummy_582_), 
        .xy(\ii06074|xy_net ) );
      defparam ii06074.config_data = 64'h2A802A802A802A80;
    LUT6 ii06075 ( .f0(\u_FDMA_axi_wstart_locked_reg|qx_net ), .f1(
        \u_FDMA_wburst_cnt_reg[0]|qx_net ), .f2(
        \u_FDMA_wburst_cnt_reg[1]|qx_net ), .f3(
        \u_FDMA_wburst_cnt_reg[2]|qx_net ), .f4(
        \u_FDMA_wburst_cnt_reg[3]|qx_net ), .f5(dummy_583_), .xy(
        \ii06075|xy_net ) );
      defparam ii06075.config_data = 64'h2AAA80002AAA8000;
    LUT6 ii06076 ( .f0(\u_FDMA_axi_wstart_locked_reg|qx_net ), .f1(
        \u_FDMA_wburst_cnt_reg[0]|qx_net ), .f2(
        \u_FDMA_wburst_cnt_reg[1]|qx_net ), .f3(
        \u_FDMA_wburst_cnt_reg[2]|qx_net ), .f4(
        \u_FDMA_wburst_cnt_reg[3]|qx_net ), .f5(
        \u_FDMA_wburst_cnt_reg[4]|qx_net ), .xy(\ii06076|xy_net ) );
      defparam ii06076.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06077 ( .f0(\u_FDMA_wburst_cnt_reg[0]|qx_net ), .f1(
        \u_FDMA_wburst_cnt_reg[1]|qx_net ), .f2(
        \u_FDMA_wburst_cnt_reg[2]|qx_net ), .f3(
        \u_FDMA_wburst_cnt_reg[3]|qx_net ), .f4(
        \u_FDMA_wburst_cnt_reg[4]|qx_net ), .f5(
        \u_FDMA_wburst_cnt_reg[5]|qx_net ), .xy(\ii06077|xy_net ) );
      defparam ii06077.config_data = 64'h7FFFFFFF80000000;
    LUT6 ii06078 ( .f0(\ii06077|xy_net ), .f1(
        \u_FDMA_axi_wstart_locked_reg|qx_net ), .f2(dummy_584_), .f3(dummy_585_), 
        .f4(dummy_586_), .f5(dummy_587_), .xy(\ii06078|xy_net ) );
      defparam ii06078.config_data = 64'h8888888888888888;
    LUT6 ii06079 ( .f0(\u_FDMA_wburst_cnt_reg[0]|qx_net ), .f1(
        \u_FDMA_wburst_cnt_reg[1]|qx_net ), .f2(
        \u_FDMA_wburst_cnt_reg[2]|qx_net ), .f3(
        \u_FDMA_wburst_cnt_reg[3]|qx_net ), .f4(
        \u_FDMA_wburst_cnt_reg[4]|qx_net ), .f5(
        \u_FDMA_wburst_cnt_reg[5]|qx_net ), .xy(\ii06079|xy_net ) );
      defparam ii06079.config_data = 64'h8000000000000000;
    LUT6 ii06080 ( .f0(\ii06079|xy_net ), .f1(
        \u_FDMA_axi_wstart_locked_reg|qx_net ), .f2(
        \u_FDMA_wburst_cnt_reg[6]|qx_net ), .f3(dummy_588_), .f4(dummy_589_), 
        .f5(dummy_590_), .xy(\ii06080|xy_net ) );
      defparam ii06080.config_data = 64'h4848484848484848;
    LUT6 ii06081 ( .f0(\ii06079|xy_net ), .f1(
        \u_FDMA_axi_wstart_locked_reg|qx_net ), .f2(
        \u_FDMA_wburst_cnt_reg[6]|qx_net ), .f3(
        \u_FDMA_wburst_cnt_reg[7]|qx_net ), .f4(dummy_591_), .f5(dummy_592_), 
        .xy(\ii06081|xy_net ) );
      defparam ii06081.config_data = 64'h4C804C804C804C80;
    LUT6 ii06082 ( .f0(\ii06079|xy_net ), .f1(
        \u_FDMA_axi_wstart_locked_reg|qx_net ), .f2(
        \u_FDMA_wburst_cnt_reg[6]|qx_net ), .f3(
        \u_FDMA_wburst_cnt_reg[7]|qx_net ), .f4(
        \u_FDMA_wburst_cnt_reg[8]|qx_net ), .f5(dummy_593_), .xy(
        \ii06082|xy_net ) );
      defparam ii06082.config_data = 64'h4CCC80004CCC8000;
    LUT6 ii06083 ( .f0(\ii06028|xy_net ), .f1(\ii06026|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_fdma_wleft_cnt_reg[10]|qx_net ), .f4(
        \u_FDMA_fdma_wleft_cnt_reg[4]|qx_net ), .f5(dummy_594_), .xy(
        \ii06083|xy_net ) );
      defparam ii06083.config_data = 64'hF0F0F070F0F0F070;
    LUT6 ii06084 ( .f0(\ii06083|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ), .f3(dummy_595_), .f4(dummy_596_), 
        .f5(dummy_597_), .xy(\ii06084|xy_net ) );
      defparam ii06084.config_data = 64'h5151515151515151;
    LUT6 ii06085 ( .f0(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f1(
        \u_FDMA_wburst_len_req_reg|qx_net ), .f2(dummy_598_), .f3(dummy_599_), 
        .f4(dummy_600_), .f5(dummy_601_), .xy(\ii06085|xy_net ) );
      defparam ii06085.config_data = 64'hDDDDDDDDDDDDDDDD;
    LUT6 ii06086 ( .f0(\ii06028|xy_net ), .f1(\ii06026|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_fdma_wleft_cnt_reg[10]|qx_net ), .f4(
        \u_FDMA_fdma_wleft_cnt_reg[1]|qx_net ), .f5(
        \u_FDMA_fdma_wleft_cnt_reg[4]|qx_net ), .xy(\ii06086|xy_net ) );
      defparam ii06086.config_data = 64'h0000000000800000;
    LUT6 ii06087 ( .f0(\ii06028|xy_net ), .f1(\ii06026|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_fdma_wleft_cnt_reg[10]|qx_net ), .f4(
        \u_FDMA_fdma_wleft_cnt_reg[2]|qx_net ), .f5(
        \u_FDMA_fdma_wleft_cnt_reg[4]|qx_net ), .xy(\ii06087|xy_net ) );
      defparam ii06087.config_data = 64'h0000000000800000;
    LUT6 ii06088 ( .f0(\ii06028|xy_net ), .f1(\ii06026|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_fdma_wleft_cnt_reg[10]|qx_net ), .f4(
        \u_FDMA_fdma_wleft_cnt_reg[3]|qx_net ), .f5(
        \u_FDMA_fdma_wleft_cnt_reg[4]|qx_net ), .xy(\ii06088|xy_net ) );
      defparam ii06088.config_data = 64'h0000000000800000;
    LUT6 ii06089 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(dummy_602_), .f3(
        dummy_603_), .f4(dummy_604_), .f5(dummy_605_), .xy(\ii06089|xy_net ) );
      defparam ii06089.config_data = 64'h4444444444444444;
    LUT6 ii06090 ( .f0(\u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ), .f1(
        \u_FDMA_wfdma_cnt_reg[1]|qx_net ), .f2(\u_FDMA_wfdma_cnt_reg[2]|qx_net ), 
        .f3(\u_FDMA_wfdma_cnt_reg[3]|qx_net ), .f4(
        \u_FDMA_wfdma_cnt_reg[4]|qx_net ), .f5(\u_FDMA_wfdma_cnt_reg[5]|qx_net ), 
        .xy(\ii06090|xy_net ) );
      defparam ii06090.config_data = 64'h8000000000000000;
    LUT6 ii06091 ( .f0(\ii06090|xy_net ), .f1(\u_FDMA_wfdma_cnt_reg[6]|qx_net ), 
        .f2(dummy_606_), .f3(dummy_607_), .f4(dummy_608_), .f5(dummy_609_), .xy(
        \ii06091|xy_net ) );
      defparam ii06091.config_data = 64'h8888888888888888;
    LUT6 ii06092 ( .f0(\ii06089|xy_net ), .f1(\ii06091|xy_net ), .f2(
        \u_FDMA_wfdma_cnt_reg[10]|qx_net ), .f3(\u_FDMA_wfdma_cnt_reg[7]|qx_net ), 
        .f4(\u_FDMA_wfdma_cnt_reg[8]|qx_net ), .f5(
        \u_FDMA_wfdma_cnt_reg[9]|qx_net ), .xy(\ii06092|xy_net ) );
      defparam ii06092.config_data = 64'h28A0A0A0A0A0A0A0;
    LUT6 ii06093 ( .f0(\ii06091|xy_net ), .f1(\u_FDMA_wfdma_cnt_reg[10]|qx_net ), 
        .f2(\u_FDMA_wfdma_cnt_reg[11]|qx_net ), .f3(
        \u_FDMA_wfdma_cnt_reg[7]|qx_net ), .f4(\u_FDMA_wfdma_cnt_reg[8]|qx_net ), 
        .f5(\u_FDMA_wfdma_cnt_reg[9]|qx_net ), .xy(\ii06093|xy_net ) );
      defparam ii06093.config_data = 64'h78F0F0F0F0F0F0F0;
    LUT6 ii06094 ( .f0(\ii06093|xy_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_610_), .f4(
        dummy_611_), .f5(dummy_612_), .xy(\ii06094|xy_net ) );
      defparam ii06094.config_data = 64'h2020202020202020;
    LUT6 ii06095 ( .f0(\ii06091|xy_net ), .f1(\u_FDMA_wfdma_cnt_reg[10]|qx_net ), 
        .f2(\u_FDMA_wfdma_cnt_reg[11]|qx_net ), .f3(
        \u_FDMA_wfdma_cnt_reg[7]|qx_net ), .f4(\u_FDMA_wfdma_cnt_reg[8]|qx_net ), 
        .f5(\u_FDMA_wfdma_cnt_reg[9]|qx_net ), .xy(\ii06095|xy_net ) );
      defparam ii06095.config_data = 64'h8000000000000000;
    LUT6 ii06096 ( .f0(\ii06095|xy_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_wfdma_cnt_reg[12]|qx_net ), .f4(dummy_613_), .f5(dummy_614_), 
        .xy(\ii06096|xy_net ) );
      defparam ii06096.config_data = 64'h1020102010201020;
    LUT6 ii06097 ( .f0(\ii06095|xy_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_wfdma_cnt_reg[12]|qx_net ), .f4(
        \u_FDMA_wfdma_cnt_reg[13]|qx_net ), .f5(dummy_615_), .xy(
        \ii06097|xy_net ) );
      defparam ii06097.config_data = 64'h1030200010302000;
    LUT6 ii06098 ( .f0(\ii06095|xy_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_wfdma_cnt_reg[12]|qx_net ), .f4(
        \u_FDMA_wfdma_cnt_reg[13]|qx_net ), .f5(
        \u_FDMA_wfdma_cnt_reg[14]|qx_net ), .xy(\ii06098|xy_net ) );
      defparam ii06098.config_data = 64'h1030303020000000;
    LUT6 ii06099 ( .f0(\ii06095|xy_net ), .f1(\ii06089|xy_net ), .f2(
        \u_FDMA_wfdma_cnt_reg[12]|qx_net ), .f3(
        \u_FDMA_wfdma_cnt_reg[13]|qx_net ), .f4(
        \u_FDMA_wfdma_cnt_reg[14]|qx_net ), .f5(
        \u_FDMA_wfdma_cnt_reg[15]|qx_net ), .xy(\ii06099|xy_net ) );
      defparam ii06099.config_data = 64'h4CCCCCCC80000000;
    LUT6 ii06100 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ), .f3(
        \u_FDMA_wfdma_cnt_reg[1]|qx_net ), .f4(dummy_616_), .f5(dummy_617_), 
        .xy(\ii06100|xy_net ) );
      defparam ii06100.config_data = 64'h0440044004400440;
    LUT6 ii06101 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ), .f3(
        \u_FDMA_wfdma_cnt_reg[1]|qx_net ), .f4(\u_FDMA_wfdma_cnt_reg[2]|qx_net ), 
        .f5(dummy_618_), .xy(\ii06101|xy_net ) );
      defparam ii06101.config_data = 64'h0444400004444000;
    LUT6 ii06102 ( .f0(\ii05779|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ), .f3(
        \u_FDMA_wfdma_cnt_reg[1]|qx_net ), .f4(\u_FDMA_wfdma_cnt_reg[2]|qx_net ), 
        .f5(\u_FDMA_wfdma_cnt_reg[3]|qx_net ), .xy(\ii06102|xy_net ) );
      defparam ii06102.config_data = 64'h0444444440000000;
    LUT6 ii06103 ( .f0(\ii06089|xy_net ), .f1(
        \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ), .f2(
        \u_FDMA_wfdma_cnt_reg[1]|qx_net ), .f3(\u_FDMA_wfdma_cnt_reg[2]|qx_net ), 
        .f4(\u_FDMA_wfdma_cnt_reg[3]|qx_net ), .f5(
        \u_FDMA_wfdma_cnt_reg[4]|qx_net ), .xy(\ii06103|xy_net ) );
      defparam ii06103.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06104 ( .f0(\u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ), .f1(
        \u_FDMA_wfdma_cnt_reg[1]|qx_net ), .f2(\u_FDMA_wfdma_cnt_reg[2]|qx_net ), 
        .f3(\u_FDMA_wfdma_cnt_reg[3]|qx_net ), .f4(
        \u_FDMA_wfdma_cnt_reg[4]|qx_net ), .f5(\u_FDMA_wfdma_cnt_reg[5]|qx_net ), 
        .xy(\ii06104|xy_net ) );
      defparam ii06104.config_data = 64'h7FFFFFFF80000000;
    LUT6 ii06105 ( .f0(\ii05779|xy_net ), .f1(\ii06104|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(dummy_619_), .f4(
        dummy_620_), .f5(dummy_621_), .xy(\ii06105|xy_net ) );
      defparam ii06105.config_data = 64'h4040404040404040;
    LUT6 ii06106 ( .f0(\ii05779|xy_net ), .f1(\ii06090|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_wfdma_cnt_reg[6]|qx_net ), .f4(dummy_622_), .f5(dummy_623_), 
        .xy(\ii06106|xy_net ) );
      defparam ii06106.config_data = 64'h1040104010401040;
    LUT6 ii06107 ( .f0(\ii06091|xy_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_wfdma_cnt_reg[7]|qx_net ), .f4(dummy_624_), .f5(dummy_625_), 
        .xy(\ii06107|xy_net ) );
      defparam ii06107.config_data = 64'h1020102010201020;
    LUT6 ii06108 ( .f0(\ii06091|xy_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_wfdma_cnt_reg[7]|qx_net ), .f4(\u_FDMA_wfdma_cnt_reg[8]|qx_net ), 
        .f5(dummy_626_), .xy(\ii06108|xy_net ) );
      defparam ii06108.config_data = 64'h1030200010302000;
    LUT6 ii06109 ( .f0(\ii06091|xy_net ), .f1(\ii05779|xy_net ), .f2(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f3(
        \u_FDMA_wfdma_cnt_reg[7]|qx_net ), .f4(\u_FDMA_wfdma_cnt_reg[8]|qx_net ), 
        .f5(\u_FDMA_wfdma_cnt_reg[9]|qx_net ), .xy(\ii06109|xy_net ) );
      defparam ii06109.config_data = 64'h1030303020000000;
    LUT6 ii06110 ( .f0(\u_FDMA_fdma_rstart_locked_reg|qx_net ), .f1(
        \u_FDMA_fdma_wstart_locked_reg|qx_net ), .f2(
        \u_if_T_S_reg_0__dup|qx_net ), .f3(\u_if_T_S_reg_1__dup|qx_net ), .f4(
        \u_if_fdma_rareq_reg|qx_net ), .f5(\u_if_fdma_wareq_reg|qx_net ), .xy(
        \ii06110|xy_net ) );
      defparam ii06110.config_data = 64'h5C30FC305CF0FCF0;
    LUT6 ii06111 ( .f0(\ii06110|xy_net ), .f1(
        \u_FDMA_fdma_rstart_locked_reg|qx_net ), .f2(
        \u_if_T_S_reg_0__dup_0_|qx_net ), .f3(\u_if_T_S_reg_1__dup_3_|qx_net ), 
        .f4(\u_if_T_S_reg[2]|qx_net ), .f5(\u_if_rst_cnt_reg[8]|qx_net ), .xy(
        \ii06111|xy_net ) );
      defparam ii06111.config_data = 64'h000CAAAA00000000;
    LUT6 ii06111_dup ( .f0(\ii06110|xy_net ), .f1(
        \u_FDMA_fdma_rstart_locked_reg|qx_net ), .f2(\u_if_T_S_reg[0]|qx_net ), 
        .f3(\u_if_T_S_reg[1]|qx_net ), .f4(\u_if_T_S_reg[2]|qx_net ), .f5(
        \u_if_rst_cnt_reg[8]|qx_net ), .xy(\ii06111_dup|xy_net ) );
      defparam ii06111_dup.config_data = 64'h000CAAAA00000000;
    LUT6 ii06112 ( .f0(\u_if_test_cnt_reg[2]|qx_net ), .f1(
        \u_if_test_cnt_reg[3]|qx_net ), .f2(\u_if_test_cnt_reg[4]|qx_net ), .f3(
        \u_if_test_cnt_reg[5]|qx_net ), .f4(dummy_627_), .f5(dummy_628_), .xy(
        \ii06112|xy_net ) );
      defparam ii06112.config_data = 64'h0004000400040004;
    LUT6 ii06113 ( .f0(\ii06112|xy_net ), .f1(\u_if_test_cnt_reg[0]|qx_net ), 
        .f2(\u_if_test_cnt_reg[1]|qx_net ), .f3(\u_if_test_cnt_reg[6]|qx_net ), 
        .f4(\u_if_test_cnt_reg[7]|qx_net ), .f5(\u_if_test_cnt_reg[8]|qx_net ), 
        .xy(\ii06113|xy_net ) );
      defparam ii06113.config_data = 64'h0000000002000000;
    LUT6 ii06114 ( .f0(\ii06111|xy_net ), .f1(\ii06113|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_T_S_reg_1__dup_5_|qx_net ), 
        .f4(\u_if_T_S_reg[2]|qx_net ), .f5(\u_if_rst_cnt_reg[8]|qx_net ), .xy(
        \ii06114|xy_net ) );
      defparam ii06114.config_data = 64'hF5F0A5A4FFFFFFFF;
    LUT6 ii06115 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_T_S_reg_1__dup_5_|qx_net ), .f3(\u_if_T_S_reg[2]|qx_net ), 
        .f4(\u_if_rst_cnt_reg[8]|qx_net ), .f5(dummy_629_), .xy(\ii06115|xy_net ) );
      defparam ii06115.config_data = 64'hA0B4A0A0A0B4A0A0;
    LUT6 ii06116 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_T_S_reg_1__dup_5_|qx_net ), .f3(\u_if_T_S_reg[2]|qx_net ), 
        .f4(\u_if_rst_cnt_reg[8]|qx_net ), .f5(dummy_630_), .xy(\ii06116|xy_net ) );
      defparam ii06116.config_data = 64'hAA40AA00AA40AA00;
    LUT6 ii06117 ( .f0(\u_FDMA_fdma_rstart_locked_reg|qx_net ), .f1(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f2(\u_if_T_S_reg_1__dup_5_|qx_net ), 
        .f3(\u_if_T_S_reg[2]|qx_net ), .f4(\u_if_fdma_rareq_reg|qx_net ), .f5(
        \u_if_rst_cnt_reg[8]|qx_net ), .xy(\ii06117|xy_net ) );
      defparam ii06117.config_data = 64'hFF7F004000000000;
    LUT6 ii06118 ( .f0(\u_if_T_S_reg_0__dup_2_|qx_net ), .f1(
        \u_if_T_S_reg_1__dup_5_|qx_net ), .f2(\u_if_T_S_reg[2]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[12]|qx_net ), .f4(\u_if_rst_cnt_reg[8]|qx_net ), 
        .f5(dummy_631_), .xy(\ii06118|xy_net ) );
      defparam ii06118.config_data = 64'h0010000000100000;
    LUT6 ii06119 ( .f0(\u_FDMA_fdma_rstart_locked_reg|qx_net ), .f1(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f2(\u_if_T_S_reg_1__dup_5_|qx_net ), 
        .f3(\u_if_T_S_reg[2]|qx_net ), .f4(\u_if_rst_cnt_reg[8]|qx_net ), .f5(
        dummy_632_), .xy(\ii06119|xy_net ) );
      defparam ii06119.config_data = 64'h0100FFFF0100FFFF;
    LUT6 ii06120 ( .f0(\u_if_T_S_reg_0__dup_2_|qx_net ), .f1(
        \u_if_T_S_reg_1__dup_5_|qx_net ), .f2(\u_if_T_S_reg[2]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[12]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[13]|qx_net ), .f5(\u_if_rst_cnt_reg[8]|qx_net ), 
        .xy(\ii06120|xy_net ) );
      defparam ii06120.config_data = 64'h0010100000000000;
    LUT6 ii06121 ( .f0(\u_if_T_S_reg_0__dup_1_|qx_net ), .f1(
        \u_if_T_S_reg_1__dup_4_|qx_net ), .f2(\u_if_T_S_reg[2]|qx_net ), .f3(
        \u_if_rst_cnt_reg[8]|qx_net ), .f4(dummy_633_), .f5(dummy_634_), .xy(
        \ii06121|xy_net ) );
      defparam ii06121.config_data = 64'h1000100010001000;
    LUT6 ii06122 ( .f0(\ii06121|xy_net ), .f1(\u_if_fdma_waddr_r_reg[12]|qx_net ), 
        .f2(\u_if_fdma_waddr_r_reg[13]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[14]|qx_net ), .f4(dummy_635_), .f5(dummy_636_), 
        .xy(\ii06122|xy_net ) );
      defparam ii06122.config_data = 64'h2A802A802A802A80;
    LUT6 ii06123 ( .f0(\ii06121|xy_net ), .f1(\u_if_fdma_waddr_r_reg[12]|qx_net ), 
        .f2(\u_if_fdma_waddr_r_reg[13]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[14]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[15]|qx_net ), .f5(dummy_637_), .xy(
        \ii06123|xy_net ) );
      defparam ii06123.config_data = 64'h2AAA80002AAA8000;
    LUT6 ii06124 ( .f0(\ii06121|xy_net ), .f1(\u_if_fdma_waddr_r_reg[12]|qx_net ), 
        .f2(\u_if_fdma_waddr_r_reg[13]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[14]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[15]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[16]|qx_net ), .xy(\ii06124|xy_net ) );
      defparam ii06124.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06125 ( .f0(\u_if_fdma_waddr_r_reg[12]|qx_net ), .f1(
        \u_if_fdma_waddr_r_reg[13]|qx_net ), .f2(
        \u_if_fdma_waddr_r_reg[14]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[15]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[16]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[17]|qx_net ), .xy(\ii06125|xy_net ) );
      defparam ii06125.config_data = 64'h8000000000000000;
    LUT6 ii06126 ( .f0(\u_if_fdma_waddr_r_reg[12]|qx_net ), .f1(
        \u_if_fdma_waddr_r_reg[13]|qx_net ), .f2(
        \u_if_fdma_waddr_r_reg[14]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[15]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[16]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[17]|qx_net ), .xy(\ii06126|xy_net ) );
      defparam ii06126.config_data = 64'h000000007FFFFFFF;
    LUT6 ii06127 ( .f0(\ii06125|xy_net ), .f1(\ii06126|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_T_S_reg_1__dup_5_|qx_net ), 
        .f4(\u_if_T_S_reg[2]|qx_net ), .f5(\u_if_rst_cnt_reg[8]|qx_net ), .xy(
        \ii06127|xy_net ) );
      defparam ii06127.config_data = 64'h0001000000000000;
    LUT6 ii06128 ( .f0(\ii06125|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_T_S_reg_1__dup_5_|qx_net ), .f3(\u_if_T_S_reg[2]|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[18]|qx_net ), .f5(
        \u_if_rst_cnt_reg[8]|qx_net ), .xy(\ii06128|xy_net ) );
      defparam ii06128.config_data = 64'h0100020000000000;
    LUT6 ii06129 ( .f0(\ii06125|xy_net ), .f1(\u_if_fdma_waddr_r_reg[18]|qx_net ), 
        .f2(dummy_638_), .f3(dummy_639_), .f4(dummy_640_), .f5(dummy_641_), .xy(
        \ii06129|xy_net ) );
      defparam ii06129.config_data = 64'h8888888888888888;
    LUT6 ii06130 ( .f0(\ii06129|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_T_S_reg_1__dup_5_|qx_net ), .f3(\u_if_T_S_reg[2]|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[19]|qx_net ), .f5(
        \u_if_rst_cnt_reg[8]|qx_net ), .xy(\ii06130|xy_net ) );
      defparam ii06130.config_data = 64'h0100020000000000;
    LUT6 ii06131 ( .f0(\ii06121|xy_net ), .f1(\ii06125|xy_net ), .f2(
        \u_if_fdma_waddr_r_reg[18]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[19]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[20]|qx_net ), .f5(dummy_642_), .xy(
        \ii06131|xy_net ) );
      defparam ii06131.config_data = 64'h2AAA80002AAA8000;
    LUT6 ii06132 ( .f0(\ii06121|xy_net ), .f1(\ii06125|xy_net ), .f2(
        \u_if_fdma_waddr_r_reg[18]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[19]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[20]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[21]|qx_net ), .xy(\ii06132|xy_net ) );
      defparam ii06132.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06133 ( .f0(\ii06129|xy_net ), .f1(\ii06121|xy_net ), .f2(
        \u_if_fdma_waddr_r_reg[19]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[20]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[21]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[22]|qx_net ), .xy(\ii06133|xy_net ) );
      defparam ii06133.config_data = 64'h4CCCCCCC80000000;
    LUT6 ii06134 ( .f0(\ii06125|xy_net ), .f1(\u_if_fdma_waddr_r_reg[18]|qx_net ), 
        .f2(\u_if_fdma_waddr_r_reg[19]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[20]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[21]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[22]|qx_net ), .xy(\ii06134|xy_net ) );
      defparam ii06134.config_data = 64'h8000000000000000;
    LUT6 ii06135 ( .f0(\ii06134|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_T_S_reg_1__dup_5_|qx_net ), .f3(\u_if_T_S_reg[2]|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[23]|qx_net ), .f5(
        \u_if_rst_cnt_reg[8]|qx_net ), .xy(\ii06135|xy_net ) );
      defparam ii06135.config_data = 64'h0100020000000000;
    LUT6 ii06136 ( .f0(\ii06134|xy_net ), .f1(\ii06121|xy_net ), .f2(
        \u_if_fdma_waddr_r_reg[23]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[24]|qx_net ), .f4(dummy_643_), .f5(dummy_644_), 
        .xy(\ii06136|xy_net ) );
      defparam ii06136.config_data = 64'h4C804C804C804C80;
    LUT6 ii06137 ( .f0(\ii06134|xy_net ), .f1(\ii06121|xy_net ), .f2(
        \u_if_fdma_waddr_r_reg[23]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[24]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[25]|qx_net ), .f5(dummy_645_), .xy(
        \ii06137|xy_net ) );
      defparam ii06137.config_data = 64'h4CCC80004CCC8000;
    LUT6 ii06138 ( .f0(\ii06134|xy_net ), .f1(\ii06121|xy_net ), .f2(
        \u_if_fdma_waddr_r_reg[23]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[24]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[25]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[26]|qx_net ), .xy(\ii06138|xy_net ) );
      defparam ii06138.config_data = 64'h4CCCCCCC80000000;
    LUT6 ii06139 ( .f0(\ii06134|xy_net ), .f1(\u_if_fdma_waddr_r_reg[23]|qx_net ), 
        .f2(\u_if_fdma_waddr_r_reg[24]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[25]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[26]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[27]|qx_net ), .xy(\ii06139|xy_net ) );
      defparam ii06139.config_data = 64'h7FFFFFFF80000000;
    LUT6 ii06140 ( .f0(\ii06139|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_T_S_reg_1__dup_5_|qx_net ), .f3(\u_if_T_S_reg[2]|qx_net ), 
        .f4(\u_if_rst_cnt_reg[8]|qx_net ), .f5(dummy_646_), .xy(\ii06140|xy_net ) );
      defparam ii06140.config_data = 64'h0200000002000000;
    LUT6 ii06141 ( .f0(\ii06134|xy_net ), .f1(\u_if_fdma_waddr_r_reg[23]|qx_net ), 
        .f2(\u_if_fdma_waddr_r_reg[24]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[25]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[26]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[27]|qx_net ), .xy(\ii06141|xy_net ) );
      defparam ii06141.config_data = 64'h8000000000000000;
    LUT6 ii06142 ( .f0(\ii06141|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_T_S_reg_1__dup_5_|qx_net ), .f3(\u_if_T_S_reg[2]|qx_net ), 
        .f4(\u_if_fdma_waddr_r_reg[28]|qx_net ), .f5(
        \u_if_rst_cnt_reg[8]|qx_net ), .xy(\ii06142|xy_net ) );
      defparam ii06142.config_data = 64'h0100020000000000;
    LUT6 ii06143 ( .f0(\ii06141|xy_net ), .f1(\ii06121|xy_net ), .f2(
        \u_if_fdma_waddr_r_reg[28]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[29]|qx_net ), .f4(dummy_647_), .f5(dummy_648_), 
        .xy(\ii06143|xy_net ) );
      defparam ii06143.config_data = 64'h4C804C804C804C80;
    LUT6 ii06144 ( .f0(\ii06141|xy_net ), .f1(\ii05767|xy_net ), .f2(
        \ii06121|xy_net ), .f3(\u_if_fdma_waddr_r_reg[30]|qx_net ), .f4(
        dummy_649_), .f5(dummy_650_), .xy(\ii06144|xy_net ) );
      defparam ii06144.config_data = 64'h7080708070807080;
    LUT6 ii06145 ( .f0(\ii06141|xy_net ), .f1(\ii06121|xy_net ), .f2(
        \u_if_fdma_waddr_r_reg[28]|qx_net ), .f3(
        \u_if_fdma_waddr_r_reg[29]|qx_net ), .f4(
        \u_if_fdma_waddr_r_reg[30]|qx_net ), .f5(
        \u_if_fdma_waddr_r_reg[31]|qx_net ), .xy(\ii06145|xy_net ) );
      defparam ii06145.config_data = 64'h4CCCCCCC80000000;
    LUT6 ii06146 ( .f0(\u_FDMA_fdma_wstart_locked_reg|qx_net ), .f1(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f2(\u_if_T_S_reg_1__dup_5_|qx_net ), 
        .f3(\u_if_T_S_reg[2]|qx_net ), .f4(\u_if_fdma_wareq_reg|qx_net ), .f5(
        \u_if_rst_cnt_reg[8]|qx_net ), .xy(\ii06146|xy_net ) );
      defparam ii06146.config_data = 64'hFFF7000400000000;
    LUT6 ii06147 ( .f0(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f1(
        \u_if_rst_cnt_reg[0]|qx_net ), .f2(dummy_651_), .f3(dummy_652_), .f4(
        dummy_653_), .f5(dummy_654_), .xy(\ii06147|xy_net ) );
      defparam ii06147.config_data = 64'h2222222222222222;
    LUT6 ii06148 ( .f0(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f1(
        \u_if_rst_cnt_reg[8]|qx_net ), .f2(dummy_655_), .f3(dummy_656_), .f4(
        dummy_657_), .f5(dummy_658_), .xy(\ii06148|xy_net ) );
      defparam ii06148.config_data = 64'h7777777777777777;
    LUT6 ii06149 ( .f0(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f1(
        \u_if_rst_cnt_reg[0]|qx_net ), .f2(\u_if_rst_cnt_reg[1]|qx_net ), .f3(
        dummy_659_), .f4(dummy_660_), .f5(dummy_661_), .xy(\ii06149|xy_net ) );
      defparam ii06149.config_data = 64'h2828282828282828;
    LUT6 ii06150 ( .f0(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f1(
        \u_if_rst_cnt_reg[0]|qx_net ), .f2(\u_if_rst_cnt_reg[1]|qx_net ), .f3(
        \u_if_rst_cnt_reg[2]|qx_net ), .f4(dummy_662_), .f5(dummy_663_), .xy(
        \ii06150|xy_net ) );
      defparam ii06150.config_data = 64'h2A802A802A802A80;
    LUT6 ii06151 ( .f0(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f1(
        \u_if_rst_cnt_reg[0]|qx_net ), .f2(\u_if_rst_cnt_reg[1]|qx_net ), .f3(
        \u_if_rst_cnt_reg[2]|qx_net ), .f4(\u_if_rst_cnt_reg[3]|qx_net ), .f5(
        dummy_664_), .xy(\ii06151|xy_net ) );
      defparam ii06151.config_data = 64'h2AAA80002AAA8000;
    LUT6 ii06152 ( .f0(\clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f1(
        \u_if_rst_cnt_reg[0]|qx_net ), .f2(\u_if_rst_cnt_reg[1]|qx_net ), .f3(
        \u_if_rst_cnt_reg[2]|qx_net ), .f4(\u_if_rst_cnt_reg[3]|qx_net ), .f5(
        \u_if_rst_cnt_reg[4]|qx_net ), .xy(\ii06152|xy_net ) );
      defparam ii06152.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06153 ( .f0(\u_if_rst_cnt_reg[0]|qx_net ), .f1(
        \u_if_rst_cnt_reg[1]|qx_net ), .f2(\u_if_rst_cnt_reg[2]|qx_net ), .f3(
        \u_if_rst_cnt_reg[3]|qx_net ), .f4(\u_if_rst_cnt_reg[4]|qx_net ), .f5(
        \u_if_rst_cnt_reg[5]|qx_net ), .xy(\ii06153|xy_net ) );
      defparam ii06153.config_data = 64'h7FFFFFFF80000000;
    LUT6 ii06154 ( .f0(\ii06153|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(dummy_665_), .f3(
        dummy_666_), .f4(dummy_667_), .f5(dummy_668_), .xy(\ii06154|xy_net ) );
      defparam ii06154.config_data = 64'h8888888888888888;
    LUT6 ii06155 ( .f0(\u_if_rst_cnt_reg[0]|qx_net ), .f1(
        \u_if_rst_cnt_reg[1]|qx_net ), .f2(\u_if_rst_cnt_reg[2]|qx_net ), .f3(
        \u_if_rst_cnt_reg[3]|qx_net ), .f4(\u_if_rst_cnt_reg[4]|qx_net ), .f5(
        \u_if_rst_cnt_reg[5]|qx_net ), .xy(\ii06155|xy_net ) );
      defparam ii06155.config_data = 64'h8000000000000000;
    LUT6 ii06156 ( .f0(\ii06155|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_if_rst_cnt_reg[6]|qx_net ), .f3(dummy_669_), .f4(dummy_670_), .f5(
        dummy_671_), .xy(\ii06156|xy_net ) );
      defparam ii06156.config_data = 64'h4848484848484848;
    LUT6 ii06157 ( .f0(\ii06155|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_if_rst_cnt_reg[6]|qx_net ), .f3(\u_if_rst_cnt_reg[7]|qx_net ), .f4(
        dummy_672_), .f5(dummy_673_), .xy(\ii06157|xy_net ) );
      defparam ii06157.config_data = 64'h4C804C804C804C80;
    LUT6 ii06158 ( .f0(\ii06155|xy_net ), .f1(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ), .f2(
        \u_if_rst_cnt_reg[6]|qx_net ), .f3(\u_if_rst_cnt_reg[7]|qx_net ), .f4(
        \u_if_rst_cnt_reg[8]|qx_net ), .f5(dummy_674_), .xy(\ii06158|xy_net ) );
      defparam ii06158.config_data = 64'h4CCC80004CCC8000;
    LUT6 ii06159 ( .f0(\ii06111_dup|xy_net ), .f1(
        \u_if_T_S_reg_0__dup_1_|qx_net ), .f2(dummy_675_), .f3(dummy_676_), .f4(
        dummy_677_), .f5(dummy_678_), .xy(\ii06159|xy_net ) );
      defparam ii06159.config_data = 64'h2222222222222222;
    LUT6 ii06160 ( .f0(\ii06159|xy_net ), .f1(\u_if_t_data1_reg[0]|qx_net ), 
        .f2(dummy_679_), .f3(dummy_680_), .f4(dummy_681_), .f5(dummy_682_), .xy(
        \ii06160|xy_net ) );
      defparam ii06160.config_data = 64'h2222222222222222;
    LUT6 ii06161 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net ), .f1(
        \u_FDMA_axi_wvalid_reg|qx_net ), .f2(
        \u_FDMA_fdma_wstart_locked_reg|qx_net ), .f3(
        \u_if_T_S_reg_0__dup_1_|qx_net ), .f4(\u_if_T_S_reg_1__dup_4_|qx_net ), 
        .f5(\u_if_T_S_reg[2]|qx_net ), .xy(\ii06161|xy_net ) );
      defparam ii06161.config_data = 64'h000000FF008F0F00;
    LUT6 ii06162 ( .f0(\ii06161|xy_net ), .f1(
        \u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net ), .f2(
        \u_FDMA_axi_rready_reg|qx_net ), .f3(
        \u_FDMA_fdma_rstart_locked_reg|qx_net ), .f4(\u_if_T_S_reg[2]|qx_net ), 
        .f5(\u_if_rst_cnt_reg[8]|qx_net ), .xy(\ii06162|xy_net ) );
      defparam ii06162.config_data = 64'h80AAAAAAFFFFFFFF;
    LUT6 ii06163 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data1_reg[0]|qx_net ), .f3(\u_if_t_data1_reg[1]|qx_net ), 
        .f4(dummy_683_), .f5(dummy_684_), .xy(\ii06163|xy_net ) );
      defparam ii06163.config_data = 64'h0220022002200220;
    LUT6 ii06164 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data1_reg[0]|qx_net ), .f3(\u_if_t_data1_reg[1]|qx_net ), 
        .f4(\u_if_t_data1_reg[2]|qx_net ), .f5(dummy_685_), .xy(\ii06164|xy_net ) );
      defparam ii06164.config_data = 64'h0222200002222000;
    LUT6 ii06165 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data1_reg[0]|qx_net ), .f3(\u_if_t_data1_reg[1]|qx_net ), 
        .f4(\u_if_t_data1_reg[2]|qx_net ), .f5(\u_if_t_data1_reg[3]|qx_net ), 
        .xy(\ii06165|xy_net ) );
      defparam ii06165.config_data = 64'h0222222220000000;
    LUT6 ii06166 ( .f0(\ii06159|xy_net ), .f1(\u_if_t_data1_reg[0]|qx_net ), 
        .f2(\u_if_t_data1_reg[1]|qx_net ), .f3(\u_if_t_data1_reg[2]|qx_net ), 
        .f4(\u_if_t_data1_reg[3]|qx_net ), .f5(\u_if_t_data1_reg[4]|qx_net ), 
        .xy(\ii06166|xy_net ) );
      defparam ii06166.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06167 ( .f0(\u_if_t_data1_reg[0]|qx_net ), .f1(
        \u_if_t_data1_reg[1]|qx_net ), .f2(\u_if_t_data1_reg[2]|qx_net ), .f3(
        \u_if_t_data1_reg[3]|qx_net ), .f4(\u_if_t_data1_reg[4]|qx_net ), .f5(
        \u_if_t_data1_reg[5]|qx_net ), .xy(\ii06167|xy_net ) );
      defparam ii06167.config_data = 64'h7FFFFFFF80000000;
    LUT6 ii06168 ( .f0(\ii06111|xy_net ), .f1(\ii06167|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(dummy_686_), .f4(dummy_687_), .f5(
        dummy_688_), .xy(\ii06168|xy_net ) );
      defparam ii06168.config_data = 64'h0808080808080808;
    LUT6 ii06169 ( .f0(\u_if_t_data1_reg[0]|qx_net ), .f1(
        \u_if_t_data1_reg[1]|qx_net ), .f2(\u_if_t_data1_reg[2]|qx_net ), .f3(
        \u_if_t_data1_reg[3]|qx_net ), .f4(\u_if_t_data1_reg[4]|qx_net ), .f5(
        \u_if_t_data1_reg[5]|qx_net ), .xy(\ii06169|xy_net ) );
      defparam ii06169.config_data = 64'h8000000000000000;
    LUT6 ii06170 ( .f0(\ii06111|xy_net ), .f1(\ii06169|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data1_reg[6]|qx_net ), 
        .f4(dummy_689_), .f5(dummy_690_), .xy(\ii06170|xy_net ) );
      defparam ii06170.config_data = 64'h0208020802080208;
    LUT6 ii06171 ( .f0(\ii06111|xy_net ), .f1(\ii06169|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data1_reg[6]|qx_net ), 
        .f4(\u_if_t_data1_reg[7]|qx_net ), .f5(dummy_691_), .xy(\ii06171|xy_net ) );
      defparam ii06171.config_data = 64'h020A0800020A0800;
    LUT6 ii06172 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_T_S_reg_1__dup_5_|qx_net ), .f3(\u_if_T_S_reg[2]|qx_net ), 
        .f4(\u_if_rst_cnt_reg[8]|qx_net ), .f5(\u_if_t_data2_reg[0]|qx_net ), 
        .xy(\ii06172|xy_net ) );
      defparam ii06172.config_data = 64'h000C0000222E2222;
    LUT6 ii06173 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data2_reg[0]|qx_net ), .f3(\u_if_t_data2_reg[1]|qx_net ), 
        .f4(dummy_692_), .f5(dummy_693_), .xy(\ii06173|xy_net ) );
      defparam ii06173.config_data = 64'h0220022002200220;
    LUT6 ii06174 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data2_reg[0]|qx_net ), .f3(\u_if_t_data2_reg[1]|qx_net ), 
        .f4(\u_if_t_data2_reg[2]|qx_net ), .f5(dummy_694_), .xy(\ii06174|xy_net ) );
      defparam ii06174.config_data = 64'h0222200002222000;
    LUT6 ii06175 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data2_reg[0]|qx_net ), .f3(\u_if_t_data2_reg[1]|qx_net ), 
        .f4(\u_if_t_data2_reg[2]|qx_net ), .f5(\u_if_t_data2_reg[3]|qx_net ), 
        .xy(\ii06175|xy_net ) );
      defparam ii06175.config_data = 64'h0222222220000000;
    LUT6 ii06176 ( .f0(\ii06159|xy_net ), .f1(\u_if_t_data2_reg[0]|qx_net ), 
        .f2(\u_if_t_data2_reg[1]|qx_net ), .f3(\u_if_t_data2_reg[2]|qx_net ), 
        .f4(\u_if_t_data2_reg[3]|qx_net ), .f5(\u_if_t_data2_reg[4]|qx_net ), 
        .xy(\ii06176|xy_net ) );
      defparam ii06176.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06177 ( .f0(\u_if_t_data2_reg[0]|qx_net ), .f1(
        \u_if_t_data2_reg[1]|qx_net ), .f2(\u_if_t_data2_reg[2]|qx_net ), .f3(
        \u_if_t_data2_reg[3]|qx_net ), .f4(\u_if_t_data2_reg[4]|qx_net ), .f5(
        dummy_695_), .xy(\ii06177|xy_net ) );
      defparam ii06177.config_data = 64'h8000000080000000;
    LUT6 ii06178 ( .f0(\ii06111|xy_net ), .f1(\ii06177|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data2_reg[5]|qx_net ), 
        .f4(dummy_696_), .f5(dummy_697_), .xy(\ii06178|xy_net ) );
      defparam ii06178.config_data = 64'h0208020802080208;
    LUT6 ii06179 ( .f0(\ii06111|xy_net ), .f1(\ii06177|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data2_reg[5]|qx_net ), 
        .f4(\u_if_t_data2_reg[6]|qx_net ), .f5(dummy_698_), .xy(\ii06179|xy_net ) );
      defparam ii06179.config_data = 64'h020A0800020A0800;
    LUT6 ii06180 ( .f0(\ii06111|xy_net ), .f1(\ii06177|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data2_reg[5]|qx_net ), 
        .f4(\u_if_t_data2_reg[6]|qx_net ), .f5(\u_if_t_data2_reg[7]|qx_net ), 
        .xy(\ii06180|xy_net ) );
      defparam ii06180.config_data = 64'h020A0A0A08000000;
    LUT6 ii06181 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data3_reg[0]|qx_net ), .f3(dummy_699_), .f4(dummy_700_), 
        .f5(dummy_701_), .xy(\ii06181|xy_net ) );
      defparam ii06181.config_data = 64'h0202020202020202;
    LUT6 ii06182 ( .f0(\u_if_T_S_reg_0__dup_1_|qx_net ), .f1(
        \u_if_T_S_reg_1__dup_4_|qx_net ), .f2(\u_if_T_S_reg[2]|qx_net ), .f3(
        \u_if_rst_cnt_reg[8]|qx_net ), .f4(dummy_702_), .f5(dummy_703_), .xy(
        \ii06182|xy_net ) );
      defparam ii06182.config_data = 64'h0200020002000200;
    LUT6 ii06183 ( .f0(\ii06111|xy_net ), .f1(\ii06182|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data3_reg[0]|qx_net ), 
        .f4(\u_if_t_data3_reg[1]|qx_net ), .f5(dummy_704_), .xy(\ii06183|xy_net ) );
      defparam ii06183.config_data = 64'hCCCECECCCCCECECC;
    LUT6 ii06184 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data3_reg[0]|qx_net ), .f3(\u_if_t_data3_reg[1]|qx_net ), 
        .f4(\u_if_t_data3_reg[2]|qx_net ), .f5(dummy_705_), .xy(\ii06184|xy_net ) );
      defparam ii06184.config_data = 64'h0222200002222000;
    LUT6 ii06185 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data3_reg[0]|qx_net ), .f3(\u_if_t_data3_reg[1]|qx_net ), 
        .f4(\u_if_t_data3_reg[2]|qx_net ), .f5(\u_if_t_data3_reg[3]|qx_net ), 
        .xy(\ii06185|xy_net ) );
      defparam ii06185.config_data = 64'h0222222220000000;
    LUT6 ii06186 ( .f0(\ii06159|xy_net ), .f1(\u_if_t_data3_reg[0]|qx_net ), 
        .f2(\u_if_t_data3_reg[1]|qx_net ), .f3(\u_if_t_data3_reg[2]|qx_net ), 
        .f4(\u_if_t_data3_reg[3]|qx_net ), .f5(\u_if_t_data3_reg[4]|qx_net ), 
        .xy(\ii06186|xy_net ) );
      defparam ii06186.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06187 ( .f0(\u_if_t_data3_reg[0]|qx_net ), .f1(
        \u_if_t_data3_reg[1]|qx_net ), .f2(\u_if_t_data3_reg[2]|qx_net ), .f3(
        \u_if_t_data3_reg[3]|qx_net ), .f4(\u_if_t_data3_reg[4]|qx_net ), .f5(
        \u_if_t_data3_reg[5]|qx_net ), .xy(\ii06187|xy_net ) );
      defparam ii06187.config_data = 64'h7FFFFFFF80000000;
    LUT6 ii06188 ( .f0(\ii06111|xy_net ), .f1(\ii06187|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(dummy_706_), .f4(dummy_707_), .f5(
        dummy_708_), .xy(\ii06188|xy_net ) );
      defparam ii06188.config_data = 64'h0808080808080808;
    LUT6 ii06189 ( .f0(\u_if_t_data3_reg[0]|qx_net ), .f1(
        \u_if_t_data3_reg[1]|qx_net ), .f2(\u_if_t_data3_reg[2]|qx_net ), .f3(
        \u_if_t_data3_reg[3]|qx_net ), .f4(\u_if_t_data3_reg[4]|qx_net ), .f5(
        \u_if_t_data3_reg[5]|qx_net ), .xy(\ii06189|xy_net ) );
      defparam ii06189.config_data = 64'h8000000000000000;
    LUT6 ii06190 ( .f0(\ii06111|xy_net ), .f1(\ii06189|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data3_reg[6]|qx_net ), 
        .f4(dummy_709_), .f5(dummy_710_), .xy(\ii06190|xy_net ) );
      defparam ii06190.config_data = 64'h0208020802080208;
    LUT6 ii06191 ( .f0(\ii06111|xy_net ), .f1(\ii06189|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data3_reg[6]|qx_net ), 
        .f4(\u_if_t_data3_reg[7]|qx_net ), .f5(dummy_711_), .xy(\ii06191|xy_net ) );
      defparam ii06191.config_data = 64'h020A0800020A0800;
    LUT6 ii06192 ( .f0(\ii06111|xy_net ), .f1(\ii06182|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data4_reg[0]|qx_net ), 
        .f4(dummy_712_), .f5(dummy_713_), .xy(\ii06192|xy_net ) );
      defparam ii06192.config_data = 64'hCCCECCCECCCECCCE;
    LUT6 ii06193 ( .f0(\ii06111|xy_net ), .f1(\ii06182|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data4_reg[0]|qx_net ), 
        .f4(\u_if_t_data4_reg[1]|qx_net ), .f5(dummy_714_), .xy(\ii06193|xy_net ) );
      defparam ii06193.config_data = 64'hCCCECECCCCCECECC;
    LUT6 ii06194 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data4_reg[0]|qx_net ), .f3(\u_if_t_data4_reg[1]|qx_net ), 
        .f4(\u_if_t_data4_reg[2]|qx_net ), .f5(dummy_715_), .xy(\ii06194|xy_net ) );
      defparam ii06194.config_data = 64'h0222200002222000;
    LUT6 ii06195 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data4_reg[0]|qx_net ), .f3(\u_if_t_data4_reg[1]|qx_net ), 
        .f4(\u_if_t_data4_reg[2]|qx_net ), .f5(\u_if_t_data4_reg[3]|qx_net ), 
        .xy(\ii06195|xy_net ) );
      defparam ii06195.config_data = 64'h0222222220000000;
    LUT6 ii06196 ( .f0(\ii06159|xy_net ), .f1(\u_if_t_data4_reg[0]|qx_net ), 
        .f2(\u_if_t_data4_reg[1]|qx_net ), .f3(\u_if_t_data4_reg[2]|qx_net ), 
        .f4(\u_if_t_data4_reg[3]|qx_net ), .f5(\u_if_t_data4_reg[4]|qx_net ), 
        .xy(\ii06196|xy_net ) );
      defparam ii06196.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06197 ( .f0(\u_if_t_data4_reg[0]|qx_net ), .f1(
        \u_if_t_data4_reg[1]|qx_net ), .f2(\u_if_t_data4_reg[2]|qx_net ), .f3(
        \u_if_t_data4_reg[3]|qx_net ), .f4(\u_if_t_data4_reg[4]|qx_net ), .f5(
        \u_if_t_data4_reg[5]|qx_net ), .xy(\ii06197|xy_net ) );
      defparam ii06197.config_data = 64'h7FFFFFFF80000000;
    LUT6 ii06198 ( .f0(\ii06111|xy_net ), .f1(\ii06197|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(dummy_716_), .f4(dummy_717_), .f5(
        dummy_718_), .xy(\ii06198|xy_net ) );
      defparam ii06198.config_data = 64'h0808080808080808;
    LUT6 ii06199 ( .f0(\u_if_t_data4_reg[0]|qx_net ), .f1(
        \u_if_t_data4_reg[1]|qx_net ), .f2(\u_if_t_data4_reg[2]|qx_net ), .f3(
        \u_if_t_data4_reg[3]|qx_net ), .f4(\u_if_t_data4_reg[4]|qx_net ), .f5(
        \u_if_t_data4_reg[5]|qx_net ), .xy(\ii06199|xy_net ) );
      defparam ii06199.config_data = 64'h8000000000000000;
    LUT6 ii06200 ( .f0(\ii06111|xy_net ), .f1(\ii06199|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data4_reg[6]|qx_net ), 
        .f4(dummy_719_), .f5(dummy_720_), .xy(\ii06200|xy_net ) );
      defparam ii06200.config_data = 64'h0208020802080208;
    LUT6 ii06201 ( .f0(\ii06111|xy_net ), .f1(\ii06199|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data4_reg[6]|qx_net ), 
        .f4(\u_if_t_data4_reg[7]|qx_net ), .f5(dummy_721_), .xy(\ii06201|xy_net ) );
      defparam ii06201.config_data = 64'h020A0800020A0800;
    LUT6 ii06202 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data5_reg[0]|qx_net ), .f3(dummy_722_), .f4(dummy_723_), 
        .f5(dummy_724_), .xy(\ii06202|xy_net ) );
      defparam ii06202.config_data = 64'h0202020202020202;
    LUT6 ii06203 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data5_reg[0]|qx_net ), .f3(\u_if_t_data5_reg[1]|qx_net ), 
        .f4(dummy_725_), .f5(dummy_726_), .xy(\ii06203|xy_net ) );
      defparam ii06203.config_data = 64'h0220022002200220;
    LUT6 ii06204 ( .f0(\ii06111|xy_net ), .f1(\ii06182|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data5_reg[0]|qx_net ), 
        .f4(\u_if_t_data5_reg[1]|qx_net ), .f5(\u_if_t_data5_reg[2]|qx_net ), 
        .xy(\ii06204|xy_net ) );
      defparam ii06204.config_data = 64'hCCCECECECECCCCCC;
    LUT6 ii06205 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data5_reg[0]|qx_net ), .f3(\u_if_t_data5_reg[1]|qx_net ), 
        .f4(\u_if_t_data5_reg[2]|qx_net ), .f5(\u_if_t_data5_reg[3]|qx_net ), 
        .xy(\ii06205|xy_net ) );
      defparam ii06205.config_data = 64'h0222222220000000;
    LUT6 ii06206 ( .f0(\ii06159|xy_net ), .f1(\u_if_t_data5_reg[0]|qx_net ), 
        .f2(\u_if_t_data5_reg[1]|qx_net ), .f3(\u_if_t_data5_reg[2]|qx_net ), 
        .f4(\u_if_t_data5_reg[3]|qx_net ), .f5(\u_if_t_data5_reg[4]|qx_net ), 
        .xy(\ii06206|xy_net ) );
      defparam ii06206.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06207 ( .f0(\u_if_t_data5_reg[0]|qx_net ), .f1(
        \u_if_t_data5_reg[1]|qx_net ), .f2(\u_if_t_data5_reg[2]|qx_net ), .f3(
        \u_if_t_data5_reg[3]|qx_net ), .f4(\u_if_t_data5_reg[4]|qx_net ), .f5(
        \u_if_t_data5_reg[5]|qx_net ), .xy(\ii06207|xy_net ) );
      defparam ii06207.config_data = 64'h7FFFFFFF80000000;
    LUT6 ii06208 ( .f0(\ii06111|xy_net ), .f1(\ii06207|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(dummy_727_), .f4(dummy_728_), .f5(
        dummy_729_), .xy(\ii06208|xy_net ) );
      defparam ii06208.config_data = 64'h0808080808080808;
    LUT6 ii06209 ( .f0(\u_if_t_data5_reg[0]|qx_net ), .f1(
        \u_if_t_data5_reg[1]|qx_net ), .f2(\u_if_t_data5_reg[2]|qx_net ), .f3(
        \u_if_t_data5_reg[3]|qx_net ), .f4(\u_if_t_data5_reg[4]|qx_net ), .f5(
        \u_if_t_data5_reg[5]|qx_net ), .xy(\ii06209|xy_net ) );
      defparam ii06209.config_data = 64'h8000000000000000;
    LUT6 ii06210 ( .f0(\ii06111|xy_net ), .f1(\ii06209|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data5_reg[6]|qx_net ), 
        .f4(dummy_730_), .f5(dummy_731_), .xy(\ii06210|xy_net ) );
      defparam ii06210.config_data = 64'h0208020802080208;
    LUT6 ii06211 ( .f0(\ii06111|xy_net ), .f1(\ii06209|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data5_reg[6]|qx_net ), 
        .f4(\u_if_t_data5_reg[7]|qx_net ), .f5(dummy_732_), .xy(\ii06211|xy_net ) );
      defparam ii06211.config_data = 64'h020A0800020A0800;
    LUT6 ii06212 ( .f0(\ii06111|xy_net ), .f1(\ii06182|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data6_reg[0]|qx_net ), 
        .f4(dummy_733_), .f5(dummy_734_), .xy(\ii06212|xy_net ) );
      defparam ii06212.config_data = 64'hCCCECCCECCCECCCE;
    LUT6 ii06213 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data6_reg[0]|qx_net ), .f3(\u_if_t_data6_reg[1]|qx_net ), 
        .f4(dummy_735_), .f5(dummy_736_), .xy(\ii06213|xy_net ) );
      defparam ii06213.config_data = 64'h0220022002200220;
    LUT6 ii06214 ( .f0(\ii06111|xy_net ), .f1(\ii06182|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data6_reg[0]|qx_net ), 
        .f4(\u_if_t_data6_reg[1]|qx_net ), .f5(\u_if_t_data6_reg[2]|qx_net ), 
        .xy(\ii06214|xy_net ) );
      defparam ii06214.config_data = 64'hCCCECECECECCCCCC;
    LUT6 ii06215 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data6_reg[0]|qx_net ), .f3(\u_if_t_data6_reg[1]|qx_net ), 
        .f4(\u_if_t_data6_reg[2]|qx_net ), .f5(\u_if_t_data6_reg[3]|qx_net ), 
        .xy(\ii06215|xy_net ) );
      defparam ii06215.config_data = 64'h0222222220000000;
    LUT6 ii06216 ( .f0(\ii06159|xy_net ), .f1(\u_if_t_data6_reg[0]|qx_net ), 
        .f2(\u_if_t_data6_reg[1]|qx_net ), .f3(\u_if_t_data6_reg[2]|qx_net ), 
        .f4(\u_if_t_data6_reg[3]|qx_net ), .f5(\u_if_t_data6_reg[4]|qx_net ), 
        .xy(\ii06216|xy_net ) );
      defparam ii06216.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06217 ( .f0(\u_if_t_data6_reg[0]|qx_net ), .f1(
        \u_if_t_data6_reg[1]|qx_net ), .f2(\u_if_t_data6_reg[2]|qx_net ), .f3(
        \u_if_t_data6_reg[3]|qx_net ), .f4(\u_if_t_data6_reg[4]|qx_net ), .f5(
        \u_if_t_data6_reg[5]|qx_net ), .xy(\ii06217|xy_net ) );
      defparam ii06217.config_data = 64'h7FFFFFFF80000000;
    LUT6 ii06218 ( .f0(\ii06111|xy_net ), .f1(\ii06217|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(dummy_737_), .f4(dummy_738_), .f5(
        dummy_739_), .xy(\ii06218|xy_net ) );
      defparam ii06218.config_data = 64'h0808080808080808;
    LUT6 ii06219 ( .f0(\u_if_t_data6_reg[0]|qx_net ), .f1(
        \u_if_t_data6_reg[1]|qx_net ), .f2(\u_if_t_data6_reg[2]|qx_net ), .f3(
        \u_if_t_data6_reg[3]|qx_net ), .f4(\u_if_t_data6_reg[4]|qx_net ), .f5(
        \u_if_t_data6_reg[5]|qx_net ), .xy(\ii06219|xy_net ) );
      defparam ii06219.config_data = 64'h8000000000000000;
    LUT6 ii06220 ( .f0(\ii06111|xy_net ), .f1(\ii06219|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data6_reg[6]|qx_net ), 
        .f4(dummy_740_), .f5(dummy_741_), .xy(\ii06220|xy_net ) );
      defparam ii06220.config_data = 64'h0208020802080208;
    LUT6 ii06221 ( .f0(\ii06111|xy_net ), .f1(\ii06219|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data6_reg[6]|qx_net ), 
        .f4(\u_if_t_data6_reg[7]|qx_net ), .f5(dummy_742_), .xy(\ii06221|xy_net ) );
      defparam ii06221.config_data = 64'h020A0800020A0800;
    LUT6 ii06222 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data7_reg[0]|qx_net ), .f3(dummy_743_), .f4(dummy_744_), 
        .f5(dummy_745_), .xy(\ii06222|xy_net ) );
      defparam ii06222.config_data = 64'h0202020202020202;
    LUT6 ii06223 ( .f0(\ii06111|xy_net ), .f1(\ii06182|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data7_reg[0]|qx_net ), 
        .f4(\u_if_t_data7_reg[1]|qx_net ), .f5(dummy_746_), .xy(\ii06223|xy_net ) );
      defparam ii06223.config_data = 64'hCCCECECCCCCECECC;
    LUT6 ii06224 ( .f0(\ii06111|xy_net ), .f1(\ii06182|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data7_reg[0]|qx_net ), 
        .f4(\u_if_t_data7_reg[1]|qx_net ), .f5(\u_if_t_data7_reg[2]|qx_net ), 
        .xy(\ii06224|xy_net ) );
      defparam ii06224.config_data = 64'hCCCECECECECCCCCC;
    LUT6 ii06225 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data7_reg[0]|qx_net ), .f3(\u_if_t_data7_reg[1]|qx_net ), 
        .f4(\u_if_t_data7_reg[2]|qx_net ), .f5(\u_if_t_data7_reg[3]|qx_net ), 
        .xy(\ii06225|xy_net ) );
      defparam ii06225.config_data = 64'h0222222220000000;
    LUT6 ii06226 ( .f0(\ii06159|xy_net ), .f1(\u_if_t_data7_reg[0]|qx_net ), 
        .f2(\u_if_t_data7_reg[1]|qx_net ), .f3(\u_if_t_data7_reg[2]|qx_net ), 
        .f4(\u_if_t_data7_reg[3]|qx_net ), .f5(\u_if_t_data7_reg[4]|qx_net ), 
        .xy(\ii06226|xy_net ) );
      defparam ii06226.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06227 ( .f0(\u_if_t_data7_reg[0]|qx_net ), .f1(
        \u_if_t_data7_reg[1]|qx_net ), .f2(\u_if_t_data7_reg[2]|qx_net ), .f3(
        \u_if_t_data7_reg[3]|qx_net ), .f4(\u_if_t_data7_reg[4]|qx_net ), .f5(
        dummy_747_), .xy(\ii06227|xy_net ) );
      defparam ii06227.config_data = 64'h8000000080000000;
    LUT6 ii06228 ( .f0(\ii06111|xy_net ), .f1(\ii06227|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data7_reg[5]|qx_net ), 
        .f4(dummy_748_), .f5(dummy_749_), .xy(\ii06228|xy_net ) );
      defparam ii06228.config_data = 64'h0208020802080208;
    LUT6 ii06229 ( .f0(\ii06111|xy_net ), .f1(\ii06227|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data7_reg[5]|qx_net ), 
        .f4(\u_if_t_data7_reg[6]|qx_net ), .f5(dummy_750_), .xy(\ii06229|xy_net ) );
      defparam ii06229.config_data = 64'h020A0800020A0800;
    LUT6 ii06230 ( .f0(\ii06111|xy_net ), .f1(\ii06227|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data7_reg[5]|qx_net ), 
        .f4(\u_if_t_data7_reg[6]|qx_net ), .f5(\u_if_t_data7_reg[7]|qx_net ), 
        .xy(\ii06230|xy_net ) );
      defparam ii06230.config_data = 64'h020A0A0A08000000;
    LUT6 ii06231 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_T_S_reg_1__dup_5_|qx_net ), .f3(\u_if_T_S_reg[2]|qx_net ), 
        .f4(\u_if_rst_cnt_reg[8]|qx_net ), .f5(\u_if_t_data8_reg[0]|qx_net ), 
        .xy(\ii06231|xy_net ) );
      defparam ii06231.config_data = 64'h000C0000222E2222;
    LUT6 ii06232 ( .f0(\ii06111|xy_net ), .f1(\ii06182|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data8_reg[0]|qx_net ), 
        .f4(\u_if_t_data8_reg[1]|qx_net ), .f5(dummy_751_), .xy(\ii06232|xy_net ) );
      defparam ii06232.config_data = 64'hCCCECECCCCCECECC;
    LUT6 ii06233 ( .f0(\ii06111|xy_net ), .f1(\ii06182|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data8_reg[0]|qx_net ), 
        .f4(\u_if_t_data8_reg[1]|qx_net ), .f5(\u_if_t_data8_reg[2]|qx_net ), 
        .xy(\ii06233|xy_net ) );
      defparam ii06233.config_data = 64'hCCCECECECECCCCCC;
    LUT6 ii06234 ( .f0(\ii06111|xy_net ), .f1(\u_if_T_S_reg_0__dup_2_|qx_net ), 
        .f2(\u_if_t_data8_reg[0]|qx_net ), .f3(\u_if_t_data8_reg[1]|qx_net ), 
        .f4(\u_if_t_data8_reg[2]|qx_net ), .f5(\u_if_t_data8_reg[3]|qx_net ), 
        .xy(\ii06234|xy_net ) );
      defparam ii06234.config_data = 64'h0222222220000000;
    LUT6 ii06235 ( .f0(\ii06159|xy_net ), .f1(\u_if_t_data8_reg[0]|qx_net ), 
        .f2(\u_if_t_data8_reg[1]|qx_net ), .f3(\u_if_t_data8_reg[2]|qx_net ), 
        .f4(\u_if_t_data8_reg[3]|qx_net ), .f5(\u_if_t_data8_reg[4]|qx_net ), 
        .xy(\ii06235|xy_net ) );
      defparam ii06235.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06236 ( .f0(\u_if_t_data8_reg[0]|qx_net ), .f1(
        \u_if_t_data8_reg[1]|qx_net ), .f2(\u_if_t_data8_reg[2]|qx_net ), .f3(
        \u_if_t_data8_reg[3]|qx_net ), .f4(\u_if_t_data8_reg[4]|qx_net ), .f5(
        \u_if_t_data8_reg[5]|qx_net ), .xy(\ii06236|xy_net ) );
      defparam ii06236.config_data = 64'h7FFFFFFF80000000;
    LUT6 ii06237 ( .f0(\ii06111|xy_net ), .f1(\ii06236|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(dummy_752_), .f4(dummy_753_), .f5(
        dummy_754_), .xy(\ii06237|xy_net ) );
      defparam ii06237.config_data = 64'h0808080808080808;
    LUT6 ii06238 ( .f0(\u_if_t_data8_reg[0]|qx_net ), .f1(
        \u_if_t_data8_reg[1]|qx_net ), .f2(\u_if_t_data8_reg[2]|qx_net ), .f3(
        \u_if_t_data8_reg[3]|qx_net ), .f4(\u_if_t_data8_reg[4]|qx_net ), .f5(
        \u_if_t_data8_reg[5]|qx_net ), .xy(\ii06238|xy_net ) );
      defparam ii06238.config_data = 64'h8000000000000000;
    LUT6 ii06239 ( .f0(\ii06111|xy_net ), .f1(\ii06238|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data8_reg[6]|qx_net ), 
        .f4(dummy_755_), .f5(dummy_756_), .xy(\ii06239|xy_net ) );
      defparam ii06239.config_data = 64'h0208020802080208;
    LUT6 ii06240 ( .f0(\ii06111|xy_net ), .f1(\ii06238|xy_net ), .f2(
        \u_if_T_S_reg_0__dup_2_|qx_net ), .f3(\u_if_t_data8_reg[6]|qx_net ), 
        .f4(\u_if_t_data8_reg[7]|qx_net ), .f5(dummy_757_), .xy(\ii06240|xy_net ) );
      defparam ii06240.config_data = 64'h020A0800020A0800;
    LUT6 ii06241 ( .f0(\ii06113|xy_net ), .f1(\u_if_rst_cnt_reg[8]|qx_net ), 
        .f2(\u_if_test_cnt_reg[0]|qx_net ), .f3(dummy_758_), .f4(dummy_759_), 
        .f5(dummy_760_), .xy(\ii06241|xy_net ) );
      defparam ii06241.config_data = 64'h0404040404040404;
    LUT6 ii06242 ( .f0(\ii05424|xy_net ), .f1(\u_if_rst_cnt_reg[8]|qx_net ), 
        .f2(dummy_761_), .f3(dummy_762_), .f4(dummy_763_), .f5(dummy_764_), .xy(
        \ii06242|xy_net ) );
      defparam ii06242.config_data = 64'hBBBBBBBBBBBBBBBB;
    LUT6 ii06243 ( .f0(\u_if_rst_cnt_reg[8]|qx_net ), .f1(
        \u_if_test_cnt_reg[0]|qx_net ), .f2(\u_if_test_cnt_reg[1]|qx_net ), .f3(
        dummy_765_), .f4(dummy_766_), .f5(dummy_767_), .xy(\ii06243|xy_net ) );
      defparam ii06243.config_data = 64'h2828282828282828;
    LUT6 ii06244 ( .f0(\u_if_rst_cnt_reg[8]|qx_net ), .f1(
        \u_if_test_cnt_reg[0]|qx_net ), .f2(\u_if_test_cnt_reg[1]|qx_net ), .f3(
        \u_if_test_cnt_reg[2]|qx_net ), .f4(dummy_768_), .f5(dummy_769_), .xy(
        \ii06244|xy_net ) );
      defparam ii06244.config_data = 64'h2A802A802A802A80;
    LUT6 ii06245 ( .f0(\ii06113|xy_net ), .f1(\u_if_rst_cnt_reg[8]|qx_net ), 
        .f2(\u_if_test_cnt_reg[0]|qx_net ), .f3(\u_if_test_cnt_reg[1]|qx_net ), 
        .f4(\u_if_test_cnt_reg[2]|qx_net ), .f5(\u_if_test_cnt_reg[3]|qx_net ), 
        .xy(\ii06245|xy_net ) );
      defparam ii06245.config_data = 64'h0444444440000000;
    LUT6 ii06246 ( .f0(\u_if_rst_cnt_reg[8]|qx_net ), .f1(
        \u_if_test_cnt_reg[0]|qx_net ), .f2(\u_if_test_cnt_reg[1]|qx_net ), .f3(
        \u_if_test_cnt_reg[2]|qx_net ), .f4(\u_if_test_cnt_reg[3]|qx_net ), .f5(
        \u_if_test_cnt_reg[4]|qx_net ), .xy(\ii06246|xy_net ) );
      defparam ii06246.config_data = 64'h2AAAAAAA80000000;
    LUT6 ii06247 ( .f0(\u_if_test_cnt_reg[0]|qx_net ), .f1(
        \u_if_test_cnt_reg[1]|qx_net ), .f2(\u_if_test_cnt_reg[2]|qx_net ), .f3(
        \u_if_test_cnt_reg[3]|qx_net ), .f4(\u_if_test_cnt_reg[4]|qx_net ), .f5(
        \u_if_test_cnt_reg[5]|qx_net ), .xy(\ii06247|xy_net ) );
      defparam ii06247.config_data = 64'h800000007FFFFFFF;
    LUT6 ii06248 ( .f0(\ii06247|xy_net ), .f1(\u_if_rst_cnt_reg[8]|qx_net ), 
        .f2(dummy_770_), .f3(dummy_771_), .f4(dummy_772_), .f5(dummy_773_), .xy(
        \ii06248|xy_net ) );
      defparam ii06248.config_data = 64'h4444444444444444;
    LUT6 ii06249 ( .f0(\u_if_test_cnt_reg[0]|qx_net ), .f1(
        \u_if_test_cnt_reg[1]|qx_net ), .f2(\u_if_test_cnt_reg[2]|qx_net ), .f3(
        \u_if_test_cnt_reg[3]|qx_net ), .f4(\u_if_test_cnt_reg[4]|qx_net ), .f5(
        \u_if_test_cnt_reg[5]|qx_net ), .xy(\ii06249|xy_net ) );
      defparam ii06249.config_data = 64'h8000000000000000;
    LUT6 ii06250 ( .f0(\ii06113|xy_net ), .f1(\ii06249|xy_net ), .f2(
        \u_if_rst_cnt_reg[8]|qx_net ), .f3(\u_if_test_cnt_reg[6]|qx_net ), .f4(
        dummy_774_), .f5(dummy_775_), .xy(\ii06250|xy_net ) );
      defparam ii06250.config_data = 64'h1040104010401040;
    LUT6 ii06251 ( .f0(\ii06113|xy_net ), .f1(\ii06249|xy_net ), .f2(
        \u_if_rst_cnt_reg[8]|qx_net ), .f3(\u_if_test_cnt_reg[6]|qx_net ), .f4(
        \u_if_test_cnt_reg[7]|qx_net ), .f5(dummy_776_), .xy(\ii06251|xy_net ) );
      defparam ii06251.config_data = 64'h1050400010504000;
    LUT6 ii06252 ( .f0(\ii06249|xy_net ), .f1(\u_if_rst_cnt_reg[8]|qx_net ), 
        .f2(\u_if_test_cnt_reg[6]|qx_net ), .f3(\u_if_test_cnt_reg[7]|qx_net ), 
        .f4(\u_if_test_cnt_reg[8]|qx_net ), .f5(dummy_777_), .xy(
        \ii06252|xy_net ) );
      defparam ii06252.config_data = 64'h4CCC80004CCC8000;
    LUT6 ii06253 ( .f0(\u_if_T_S_reg_0__dup_2_|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4]|qx_net ), .f2(
        dummy_778_), .f3(dummy_779_), .f4(dummy_780_), .f5(dummy_781_), .xy(
        \ii06253|xy_net ) );
      defparam ii06253.config_data = 64'h8888888888888888;
    LUT6 ii06255 ( .f0(\u_if_t_data8_reg[7]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24]|qx_net ), .f2(
        dummy_782_), .f3(dummy_783_), .f4(dummy_784_), .f5(dummy_785_), .xy(
        \ii06255|xy_net ) );
      defparam ii06255.config_data = 64'h8888888888888888;
    LUT6 ii06256 ( .f0(\u_if_t_data7_reg[0]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26]|qx_net ), .f2(
        dummy_786_), .f3(dummy_787_), .f4(dummy_788_), .f5(dummy_789_), .xy(
        \ii06256|xy_net ) );
      defparam ii06256.config_data = 64'h8888888888888888;
    LUT6 ii06257 ( .f0(\u_if_t_data7_reg[1]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28]|qx_net ), .f2(
        dummy_790_), .f3(dummy_791_), .f4(dummy_792_), .f5(dummy_793_), .xy(
        \ii06257|xy_net ) );
      defparam ii06257.config_data = 64'h8888888888888888;
    LUT6 ii06258 ( .f0(\u_if_t_data7_reg[2]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30]|qx_net ), .f2(
        dummy_794_), .f3(dummy_795_), .f4(dummy_796_), .f5(dummy_797_), .xy(
        \ii06258|xy_net ) );
      defparam ii06258.config_data = 64'h8888888888888888;
    LUT6 ii06259 ( .f0(\u_if_t_data7_reg[3]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32]|qx_net ), .f2(
        dummy_798_), .f3(dummy_799_), .f4(dummy_800_), .f5(dummy_801_), .xy(
        \ii06259|xy_net ) );
      defparam ii06259.config_data = 64'h8888888888888888;
    LUT6 ii06260 ( .f0(\u_if_t_data7_reg[4]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34]|qx_net ), .f2(
        dummy_802_), .f3(dummy_803_), .f4(dummy_804_), .f5(dummy_805_), .xy(
        \ii06260|xy_net ) );
      defparam ii06260.config_data = 64'h8888888888888888;
    LUT6 ii06261 ( .f0(\u_if_t_data7_reg[5]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36]|qx_net ), .f2(
        dummy_806_), .f3(dummy_807_), .f4(dummy_808_), .f5(dummy_809_), .xy(
        \ii06261|xy_net ) );
      defparam ii06261.config_data = 64'h8888888888888888;
    LUT6 ii06262 ( .f0(\u_if_t_data7_reg[6]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38]|qx_net ), .f2(
        dummy_810_), .f3(dummy_811_), .f4(dummy_812_), .f5(dummy_813_), .xy(
        \ii06262|xy_net ) );
      defparam ii06262.config_data = 64'h8888888888888888;
    LUT6 ii06263 ( .f0(\u_if_t_data7_reg[7]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40]|qx_net ), .f2(
        dummy_814_), .f3(dummy_815_), .f4(dummy_816_), .f5(dummy_817_), .xy(
        \ii06263|xy_net ) );
      defparam ii06263.config_data = 64'h8888888888888888;
    LUT6 ii06264 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42]|qx_net ), .f2(
        dummy_818_), .f3(dummy_819_), .f4(dummy_820_), .f5(dummy_821_), .xy(
        \ii06264|xy_net ) );
      defparam ii06264.config_data = 64'h8888888888888888;
    LUT6 ii06265 ( .f0(\u_if_T_S_reg_1__dup_5_|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6]|qx_net ), .f2(
        dummy_822_), .f3(dummy_823_), .f4(dummy_824_), .f5(dummy_825_), .xy(
        \ii06265|xy_net ) );
      defparam ii06265.config_data = 64'h8888888888888888;
    LUT6 ii06266 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44]|qx_net ), .f2(
        dummy_826_), .f3(dummy_827_), .f4(dummy_828_), .f5(dummy_829_), .xy(
        \ii06266|xy_net ) );
      defparam ii06266.config_data = 64'h8888888888888888;
    LUT6 ii06267 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46]|qx_net ), .f2(
        dummy_830_), .f3(dummy_831_), .f4(dummy_832_), .f5(dummy_833_), .xy(
        \ii06267|xy_net ) );
      defparam ii06267.config_data = 64'h8888888888888888;
    LUT6 ii06268 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48]|qx_net ), .f2(
        dummy_834_), .f3(dummy_835_), .f4(dummy_836_), .f5(dummy_837_), .xy(
        \ii06268|xy_net ) );
      defparam ii06268.config_data = 64'h8888888888888888;
    LUT6 ii06269 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[25]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50]|qx_net ), .f2(
        dummy_838_), .f3(dummy_839_), .f4(dummy_840_), .f5(dummy_841_), .xy(
        \ii06269|xy_net ) );
      defparam ii06269.config_data = 64'h8888888888888888;
    LUT6 ii06270 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[26]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52]|qx_net ), .f2(
        dummy_842_), .f3(dummy_843_), .f4(dummy_844_), .f5(dummy_845_), .xy(
        \ii06270|xy_net ) );
      defparam ii06270.config_data = 64'h8888888888888888;
    LUT6 ii06271 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54]|qx_net ), .f2(
        dummy_846_), .f3(dummy_847_), .f4(dummy_848_), .f5(dummy_849_), .xy(
        \ii06271|xy_net ) );
      defparam ii06271.config_data = 64'h8888888888888888;
    LUT6 ii06272 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56]|qx_net ), .f2(
        dummy_850_), .f3(dummy_851_), .f4(dummy_852_), .f5(dummy_853_), .xy(
        \ii06272|xy_net ) );
      defparam ii06272.config_data = 64'h8888888888888888;
    LUT6 ii06273 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58]|qx_net ), .f2(
        dummy_854_), .f3(dummy_855_), .f4(dummy_856_), .f5(dummy_857_), .xy(
        \ii06273|xy_net ) );
      defparam ii06273.config_data = 64'h8888888888888888;
    LUT6 ii06274 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60]|qx_net ), .f2(
        dummy_858_), .f3(dummy_859_), .f4(dummy_860_), .f5(dummy_861_), .xy(
        \ii06274|xy_net ) );
      defparam ii06274.config_data = 64'h8888888888888888;
    LUT6 ii06275 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62]|qx_net ), .f2(
        dummy_862_), .f3(dummy_863_), .f4(dummy_864_), .f5(dummy_865_), .xy(
        \ii06275|xy_net ) );
      defparam ii06275.config_data = 64'h8888888888888888;
    LUT6 ii06276 ( .f0(\u_if_T_S_reg[2]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8]|qx_net ), .f2(
        dummy_866_), .f3(dummy_867_), .f4(dummy_868_), .f5(dummy_869_), .xy(
        \ii06276|xy_net ) );
      defparam ii06276.config_data = 64'h8888888888888888;
    LUT6 ii06277 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64]|qx_net ), .f2(
        dummy_870_), .f3(dummy_871_), .f4(dummy_872_), .f5(dummy_873_), .xy(
        \ii06277|xy_net ) );
      defparam ii06277.config_data = 64'h8888888888888888;
    LUT6 ii06278 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66]|qx_net ), .f2(
        dummy_874_), .f3(dummy_875_), .f4(dummy_876_), .f5(dummy_877_), .xy(
        \ii06278|xy_net ) );
      defparam ii06278.config_data = 64'h8888888888888888;
    LUT6 ii06279 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68]|qx_net ), .f2(
        dummy_878_), .f3(dummy_879_), .f4(dummy_880_), .f5(dummy_881_), .xy(
        \ii06279|xy_net ) );
      defparam ii06279.config_data = 64'h8888888888888888;
    LUT6 ii06280 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70]|qx_net ), .f2(
        dummy_882_), .f3(dummy_883_), .f4(dummy_884_), .f5(dummy_885_), .xy(
        \ii06280|xy_net ) );
      defparam ii06280.config_data = 64'h8888888888888888;
    LUT6 ii06281 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72]|qx_net ), .f2(
        dummy_886_), .f3(dummy_887_), .f4(dummy_888_), .f5(dummy_889_), .xy(
        \ii06281|xy_net ) );
      defparam ii06281.config_data = 64'h8888888888888888;
    LUT6 ii06282 ( .f0(\u_if_fdma_rareq_reg|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74]|qx_net ), .f2(
        dummy_890_), .f3(dummy_891_), .f4(dummy_892_), .f5(dummy_893_), .xy(
        \ii06282|xy_net ) );
      defparam ii06282.config_data = 64'h8888888888888888;
    LUT6 ii06283 ( .f0(\u_FDMA_fdma_rstart_locked_reg|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76]|qx_net ), .f2(
        dummy_894_), .f3(dummy_895_), .f4(dummy_896_), .f5(dummy_897_), .xy(
        \ii06283|xy_net ) );
      defparam ii06283.config_data = 64'h8888888888888888;
    LUT6 ii06284 ( .f0(\u_FDMA_fdma_wstart_locked_reg|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78]|qx_net ), .f2(
        dummy_898_), .f3(dummy_899_), .f4(dummy_900_), .f5(dummy_901_), .xy(
        \ii06284|xy_net ) );
      defparam ii06284.config_data = 64'h8888888888888888;
    LUT6 ii06285 ( .f0(\u_if_fdma_wareq_reg|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80]|qx_net ), .f2(
        dummy_902_), .f3(dummy_903_), .f4(dummy_904_), .f5(dummy_905_), .xy(
        \ii06285|xy_net ) );
      defparam ii06285.config_data = 64'h8888888888888888;
    LUT6 ii06286 ( .f0(\u_if_t_data8_reg[0]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10]|qx_net ), .f2(
        dummy_906_), .f3(dummy_907_), .f4(dummy_908_), .f5(dummy_909_), .xy(
        \ii06286|xy_net ) );
      defparam ii06286.config_data = 64'h8888888888888888;
    LUT6 ii06287 ( .f0(\u_if_t_data8_reg[1]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12]|qx_net ), .f2(
        dummy_910_), .f3(dummy_911_), .f4(dummy_912_), .f5(dummy_913_), .xy(
        \ii06287|xy_net ) );
      defparam ii06287.config_data = 64'h8888888888888888;
    LUT6 ii06288 ( .f0(\u_if_t_data8_reg[2]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14]|qx_net ), .f2(
        dummy_914_), .f3(dummy_915_), .f4(dummy_916_), .f5(dummy_917_), .xy(
        \ii06288|xy_net ) );
      defparam ii06288.config_data = 64'h8888888888888888;
    LUT6 ii06289 ( .f0(\u_if_t_data8_reg[3]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16]|qx_net ), .f2(
        dummy_918_), .f3(dummy_919_), .f4(dummy_920_), .f5(dummy_921_), .xy(
        \ii06289|xy_net ) );
      defparam ii06289.config_data = 64'h8888888888888888;
    LUT6 ii06290 ( .f0(\u_if_t_data8_reg[4]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18]|qx_net ), .f2(
        dummy_922_), .f3(dummy_923_), .f4(dummy_924_), .f5(dummy_925_), .xy(
        \ii06290|xy_net ) );
      defparam ii06290.config_data = 64'h8888888888888888;
    LUT6 ii06291 ( .f0(\u_if_t_data8_reg[5]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20]|qx_net ), .f2(
        dummy_926_), .f3(dummy_927_), .f4(dummy_928_), .f5(dummy_929_), .xy(
        \ii06291|xy_net ) );
      defparam ii06291.config_data = 64'h8888888888888888;
    LUT6 ii06292 ( .f0(\u_if_t_data8_reg[6]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22]|qx_net ), .f2(
        dummy_930_), .f3(dummy_931_), .f4(dummy_932_), .f5(dummy_933_), .xy(
        \ii06292|xy_net ) );
      defparam ii06292.config_data = 64'h8888888888888888;
    LUT6 ii06293 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38]|qx_net ), 
        .xy(\ii06293|xy_net ) );
      defparam ii06293.config_data = 64'h0000000000000001;
    LUT6 ii06294 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8]|qx_net ), 
        .xy(\ii06294|xy_net ) );
      defparam ii06294.config_data = 64'h0000000000000001;
    LUT6 ii06295 ( .f0(\ii06293|xy_net ), .f1(\ii06294|xy_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33]|qx_net ), 
        .xy(\ii06295|xy_net ) );
      defparam ii06295.config_data = 64'h0000000000000008;
    LUT6 ii06296 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28]|qx_net ), 
        .xy(\ii06296|xy_net ) );
      defparam ii06296.config_data = 64'h0000000000000001;
    LUT6 ii06297 ( .f0(\ii06295|xy_net ), .f1(\ii06296|xy_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23]|qx_net ), 
        .xy(\ii06297|xy_net ) );
      defparam ii06297.config_data = 64'h0000000000000008;
    LUT6 ii06298 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18]|qx_net ), 
        .xy(\ii06298|xy_net ) );
      defparam ii06298.config_data = 64'h0000000000000001;
    LUT6 ii06299 ( .f0(\ii06298|xy_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9]|qx_net ), 
        .xy(\ii06299|xy_net ) );
      defparam ii06299.config_data = 64'h0000000000000002;
    LUT6 ii06300 ( .f0(\ii06297|xy_net ), .f1(\ii06299|xy_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1]|qx_net ), 
        .f4(dummy_934_), .f5(dummy_935_), .xy(\ii06300|xy_net ) );
      defparam ii06300.config_data = 64'hFFF7FFF7FFF7FFF7;
    LUT6 ii06301 ( .f0(\ii06297|xy_net ), .f1(\ii06299|xy_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]|qx_net ), 
        .f4(dummy_936_), .f5(dummy_937_), .xy(\ii06301|xy_net ) );
      defparam ii06301.config_data = 64'hFFF7FFF7FFF7FFF7;
    LUT6 ii06302 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]|qx_net ), 
        .f2(dummy_938_), .f3(dummy_939_), .f4(dummy_940_), .f5(dummy_941_), .xy(
        \ii06302|xy_net ) );
      defparam ii06302.config_data = 64'h4444444444444444;
    LUT6 ii06303 ( .f0(\u_if_T_S_reg_0__dup_1_|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5]|qx_net ), .f3(
        dummy_942_), .f4(dummy_943_), .f5(dummy_944_), .xy(\ii06303|xy_net ) );
      defparam ii06303.config_data = 64'h4848484848484848;
    LUT6 ii06304 ( .f0(\ii06303|xy_net ), .f1(dummy_945_), .f2(dummy_946_), .f3(
        dummy_947_), .f4(dummy_948_), .f5(dummy_949_), .xy(\ii06304|xy_net ) );
      defparam ii06304.config_data = 64'h5555555555555555;
    LUT6 ii06305 ( .f0(\u_if_t_data8_reg[7]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25]|qx_net ), .f3(
        dummy_950_), .f4(dummy_951_), .f5(dummy_952_), .xy(\ii06305|xy_net ) );
      defparam ii06305.config_data = 64'h4848484848484848;
    LUT6 ii06306 ( .f0(\ii06305|xy_net ), .f1(dummy_953_), .f2(dummy_954_), .f3(
        dummy_955_), .f4(dummy_956_), .f5(dummy_957_), .xy(\ii06306|xy_net ) );
      defparam ii06306.config_data = 64'h5555555555555555;
    LUT6 ii06307 ( .f0(\u_if_t_data7_reg[0]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27]|qx_net ), .f3(
        dummy_958_), .f4(dummy_959_), .f5(dummy_960_), .xy(\ii06307|xy_net ) );
      defparam ii06307.config_data = 64'h4848484848484848;
    LUT6 ii06308 ( .f0(\ii06307|xy_net ), .f1(dummy_961_), .f2(dummy_962_), .f3(
        dummy_963_), .f4(dummy_964_), .f5(dummy_965_), .xy(\ii06308|xy_net ) );
      defparam ii06308.config_data = 64'h5555555555555555;
    LUT6 ii06309 ( .f0(\u_if_t_data7_reg[1]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29]|qx_net ), .f3(
        dummy_966_), .f4(dummy_967_), .f5(dummy_968_), .xy(\ii06309|xy_net ) );
      defparam ii06309.config_data = 64'h4848484848484848;
    LUT6 ii06310 ( .f0(\ii06309|xy_net ), .f1(dummy_969_), .f2(dummy_970_), .f3(
        dummy_971_), .f4(dummy_972_), .f5(dummy_973_), .xy(\ii06310|xy_net ) );
      defparam ii06310.config_data = 64'h5555555555555555;
    LUT6 ii06311 ( .f0(\u_if_t_data7_reg[2]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31]|qx_net ), .f3(
        dummy_974_), .f4(dummy_975_), .f5(dummy_976_), .xy(\ii06311|xy_net ) );
      defparam ii06311.config_data = 64'h4848484848484848;
    LUT6 ii06312 ( .f0(\ii06311|xy_net ), .f1(dummy_977_), .f2(dummy_978_), .f3(
        dummy_979_), .f4(dummy_980_), .f5(dummy_981_), .xy(\ii06312|xy_net ) );
      defparam ii06312.config_data = 64'h5555555555555555;
    LUT6 ii06313 ( .f0(\u_if_t_data7_reg[3]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33]|qx_net ), .f3(
        dummy_982_), .f4(dummy_983_), .f5(dummy_984_), .xy(\ii06313|xy_net ) );
      defparam ii06313.config_data = 64'h4848484848484848;
    LUT6 ii06314 ( .f0(\ii06313|xy_net ), .f1(dummy_985_), .f2(dummy_986_), .f3(
        dummy_987_), .f4(dummy_988_), .f5(dummy_989_), .xy(\ii06314|xy_net ) );
      defparam ii06314.config_data = 64'h5555555555555555;
    LUT6 ii06315 ( .f0(\u_if_t_data7_reg[4]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35]|qx_net ), .f3(
        dummy_990_), .f4(dummy_991_), .f5(dummy_992_), .xy(\ii06315|xy_net ) );
      defparam ii06315.config_data = 64'h4848484848484848;
    LUT6 ii06316 ( .f0(\ii06315|xy_net ), .f1(dummy_993_), .f2(dummy_994_), .f3(
        dummy_995_), .f4(dummy_996_), .f5(dummy_997_), .xy(\ii06316|xy_net ) );
      defparam ii06316.config_data = 64'h5555555555555555;
    LUT6 ii06317 ( .f0(\u_if_t_data7_reg[5]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37]|qx_net ), .f3(
        dummy_998_), .f4(dummy_999_), .f5(dummy_1000_), .xy(\ii06317|xy_net ) );
      defparam ii06317.config_data = 64'h4848484848484848;
    LUT6 ii06318 ( .f0(\ii06317|xy_net ), .f1(dummy_1001_), .f2(dummy_1002_), 
        .f3(dummy_1003_), .f4(dummy_1004_), .f5(dummy_1005_), .xy(
        \ii06318|xy_net ) );
      defparam ii06318.config_data = 64'h5555555555555555;
    LUT6 ii06319 ( .f0(\u_if_t_data7_reg[6]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39]|qx_net ), .f3(
        dummy_1006_), .f4(dummy_1007_), .f5(dummy_1008_), .xy(\ii06319|xy_net ) );
      defparam ii06319.config_data = 64'h4848484848484848;
    LUT6 ii06320 ( .f0(\ii06319|xy_net ), .f1(dummy_1009_), .f2(dummy_1010_), 
        .f3(dummy_1011_), .f4(dummy_1012_), .f5(dummy_1013_), .xy(
        \ii06320|xy_net ) );
      defparam ii06320.config_data = 64'h5555555555555555;
    LUT6 ii06321 ( .f0(\u_if_t_data7_reg[7]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41]|qx_net ), .f3(
        dummy_1014_), .f4(dummy_1015_), .f5(dummy_1016_), .xy(\ii06321|xy_net ) );
      defparam ii06321.config_data = 64'h4848484848484848;
    LUT6 ii06322 ( .f0(\ii06321|xy_net ), .f1(dummy_1017_), .f2(dummy_1018_), 
        .f3(dummy_1019_), .f4(dummy_1020_), .f5(dummy_1021_), .xy(
        \ii06322|xy_net ) );
      defparam ii06322.config_data = 64'h5555555555555555;
    LUT6 ii06323 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43]|qx_net ), .f3(
        dummy_1022_), .f4(dummy_1023_), .f5(dummy_1024_), .xy(\ii06323|xy_net ) );
      defparam ii06323.config_data = 64'h4848484848484848;
    LUT6 ii06324 ( .f0(\ii06323|xy_net ), .f1(dummy_1025_), .f2(dummy_1026_), 
        .f3(dummy_1027_), .f4(dummy_1028_), .f5(dummy_1029_), .xy(
        \ii06324|xy_net ) );
      defparam ii06324.config_data = 64'h5555555555555555;
    LUT6 ii06325 ( .f0(\u_if_T_S_reg_1__dup_4_|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7]|qx_net ), .f3(
        dummy_1030_), .f4(dummy_1031_), .f5(dummy_1032_), .xy(\ii06325|xy_net ) );
      defparam ii06325.config_data = 64'h4848484848484848;
    LUT6 ii06326 ( .f0(\ii06325|xy_net ), .f1(dummy_1033_), .f2(dummy_1034_), 
        .f3(dummy_1035_), .f4(dummy_1036_), .f5(dummy_1037_), .xy(
        \ii06326|xy_net ) );
      defparam ii06326.config_data = 64'h5555555555555555;
    LUT6 ii06327 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45]|qx_net ), .f3(
        dummy_1038_), .f4(dummy_1039_), .f5(dummy_1040_), .xy(\ii06327|xy_net ) );
      defparam ii06327.config_data = 64'h4848484848484848;
    LUT6 ii06328 ( .f0(\ii06327|xy_net ), .f1(dummy_1041_), .f2(dummy_1042_), 
        .f3(dummy_1043_), .f4(dummy_1044_), .f5(dummy_1045_), .xy(
        \ii06328|xy_net ) );
      defparam ii06328.config_data = 64'h5555555555555555;
    LUT6 ii06329 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47]|qx_net ), .f3(
        dummy_1046_), .f4(dummy_1047_), .f5(dummy_1048_), .xy(\ii06329|xy_net ) );
      defparam ii06329.config_data = 64'h4848484848484848;
    LUT6 ii06330 ( .f0(\ii06329|xy_net ), .f1(dummy_1049_), .f2(dummy_1050_), 
        .f3(dummy_1051_), .f4(dummy_1052_), .f5(dummy_1053_), .xy(
        \ii06330|xy_net ) );
      defparam ii06330.config_data = 64'h5555555555555555;
    LUT6 ii06331 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49]|qx_net ), .f3(
        dummy_1054_), .f4(dummy_1055_), .f5(dummy_1056_), .xy(\ii06331|xy_net ) );
      defparam ii06331.config_data = 64'h4848484848484848;
    LUT6 ii06332 ( .f0(\ii06331|xy_net ), .f1(dummy_1057_), .f2(dummy_1058_), 
        .f3(dummy_1059_), .f4(dummy_1060_), .f5(dummy_1061_), .xy(
        \ii06332|xy_net ) );
      defparam ii06332.config_data = 64'h5555555555555555;
    LUT6 ii06333 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[25]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51]|qx_net ), .f3(
        dummy_1062_), .f4(dummy_1063_), .f5(dummy_1064_), .xy(\ii06333|xy_net ) );
      defparam ii06333.config_data = 64'h4848484848484848;
    LUT6 ii06334 ( .f0(\ii06333|xy_net ), .f1(dummy_1065_), .f2(dummy_1066_), 
        .f3(dummy_1067_), .f4(dummy_1068_), .f5(dummy_1069_), .xy(
        \ii06334|xy_net ) );
      defparam ii06334.config_data = 64'h5555555555555555;
    LUT6 ii06335 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[26]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53]|qx_net ), .f3(
        dummy_1070_), .f4(dummy_1071_), .f5(dummy_1072_), .xy(\ii06335|xy_net ) );
      defparam ii06335.config_data = 64'h4848484848484848;
    LUT6 ii06336 ( .f0(\ii06335|xy_net ), .f1(dummy_1073_), .f2(dummy_1074_), 
        .f3(dummy_1075_), .f4(dummy_1076_), .f5(dummy_1077_), .xy(
        \ii06336|xy_net ) );
      defparam ii06336.config_data = 64'h5555555555555555;
    LUT6 ii06337 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55]|qx_net ), .f3(
        dummy_1078_), .f4(dummy_1079_), .f5(dummy_1080_), .xy(\ii06337|xy_net ) );
      defparam ii06337.config_data = 64'h4848484848484848;
    LUT6 ii06338 ( .f0(\ii06337|xy_net ), .f1(dummy_1081_), .f2(dummy_1082_), 
        .f3(dummy_1083_), .f4(dummy_1084_), .f5(dummy_1085_), .xy(
        \ii06338|xy_net ) );
      defparam ii06338.config_data = 64'h5555555555555555;
    LUT6 ii06339 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57]|qx_net ), .f3(
        dummy_1086_), .f4(dummy_1087_), .f5(dummy_1088_), .xy(\ii06339|xy_net ) );
      defparam ii06339.config_data = 64'h4848484848484848;
    LUT6 ii06340 ( .f0(\ii06339|xy_net ), .f1(dummy_1089_), .f2(dummy_1090_), 
        .f3(dummy_1091_), .f4(dummy_1092_), .f5(dummy_1093_), .xy(
        \ii06340|xy_net ) );
      defparam ii06340.config_data = 64'h5555555555555555;
    LUT6 ii06341 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59]|qx_net ), .f3(
        dummy_1094_), .f4(dummy_1095_), .f5(dummy_1096_), .xy(\ii06341|xy_net ) );
      defparam ii06341.config_data = 64'h4848484848484848;
    LUT6 ii06342 ( .f0(\ii06341|xy_net ), .f1(dummy_1097_), .f2(dummy_1098_), 
        .f3(dummy_1099_), .f4(dummy_1100_), .f5(dummy_1101_), .xy(
        \ii06342|xy_net ) );
      defparam ii06342.config_data = 64'h5555555555555555;
    LUT6 ii06343 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61]|qx_net ), .f3(
        dummy_1102_), .f4(dummy_1103_), .f5(dummy_1104_), .xy(\ii06343|xy_net ) );
      defparam ii06343.config_data = 64'h4848484848484848;
    LUT6 ii06344 ( .f0(\ii06343|xy_net ), .f1(dummy_1105_), .f2(dummy_1106_), 
        .f3(dummy_1107_), .f4(dummy_1108_), .f5(dummy_1109_), .xy(
        \ii06344|xy_net ) );
      defparam ii06344.config_data = 64'h5555555555555555;
    LUT6 ii06345 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63]|qx_net ), .f3(
        dummy_1110_), .f4(dummy_1111_), .f5(dummy_1112_), .xy(\ii06345|xy_net ) );
      defparam ii06345.config_data = 64'h4848484848484848;
    LUT6 ii06346 ( .f0(\ii06345|xy_net ), .f1(dummy_1113_), .f2(dummy_1114_), 
        .f3(dummy_1115_), .f4(dummy_1116_), .f5(dummy_1117_), .xy(
        \ii06346|xy_net ) );
      defparam ii06346.config_data = 64'h5555555555555555;
    LUT6 ii06347 ( .f0(\u_if_T_S_reg[2]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9]|qx_net ), .f3(
        dummy_1118_), .f4(dummy_1119_), .f5(dummy_1120_), .xy(\ii06347|xy_net ) );
      defparam ii06347.config_data = 64'h4848484848484848;
    LUT6 ii06348 ( .f0(\ii06347|xy_net ), .f1(dummy_1121_), .f2(dummy_1122_), 
        .f3(dummy_1123_), .f4(dummy_1124_), .f5(dummy_1125_), .xy(
        \ii06348|xy_net ) );
      defparam ii06348.config_data = 64'h5555555555555555;
    LUT6 ii06349 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65]|qx_net ), .f3(
        dummy_1126_), .f4(dummy_1127_), .f5(dummy_1128_), .xy(\ii06349|xy_net ) );
      defparam ii06349.config_data = 64'h4848484848484848;
    LUT6 ii06350 ( .f0(\ii06349|xy_net ), .f1(dummy_1129_), .f2(dummy_1130_), 
        .f3(dummy_1131_), .f4(dummy_1132_), .f5(dummy_1133_), .xy(
        \ii06350|xy_net ) );
      defparam ii06350.config_data = 64'h5555555555555555;
    LUT6 ii06351 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67]|qx_net ), .f3(
        dummy_1134_), .f4(dummy_1135_), .f5(dummy_1136_), .xy(\ii06351|xy_net ) );
      defparam ii06351.config_data = 64'h4848484848484848;
    LUT6 ii06352 ( .f0(\ii06351|xy_net ), .f1(dummy_1137_), .f2(dummy_1138_), 
        .f3(dummy_1139_), .f4(dummy_1140_), .f5(dummy_1141_), .xy(
        \ii06352|xy_net ) );
      defparam ii06352.config_data = 64'h5555555555555555;
    LUT6 ii06353 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69]|qx_net ), .f3(
        dummy_1142_), .f4(dummy_1143_), .f5(dummy_1144_), .xy(\ii06353|xy_net ) );
      defparam ii06353.config_data = 64'h4848484848484848;
    LUT6 ii06354 ( .f0(\ii06353|xy_net ), .f1(dummy_1145_), .f2(dummy_1146_), 
        .f3(dummy_1147_), .f4(dummy_1148_), .f5(dummy_1149_), .xy(
        \ii06354|xy_net ) );
      defparam ii06354.config_data = 64'h5555555555555555;
    LUT6 ii06355 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71]|qx_net ), .f3(
        dummy_1150_), .f4(dummy_1151_), .f5(dummy_1152_), .xy(\ii06355|xy_net ) );
      defparam ii06355.config_data = 64'h4848484848484848;
    LUT6 ii06356 ( .f0(\ii06355|xy_net ), .f1(dummy_1153_), .f2(dummy_1154_), 
        .f3(dummy_1155_), .f4(dummy_1156_), .f5(dummy_1157_), .xy(
        \ii06356|xy_net ) );
      defparam ii06356.config_data = 64'h5555555555555555;
    LUT6 ii06357 ( .f0(\u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73]|qx_net ), .f3(
        dummy_1158_), .f4(dummy_1159_), .f5(dummy_1160_), .xy(\ii06357|xy_net ) );
      defparam ii06357.config_data = 64'h4848484848484848;
    LUT6 ii06358 ( .f0(\ii06357|xy_net ), .f1(dummy_1161_), .f2(dummy_1162_), 
        .f3(dummy_1163_), .f4(dummy_1164_), .f5(dummy_1165_), .xy(
        \ii06358|xy_net ) );
      defparam ii06358.config_data = 64'h5555555555555555;
    LUT6 ii06359 ( .f0(\u_if_fdma_rareq_reg|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75]|qx_net ), .f3(
        dummy_1166_), .f4(dummy_1167_), .f5(dummy_1168_), .xy(\ii06359|xy_net ) );
      defparam ii06359.config_data = 64'h4848484848484848;
    LUT6 ii06360 ( .f0(\ii06359|xy_net ), .f1(dummy_1169_), .f2(dummy_1170_), 
        .f3(dummy_1171_), .f4(dummy_1172_), .f5(dummy_1173_), .xy(
        \ii06360|xy_net ) );
      defparam ii06360.config_data = 64'h5555555555555555;
    LUT6 ii06361 ( .f0(\u_FDMA_fdma_rstart_locked_reg|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77]|qx_net ), .f3(
        dummy_1174_), .f4(dummy_1175_), .f5(dummy_1176_), .xy(\ii06361|xy_net ) );
      defparam ii06361.config_data = 64'h4848484848484848;
    LUT6 ii06362 ( .f0(\ii06361|xy_net ), .f1(dummy_1177_), .f2(dummy_1178_), 
        .f3(dummy_1179_), .f4(dummy_1180_), .f5(dummy_1181_), .xy(
        \ii06362|xy_net ) );
      defparam ii06362.config_data = 64'h5555555555555555;
    LUT6 ii06363 ( .f0(\u_FDMA_fdma_wstart_locked_reg|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79]|qx_net ), .f3(
        dummy_1182_), .f4(dummy_1183_), .f5(dummy_1184_), .xy(\ii06363|xy_net ) );
      defparam ii06363.config_data = 64'h4848484848484848;
    LUT6 ii06364 ( .f0(\ii06363|xy_net ), .f1(dummy_1185_), .f2(dummy_1186_), 
        .f3(dummy_1187_), .f4(dummy_1188_), .f5(dummy_1189_), .xy(
        \ii06364|xy_net ) );
      defparam ii06364.config_data = 64'h5555555555555555;
    LUT6 ii06365 ( .f0(\u_if_fdma_wareq_reg|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81]|qx_net ), .f3(
        dummy_1190_), .f4(dummy_1191_), .f5(dummy_1192_), .xy(\ii06365|xy_net ) );
      defparam ii06365.config_data = 64'h4848484848484848;
    LUT6 ii06366 ( .f0(\ii06365|xy_net ), .f1(dummy_1193_), .f2(dummy_1194_), 
        .f3(dummy_1195_), .f4(dummy_1196_), .f5(dummy_1197_), .xy(
        \ii06366|xy_net ) );
      defparam ii06366.config_data = 64'h5555555555555555;
    LUT6 ii06367 ( .f0(\u_if_t_data8_reg[0]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11]|qx_net ), .f3(
        dummy_1198_), .f4(dummy_1199_), .f5(dummy_1200_), .xy(\ii06367|xy_net ) );
      defparam ii06367.config_data = 64'h4848484848484848;
    LUT6 ii06368 ( .f0(\ii06367|xy_net ), .f1(dummy_1201_), .f2(dummy_1202_), 
        .f3(dummy_1203_), .f4(dummy_1204_), .f5(dummy_1205_), .xy(
        \ii06368|xy_net ) );
      defparam ii06368.config_data = 64'h5555555555555555;
    LUT6 ii06369 ( .f0(\u_if_t_data8_reg[1]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13]|qx_net ), .f3(
        dummy_1206_), .f4(dummy_1207_), .f5(dummy_1208_), .xy(\ii06369|xy_net ) );
      defparam ii06369.config_data = 64'h4848484848484848;
    LUT6 ii06370 ( .f0(\ii06369|xy_net ), .f1(dummy_1209_), .f2(dummy_1210_), 
        .f3(dummy_1211_), .f4(dummy_1212_), .f5(dummy_1213_), .xy(
        \ii06370|xy_net ) );
      defparam ii06370.config_data = 64'h5555555555555555;
    LUT6 ii06371 ( .f0(\u_if_t_data8_reg[2]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15]|qx_net ), .f3(
        dummy_1214_), .f4(dummy_1215_), .f5(dummy_1216_), .xy(\ii06371|xy_net ) );
      defparam ii06371.config_data = 64'h4848484848484848;
    LUT6 ii06372 ( .f0(\ii06371|xy_net ), .f1(dummy_1217_), .f2(dummy_1218_), 
        .f3(dummy_1219_), .f4(dummy_1220_), .f5(dummy_1221_), .xy(
        \ii06372|xy_net ) );
      defparam ii06372.config_data = 64'h5555555555555555;
    LUT6 ii06373 ( .f0(\u_if_t_data8_reg[3]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17]|qx_net ), .f3(
        dummy_1222_), .f4(dummy_1223_), .f5(dummy_1224_), .xy(\ii06373|xy_net ) );
      defparam ii06373.config_data = 64'h4848484848484848;
    LUT6 ii06374 ( .f0(\ii06373|xy_net ), .f1(dummy_1225_), .f2(dummy_1226_), 
        .f3(dummy_1227_), .f4(dummy_1228_), .f5(dummy_1229_), .xy(
        \ii06374|xy_net ) );
      defparam ii06374.config_data = 64'h5555555555555555;
    LUT6 ii06375 ( .f0(\u_if_t_data8_reg[4]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19]|qx_net ), .f3(
        dummy_1230_), .f4(dummy_1231_), .f5(dummy_1232_), .xy(\ii06375|xy_net ) );
      defparam ii06375.config_data = 64'h4848484848484848;
    LUT6 ii06376 ( .f0(\ii06375|xy_net ), .f1(dummy_1233_), .f2(dummy_1234_), 
        .f3(dummy_1235_), .f4(dummy_1236_), .f5(dummy_1237_), .xy(
        \ii06376|xy_net ) );
      defparam ii06376.config_data = 64'h5555555555555555;
    LUT6 ii06377 ( .f0(\u_if_t_data8_reg[5]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21]|qx_net ), .f3(
        dummy_1238_), .f4(dummy_1239_), .f5(dummy_1240_), .xy(\ii06377|xy_net ) );
      defparam ii06377.config_data = 64'h4848484848484848;
    LUT6 ii06378 ( .f0(\ii06377|xy_net ), .f1(dummy_1241_), .f2(dummy_1242_), 
        .f3(dummy_1243_), .f4(dummy_1244_), .f5(dummy_1245_), .xy(
        \ii06378|xy_net ) );
      defparam ii06378.config_data = 64'h5555555555555555;
    LUT6 ii06379 ( .f0(\u_if_t_data8_reg[6]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23]|qx_net ), .f3(
        dummy_1246_), .f4(dummy_1247_), .f5(dummy_1248_), .xy(\ii06379|xy_net ) );
      defparam ii06379.config_data = 64'h4848484848484848;
    LUT6 ii06380 ( .f0(\ii06379|xy_net ), .f1(dummy_1249_), .f2(dummy_1250_), 
        .f3(dummy_1251_), .f4(dummy_1252_), .f5(dummy_1253_), .xy(
        \ii06380|xy_net ) );
      defparam ii06380.config_data = 64'h5555555555555555;
    LUT6 ii06381 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2]|qx_net ), 
        .f4(dummy_1254_), .f5(dummy_1255_), .xy(\ii06381|xy_net ) );
      defparam ii06381.config_data = 64'h8000800080008000;
    LUT6 ii06382 ( .f0(\ii06381|xy_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6]|qx_net ), 
        .f5(dummy_1256_), .xy(\ii06382|xy_net ) );
      defparam ii06382.config_data = 64'h8000000080000000;
    LUT6 ii06383 ( .f0(\ii06382|xy_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9]|qx_net ), 
        .f4(dummy_1257_), .f5(dummy_1258_), .xy(\ii06383|xy_net ) );
      defparam ii06383.config_data = 64'h8000800080008000;
    LUT6 ii06384 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14]|qx_net ), 
        .f4(dummy_1259_), .f5(dummy_1260_), .xy(\ii06384|xy_net ) );
      defparam ii06384.config_data = 64'h8000800080008000;
    LUT6 ii06385 ( .f0(\ii06384|xy_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18]|qx_net ), 
        .f5(dummy_1261_), .xy(\ii06385|xy_net ) );
      defparam ii06385.config_data = 64'h8000000080000000;
    LUT6 ii06386 ( .f0(\ii06385|xy_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21]|qx_net ), 
        .f4(dummy_1262_), .f5(dummy_1263_), .xy(\ii06386|xy_net ) );
      defparam ii06386.config_data = 64'h8000800080008000;
    LUT6 ii06387 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25]|qx_net ), 
        .f4(dummy_1264_), .f5(dummy_1265_), .xy(\ii06387|xy_net ) );
      defparam ii06387.config_data = 64'h8000800080008000;
    LUT6 ii06388 ( .f0(\ii06387|xy_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29]|qx_net ), 
        .f5(dummy_1266_), .xy(\ii06388|xy_net ) );
      defparam ii06388.config_data = 64'h8000000080000000;
    LUT6 ii06389 ( .f0(\ii06388|xy_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]|qx_net ), 
        .f4(dummy_1267_), .f5(dummy_1268_), .xy(\ii06389|xy_net ) );
      defparam ii06389.config_data = 64'h8000800080008000;
    LUT6 ii06390 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38]|qx_net ), 
        .xy(\ii06390|xy_net ) );
      defparam ii06390.config_data = 64'h8000000000000000;
    LUT6 ii06391 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3]|qx_net ), 
        .f4(dummy_1269_), .f5(dummy_1270_), .xy(\ii06391|xy_net ) );
      defparam ii06391.config_data = 64'h8000800080008000;
    LUT6 ii06392 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9]|qx_net ), 
        .xy(\ii06392|xy_net ) );
      defparam ii06392.config_data = 64'h0000000000000001;
    LUT6 ii06393 ( .f0(\ii06392|xy_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4]|qx_net ), 
        .xy(\ii06393|xy_net ) );
      defparam ii06393.config_data = 64'hFFFFFFFFFFFFFFFD;
    LUT6 ii06394 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21]|qx_net ), 
        .xy(\ii06394|xy_net ) );
      defparam ii06394.config_data = 64'h0000000000000001;
    LUT6 ii06395 ( .f0(\ii06394|xy_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15]|qx_net ), 
        .xy(\ii06395|xy_net ) );
      defparam ii06395.config_data = 64'hFFFFFFFFFFFFFFFD;
    LUT6 ii06396 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32]|qx_net ), 
        .xy(\ii06396|xy_net ) );
      defparam ii06396.config_data = 64'h0000000000000001;
    LUT6 ii06397 ( .f0(\ii06396|xy_net ), .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]|qx_net ), 
        .xy(\ii06397|xy_net ) );
      defparam ii06397.config_data = 64'hFFFFFFFFFFFFFFFD;
    LUT6 ii06398 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36]|qx_net ), 
        .f4(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37]|qx_net ), 
        .f5(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38]|qx_net ), 
        .xy(\ii06398|xy_net ) );
      defparam ii06398.config_data = 64'hFFFFFFFFFFFFFFFE;
    LUT6 ii06399 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2]|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3]|qx_net ), 
        .f4(dummy_1271_), .f5(dummy_1272_), .xy(\ii06399|xy_net ) );
      defparam ii06399.config_data = 64'hFFFEFFFEFFFEFFFE;
    LUT6 ii06400 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1]|qx_net ), 
        .f2(dummy_1273_), .f3(dummy_1274_), .f4(dummy_1275_), .f5(dummy_1276_), 
        .xy(\ii06400|xy_net ) );
      defparam ii06400.config_data = 64'h2222222222222222;
    LUT6 ii06401 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg|qx_net ), 
        .f2(\u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1]|qx_net ), .f3(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2]|qx_net ), .f4(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3]|qx_net ), .f5(
        dummy_1277_), .xy(\ii06401|xy_net ) );
      defparam ii06401.config_data = 64'h000A0C00000A0C00;
    LUT6 ii06402 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg|qx_net ), 
        .f2(\u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1]|qx_net ), .f3(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2]|qx_net ), .f4(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3]|qx_net ), .f5(
        dummy_1278_), .xy(\ii06402|xy_net ) );
      defparam ii06402.config_data = 64'h000000CA000000CA;
    LUT6 ii06403 ( .f0(\ii06401|xy_net ), .f1(\ii06402|xy_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg|qx_net ), 
        .f3(\u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0]|qx_net ), .f4(
        dummy_1279_), .f5(dummy_1280_), .xy(\ii06403|xy_net ) );
      defparam ii06403.config_data = 64'hFFFEFFFEFFFEFFFE;
    LUT6 ii06404 ( .f0(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7]|qx_net ), .f3(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8]|qx_net ), .f4(
        dummy_1281_), .f5(dummy_1282_), .xy(\ii06404|xy_net ) );
      defparam ii06404.config_data = 64'h8000800080008000;
    LUT6 ii06405 ( .f0(\ii06404|xy_net ), .f1(dummy_1283_), .f2(dummy_1284_), 
        .f3(dummy_1285_), .f4(dummy_1286_), .f5(dummy_1287_), .xy(
        \ii06405|xy_net ) );
      defparam ii06405.config_data = 64'h5555555555555555;
    LUT6 ii06406 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[1]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net ), .f3(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2]|qx_net ), .f4(
        dummy_1288_), .f5(dummy_1289_), .xy(\ii06406|xy_net ) );
      defparam ii06406.config_data = 64'h8000800080008000;
    LUT6 ii06407 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[0]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        dummy_1290_), .f3(dummy_1291_), .f4(dummy_1292_), .f5(dummy_1293_), .xy(
        \ii06407|xy_net ) );
      defparam ii06407.config_data = 64'h2222222222222222;
    LUT6 ii06408 ( .f0(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net ), .f1(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1]|qx_net ), .f2(
        dummy_1294_), .f3(dummy_1295_), .f4(dummy_1296_), .f5(dummy_1297_), .xy(
        \ii06408|xy_net ) );
      defparam ii06408.config_data = 64'h8888888888888888;
    LUT6 ii06409 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[10]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9]|qx_net ), .f3(
        dummy_1298_), .f4(dummy_1299_), .f5(dummy_1300_), .xy(\ii06409|xy_net ) );
      defparam ii06409.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06410 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[11]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10]|qx_net ), .f3(
        dummy_1301_), .f4(dummy_1302_), .f5(dummy_1303_), .xy(\ii06410|xy_net ) );
      defparam ii06410.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06411 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[12]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11]|qx_net ), .f3(
        dummy_1304_), .f4(dummy_1305_), .f5(dummy_1306_), .xy(\ii06411|xy_net ) );
      defparam ii06411.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06412 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[0]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12]|qx_net ), .f3(
        dummy_1307_), .f4(dummy_1308_), .f5(dummy_1309_), .xy(\ii06412|xy_net ) );
      defparam ii06412.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06413 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[1]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13]|qx_net ), .f3(
        dummy_1310_), .f4(dummy_1311_), .f5(dummy_1312_), .xy(\ii06413|xy_net ) );
      defparam ii06413.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06414 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[2]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14]|qx_net ), .f3(
        dummy_1313_), .f4(dummy_1314_), .f5(dummy_1315_), .xy(\ii06414|xy_net ) );
      defparam ii06414.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06415 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[3]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15]|qx_net ), .f3(
        dummy_1316_), .f4(dummy_1317_), .f5(dummy_1318_), .xy(\ii06415|xy_net ) );
      defparam ii06415.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06416 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[4]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16]|qx_net ), .f3(
        dummy_1319_), .f4(dummy_1320_), .f5(dummy_1321_), .xy(\ii06416|xy_net ) );
      defparam ii06416.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06417 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[5]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17]|qx_net ), .f3(
        dummy_1322_), .f4(dummy_1323_), .f5(dummy_1324_), .xy(\ii06417|xy_net ) );
      defparam ii06417.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06418 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[6]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18]|qx_net ), .f3(
        dummy_1325_), .f4(dummy_1326_), .f5(dummy_1327_), .xy(\ii06418|xy_net ) );
      defparam ii06418.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06419 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[1]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0]|qx_net ), .f3(
        dummy_1328_), .f4(dummy_1329_), .f5(dummy_1330_), .xy(\ii06419|xy_net ) );
      defparam ii06419.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06420 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[7]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19]|qx_net ), .f3(
        dummy_1331_), .f4(dummy_1332_), .f5(dummy_1333_), .xy(\ii06420|xy_net ) );
      defparam ii06420.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06421 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[8]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20]|qx_net ), .f3(
        dummy_1334_), .f4(dummy_1335_), .f5(dummy_1336_), .xy(\ii06421|xy_net ) );
      defparam ii06421.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06422 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[9]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21]|qx_net ), .f3(
        dummy_1337_), .f4(dummy_1338_), .f5(dummy_1339_), .xy(\ii06422|xy_net ) );
      defparam ii06422.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06423 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[10]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22]|qx_net ), .f3(
        dummy_1340_), .f4(dummy_1341_), .f5(dummy_1342_), .xy(\ii06423|xy_net ) );
      defparam ii06423.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06424 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[11]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23]|qx_net ), .f3(
        dummy_1343_), .f4(dummy_1344_), .f5(dummy_1345_), .xy(\ii06424|xy_net ) );
      defparam ii06424.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06425 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[12]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24]|qx_net ), .f3(
        dummy_1346_), .f4(dummy_1347_), .f5(dummy_1348_), .xy(\ii06425|xy_net ) );
      defparam ii06425.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06426 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[0]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25]|qx_net ), .f3(
        dummy_1349_), .f4(dummy_1350_), .f5(dummy_1351_), .xy(\ii06426|xy_net ) );
      defparam ii06426.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06427 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[1]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26]|qx_net ), .f3(
        dummy_1352_), .f4(dummy_1353_), .f5(dummy_1354_), .xy(\ii06427|xy_net ) );
      defparam ii06427.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06428 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[2]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27]|qx_net ), .f3(
        dummy_1355_), .f4(dummy_1356_), .f5(dummy_1357_), .xy(\ii06428|xy_net ) );
      defparam ii06428.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06429 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[3]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28]|qx_net ), .f3(
        dummy_1358_), .f4(dummy_1359_), .f5(dummy_1360_), .xy(\ii06429|xy_net ) );
      defparam ii06429.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06430 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[2]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1]|qx_net ), .f3(
        dummy_1361_), .f4(dummy_1362_), .f5(dummy_1363_), .xy(\ii06430|xy_net ) );
      defparam ii06430.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06431 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[4]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29]|qx_net ), .f3(
        dummy_1364_), .f4(dummy_1365_), .f5(dummy_1366_), .xy(\ii06431|xy_net ) );
      defparam ii06431.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06432 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[5]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30]|qx_net ), .f3(
        dummy_1367_), .f4(dummy_1368_), .f5(dummy_1369_), .xy(\ii06432|xy_net ) );
      defparam ii06432.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06433 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[6]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31]|qx_net ), .f3(
        dummy_1370_), .f4(dummy_1371_), .f5(dummy_1372_), .xy(\ii06433|xy_net ) );
      defparam ii06433.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06434 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[7]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32]|qx_net ), .f3(
        dummy_1373_), .f4(dummy_1374_), .f5(dummy_1375_), .xy(\ii06434|xy_net ) );
      defparam ii06434.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06435 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[8]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33]|qx_net ), .f3(
        dummy_1376_), .f4(dummy_1377_), .f5(dummy_1378_), .xy(\ii06435|xy_net ) );
      defparam ii06435.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06436 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[9]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34]|qx_net ), .f3(
        dummy_1379_), .f4(dummy_1380_), .f5(dummy_1381_), .xy(\ii06436|xy_net ) );
      defparam ii06436.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06437 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[10]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35]|qx_net ), .f3(
        dummy_1382_), .f4(dummy_1383_), .f5(dummy_1384_), .xy(\ii06437|xy_net ) );
      defparam ii06437.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06438 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[11]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36]|qx_net ), .f3(
        dummy_1385_), .f4(dummy_1386_), .f5(dummy_1387_), .xy(\ii06438|xy_net ) );
      defparam ii06438.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06439 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[12]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37]|qx_net ), .f3(
        dummy_1388_), .f4(dummy_1389_), .f5(dummy_1390_), .xy(\ii06439|xy_net ) );
      defparam ii06439.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06440 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[3]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2]|qx_net ), .f3(
        dummy_1391_), .f4(dummy_1392_), .f5(dummy_1393_), .xy(\ii06440|xy_net ) );
      defparam ii06440.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06441 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[4]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3]|qx_net ), .f3(
        dummy_1394_), .f4(dummy_1395_), .f5(dummy_1396_), .xy(\ii06441|xy_net ) );
      defparam ii06441.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06442 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[5]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4]|qx_net ), .f3(
        dummy_1397_), .f4(dummy_1398_), .f5(dummy_1399_), .xy(\ii06442|xy_net ) );
      defparam ii06442.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06443 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[6]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5]|qx_net ), .f3(
        dummy_1400_), .f4(dummy_1401_), .f5(dummy_1402_), .xy(\ii06443|xy_net ) );
      defparam ii06443.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06444 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[7]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6]|qx_net ), .f3(
        dummy_1403_), .f4(dummy_1404_), .f5(dummy_1405_), .xy(\ii06444|xy_net ) );
      defparam ii06444.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06445 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[8]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7]|qx_net ), .f3(
        dummy_1406_), .f4(dummy_1407_), .f5(dummy_1408_), .xy(\ii06445|xy_net ) );
      defparam ii06445.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06446 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[9]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8]|qx_net ), .f3(
        dummy_1409_), .f4(dummy_1410_), .f5(dummy_1411_), .xy(\ii06446|xy_net ) );
      defparam ii06446.config_data = 64'hE2E2E2E2E2E2E2E2;
    LUT6 ii06447 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[1]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net ), .f3(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4]|qx_net ), .f4(
        dummy_1412_), .f5(dummy_1413_), .xy(\ii06447|xy_net ) );
      defparam ii06447.config_data = 64'h8000800080008000;
    LUT6 ii06448 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net ), 
        .f2(dummy_1414_), .f3(dummy_1415_), .f4(dummy_1416_), .f5(dummy_1417_), 
        .xy(\ii06448|xy_net ) );
      defparam ii06448.config_data = 64'h4444444444444444;
    LUT6 ii06449 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[1]_net ), 
        .f1(\u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net ), .f2(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3]|qx_net ), .f3(
        dummy_1418_), .f4(dummy_1419_), .f5(dummy_1420_), .xy(\ii06449|xy_net ) );
      defparam ii06449.config_data = 64'h8080808080808080;
    LUT6 ii06450 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), 
        .f1(\u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9]|qx_net ), 
        .f2(\u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .f3(dummy_1421_), .f4(dummy_1422_), .f5(dummy_1423_), .xy(
        \ii06450|xy_net ) );
      defparam ii06450.config_data = 64'hD8D8D8D8D8D8D8D8;
    LUT6 ii06451 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), 
        .f1(\u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg|qx_net ), 
        .f3(dummy_1424_), .f4(dummy_1425_), .f5(dummy_1426_), .xy(
        \ii06451|xy_net ) );
      defparam ii06451.config_data = 64'hD8D8D8D8D8D8D8D8;
    LUT6 ii06452 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), 
        .f1(\u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net ), 
        .f3(dummy_1427_), .f4(dummy_1428_), .f5(dummy_1429_), .xy(
        \ii06452|xy_net ) );
      defparam ii06452.config_data = 64'hD8D8D8D8D8D8D8D8;
    LUT6 ii06453 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), 
        .f1(\u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net ), 
        .f3(dummy_1430_), .f4(dummy_1431_), .f5(dummy_1432_), .xy(
        \ii06453|xy_net ) );
      defparam ii06453.config_data = 64'hD8D8D8D8D8D8D8D8;
    LUT6 ii06454 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), 
        .f1(\u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net ), 
        .f3(dummy_1433_), .f4(dummy_1434_), .f5(dummy_1435_), .xy(
        \ii06454|xy_net ) );
      defparam ii06454.config_data = 64'hD8D8D8D8D8D8D8D8;
    LUT6 ii06455 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), 
        .f1(\u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net ), 
        .f3(dummy_1436_), .f4(dummy_1437_), .f5(dummy_1438_), .xy(
        \ii06455|xy_net ) );
      defparam ii06455.config_data = 64'hD8D8D8D8D8D8D8D8;
    LUT6 ii06456 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), 
        .f1(\u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net ), 
        .f3(dummy_1439_), .f4(dummy_1440_), .f5(dummy_1441_), .xy(
        \ii06456|xy_net ) );
      defparam ii06456.config_data = 64'hD8D8D8D8D8D8D8D8;
    LUT6 ii06457 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), 
        .f1(\u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net ), 
        .f3(dummy_1442_), .f4(dummy_1443_), .f5(dummy_1444_), .xy(
        \ii06457|xy_net ) );
      defparam ii06457.config_data = 64'hD8D8D8D8D8D8D8D8;
    LUT6 ii06458 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), 
        .f1(\u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net ), 
        .f3(dummy_1445_), .f4(dummy_1446_), .f5(dummy_1447_), .xy(
        \ii06458|xy_net ) );
      defparam ii06458.config_data = 64'hD8D8D8D8D8D8D8D8;
    LUT6 ii06459 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), 
        .f1(\u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net ), 
        .f3(dummy_1448_), .f4(dummy_1449_), .f5(dummy_1450_), .xy(
        \ii06459|xy_net ) );
      defparam ii06459.config_data = 64'hD8D8D8D8D8D8D8D8;
    LUT6 ii06460 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), 
        .f1(\u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8]|qx_net ), 
        .f2(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net ), 
        .f3(dummy_1451_), .f4(dummy_1452_), .f5(dummy_1453_), .xy(
        \ii06460|xy_net ) );
      defparam ii06460.config_data = 64'hD8D8D8D8D8D8D8D8;
    LUT6 ii06461 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg|qx_net ), 
        .f2(\u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .f3(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg|qx_net ), 
        .f4(dummy_1454_), .f5(dummy_1455_), .xy(\ii06461|xy_net ) );
      defparam ii06461.config_data = 64'hCCCECCCECCCECCCE;
    LUT6 ii06487 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net ), 
        .f1(dummy_1456_), .f2(dummy_1457_), .f3(dummy_1458_), .f4(dummy_1459_), 
        .f5(dummy_1460_), .xy(\ii06487|xy_net ) );
      defparam ii06487.config_data = 64'h5555555555555555;
    LUT6 ii06488 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg|qx_net ), 
        .f1(\u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .f2(dummy_1461_), .f3(dummy_1462_), .f4(dummy_1463_), .f5(dummy_1464_), 
        .xy(\ii06488|xy_net ) );
      defparam ii06488.config_data = 64'h2222222222222222;
    LUT6 ii06560 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg|qx_net ), 
        .f1(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg|qx_net ), 
        .f2(dummy_1465_), .f3(dummy_1466_), .f4(dummy_1467_), .f5(dummy_1468_), 
        .xy(\ii06560|xy_net ) );
      defparam ii06560.config_data = 64'hEEEEEEEEEEEEEEEE;
    LUT6 ii06561 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net ), 
        .f1(dummy_1469_), .f2(dummy_1470_), .f3(dummy_1471_), .f4(dummy_1472_), 
        .f5(dummy_1473_), .xy(\ii06561|xy_net ) );
      defparam ii06561.config_data = 64'h5555555555555555;
    LUT6 ii06562 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[0]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_update_net ), .f2(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1]|qx_net ), .f3(
        dummy_1474_), .f4(dummy_1475_), .f5(dummy_1476_), .xy(\ii06562|xy_net ) );
      defparam ii06562.config_data = 64'h8080808080808080;
    LUT6 ii06585 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net ), 
        .f1(dummy_1477_), .f2(dummy_1478_), .f3(dummy_1479_), .f4(dummy_1480_), 
        .f5(dummy_1481_), .xy(\ii06585|xy_net ) );
      defparam ii06585.config_data = 64'h5555555555555555;
    LUT6 ii06586 ( .f0(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .f1(\u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net ), 
        .f2(dummy_1482_), .f3(dummy_1483_), .f4(dummy_1484_), .f5(dummy_1485_), 
        .xy(\ii06586|xy_net ) );
      defparam ii06586.config_data = 64'h4444444444444444;
    LUT6 ii06587 ( .f0(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[0]_net ), 
        .f1(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), .f2(
        dummy_1486_), .f3(dummy_1487_), .f4(dummy_1488_), .f5(dummy_1489_), .xy(
        \ii06587|xy_net ) );
      defparam ii06587.config_data = 64'h8888888888888888;
    SIO io_CLK_12M_inst ( .PAD(CLK_12M), .clk_en(dummy_1490_), .f_id( { dummy_1491_, dummy_1492_
         } ), .fclk(dummy_1493_), .od( { dummy_1494_, dummy_1495_ } ), .oen(
        dummy_1496_), .rstn(dummy_1497_), .setn(dummy_1498_) );
      defparam io_CLK_12M_inst.KEEP = 0;
      defparam io_CLK_12M_inst.NDR = 0;
      defparam io_CLK_12M_inst.NS_LV = 3;
      defparam io_CLK_12M_inst.PDR = 0;
      defparam io_CLK_12M_inst.RX_DIG_EN = 1;
      defparam io_CLK_12M_inst.VPCI_EN = 0;
      defparam io_CLK_12M_inst.OEN_SEL = 0;
      defparam io_CLK_12M_inst.OUT_SEL = 0;
      defparam io_CLK_12M_inst.CLK_INV = 0;
      defparam io_CLK_12M_inst.FCLK_GATE_EN = 0;
      defparam io_CLK_12M_inst.SETN_INV = 0;
      defparam io_CLK_12M_inst.SETN_SYNC = 0;
      defparam io_CLK_12M_inst.RSTN_INV = 0;
      defparam io_CLK_12M_inst.RSTN_SYNC = 0;
      defparam io_CLK_12M_inst.OEN_SETN_EN = 0;
      defparam io_CLK_12M_inst.OD_SETN_EN = 0;
      defparam io_CLK_12M_inst.ID_SETN_EN = 0;
      defparam io_CLK_12M_inst.OEN_RSTN_EN = 0;
      defparam io_CLK_12M_inst.OD_RSTN_EN = 0;
      defparam io_CLK_12M_inst.ID_RSTN_EN = 0;
      defparam io_CLK_12M_inst.FOEN_SEL = 0;
      defparam io_CLK_12M_inst.FOUT_SEL = 0;
      defparam io_CLK_12M_inst.FIN_SEL = 0;
      defparam io_CLK_12M_inst.DDR_EN = 0;
      defparam io_CLK_12M_inst.DDR_REG_EN = 0;
      defparam io_CLK_12M_inst.DDR_PREG_EN = 0;
      defparam io_CLK_12M_inst.DDR_NREG_EN = 0;
      defparam io_CLK_12M_inst.is_clk_io = "false";
    SIO io_CLK_25M_inst ( .PAD(CLK_25M), .clk_en(dummy_1499_), .f_id( { dummy_1500_, 
        \io_CLK_25M_inst|f_id[0]_net  } ), .fclk(dummy_1501_), .od( { dummy_1502_, dummy_1503_
         } ), .oen(dummy_1504_), .rstn(dummy_1505_), .setn(dummy_1506_) );
      defparam io_CLK_25M_inst.KEEP = 0;
      defparam io_CLK_25M_inst.NDR = 0;
      defparam io_CLK_25M_inst.NS_LV = 3;
      defparam io_CLK_25M_inst.PDR = 0;
      defparam io_CLK_25M_inst.RX_DIG_EN = 1;
      defparam io_CLK_25M_inst.VPCI_EN = 0;
      defparam io_CLK_25M_inst.OEN_SEL = 0;
      defparam io_CLK_25M_inst.OUT_SEL = 0;
      defparam io_CLK_25M_inst.CLK_INV = 0;
      defparam io_CLK_25M_inst.FCLK_GATE_EN = 0;
      defparam io_CLK_25M_inst.SETN_INV = 0;
      defparam io_CLK_25M_inst.SETN_SYNC = 0;
      defparam io_CLK_25M_inst.RSTN_INV = 0;
      defparam io_CLK_25M_inst.RSTN_SYNC = 0;
      defparam io_CLK_25M_inst.OEN_SETN_EN = 0;
      defparam io_CLK_25M_inst.OD_SETN_EN = 0;
      defparam io_CLK_25M_inst.ID_SETN_EN = 0;
      defparam io_CLK_25M_inst.OEN_RSTN_EN = 0;
      defparam io_CLK_25M_inst.OD_RSTN_EN = 0;
      defparam io_CLK_25M_inst.ID_RSTN_EN = 0;
      defparam io_CLK_25M_inst.FOEN_SEL = 0;
      defparam io_CLK_25M_inst.FOUT_SEL = 0;
      defparam io_CLK_25M_inst.FIN_SEL = 0;
      defparam io_CLK_25M_inst.DDR_EN = 0;
      defparam io_CLK_25M_inst.DDR_REG_EN = 0;
      defparam io_CLK_25M_inst.DDR_PREG_EN = 0;
      defparam io_CLK_25M_inst.DDR_NREG_EN = 0;
      defparam io_CLK_25M_inst.is_clk_io = "false";
    SIO io_RST_N_inst ( .PAD(RST_N), .clk_en(dummy_1507_), .f_id( { dummy_1508_, 
        \io_RST_N_inst|f_id[0]_net  } ), .fclk(dummy_1509_), .od( { dummy_1510_, dummy_1511_
         } ), .oen(dummy_1512_), .rstn(dummy_1513_), .setn(dummy_1514_) );
      defparam io_RST_N_inst.KEEP = 0;
      defparam io_RST_N_inst.NDR = 0;
      defparam io_RST_N_inst.NS_LV = 3;
      defparam io_RST_N_inst.PDR = 0;
      defparam io_RST_N_inst.RX_DIG_EN = 1;
      defparam io_RST_N_inst.VPCI_EN = 0;
      defparam io_RST_N_inst.OEN_SEL = 0;
      defparam io_RST_N_inst.OUT_SEL = 0;
      defparam io_RST_N_inst.CLK_INV = 0;
      defparam io_RST_N_inst.FCLK_GATE_EN = 0;
      defparam io_RST_N_inst.SETN_INV = 0;
      defparam io_RST_N_inst.SETN_SYNC = 0;
      defparam io_RST_N_inst.RSTN_INV = 0;
      defparam io_RST_N_inst.RSTN_SYNC = 0;
      defparam io_RST_N_inst.OEN_SETN_EN = 0;
      defparam io_RST_N_inst.OD_SETN_EN = 0;
      defparam io_RST_N_inst.ID_SETN_EN = 0;
      defparam io_RST_N_inst.OEN_RSTN_EN = 0;
      defparam io_RST_N_inst.OD_RSTN_EN = 0;
      defparam io_RST_N_inst.ID_RSTN_EN = 0;
      defparam io_RST_N_inst.FOEN_SEL = 0;
      defparam io_RST_N_inst.FOUT_SEL = 0;
      defparam io_RST_N_inst.FIN_SEL = 0;
      defparam io_RST_N_inst.DDR_EN = 0;
      defparam io_RST_N_inst.DDR_REG_EN = 0;
      defparam io_RST_N_inst.DDR_PREG_EN = 0;
      defparam io_RST_N_inst.DDR_NREG_EN = 0;
      defparam io_RST_N_inst.is_clk_io = "false";
    SIO io_i2c0_scl_inst ( .PAD(i2c0_scl), .clk_en(dummy_1515_), .f_id( { dummy_1516_, dummy_1517_
         } ), .fclk(dummy_1518_), .od( { dummy_1519_, dummy_1520_ } ), .oen(
        dummy_1521_), .rstn(dummy_1522_), .setn(dummy_1523_) );
      defparam io_i2c0_scl_inst.KEEP = 0;
      defparam io_i2c0_scl_inst.NDR = 15;
      defparam io_i2c0_scl_inst.NS_LV = 3;
      defparam io_i2c0_scl_inst.PDR = 15;
      defparam io_i2c0_scl_inst.RX_DIG_EN = 1;
      defparam io_i2c0_scl_inst.VPCI_EN = 0;
      defparam io_i2c0_scl_inst.OEN_SEL = 0;
      defparam io_i2c0_scl_inst.OUT_SEL = 0;
      defparam io_i2c0_scl_inst.CLK_INV = 0;
      defparam io_i2c0_scl_inst.FCLK_GATE_EN = 0;
      defparam io_i2c0_scl_inst.SETN_INV = 0;
      defparam io_i2c0_scl_inst.SETN_SYNC = 0;
      defparam io_i2c0_scl_inst.RSTN_INV = 0;
      defparam io_i2c0_scl_inst.RSTN_SYNC = 0;
      defparam io_i2c0_scl_inst.OEN_SETN_EN = 0;
      defparam io_i2c0_scl_inst.OD_SETN_EN = 0;
      defparam io_i2c0_scl_inst.ID_SETN_EN = 0;
      defparam io_i2c0_scl_inst.OEN_RSTN_EN = 0;
      defparam io_i2c0_scl_inst.OD_RSTN_EN = 0;
      defparam io_i2c0_scl_inst.ID_RSTN_EN = 0;
      defparam io_i2c0_scl_inst.FOEN_SEL = 0;
      defparam io_i2c0_scl_inst.FOUT_SEL = 0;
      defparam io_i2c0_scl_inst.FIN_SEL = 0;
      defparam io_i2c0_scl_inst.DDR_EN = 0;
      defparam io_i2c0_scl_inst.DDR_REG_EN = 0;
      defparam io_i2c0_scl_inst.DDR_PREG_EN = 0;
      defparam io_i2c0_scl_inst.DDR_NREG_EN = 0;
      defparam io_i2c0_scl_inst.is_clk_io = "false";
    SIO io_i2c0_sda_inst ( .PAD(i2c0_sda), .clk_en(dummy_1524_), .f_id( { dummy_1525_, dummy_1526_
         } ), .fclk(dummy_1527_), .od( { dummy_1528_, dummy_1529_ } ), .oen(
        dummy_1530_), .rstn(dummy_1531_), .setn(dummy_1532_) );
      defparam io_i2c0_sda_inst.KEEP = 0;
      defparam io_i2c0_sda_inst.NDR = 15;
      defparam io_i2c0_sda_inst.NS_LV = 3;
      defparam io_i2c0_sda_inst.PDR = 15;
      defparam io_i2c0_sda_inst.RX_DIG_EN = 1;
      defparam io_i2c0_sda_inst.VPCI_EN = 0;
      defparam io_i2c0_sda_inst.OEN_SEL = 0;
      defparam io_i2c0_sda_inst.OUT_SEL = 0;
      defparam io_i2c0_sda_inst.CLK_INV = 0;
      defparam io_i2c0_sda_inst.FCLK_GATE_EN = 0;
      defparam io_i2c0_sda_inst.SETN_INV = 0;
      defparam io_i2c0_sda_inst.SETN_SYNC = 0;
      defparam io_i2c0_sda_inst.RSTN_INV = 0;
      defparam io_i2c0_sda_inst.RSTN_SYNC = 0;
      defparam io_i2c0_sda_inst.OEN_SETN_EN = 0;
      defparam io_i2c0_sda_inst.OD_SETN_EN = 0;
      defparam io_i2c0_sda_inst.ID_SETN_EN = 0;
      defparam io_i2c0_sda_inst.OEN_RSTN_EN = 0;
      defparam io_i2c0_sda_inst.OD_RSTN_EN = 0;
      defparam io_i2c0_sda_inst.ID_RSTN_EN = 0;
      defparam io_i2c0_sda_inst.FOEN_SEL = 0;
      defparam io_i2c0_sda_inst.FOUT_SEL = 0;
      defparam io_i2c0_sda_inst.FIN_SEL = 0;
      defparam io_i2c0_sda_inst.DDR_EN = 0;
      defparam io_i2c0_sda_inst.DDR_REG_EN = 0;
      defparam io_i2c0_sda_inst.DDR_PREG_EN = 0;
      defparam io_i2c0_sda_inst.DDR_NREG_EN = 0;
      defparam io_i2c0_sda_inst.is_clk_io = "false";
    SIO io_jtag_tck_inst ( .PAD(jtag_tck), .clk_en(dummy_1533_), .f_id( { dummy_1534_, dummy_1535_
         } ), .fclk(dummy_1536_), .od( { dummy_1537_, dummy_1538_ } ), .oen(
        dummy_1539_), .rstn(dummy_1540_), .setn(dummy_1541_) );
      defparam io_jtag_tck_inst.KEEP = 0;
      defparam io_jtag_tck_inst.NDR = 0;
      defparam io_jtag_tck_inst.NS_LV = 3;
      defparam io_jtag_tck_inst.PDR = 0;
      defparam io_jtag_tck_inst.RX_DIG_EN = 1;
      defparam io_jtag_tck_inst.VPCI_EN = 0;
      defparam io_jtag_tck_inst.OEN_SEL = 0;
      defparam io_jtag_tck_inst.OUT_SEL = 0;
      defparam io_jtag_tck_inst.CLK_INV = 0;
      defparam io_jtag_tck_inst.FCLK_GATE_EN = 0;
      defparam io_jtag_tck_inst.SETN_INV = 0;
      defparam io_jtag_tck_inst.SETN_SYNC = 0;
      defparam io_jtag_tck_inst.RSTN_INV = 0;
      defparam io_jtag_tck_inst.RSTN_SYNC = 0;
      defparam io_jtag_tck_inst.OEN_SETN_EN = 0;
      defparam io_jtag_tck_inst.OD_SETN_EN = 0;
      defparam io_jtag_tck_inst.ID_SETN_EN = 0;
      defparam io_jtag_tck_inst.OEN_RSTN_EN = 0;
      defparam io_jtag_tck_inst.OD_RSTN_EN = 0;
      defparam io_jtag_tck_inst.ID_RSTN_EN = 0;
      defparam io_jtag_tck_inst.FOEN_SEL = 0;
      defparam io_jtag_tck_inst.FOUT_SEL = 0;
      defparam io_jtag_tck_inst.FIN_SEL = 0;
      defparam io_jtag_tck_inst.DDR_EN = 0;
      defparam io_jtag_tck_inst.DDR_REG_EN = 0;
      defparam io_jtag_tck_inst.DDR_PREG_EN = 0;
      defparam io_jtag_tck_inst.DDR_NREG_EN = 0;
      defparam io_jtag_tck_inst.is_clk_io = "false";
    SIO io_jtag_tdi_inst ( .PAD(jtag_tdi), .clk_en(dummy_1542_), .f_id( { dummy_1543_, dummy_1544_
         } ), .fclk(dummy_1545_), .od( { dummy_1546_, dummy_1547_ } ), .oen(
        dummy_1548_), .rstn(dummy_1549_), .setn(dummy_1550_) );
      defparam io_jtag_tdi_inst.KEEP = 0;
      defparam io_jtag_tdi_inst.NDR = 0;
      defparam io_jtag_tdi_inst.NS_LV = 3;
      defparam io_jtag_tdi_inst.PDR = 0;
      defparam io_jtag_tdi_inst.RX_DIG_EN = 1;
      defparam io_jtag_tdi_inst.VPCI_EN = 0;
      defparam io_jtag_tdi_inst.OEN_SEL = 0;
      defparam io_jtag_tdi_inst.OUT_SEL = 0;
      defparam io_jtag_tdi_inst.CLK_INV = 0;
      defparam io_jtag_tdi_inst.FCLK_GATE_EN = 0;
      defparam io_jtag_tdi_inst.SETN_INV = 0;
      defparam io_jtag_tdi_inst.SETN_SYNC = 0;
      defparam io_jtag_tdi_inst.RSTN_INV = 0;
      defparam io_jtag_tdi_inst.RSTN_SYNC = 0;
      defparam io_jtag_tdi_inst.OEN_SETN_EN = 0;
      defparam io_jtag_tdi_inst.OD_SETN_EN = 0;
      defparam io_jtag_tdi_inst.ID_SETN_EN = 0;
      defparam io_jtag_tdi_inst.OEN_RSTN_EN = 0;
      defparam io_jtag_tdi_inst.OD_RSTN_EN = 0;
      defparam io_jtag_tdi_inst.ID_RSTN_EN = 0;
      defparam io_jtag_tdi_inst.FOEN_SEL = 0;
      defparam io_jtag_tdi_inst.FOUT_SEL = 0;
      defparam io_jtag_tdi_inst.FIN_SEL = 0;
      defparam io_jtag_tdi_inst.DDR_EN = 0;
      defparam io_jtag_tdi_inst.DDR_REG_EN = 0;
      defparam io_jtag_tdi_inst.DDR_PREG_EN = 0;
      defparam io_jtag_tdi_inst.DDR_NREG_EN = 0;
      defparam io_jtag_tdi_inst.is_clk_io = "false";
    SIO io_jtag_tdo_inst ( .PAD(jtag_tdo), .clk_en(dummy_1551_), .f_id( { dummy_1552_, dummy_1553_
         } ), .fclk(dummy_1554_), .od( { dummy_1555_, dummy_1556_ } ), .oen(
        dummy_1557_), .rstn(dummy_1558_), .setn(dummy_1559_) );
      defparam io_jtag_tdo_inst.KEEP = 0;
      defparam io_jtag_tdo_inst.NDR = 15;
      defparam io_jtag_tdo_inst.NS_LV = 3;
      defparam io_jtag_tdo_inst.PDR = 15;
      defparam io_jtag_tdo_inst.RX_DIG_EN = 0;
      defparam io_jtag_tdo_inst.VPCI_EN = 0;
      defparam io_jtag_tdo_inst.OEN_SEL = 1;
      defparam io_jtag_tdo_inst.OUT_SEL = 1;
      defparam io_jtag_tdo_inst.CLK_INV = 0;
      defparam io_jtag_tdo_inst.FCLK_GATE_EN = 0;
      defparam io_jtag_tdo_inst.SETN_INV = 0;
      defparam io_jtag_tdo_inst.SETN_SYNC = 0;
      defparam io_jtag_tdo_inst.RSTN_INV = 0;
      defparam io_jtag_tdo_inst.RSTN_SYNC = 0;
      defparam io_jtag_tdo_inst.OEN_SETN_EN = 0;
      defparam io_jtag_tdo_inst.OD_SETN_EN = 0;
      defparam io_jtag_tdo_inst.ID_SETN_EN = 0;
      defparam io_jtag_tdo_inst.OEN_RSTN_EN = 0;
      defparam io_jtag_tdo_inst.OD_RSTN_EN = 0;
      defparam io_jtag_tdo_inst.ID_RSTN_EN = 0;
      defparam io_jtag_tdo_inst.FOEN_SEL = 0;
      defparam io_jtag_tdo_inst.FOUT_SEL = 0;
      defparam io_jtag_tdo_inst.FIN_SEL = 0;
      defparam io_jtag_tdo_inst.DDR_EN = 0;
      defparam io_jtag_tdo_inst.DDR_REG_EN = 0;
      defparam io_jtag_tdo_inst.DDR_PREG_EN = 0;
      defparam io_jtag_tdo_inst.DDR_NREG_EN = 0;
      defparam io_jtag_tdo_inst.is_clk_io = "false";
    SIO io_jtag_tms_inst ( .PAD(jtag_tms), .clk_en(dummy_1560_), .f_id( { dummy_1561_, dummy_1562_
         } ), .fclk(dummy_1563_), .od( { dummy_1564_, dummy_1565_ } ), .oen(
        dummy_1566_), .rstn(dummy_1567_), .setn(dummy_1568_) );
      defparam io_jtag_tms_inst.KEEP = 0;
      defparam io_jtag_tms_inst.NDR = 0;
      defparam io_jtag_tms_inst.NS_LV = 3;
      defparam io_jtag_tms_inst.PDR = 0;
      defparam io_jtag_tms_inst.RX_DIG_EN = 1;
      defparam io_jtag_tms_inst.VPCI_EN = 0;
      defparam io_jtag_tms_inst.OEN_SEL = 0;
      defparam io_jtag_tms_inst.OUT_SEL = 0;
      defparam io_jtag_tms_inst.CLK_INV = 0;
      defparam io_jtag_tms_inst.FCLK_GATE_EN = 0;
      defparam io_jtag_tms_inst.SETN_INV = 0;
      defparam io_jtag_tms_inst.SETN_SYNC = 0;
      defparam io_jtag_tms_inst.RSTN_INV = 0;
      defparam io_jtag_tms_inst.RSTN_SYNC = 0;
      defparam io_jtag_tms_inst.OEN_SETN_EN = 0;
      defparam io_jtag_tms_inst.OD_SETN_EN = 0;
      defparam io_jtag_tms_inst.ID_SETN_EN = 0;
      defparam io_jtag_tms_inst.OEN_RSTN_EN = 0;
      defparam io_jtag_tms_inst.OD_RSTN_EN = 0;
      defparam io_jtag_tms_inst.ID_RSTN_EN = 0;
      defparam io_jtag_tms_inst.FOEN_SEL = 0;
      defparam io_jtag_tms_inst.FOUT_SEL = 0;
      defparam io_jtag_tms_inst.FIN_SEL = 0;
      defparam io_jtag_tms_inst.DDR_EN = 0;
      defparam io_jtag_tms_inst.DDR_REG_EN = 0;
      defparam io_jtag_tms_inst.DDR_PREG_EN = 0;
      defparam io_jtag_tms_inst.DDR_NREG_EN = 0;
      defparam io_jtag_tms_inst.is_clk_io = "false";
    SIO io_led_0__inst ( .PAD(led[0]), .clk_en(dummy_1569_), .f_id( { dummy_1570_, dummy_1571_
         } ), .fclk(dummy_1572_), .od( { dummy_1573_, dummy_1574_ } ), .oen(
        dummy_1575_), .rstn(dummy_1576_), .setn(dummy_1577_) );
      defparam io_led_0__inst.KEEP = 0;
      defparam io_led_0__inst.NDR = 15;
      defparam io_led_0__inst.NS_LV = 3;
      defparam io_led_0__inst.PDR = 15;
      defparam io_led_0__inst.RX_DIG_EN = 0;
      defparam io_led_0__inst.VPCI_EN = 0;
      defparam io_led_0__inst.OEN_SEL = 1;
      defparam io_led_0__inst.OUT_SEL = 1;
      defparam io_led_0__inst.CLK_INV = 0;
      defparam io_led_0__inst.FCLK_GATE_EN = 0;
      defparam io_led_0__inst.SETN_INV = 0;
      defparam io_led_0__inst.SETN_SYNC = 0;
      defparam io_led_0__inst.RSTN_INV = 0;
      defparam io_led_0__inst.RSTN_SYNC = 0;
      defparam io_led_0__inst.OEN_SETN_EN = 0;
      defparam io_led_0__inst.OD_SETN_EN = 0;
      defparam io_led_0__inst.ID_SETN_EN = 0;
      defparam io_led_0__inst.OEN_RSTN_EN = 0;
      defparam io_led_0__inst.OD_RSTN_EN = 0;
      defparam io_led_0__inst.ID_RSTN_EN = 0;
      defparam io_led_0__inst.FOEN_SEL = 0;
      defparam io_led_0__inst.FOUT_SEL = 0;
      defparam io_led_0__inst.FIN_SEL = 0;
      defparam io_led_0__inst.DDR_EN = 0;
      defparam io_led_0__inst.DDR_REG_EN = 0;
      defparam io_led_0__inst.DDR_PREG_EN = 0;
      defparam io_led_0__inst.DDR_NREG_EN = 0;
      defparam io_led_0__inst.is_clk_io = "false";
    SIO io_led_1__inst ( .PAD(led[1]), .clk_en(dummy_1578_), .f_id( { dummy_1579_, dummy_1580_
         } ), .fclk(dummy_1581_), .od( { dummy_1582_, dummy_1583_ } ), .oen(
        dummy_1584_), .rstn(dummy_1585_), .setn(dummy_1586_) );
      defparam io_led_1__inst.KEEP = 0;
      defparam io_led_1__inst.NDR = 15;
      defparam io_led_1__inst.NS_LV = 3;
      defparam io_led_1__inst.PDR = 15;
      defparam io_led_1__inst.RX_DIG_EN = 0;
      defparam io_led_1__inst.VPCI_EN = 0;
      defparam io_led_1__inst.OEN_SEL = 1;
      defparam io_led_1__inst.OUT_SEL = 1;
      defparam io_led_1__inst.CLK_INV = 0;
      defparam io_led_1__inst.FCLK_GATE_EN = 0;
      defparam io_led_1__inst.SETN_INV = 0;
      defparam io_led_1__inst.SETN_SYNC = 0;
      defparam io_led_1__inst.RSTN_INV = 0;
      defparam io_led_1__inst.RSTN_SYNC = 0;
      defparam io_led_1__inst.OEN_SETN_EN = 0;
      defparam io_led_1__inst.OD_SETN_EN = 0;
      defparam io_led_1__inst.ID_SETN_EN = 0;
      defparam io_led_1__inst.OEN_RSTN_EN = 0;
      defparam io_led_1__inst.OD_RSTN_EN = 0;
      defparam io_led_1__inst.ID_RSTN_EN = 0;
      defparam io_led_1__inst.FOEN_SEL = 0;
      defparam io_led_1__inst.FOUT_SEL = 0;
      defparam io_led_1__inst.FIN_SEL = 0;
      defparam io_led_1__inst.DDR_EN = 0;
      defparam io_led_1__inst.DDR_REG_EN = 0;
      defparam io_led_1__inst.DDR_PREG_EN = 0;
      defparam io_led_1__inst.DDR_NREG_EN = 0;
      defparam io_led_1__inst.is_clk_io = "false";
    SIO io_led_2__inst ( .PAD(led[2]), .clk_en(dummy_1587_), .f_id( { dummy_1588_, dummy_1589_
         } ), .fclk(dummy_1590_), .od( { dummy_1591_, dummy_1592_ } ), .oen(
        dummy_1593_), .rstn(dummy_1594_), .setn(dummy_1595_) );
      defparam io_led_2__inst.KEEP = 0;
      defparam io_led_2__inst.NDR = 15;
      defparam io_led_2__inst.NS_LV = 3;
      defparam io_led_2__inst.PDR = 15;
      defparam io_led_2__inst.RX_DIG_EN = 0;
      defparam io_led_2__inst.VPCI_EN = 0;
      defparam io_led_2__inst.OEN_SEL = 1;
      defparam io_led_2__inst.OUT_SEL = 1;
      defparam io_led_2__inst.CLK_INV = 0;
      defparam io_led_2__inst.FCLK_GATE_EN = 0;
      defparam io_led_2__inst.SETN_INV = 0;
      defparam io_led_2__inst.SETN_SYNC = 0;
      defparam io_led_2__inst.RSTN_INV = 0;
      defparam io_led_2__inst.RSTN_SYNC = 0;
      defparam io_led_2__inst.OEN_SETN_EN = 0;
      defparam io_led_2__inst.OD_SETN_EN = 0;
      defparam io_led_2__inst.ID_SETN_EN = 0;
      defparam io_led_2__inst.OEN_RSTN_EN = 0;
      defparam io_led_2__inst.OD_RSTN_EN = 0;
      defparam io_led_2__inst.ID_RSTN_EN = 0;
      defparam io_led_2__inst.FOEN_SEL = 0;
      defparam io_led_2__inst.FOUT_SEL = 0;
      defparam io_led_2__inst.FIN_SEL = 0;
      defparam io_led_2__inst.DDR_EN = 0;
      defparam io_led_2__inst.DDR_REG_EN = 0;
      defparam io_led_2__inst.DDR_PREG_EN = 0;
      defparam io_led_2__inst.DDR_NREG_EN = 0;
      defparam io_led_2__inst.is_clk_io = "false";
    SIO io_led_3__inst ( .PAD(led[3]), .clk_en(dummy_1596_), .f_id( { dummy_1597_, dummy_1598_
         } ), .fclk(dummy_1599_), .od( { dummy_1600_, 
        \led_ctrl_ins_tem_led_reg|qx_net  } ), .oen(dummy_1601_), .rstn(
        dummy_1602_), .setn(dummy_1603_) );
      defparam io_led_3__inst.KEEP = 0;
      defparam io_led_3__inst.NDR = 15;
      defparam io_led_3__inst.NS_LV = 3;
      defparam io_led_3__inst.PDR = 15;
      defparam io_led_3__inst.RX_DIG_EN = 0;
      defparam io_led_3__inst.VPCI_EN = 0;
      defparam io_led_3__inst.OEN_SEL = 1;
      defparam io_led_3__inst.OUT_SEL = 2;
      defparam io_led_3__inst.CLK_INV = 0;
      defparam io_led_3__inst.FCLK_GATE_EN = 0;
      defparam io_led_3__inst.SETN_INV = 0;
      defparam io_led_3__inst.SETN_SYNC = 0;
      defparam io_led_3__inst.RSTN_INV = 0;
      defparam io_led_3__inst.RSTN_SYNC = 0;
      defparam io_led_3__inst.OEN_SETN_EN = 0;
      defparam io_led_3__inst.OD_SETN_EN = 0;
      defparam io_led_3__inst.ID_SETN_EN = 0;
      defparam io_led_3__inst.OEN_RSTN_EN = 0;
      defparam io_led_3__inst.OD_RSTN_EN = 0;
      defparam io_led_3__inst.ID_RSTN_EN = 0;
      defparam io_led_3__inst.FOEN_SEL = 0;
      defparam io_led_3__inst.FOUT_SEL = 0;
      defparam io_led_3__inst.FIN_SEL = 0;
      defparam io_led_3__inst.DDR_EN = 0;
      defparam io_led_3__inst.DDR_REG_EN = 0;
      defparam io_led_3__inst.DDR_PREG_EN = 0;
      defparam io_led_3__inst.DDR_NREG_EN = 0;
      defparam io_led_3__inst.is_clk_io = "false";
    SIO io_spi0_clk_inst ( .PAD(spi0_clk), .clk_en(dummy_1604_), .f_id( { dummy_1605_, dummy_1606_
         } ), .fclk(dummy_1607_), .od( { dummy_1608_, dummy_1609_ } ), .oen(
        dummy_1610_), .rstn(dummy_1611_), .setn(dummy_1612_) );
      defparam io_spi0_clk_inst.KEEP = 0;
      defparam io_spi0_clk_inst.NDR = 15;
      defparam io_spi0_clk_inst.NS_LV = 3;
      defparam io_spi0_clk_inst.PDR = 15;
      defparam io_spi0_clk_inst.RX_DIG_EN = 0;
      defparam io_spi0_clk_inst.VPCI_EN = 0;
      defparam io_spi0_clk_inst.OEN_SEL = 1;
      defparam io_spi0_clk_inst.OUT_SEL = 1;
      defparam io_spi0_clk_inst.CLK_INV = 0;
      defparam io_spi0_clk_inst.FCLK_GATE_EN = 0;
      defparam io_spi0_clk_inst.SETN_INV = 0;
      defparam io_spi0_clk_inst.SETN_SYNC = 0;
      defparam io_spi0_clk_inst.RSTN_INV = 0;
      defparam io_spi0_clk_inst.RSTN_SYNC = 0;
      defparam io_spi0_clk_inst.OEN_SETN_EN = 0;
      defparam io_spi0_clk_inst.OD_SETN_EN = 0;
      defparam io_spi0_clk_inst.ID_SETN_EN = 0;
      defparam io_spi0_clk_inst.OEN_RSTN_EN = 0;
      defparam io_spi0_clk_inst.OD_RSTN_EN = 0;
      defparam io_spi0_clk_inst.ID_RSTN_EN = 0;
      defparam io_spi0_clk_inst.FOEN_SEL = 0;
      defparam io_spi0_clk_inst.FOUT_SEL = 0;
      defparam io_spi0_clk_inst.FIN_SEL = 0;
      defparam io_spi0_clk_inst.DDR_EN = 0;
      defparam io_spi0_clk_inst.DDR_REG_EN = 0;
      defparam io_spi0_clk_inst.DDR_PREG_EN = 0;
      defparam io_spi0_clk_inst.DDR_NREG_EN = 0;
      defparam io_spi0_clk_inst.is_clk_io = "false";
    SIO io_spi0_miso_inst ( .PAD(spi0_miso), .clk_en(dummy_1613_), .f_id( { dummy_1614_, dummy_1615_
         } ), .fclk(dummy_1616_), .od( { dummy_1617_, dummy_1618_ } ), .oen(
        dummy_1619_), .rstn(dummy_1620_), .setn(dummy_1621_) );
      defparam io_spi0_miso_inst.KEEP = 0;
      defparam io_spi0_miso_inst.NDR = 0;
      defparam io_spi0_miso_inst.NS_LV = 3;
      defparam io_spi0_miso_inst.PDR = 0;
      defparam io_spi0_miso_inst.RX_DIG_EN = 1;
      defparam io_spi0_miso_inst.VPCI_EN = 0;
      defparam io_spi0_miso_inst.OEN_SEL = 0;
      defparam io_spi0_miso_inst.OUT_SEL = 0;
      defparam io_spi0_miso_inst.CLK_INV = 0;
      defparam io_spi0_miso_inst.FCLK_GATE_EN = 0;
      defparam io_spi0_miso_inst.SETN_INV = 0;
      defparam io_spi0_miso_inst.SETN_SYNC = 0;
      defparam io_spi0_miso_inst.RSTN_INV = 0;
      defparam io_spi0_miso_inst.RSTN_SYNC = 0;
      defparam io_spi0_miso_inst.OEN_SETN_EN = 0;
      defparam io_spi0_miso_inst.OD_SETN_EN = 0;
      defparam io_spi0_miso_inst.ID_SETN_EN = 0;
      defparam io_spi0_miso_inst.OEN_RSTN_EN = 0;
      defparam io_spi0_miso_inst.OD_RSTN_EN = 0;
      defparam io_spi0_miso_inst.ID_RSTN_EN = 0;
      defparam io_spi0_miso_inst.FOEN_SEL = 0;
      defparam io_spi0_miso_inst.FOUT_SEL = 0;
      defparam io_spi0_miso_inst.FIN_SEL = 0;
      defparam io_spi0_miso_inst.DDR_EN = 0;
      defparam io_spi0_miso_inst.DDR_REG_EN = 0;
      defparam io_spi0_miso_inst.DDR_PREG_EN = 0;
      defparam io_spi0_miso_inst.DDR_NREG_EN = 0;
      defparam io_spi0_miso_inst.is_clk_io = "false";
    SIO io_spi0_mosi_inst ( .PAD(spi0_mosi), .clk_en(dummy_1622_), .f_id( { dummy_1623_, dummy_1624_
         } ), .fclk(dummy_1625_), .od( { dummy_1626_, dummy_1627_ } ), .oen(
        dummy_1628_), .rstn(dummy_1629_), .setn(dummy_1630_) );
      defparam io_spi0_mosi_inst.KEEP = 0;
      defparam io_spi0_mosi_inst.NDR = 15;
      defparam io_spi0_mosi_inst.NS_LV = 3;
      defparam io_spi0_mosi_inst.PDR = 15;
      defparam io_spi0_mosi_inst.RX_DIG_EN = 0;
      defparam io_spi0_mosi_inst.VPCI_EN = 0;
      defparam io_spi0_mosi_inst.OEN_SEL = 1;
      defparam io_spi0_mosi_inst.OUT_SEL = 1;
      defparam io_spi0_mosi_inst.CLK_INV = 0;
      defparam io_spi0_mosi_inst.FCLK_GATE_EN = 0;
      defparam io_spi0_mosi_inst.SETN_INV = 0;
      defparam io_spi0_mosi_inst.SETN_SYNC = 0;
      defparam io_spi0_mosi_inst.RSTN_INV = 0;
      defparam io_spi0_mosi_inst.RSTN_SYNC = 0;
      defparam io_spi0_mosi_inst.OEN_SETN_EN = 0;
      defparam io_spi0_mosi_inst.OD_SETN_EN = 0;
      defparam io_spi0_mosi_inst.ID_SETN_EN = 0;
      defparam io_spi0_mosi_inst.OEN_RSTN_EN = 0;
      defparam io_spi0_mosi_inst.OD_RSTN_EN = 0;
      defparam io_spi0_mosi_inst.ID_RSTN_EN = 0;
      defparam io_spi0_mosi_inst.FOEN_SEL = 0;
      defparam io_spi0_mosi_inst.FOUT_SEL = 0;
      defparam io_spi0_mosi_inst.FIN_SEL = 0;
      defparam io_spi0_mosi_inst.DDR_EN = 0;
      defparam io_spi0_mosi_inst.DDR_REG_EN = 0;
      defparam io_spi0_mosi_inst.DDR_PREG_EN = 0;
      defparam io_spi0_mosi_inst.DDR_NREG_EN = 0;
      defparam io_spi0_mosi_inst.is_clk_io = "false";
    SIO io_spi0_scl_inst ( .PAD(spi0_scl), .clk_en(dummy_1631_), .f_id( { dummy_1632_, dummy_1633_
         } ), .fclk(dummy_1634_), .od( { dummy_1635_, dummy_1636_ } ), .oen(
        dummy_1637_), .rstn(dummy_1638_), .setn(dummy_1639_) );
      defparam io_spi0_scl_inst.KEEP = 0;
      defparam io_spi0_scl_inst.NDR = 15;
      defparam io_spi0_scl_inst.NS_LV = 3;
      defparam io_spi0_scl_inst.PDR = 15;
      defparam io_spi0_scl_inst.RX_DIG_EN = 0;
      defparam io_spi0_scl_inst.VPCI_EN = 0;
      defparam io_spi0_scl_inst.OEN_SEL = 1;
      defparam io_spi0_scl_inst.OUT_SEL = 1;
      defparam io_spi0_scl_inst.CLK_INV = 0;
      defparam io_spi0_scl_inst.FCLK_GATE_EN = 0;
      defparam io_spi0_scl_inst.SETN_INV = 0;
      defparam io_spi0_scl_inst.SETN_SYNC = 0;
      defparam io_spi0_scl_inst.RSTN_INV = 0;
      defparam io_spi0_scl_inst.RSTN_SYNC = 0;
      defparam io_spi0_scl_inst.OEN_SETN_EN = 0;
      defparam io_spi0_scl_inst.OD_SETN_EN = 0;
      defparam io_spi0_scl_inst.ID_SETN_EN = 0;
      defparam io_spi0_scl_inst.OEN_RSTN_EN = 0;
      defparam io_spi0_scl_inst.OD_RSTN_EN = 0;
      defparam io_spi0_scl_inst.ID_RSTN_EN = 0;
      defparam io_spi0_scl_inst.FOEN_SEL = 0;
      defparam io_spi0_scl_inst.FOUT_SEL = 0;
      defparam io_spi0_scl_inst.FIN_SEL = 0;
      defparam io_spi0_scl_inst.DDR_EN = 0;
      defparam io_spi0_scl_inst.DDR_REG_EN = 0;
      defparam io_spi0_scl_inst.DDR_PREG_EN = 0;
      defparam io_spi0_scl_inst.DDR_NREG_EN = 0;
      defparam io_spi0_scl_inst.is_clk_io = "false";
    SIO io_uart0_rxd_inst ( .PAD(uart0_rxd), .clk_en(dummy_1640_), .f_id( { dummy_1641_, dummy_1642_
         } ), .fclk(dummy_1643_), .od( { dummy_1644_, dummy_1645_ } ), .oen(
        dummy_1646_), .rstn(dummy_1647_), .setn(dummy_1648_) );
      defparam io_uart0_rxd_inst.KEEP = 0;
      defparam io_uart0_rxd_inst.NDR = 0;
      defparam io_uart0_rxd_inst.NS_LV = 3;
      defparam io_uart0_rxd_inst.PDR = 0;
      defparam io_uart0_rxd_inst.RX_DIG_EN = 1;
      defparam io_uart0_rxd_inst.VPCI_EN = 0;
      defparam io_uart0_rxd_inst.OEN_SEL = 0;
      defparam io_uart0_rxd_inst.OUT_SEL = 0;
      defparam io_uart0_rxd_inst.CLK_INV = 0;
      defparam io_uart0_rxd_inst.FCLK_GATE_EN = 0;
      defparam io_uart0_rxd_inst.SETN_INV = 0;
      defparam io_uart0_rxd_inst.SETN_SYNC = 0;
      defparam io_uart0_rxd_inst.RSTN_INV = 0;
      defparam io_uart0_rxd_inst.RSTN_SYNC = 0;
      defparam io_uart0_rxd_inst.OEN_SETN_EN = 0;
      defparam io_uart0_rxd_inst.OD_SETN_EN = 0;
      defparam io_uart0_rxd_inst.ID_SETN_EN = 0;
      defparam io_uart0_rxd_inst.OEN_RSTN_EN = 0;
      defparam io_uart0_rxd_inst.OD_RSTN_EN = 0;
      defparam io_uart0_rxd_inst.ID_RSTN_EN = 0;
      defparam io_uart0_rxd_inst.FOEN_SEL = 0;
      defparam io_uart0_rxd_inst.FOUT_SEL = 0;
      defparam io_uart0_rxd_inst.FIN_SEL = 0;
      defparam io_uart0_rxd_inst.DDR_EN = 0;
      defparam io_uart0_rxd_inst.DDR_REG_EN = 0;
      defparam io_uart0_rxd_inst.DDR_PREG_EN = 0;
      defparam io_uart0_rxd_inst.DDR_NREG_EN = 0;
      defparam io_uart0_rxd_inst.is_clk_io = "false";
    SIO io_uart0_txd_inst ( .PAD(uart0_txd), .clk_en(dummy_1649_), .f_id( { dummy_1650_, dummy_1651_
         } ), .fclk(dummy_1652_), .od( { dummy_1653_, dummy_1654_ } ), .oen(
        dummy_1655_), .rstn(dummy_1656_), .setn(dummy_1657_) );
      defparam io_uart0_txd_inst.KEEP = 0;
      defparam io_uart0_txd_inst.NDR = 15;
      defparam io_uart0_txd_inst.NS_LV = 3;
      defparam io_uart0_txd_inst.PDR = 15;
      defparam io_uart0_txd_inst.RX_DIG_EN = 0;
      defparam io_uart0_txd_inst.VPCI_EN = 0;
      defparam io_uart0_txd_inst.OEN_SEL = 1;
      defparam io_uart0_txd_inst.OUT_SEL = 1;
      defparam io_uart0_txd_inst.CLK_INV = 0;
      defparam io_uart0_txd_inst.FCLK_GATE_EN = 0;
      defparam io_uart0_txd_inst.SETN_INV = 0;
      defparam io_uart0_txd_inst.SETN_SYNC = 0;
      defparam io_uart0_txd_inst.RSTN_INV = 0;
      defparam io_uart0_txd_inst.RSTN_SYNC = 0;
      defparam io_uart0_txd_inst.OEN_SETN_EN = 0;
      defparam io_uart0_txd_inst.OD_SETN_EN = 0;
      defparam io_uart0_txd_inst.ID_SETN_EN = 0;
      defparam io_uart0_txd_inst.OEN_RSTN_EN = 0;
      defparam io_uart0_txd_inst.OD_RSTN_EN = 0;
      defparam io_uart0_txd_inst.ID_RSTN_EN = 0;
      defparam io_uart0_txd_inst.FOEN_SEL = 0;
      defparam io_uart0_txd_inst.FOUT_SEL = 0;
      defparam io_uart0_txd_inst.FIN_SEL = 0;
      defparam io_uart0_txd_inst.DDR_EN = 0;
      defparam io_uart0_txd_inst.DDR_REG_EN = 0;
      defparam io_uart0_txd_inst.DDR_PREG_EN = 0;
      defparam io_uart0_txd_inst.DDR_NREG_EN = 0;
      defparam io_uart0_txd_inst.is_clk_io = "false";
    REG \led_ctrl_ins_ctrl_cnt_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05624|xy_net ), 
        .en(dummy_1658_), .qx(\led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[0] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[0] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[0] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[0] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[0] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[0] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[0] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[0] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[0] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[10]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05627|xy_net ), 
        .en(dummy_1659_), .qx(\led_ctrl_ins_ctrl_cnt_reg[10]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[10] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[10] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[10] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[10] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[10] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[10] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[10] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[10] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[10] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[11]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05628|xy_net ), 
        .en(dummy_1660_), .qx(\led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[11] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[11] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[11] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[11] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[11] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[11] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[11] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[11] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[11] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[12]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05630|xy_net ), 
        .en(dummy_1661_), .qx(\led_ctrl_ins_ctrl_cnt_reg[12]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[12] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[12] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[12] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[12] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[12] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[12] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[12] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[12] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[12] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[13]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05632|xy_net ), 
        .en(dummy_1662_), .qx(\led_ctrl_ins_ctrl_cnt_reg[13]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[13] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[13] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[13] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[13] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[13] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[13] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[13] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[13] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[13] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[14]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05633|xy_net ), 
        .en(dummy_1663_), .qx(\led_ctrl_ins_ctrl_cnt_reg[14]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[14] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[14] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[14] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[14] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[14] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[14] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[14] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[14] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[14] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[15]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05634|xy_net ), 
        .en(dummy_1664_), .qx(\led_ctrl_ins_ctrl_cnt_reg[15]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[15] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[15] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[15] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[15] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[15] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[15] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[15] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[15] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[15] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[16]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05636|xy_net ), 
        .en(dummy_1665_), .qx(\led_ctrl_ins_ctrl_cnt_reg[16]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[16] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[16] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[16] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[16] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[16] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[16] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[16] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[16] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[16] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[17]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05637|xy_net ), 
        .en(dummy_1666_), .qx(\led_ctrl_ins_ctrl_cnt_reg[17]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[17] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[17] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[17] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[17] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[17] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[17] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[17] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[17] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[17] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[18]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05640|xy_net ), 
        .en(dummy_1667_), .qx(\led_ctrl_ins_ctrl_cnt_reg[18]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[18] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[18] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[18] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[18] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[18] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[18] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[18] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[18] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[18] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[19]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05642|xy_net ), 
        .en(dummy_1668_), .qx(\led_ctrl_ins_ctrl_cnt_reg[19]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[19] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[19] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[19] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[19] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[19] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[19] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[19] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[19] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[19] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05643|xy_net ), 
        .en(dummy_1669_), .qx(\led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[1] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[1] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[1] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[1] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[1] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[1] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[1] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[1] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[1] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[20]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05644|xy_net ), 
        .en(dummy_1670_), .qx(\led_ctrl_ins_ctrl_cnt_reg[20]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[20] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[20] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[20] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[20] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[20] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[20] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[20] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[20] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[20] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[21]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05645|xy_net ), 
        .en(dummy_1671_), .qx(\led_ctrl_ins_ctrl_cnt_reg[21]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[21] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[21] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[21] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[21] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[21] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[21] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[21] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[21] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[21] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[22]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05647|xy_net ), 
        .en(dummy_1672_), .qx(\led_ctrl_ins_ctrl_cnt_reg[22]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[22] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[22] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[22] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[22] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[22] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[22] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[22] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[22] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[22] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[23]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05648|xy_net ), 
        .en(dummy_1673_), .qx(\led_ctrl_ins_ctrl_cnt_reg[23]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[23] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[23] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[23] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[23] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[23] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[23] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[23] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[23] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[23] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[24]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05649|xy_net ), 
        .en(dummy_1674_), .qx(\led_ctrl_ins_ctrl_cnt_reg[24]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[24] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[24] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[24] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[24] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[24] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[24] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[24] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[24] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[24] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[25]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05650|xy_net ), 
        .en(dummy_1675_), .qx(\led_ctrl_ins_ctrl_cnt_reg[25]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[25] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[25] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[25] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[25] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[25] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[25] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[25] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[25] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[25] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[26]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\GND_0_inst|Y_net ), 
        .en(dummy_1676_), .qx(\led_ctrl_ins_ctrl_cnt_reg[26]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[26] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[26] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[26] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[26] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[26] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[26] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[26] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[26] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[26] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05651|xy_net ), 
        .en(dummy_1677_), .qx(\led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[2] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[2] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[2] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[2] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[2] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[2] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[2] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[2] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[2] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05652|xy_net ), 
        .en(dummy_1678_), .qx(\led_ctrl_ins_ctrl_cnt_reg[3]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[3] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[3] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[3] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[3] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[3] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[3] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[3] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[3] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[3] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05653|xy_net ), 
        .en(dummy_1679_), .qx(\led_ctrl_ins_ctrl_cnt_reg[4]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[4] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[4] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[4] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[4] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[4] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[4] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[4] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[4] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[4] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05655|xy_net ), 
        .en(dummy_1680_), .qx(\led_ctrl_ins_ctrl_cnt_reg[5]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[5] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[5] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[5] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[5] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[5] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[5] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[5] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[5] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[5] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05656|xy_net ), 
        .en(dummy_1681_), .qx(\led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[6] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[6] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[6] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[6] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[6] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[6] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[6] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[6] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[6] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05657|xy_net ), 
        .en(dummy_1682_), .qx(\led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[7] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[7] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[7] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[7] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[7] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[7] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[7] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[7] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[7] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[8]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05658|xy_net ), 
        .en(dummy_1683_), .qx(\led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[8] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[8] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[8] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[8] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[8] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[8] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[8] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[8] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[8] .sr_inv = 1;
    REG \led_ctrl_ins_ctrl_cnt_reg[9]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05659|xy_net ), 
        .en(dummy_1684_), .qx(\led_ctrl_ins_ctrl_cnt_reg[9]|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam \led_ctrl_ins_ctrl_cnt_reg[9] .init = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[9] .sr_value = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[9] .always_en = 1;
      defparam \led_ctrl_ins_ctrl_cnt_reg[9] .no_sr = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[9] .latch_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[9] .sync_mode = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[9] .clk_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[9] .en_inv = 0;
      defparam \led_ctrl_ins_ctrl_cnt_reg[9] .sr_inv = 1;
    REG led_ctrl_ins_tem_led_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05665|xy_net ), 
        .en(dummy_1685_), .qx(\led_ctrl_ins_tem_led_reg|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam led_ctrl_ins_tem_led_reg.init = 0;
      defparam led_ctrl_ins_tem_led_reg.sr_value = 0;
      defparam led_ctrl_ins_tem_led_reg.always_en = 1;
      defparam led_ctrl_ins_tem_led_reg.no_sr = 0;
      defparam led_ctrl_ins_tem_led_reg.latch_mode = 0;
      defparam led_ctrl_ins_tem_led_reg.sync_mode = 0;
      defparam led_ctrl_ins_tem_led_reg.clk_inv = 0;
      defparam led_ctrl_ins_tem_led_reg.en_inv = 0;
      defparam led_ctrl_ins_tem_led_reg.sr_inv = 1;
    REG \u_FDMA_axi_araddr_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05667|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[0]|qx_net ), .sr(
        dummy_1686_) );
      defparam \u_FDMA_axi_araddr_reg[0] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[0] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[0] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[0] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[0] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[0] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[0] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[0] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[0] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[10]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05741|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[10]|qx_net ), .sr(
        dummy_1687_) );
      defparam \u_FDMA_axi_araddr_reg[10] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[10] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[10] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[10] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[10] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[10] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[10] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[10] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[10] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[11]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05742|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[11]|qx_net ), .sr(
        dummy_1688_) );
      defparam \u_FDMA_axi_araddr_reg[11] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[11] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[11] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[11] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[11] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[11] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[11] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[11] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[11] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[12]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05743|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[12]|qx_net ), .sr(
        dummy_1689_) );
      defparam \u_FDMA_axi_araddr_reg[12] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[12] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[12] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[12] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[12] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[12] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[12] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[12] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[12] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[13]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05744|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[13]|qx_net ), .sr(
        dummy_1690_) );
      defparam \u_FDMA_axi_araddr_reg[13] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[13] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[13] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[13] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[13] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[13] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[13] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[13] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[13] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[14]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05745|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[14]|qx_net ), .sr(
        dummy_1691_) );
      defparam \u_FDMA_axi_araddr_reg[14] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[14] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[14] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[14] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[14] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[14] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[14] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[14] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[14] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[15]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05746|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[15]|qx_net ), .sr(
        dummy_1692_) );
      defparam \u_FDMA_axi_araddr_reg[15] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[15] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[15] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[15] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[15] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[15] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[15] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[15] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[15] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[16]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05747|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[16]|qx_net ), .sr(
        dummy_1693_) );
      defparam \u_FDMA_axi_araddr_reg[16] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[16] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[16] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[16] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[16] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[16] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[16] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[16] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[16] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[17]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05748|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[17]|qx_net ), .sr(
        dummy_1694_) );
      defparam \u_FDMA_axi_araddr_reg[17] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[17] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[17] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[17] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[17] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[17] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[17] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[17] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[17] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[18]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05749|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[18]|qx_net ), .sr(
        dummy_1695_) );
      defparam \u_FDMA_axi_araddr_reg[18] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[18] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[18] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[18] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[18] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[18] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[18] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[18] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[18] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[19]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05750|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[19]|qx_net ), .sr(
        dummy_1696_) );
      defparam \u_FDMA_axi_araddr_reg[19] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[19] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[19] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[19] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[19] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[19] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[19] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[19] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[19] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05751|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[1]|qx_net ), .sr(
        dummy_1697_) );
      defparam \u_FDMA_axi_araddr_reg[1] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[1] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[1] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[1] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[1] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[1] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[1] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[1] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[1] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[20]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05752|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[20]|qx_net ), .sr(
        dummy_1698_) );
      defparam \u_FDMA_axi_araddr_reg[20] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[20] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[20] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[20] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[20] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[20] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[20] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[20] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[20] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[21]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05753|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[21]|qx_net ), .sr(
        dummy_1699_) );
      defparam \u_FDMA_axi_araddr_reg[21] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[21] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[21] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[21] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[21] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[21] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[21] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[21] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[21] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[22]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05754|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[22]|qx_net ), .sr(
        dummy_1700_) );
      defparam \u_FDMA_axi_araddr_reg[22] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[22] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[22] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[22] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[22] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[22] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[22] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[22] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[22] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[23]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05756|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[23]|qx_net ), .sr(
        dummy_1701_) );
      defparam \u_FDMA_axi_araddr_reg[23] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[23] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[23] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[23] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[23] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[23] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[23] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[23] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[23] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[24]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05757|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[24]|qx_net ), .sr(
        dummy_1702_) );
      defparam \u_FDMA_axi_araddr_reg[24] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[24] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[24] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[24] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[24] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[24] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[24] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[24] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[24] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[25]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05759|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[25]|qx_net ), .sr(
        dummy_1703_) );
      defparam \u_FDMA_axi_araddr_reg[25] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[25] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[25] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[25] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[25] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[25] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[25] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[25] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[25] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[26]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05761|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[26]|qx_net ), .sr(
        dummy_1704_) );
      defparam \u_FDMA_axi_araddr_reg[26] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[26] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[26] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[26] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[26] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[26] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[26] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[26] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[26] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[27]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05762|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[27]|qx_net ), .sr(
        dummy_1705_) );
      defparam \u_FDMA_axi_araddr_reg[27] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[27] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[27] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[27] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[27] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[27] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[27] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[27] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[27] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[28]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05764|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[28]|qx_net ), .sr(
        dummy_1706_) );
      defparam \u_FDMA_axi_araddr_reg[28] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[28] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[28] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[28] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[28] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[28] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[28] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[28] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[28] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[29]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05765|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[29]|qx_net ), .sr(
        dummy_1707_) );
      defparam \u_FDMA_axi_araddr_reg[29] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[29] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[29] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[29] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[29] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[29] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[29] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[29] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[29] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05766|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[2]|qx_net ), .sr(
        dummy_1708_) );
      defparam \u_FDMA_axi_araddr_reg[2] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[2] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[2] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[2] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[2] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[2] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[2] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[2] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[2] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[30]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05768|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[30]|qx_net ), .sr(
        dummy_1709_) );
      defparam \u_FDMA_axi_araddr_reg[30] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[30] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[30] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[30] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[30] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[30] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[30] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[30] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[30] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[31]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05770|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[31]|qx_net ), .sr(
        dummy_1710_) );
      defparam \u_FDMA_axi_araddr_reg[31] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[31] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[31] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[31] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[31] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[31] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[31] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[31] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[31] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05771|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[3]|qx_net ), .sr(
        dummy_1711_) );
      defparam \u_FDMA_axi_araddr_reg[3] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[3] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[3] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[3] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[3] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[3] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[3] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[3] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[3] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05772|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[4]|qx_net ), .sr(
        dummy_1712_) );
      defparam \u_FDMA_axi_araddr_reg[4] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[4] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[4] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[4] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[4] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[4] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[4] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[4] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[4] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05773|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[5]|qx_net ), .sr(
        dummy_1713_) );
      defparam \u_FDMA_axi_araddr_reg[5] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[5] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[5] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[5] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[5] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[5] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[5] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[5] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[5] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05774|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[6]|qx_net ), .sr(
        dummy_1714_) );
      defparam \u_FDMA_axi_araddr_reg[6] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[6] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[6] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[6] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[6] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[6] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[6] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[6] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[6] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05775|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[7]|qx_net ), .sr(
        dummy_1715_) );
      defparam \u_FDMA_axi_araddr_reg[7] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[7] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[7] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[7] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[7] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[7] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[7] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[7] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[7] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[8]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05776|xy_net ), 
        .en(\ii05674_dup|xy_net ), .qx(\u_FDMA_axi_araddr_reg[8]|qx_net ), .sr(
        dummy_1716_) );
      defparam \u_FDMA_axi_araddr_reg[8] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[8] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[8] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[8] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[8] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[8] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[8] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[8] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[8] .sr_inv = 0;
    REG \u_FDMA_axi_araddr_reg[9]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05777|xy_net ), 
        .en(\ii05674|xy_net ), .qx(\u_FDMA_axi_araddr_reg[9]|qx_net ), .sr(
        dummy_1717_) );
      defparam \u_FDMA_axi_araddr_reg[9] .init = 0;
      defparam \u_FDMA_axi_araddr_reg[9] .sr_value = 0;
      defparam \u_FDMA_axi_araddr_reg[9] .always_en = 0;
      defparam \u_FDMA_axi_araddr_reg[9] .no_sr = 1;
      defparam \u_FDMA_axi_araddr_reg[9] .latch_mode = 0;
      defparam \u_FDMA_axi_araddr_reg[9] .sync_mode = 1;
      defparam \u_FDMA_axi_araddr_reg[9] .clk_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[9] .en_inv = 0;
      defparam \u_FDMA_axi_araddr_reg[9] .sr_inv = 0;
    REG u_FDMA_axi_arvalid_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05778|xy_net ), 
        .en(dummy_1718_), .qx(\u_FDMA_axi_arvalid_reg|qx_net ), .sr(dummy_1719_) );
      defparam u_FDMA_axi_arvalid_reg.init = 0;
      defparam u_FDMA_axi_arvalid_reg.sr_value = 0;
      defparam u_FDMA_axi_arvalid_reg.always_en = 1;
      defparam u_FDMA_axi_arvalid_reg.no_sr = 1;
      defparam u_FDMA_axi_arvalid_reg.latch_mode = 0;
      defparam u_FDMA_axi_arvalid_reg.sync_mode = 1;
      defparam u_FDMA_axi_arvalid_reg.clk_inv = 0;
      defparam u_FDMA_axi_arvalid_reg.en_inv = 0;
      defparam u_FDMA_axi_arvalid_reg.sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05780|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[0]|qx_net ), .sr(
        dummy_1720_) );
      defparam \u_FDMA_axi_awaddr_reg[0] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[0] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[0] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[0] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[0] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[0] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[0] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[0] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[0] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[10]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05851|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[10]|qx_net ), .sr(
        dummy_1721_) );
      defparam \u_FDMA_axi_awaddr_reg[10] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[10] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[10] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[10] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[10] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[10] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[10] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[10] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[10] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[11]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05852|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[11]|qx_net ), .sr(
        dummy_1722_) );
      defparam \u_FDMA_axi_awaddr_reg[11] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[11] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[11] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[11] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[11] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[11] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[11] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[11] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[11] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[12]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05853|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[12]|qx_net ), .sr(
        dummy_1723_) );
      defparam \u_FDMA_axi_awaddr_reg[12] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[12] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[12] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[12] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[12] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[12] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[12] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[12] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[12] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[13]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05854|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[13]|qx_net ), .sr(
        dummy_1724_) );
      defparam \u_FDMA_axi_awaddr_reg[13] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[13] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[13] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[13] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[13] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[13] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[13] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[13] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[13] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[14]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05855|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[14]|qx_net ), .sr(
        dummy_1725_) );
      defparam \u_FDMA_axi_awaddr_reg[14] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[14] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[14] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[14] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[14] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[14] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[14] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[14] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[14] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[15]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05856|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[15]|qx_net ), .sr(
        dummy_1726_) );
      defparam \u_FDMA_axi_awaddr_reg[15] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[15] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[15] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[15] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[15] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[15] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[15] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[15] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[15] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[16]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05857|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[16]|qx_net ), .sr(
        dummy_1727_) );
      defparam \u_FDMA_axi_awaddr_reg[16] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[16] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[16] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[16] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[16] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[16] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[16] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[16] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[16] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[17]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05858|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[17]|qx_net ), .sr(
        dummy_1728_) );
      defparam \u_FDMA_axi_awaddr_reg[17] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[17] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[17] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[17] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[17] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[17] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[17] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[17] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[17] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[18]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05859|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[18]|qx_net ), .sr(
        dummy_1729_) );
      defparam \u_FDMA_axi_awaddr_reg[18] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[18] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[18] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[18] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[18] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[18] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[18] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[18] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[18] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[19]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05860|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[19]|qx_net ), .sr(
        dummy_1730_) );
      defparam \u_FDMA_axi_awaddr_reg[19] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[19] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[19] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[19] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[19] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[19] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[19] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[19] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[19] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05861|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[1]|qx_net ), .sr(
        dummy_1731_) );
      defparam \u_FDMA_axi_awaddr_reg[1] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[1] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[1] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[1] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[1] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[1] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[1] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[1] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[1] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[20]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05862|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[20]|qx_net ), .sr(
        dummy_1732_) );
      defparam \u_FDMA_axi_awaddr_reg[20] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[20] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[20] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[20] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[20] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[20] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[20] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[20] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[20] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[21]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05863|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[21]|qx_net ), .sr(
        dummy_1733_) );
      defparam \u_FDMA_axi_awaddr_reg[21] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[21] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[21] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[21] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[21] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[21] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[21] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[21] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[21] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[22]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05864|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[22]|qx_net ), .sr(
        dummy_1734_) );
      defparam \u_FDMA_axi_awaddr_reg[22] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[22] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[22] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[22] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[22] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[22] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[22] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[22] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[22] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[23]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05865|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[23]|qx_net ), .sr(
        dummy_1735_) );
      defparam \u_FDMA_axi_awaddr_reg[23] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[23] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[23] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[23] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[23] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[23] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[23] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[23] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[23] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[24]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05866|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[24]|qx_net ), .sr(
        dummy_1736_) );
      defparam \u_FDMA_axi_awaddr_reg[24] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[24] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[24] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[24] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[24] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[24] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[24] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[24] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[24] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[25]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05867|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[25]|qx_net ), .sr(
        dummy_1737_) );
      defparam \u_FDMA_axi_awaddr_reg[25] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[25] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[25] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[25] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[25] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[25] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[25] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[25] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[25] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[26]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05868|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[26]|qx_net ), .sr(
        dummy_1738_) );
      defparam \u_FDMA_axi_awaddr_reg[26] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[26] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[26] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[26] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[26] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[26] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[26] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[26] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[26] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[27]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05869|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[27]|qx_net ), .sr(
        dummy_1739_) );
      defparam \u_FDMA_axi_awaddr_reg[27] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[27] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[27] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[27] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[27] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[27] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[27] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[27] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[27] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[28]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05870|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[28]|qx_net ), .sr(
        dummy_1740_) );
      defparam \u_FDMA_axi_awaddr_reg[28] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[28] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[28] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[28] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[28] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[28] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[28] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[28] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[28] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[29]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05871|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[29]|qx_net ), .sr(
        dummy_1741_) );
      defparam \u_FDMA_axi_awaddr_reg[29] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[29] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[29] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[29] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[29] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[29] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[29] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[29] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[29] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05872|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[2]|qx_net ), .sr(
        dummy_1742_) );
      defparam \u_FDMA_axi_awaddr_reg[2] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[2] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[2] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[2] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[2] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[2] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[2] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[2] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[2] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[30]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05873|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[30]|qx_net ), .sr(
        dummy_1743_) );
      defparam \u_FDMA_axi_awaddr_reg[30] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[30] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[30] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[30] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[30] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[30] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[30] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[30] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[30] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[31]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05874|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[31]|qx_net ), .sr(
        dummy_1744_) );
      defparam \u_FDMA_axi_awaddr_reg[31] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[31] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[31] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[31] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[31] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[31] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[31] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[31] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[31] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05875|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[3]|qx_net ), .sr(
        dummy_1745_) );
      defparam \u_FDMA_axi_awaddr_reg[3] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[3] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[3] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[3] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[3] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[3] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[3] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[3] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[3] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05876|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[4]|qx_net ), .sr(
        dummy_1746_) );
      defparam \u_FDMA_axi_awaddr_reg[4] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[4] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[4] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[4] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[4] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[4] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[4] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[4] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[4] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05877|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[5]|qx_net ), .sr(
        dummy_1747_) );
      defparam \u_FDMA_axi_awaddr_reg[5] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[5] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[5] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[5] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[5] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[5] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[5] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[5] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[5] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05878|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[6]|qx_net ), .sr(
        dummy_1748_) );
      defparam \u_FDMA_axi_awaddr_reg[6] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[6] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[6] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[6] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[6] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[6] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[6] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[6] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[6] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05879|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[7]|qx_net ), .sr(
        dummy_1749_) );
      defparam \u_FDMA_axi_awaddr_reg[7] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[7] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[7] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[7] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[7] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[7] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[7] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[7] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[7] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[8]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05880|xy_net ), 
        .en(\ii05784_dup|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[8]|qx_net ), .sr(
        dummy_1750_) );
      defparam \u_FDMA_axi_awaddr_reg[8] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[8] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[8] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[8] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[8] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[8] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[8] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[8] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[8] .sr_inv = 0;
    REG \u_FDMA_axi_awaddr_reg[9]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05881|xy_net ), 
        .en(\ii05784|xy_net ), .qx(\u_FDMA_axi_awaddr_reg[9]|qx_net ), .sr(
        dummy_1751_) );
      defparam \u_FDMA_axi_awaddr_reg[9] .init = 0;
      defparam \u_FDMA_axi_awaddr_reg[9] .sr_value = 0;
      defparam \u_FDMA_axi_awaddr_reg[9] .always_en = 0;
      defparam \u_FDMA_axi_awaddr_reg[9] .no_sr = 1;
      defparam \u_FDMA_axi_awaddr_reg[9] .latch_mode = 0;
      defparam \u_FDMA_axi_awaddr_reg[9] .sync_mode = 1;
      defparam \u_FDMA_axi_awaddr_reg[9] .clk_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[9] .en_inv = 0;
      defparam \u_FDMA_axi_awaddr_reg[9] .sr_inv = 0;
    REG u_FDMA_axi_awvalid_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05882|xy_net ), 
        .en(dummy_1752_), .qx(\u_FDMA_axi_awvalid_reg|qx_net ), .sr(dummy_1753_) );
      defparam u_FDMA_axi_awvalid_reg.init = 0;
      defparam u_FDMA_axi_awvalid_reg.sr_value = 0;
      defparam u_FDMA_axi_awvalid_reg.always_en = 1;
      defparam u_FDMA_axi_awvalid_reg.no_sr = 1;
      defparam u_FDMA_axi_awvalid_reg.latch_mode = 0;
      defparam u_FDMA_axi_awvalid_reg.sync_mode = 1;
      defparam u_FDMA_axi_awvalid_reg.clk_inv = 0;
      defparam u_FDMA_axi_awvalid_reg.en_inv = 0;
      defparam u_FDMA_axi_awvalid_reg.sr_inv = 0;
    REG u_FDMA_axi_rready_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05883|xy_net ), 
        .en(dummy_1754_), .qx(\u_FDMA_axi_rready_reg|qx_net ), .sr(dummy_1755_) );
      defparam u_FDMA_axi_rready_reg.init = 0;
      defparam u_FDMA_axi_rready_reg.sr_value = 0;
      defparam u_FDMA_axi_rready_reg.always_en = 1;
      defparam u_FDMA_axi_rready_reg.no_sr = 1;
      defparam u_FDMA_axi_rready_reg.latch_mode = 0;
      defparam u_FDMA_axi_rready_reg.sync_mode = 1;
      defparam u_FDMA_axi_rready_reg.clk_inv = 0;
      defparam u_FDMA_axi_rready_reg.en_inv = 0;
      defparam u_FDMA_axi_rready_reg.sr_inv = 0;
    REG u_FDMA_axi_rstart_locked_r1_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \u_FDMA_axi_rstart_locked_reg|qx_net ), .en(dummy_1756_), .qx(
        \u_FDMA_axi_rstart_locked_r1_reg|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam u_FDMA_axi_rstart_locked_r1_reg.init = 0;
      defparam u_FDMA_axi_rstart_locked_r1_reg.sr_value = 0;
      defparam u_FDMA_axi_rstart_locked_r1_reg.always_en = 1;
      defparam u_FDMA_axi_rstart_locked_r1_reg.no_sr = 0;
      defparam u_FDMA_axi_rstart_locked_r1_reg.latch_mode = 0;
      defparam u_FDMA_axi_rstart_locked_r1_reg.sync_mode = 1;
      defparam u_FDMA_axi_rstart_locked_r1_reg.clk_inv = 0;
      defparam u_FDMA_axi_rstart_locked_r1_reg.en_inv = 0;
      defparam u_FDMA_axi_rstart_locked_r1_reg.sr_inv = 1;
    REG u_FDMA_axi_rstart_locked_r2_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \u_FDMA_axi_rstart_locked_r1_reg|qx_net ), .en(dummy_1757_), .qx(
        \u_FDMA_axi_rstart_locked_r2_reg|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam u_FDMA_axi_rstart_locked_r2_reg.init = 0;
      defparam u_FDMA_axi_rstart_locked_r2_reg.sr_value = 0;
      defparam u_FDMA_axi_rstart_locked_r2_reg.always_en = 1;
      defparam u_FDMA_axi_rstart_locked_r2_reg.no_sr = 0;
      defparam u_FDMA_axi_rstart_locked_r2_reg.latch_mode = 0;
      defparam u_FDMA_axi_rstart_locked_r2_reg.sync_mode = 1;
      defparam u_FDMA_axi_rstart_locked_r2_reg.clk_inv = 0;
      defparam u_FDMA_axi_rstart_locked_r2_reg.en_inv = 0;
      defparam u_FDMA_axi_rstart_locked_r2_reg.sr_inv = 1;
    REG u_FDMA_axi_rstart_locked_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05884|xy_net ), 
        .en(dummy_1758_), .qx(\u_FDMA_axi_rstart_locked_reg|qx_net ), .sr(
        dummy_1759_) );
      defparam u_FDMA_axi_rstart_locked_reg.init = 0;
      defparam u_FDMA_axi_rstart_locked_reg.sr_value = 0;
      defparam u_FDMA_axi_rstart_locked_reg.always_en = 1;
      defparam u_FDMA_axi_rstart_locked_reg.no_sr = 1;
      defparam u_FDMA_axi_rstart_locked_reg.latch_mode = 0;
      defparam u_FDMA_axi_rstart_locked_reg.sync_mode = 1;
      defparam u_FDMA_axi_rstart_locked_reg.clk_inv = 0;
      defparam u_FDMA_axi_rstart_locked_reg.en_inv = 0;
      defparam u_FDMA_axi_rstart_locked_reg.sr_inv = 0;
    REG u_FDMA_axi_wstart_locked_r1_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \u_FDMA_axi_wstart_locked_reg|qx_net ), .en(dummy_1760_), .qx(
        \u_FDMA_axi_wstart_locked_r1_reg|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam u_FDMA_axi_wstart_locked_r1_reg.init = 0;
      defparam u_FDMA_axi_wstart_locked_r1_reg.sr_value = 0;
      defparam u_FDMA_axi_wstart_locked_r1_reg.always_en = 1;
      defparam u_FDMA_axi_wstart_locked_r1_reg.no_sr = 0;
      defparam u_FDMA_axi_wstart_locked_r1_reg.latch_mode = 0;
      defparam u_FDMA_axi_wstart_locked_r1_reg.sync_mode = 1;
      defparam u_FDMA_axi_wstart_locked_r1_reg.clk_inv = 0;
      defparam u_FDMA_axi_wstart_locked_r1_reg.en_inv = 0;
      defparam u_FDMA_axi_wstart_locked_r1_reg.sr_inv = 1;
    REG u_FDMA_axi_wstart_locked_r2_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \u_FDMA_axi_wstart_locked_r1_reg|qx_net ), .en(dummy_1761_), .qx(
        \u_FDMA_axi_wstart_locked_r2_reg|qx_net ), .sr(
        \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ) );
      defparam u_FDMA_axi_wstart_locked_r2_reg.init = 0;
      defparam u_FDMA_axi_wstart_locked_r2_reg.sr_value = 0;
      defparam u_FDMA_axi_wstart_locked_r2_reg.always_en = 1;
      defparam u_FDMA_axi_wstart_locked_r2_reg.no_sr = 0;
      defparam u_FDMA_axi_wstart_locked_r2_reg.latch_mode = 0;
      defparam u_FDMA_axi_wstart_locked_r2_reg.sync_mode = 1;
      defparam u_FDMA_axi_wstart_locked_r2_reg.clk_inv = 0;
      defparam u_FDMA_axi_wstart_locked_r2_reg.en_inv = 0;
      defparam u_FDMA_axi_wstart_locked_r2_reg.sr_inv = 1;
    REG u_FDMA_axi_wstart_locked_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05886|xy_net ), 
        .en(dummy_1762_), .qx(\u_FDMA_axi_wstart_locked_reg|qx_net ), .sr(
        dummy_1763_) );
      defparam u_FDMA_axi_wstart_locked_reg.init = 0;
      defparam u_FDMA_axi_wstart_locked_reg.sr_value = 0;
      defparam u_FDMA_axi_wstart_locked_reg.always_en = 1;
      defparam u_FDMA_axi_wstart_locked_reg.no_sr = 1;
      defparam u_FDMA_axi_wstart_locked_reg.latch_mode = 0;
      defparam u_FDMA_axi_wstart_locked_reg.sync_mode = 1;
      defparam u_FDMA_axi_wstart_locked_reg.clk_inv = 0;
      defparam u_FDMA_axi_wstart_locked_reg.en_inv = 0;
      defparam u_FDMA_axi_wstart_locked_reg.sr_inv = 0;
    REG u_FDMA_axi_wvalid_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05887|xy_net ), 
        .en(dummy_1764_), .qx(\u_FDMA_axi_wvalid_reg|qx_net ), .sr(dummy_1765_) );
      defparam u_FDMA_axi_wvalid_reg.init = 0;
      defparam u_FDMA_axi_wvalid_reg.sr_value = 0;
      defparam u_FDMA_axi_wvalid_reg.always_en = 1;
      defparam u_FDMA_axi_wvalid_reg.no_sr = 1;
      defparam u_FDMA_axi_wvalid_reg.latch_mode = 0;
      defparam u_FDMA_axi_wvalid_reg.sync_mode = 1;
      defparam u_FDMA_axi_wvalid_reg.clk_inv = 0;
      defparam u_FDMA_axi_wvalid_reg.en_inv = 0;
      defparam u_FDMA_axi_wvalid_reg.sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05888|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ), .sr(
        dummy_1766_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[0] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[0] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[0] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[0] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[0] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[0] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[0] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[0] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[0] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[10]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05940|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[10]|qx_net ), .sr(
        dummy_1767_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[10] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[10] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[10] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[10] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[10] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[10] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[10] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[10] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[10] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[11]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05941|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[11]|qx_net ), .sr(
        dummy_1768_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[11] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[11] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[11] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[11] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[11] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[11] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[11] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[11] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[11] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[12]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05942|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[12]|qx_net ), .sr(
        dummy_1769_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[12] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[12] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[12] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[12] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[12] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[12] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[12] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[12] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[12] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[13]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05943|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[13]|qx_net ), .sr(
        dummy_1770_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[13] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[13] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[13] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[13] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[13] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[13] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[13] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[13] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[13] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[14]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05944|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[14]|qx_net ), .sr(
        dummy_1771_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[14] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[14] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[14] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[14] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[14] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[14] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[14] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[14] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[14] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[15]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05945|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[15]|qx_net ), .sr(
        dummy_1772_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[15] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[15] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[15] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[15] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[15] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[15] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[15] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[15] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[15] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05946|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[1]|qx_net ), .sr(
        dummy_1773_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[1] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[1] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[1] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[1] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[1] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[1] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[1] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[1] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[1] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05947|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[2]|qx_net ), .sr(
        dummy_1774_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[2] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[2] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[2] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[2] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[2] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[2] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[2] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[2] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[2] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05948|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[3]|qx_net ), .sr(
        dummy_1775_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[3] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[3] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[3] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[3] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[3] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[3] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[3] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[3] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[3] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05949|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[4]|qx_net ), .sr(
        dummy_1776_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[4] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[4] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[4] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[4] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[4] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[4] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[4] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[4] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[4] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05950|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[5]|qx_net ), .sr(
        dummy_1777_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[5] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[5] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[5] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[5] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[5] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[5] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[5] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[5] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[5] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05951|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[6]|qx_net ), .sr(
        dummy_1778_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[6] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[6] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[6] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[6] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[6] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[6] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[6] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[6] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[6] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05952|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[7]|qx_net ), .sr(
        dummy_1779_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[7] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[7] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[7] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[7] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[7] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[7] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[7] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[7] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[7] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[8]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05953|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[8]|qx_net ), .sr(
        dummy_1780_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[8] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[8] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[8] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[8] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[8] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[8] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[8] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[8] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[8] .sr_inv = 0;
    REG \u_FDMA_fdma_rleft_cnt_reg[9]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05954|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_fdma_rleft_cnt_reg[9]|qx_net ), .sr(
        dummy_1781_) );
      defparam \u_FDMA_fdma_rleft_cnt_reg[9] .init = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[9] .sr_value = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[9] .always_en = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[9] .no_sr = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[9] .latch_mode = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[9] .sync_mode = 1;
      defparam \u_FDMA_fdma_rleft_cnt_reg[9] .clk_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[9] .en_inv = 0;
      defparam \u_FDMA_fdma_rleft_cnt_reg[9] .sr_inv = 0;
    REG u_FDMA_fdma_rstart_locked_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05958|xy_net ), 
        .en(dummy_1782_), .qx(\u_FDMA_fdma_rstart_locked_reg|qx_net ), .sr(
        dummy_1783_) );
      defparam u_FDMA_fdma_rstart_locked_reg.init = 0;
      defparam u_FDMA_fdma_rstart_locked_reg.sr_value = 0;
      defparam u_FDMA_fdma_rstart_locked_reg.always_en = 1;
      defparam u_FDMA_fdma_rstart_locked_reg.no_sr = 1;
      defparam u_FDMA_fdma_rstart_locked_reg.latch_mode = 0;
      defparam u_FDMA_fdma_rstart_locked_reg.sync_mode = 1;
      defparam u_FDMA_fdma_rstart_locked_reg.clk_inv = 0;
      defparam u_FDMA_fdma_rstart_locked_reg.en_inv = 0;
      defparam u_FDMA_fdma_rstart_locked_reg.sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05959|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ), .sr(
        dummy_1784_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[0] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[0] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[0] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[0] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[0] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[0] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[0] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[0] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[0] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[10]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06011|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[10]|qx_net ), .sr(
        dummy_1785_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[10] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[10] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[10] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[10] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[10] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[10] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[10] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[10] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[10] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[11]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06012|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[11]|qx_net ), .sr(
        dummy_1786_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[11] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[11] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[11] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[11] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[11] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[11] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[11] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[11] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[11] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[12]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06013|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[12]|qx_net ), .sr(
        dummy_1787_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[12] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[12] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[12] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[12] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[12] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[12] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[12] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[12] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[12] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[13]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06014|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[13]|qx_net ), .sr(
        dummy_1788_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[13] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[13] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[13] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[13] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[13] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[13] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[13] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[13] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[13] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[14]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06015|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[14]|qx_net ), .sr(
        dummy_1789_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[14] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[14] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[14] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[14] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[14] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[14] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[14] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[14] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[14] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[15]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06016|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[15]|qx_net ), .sr(
        dummy_1790_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[15] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[15] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[15] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[15] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[15] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[15] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[15] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[15] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[15] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06017|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[1]|qx_net ), .sr(
        dummy_1791_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[1] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[1] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[1] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[1] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[1] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[1] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[1] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[1] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[1] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06018|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[2]|qx_net ), .sr(
        dummy_1792_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[2] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[2] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[2] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[2] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[2] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[2] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[2] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[2] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[2] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06019|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[3]|qx_net ), .sr(
        dummy_1793_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[3] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[3] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[3] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[3] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[3] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[3] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[3] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[3] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[3] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06020|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[4]|qx_net ), .sr(
        dummy_1794_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[4] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[4] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[4] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[4] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[4] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[4] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[4] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[4] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[4] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06021|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[5]|qx_net ), .sr(
        dummy_1795_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[5] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[5] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[5] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[5] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[5] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[5] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[5] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[5] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[5] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06022|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[6]|qx_net ), .sr(
        dummy_1796_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[6] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[6] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[6] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[6] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[6] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[6] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[6] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[6] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[6] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06023|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[7]|qx_net ), .sr(
        dummy_1797_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[7] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[7] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[7] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[7] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[7] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[7] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[7] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[7] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[7] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[8]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06024|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[8]|qx_net ), .sr(
        dummy_1798_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[8] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[8] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[8] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[8] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[8] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[8] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[8] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[8] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[8] .sr_inv = 0;
    REG \u_FDMA_fdma_wleft_cnt_reg[9]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06025|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_fdma_wleft_cnt_reg[9]|qx_net ), .sr(
        dummy_1799_) );
      defparam \u_FDMA_fdma_wleft_cnt_reg[9] .init = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[9] .sr_value = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[9] .always_en = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[9] .no_sr = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[9] .latch_mode = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[9] .sync_mode = 1;
      defparam \u_FDMA_fdma_wleft_cnt_reg[9] .clk_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[9] .en_inv = 0;
      defparam \u_FDMA_fdma_wleft_cnt_reg[9] .sr_inv = 0;
    REG u_FDMA_fdma_wstart_locked_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06030|xy_net ), 
        .en(dummy_1800_), .qx(\u_FDMA_fdma_wstart_locked_reg|qx_net ), .sr(
        dummy_1801_) );
      defparam u_FDMA_fdma_wstart_locked_reg.init = 0;
      defparam u_FDMA_fdma_wstart_locked_reg.sr_value = 0;
      defparam u_FDMA_fdma_wstart_locked_reg.always_en = 1;
      defparam u_FDMA_fdma_wstart_locked_reg.no_sr = 1;
      defparam u_FDMA_fdma_wstart_locked_reg.latch_mode = 0;
      defparam u_FDMA_fdma_wstart_locked_reg.sync_mode = 1;
      defparam u_FDMA_fdma_wstart_locked_reg.clk_inv = 0;
      defparam u_FDMA_fdma_wstart_locked_reg.en_inv = 0;
      defparam u_FDMA_fdma_wstart_locked_reg.sr_inv = 0;
    REG \u_FDMA_rburst_cnt_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06031|xy_net ), 
        .en(\ii06032|xy_net ), .qx(\u_FDMA_rburst_cnt_reg[0]|qx_net ), .sr(
        dummy_1802_) );
      defparam \u_FDMA_rburst_cnt_reg[0] .init = 0;
      defparam \u_FDMA_rburst_cnt_reg[0] .sr_value = 0;
      defparam \u_FDMA_rburst_cnt_reg[0] .always_en = 0;
      defparam \u_FDMA_rburst_cnt_reg[0] .no_sr = 1;
      defparam \u_FDMA_rburst_cnt_reg[0] .latch_mode = 0;
      defparam \u_FDMA_rburst_cnt_reg[0] .sync_mode = 1;
      defparam \u_FDMA_rburst_cnt_reg[0] .clk_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[0] .en_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[0] .sr_inv = 0;
    REG \u_FDMA_rburst_cnt_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06033|xy_net ), 
        .en(\ii06032|xy_net ), .qx(\u_FDMA_rburst_cnt_reg[1]|qx_net ), .sr(
        dummy_1803_) );
      defparam \u_FDMA_rburst_cnt_reg[1] .init = 0;
      defparam \u_FDMA_rburst_cnt_reg[1] .sr_value = 0;
      defparam \u_FDMA_rburst_cnt_reg[1] .always_en = 0;
      defparam \u_FDMA_rburst_cnt_reg[1] .no_sr = 1;
      defparam \u_FDMA_rburst_cnt_reg[1] .latch_mode = 0;
      defparam \u_FDMA_rburst_cnt_reg[1] .sync_mode = 1;
      defparam \u_FDMA_rburst_cnt_reg[1] .clk_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[1] .en_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[1] .sr_inv = 0;
    REG \u_FDMA_rburst_cnt_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06034|xy_net ), 
        .en(\ii06032|xy_net ), .qx(\u_FDMA_rburst_cnt_reg[2]|qx_net ), .sr(
        dummy_1804_) );
      defparam \u_FDMA_rburst_cnt_reg[2] .init = 0;
      defparam \u_FDMA_rburst_cnt_reg[2] .sr_value = 0;
      defparam \u_FDMA_rburst_cnt_reg[2] .always_en = 0;
      defparam \u_FDMA_rburst_cnt_reg[2] .no_sr = 1;
      defparam \u_FDMA_rburst_cnt_reg[2] .latch_mode = 0;
      defparam \u_FDMA_rburst_cnt_reg[2] .sync_mode = 1;
      defparam \u_FDMA_rburst_cnt_reg[2] .clk_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[2] .en_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[2] .sr_inv = 0;
    REG \u_FDMA_rburst_cnt_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06035|xy_net ), 
        .en(\ii06032|xy_net ), .qx(\u_FDMA_rburst_cnt_reg[3]|qx_net ), .sr(
        dummy_1805_) );
      defparam \u_FDMA_rburst_cnt_reg[3] .init = 0;
      defparam \u_FDMA_rburst_cnt_reg[3] .sr_value = 0;
      defparam \u_FDMA_rburst_cnt_reg[3] .always_en = 0;
      defparam \u_FDMA_rburst_cnt_reg[3] .no_sr = 1;
      defparam \u_FDMA_rburst_cnt_reg[3] .latch_mode = 0;
      defparam \u_FDMA_rburst_cnt_reg[3] .sync_mode = 1;
      defparam \u_FDMA_rburst_cnt_reg[3] .clk_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[3] .en_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[3] .sr_inv = 0;
    REG \u_FDMA_rburst_cnt_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06036|xy_net ), 
        .en(\ii06032|xy_net ), .qx(\u_FDMA_rburst_cnt_reg[4]|qx_net ), .sr(
        dummy_1806_) );
      defparam \u_FDMA_rburst_cnt_reg[4] .init = 0;
      defparam \u_FDMA_rburst_cnt_reg[4] .sr_value = 0;
      defparam \u_FDMA_rburst_cnt_reg[4] .always_en = 0;
      defparam \u_FDMA_rburst_cnt_reg[4] .no_sr = 1;
      defparam \u_FDMA_rburst_cnt_reg[4] .latch_mode = 0;
      defparam \u_FDMA_rburst_cnt_reg[4] .sync_mode = 1;
      defparam \u_FDMA_rburst_cnt_reg[4] .clk_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[4] .en_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[4] .sr_inv = 0;
    REG \u_FDMA_rburst_cnt_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06038|xy_net ), 
        .en(\ii06032|xy_net ), .qx(\u_FDMA_rburst_cnt_reg[5]|qx_net ), .sr(
        dummy_1807_) );
      defparam \u_FDMA_rburst_cnt_reg[5] .init = 0;
      defparam \u_FDMA_rburst_cnt_reg[5] .sr_value = 0;
      defparam \u_FDMA_rburst_cnt_reg[5] .always_en = 0;
      defparam \u_FDMA_rburst_cnt_reg[5] .no_sr = 1;
      defparam \u_FDMA_rburst_cnt_reg[5] .latch_mode = 0;
      defparam \u_FDMA_rburst_cnt_reg[5] .sync_mode = 1;
      defparam \u_FDMA_rburst_cnt_reg[5] .clk_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[5] .en_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[5] .sr_inv = 0;
    REG \u_FDMA_rburst_cnt_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06040|xy_net ), 
        .en(\ii06032|xy_net ), .qx(\u_FDMA_rburst_cnt_reg[6]|qx_net ), .sr(
        dummy_1808_) );
      defparam \u_FDMA_rburst_cnt_reg[6] .init = 0;
      defparam \u_FDMA_rburst_cnt_reg[6] .sr_value = 0;
      defparam \u_FDMA_rburst_cnt_reg[6] .always_en = 0;
      defparam \u_FDMA_rburst_cnt_reg[6] .no_sr = 1;
      defparam \u_FDMA_rburst_cnt_reg[6] .latch_mode = 0;
      defparam \u_FDMA_rburst_cnt_reg[6] .sync_mode = 1;
      defparam \u_FDMA_rburst_cnt_reg[6] .clk_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[6] .en_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[6] .sr_inv = 0;
    REG \u_FDMA_rburst_cnt_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06041|xy_net ), 
        .en(\ii06032|xy_net ), .qx(\u_FDMA_rburst_cnt_reg[7]|qx_net ), .sr(
        dummy_1809_) );
      defparam \u_FDMA_rburst_cnt_reg[7] .init = 0;
      defparam \u_FDMA_rburst_cnt_reg[7] .sr_value = 0;
      defparam \u_FDMA_rburst_cnt_reg[7] .always_en = 0;
      defparam \u_FDMA_rburst_cnt_reg[7] .no_sr = 1;
      defparam \u_FDMA_rburst_cnt_reg[7] .latch_mode = 0;
      defparam \u_FDMA_rburst_cnt_reg[7] .sync_mode = 1;
      defparam \u_FDMA_rburst_cnt_reg[7] .clk_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[7] .en_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[7] .sr_inv = 0;
    REG \u_FDMA_rburst_cnt_reg[8]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06042|xy_net ), 
        .en(\ii06032|xy_net ), .qx(\u_FDMA_rburst_cnt_reg[8]|qx_net ), .sr(
        dummy_1810_) );
      defparam \u_FDMA_rburst_cnt_reg[8] .init = 0;
      defparam \u_FDMA_rburst_cnt_reg[8] .sr_value = 0;
      defparam \u_FDMA_rburst_cnt_reg[8] .always_en = 0;
      defparam \u_FDMA_rburst_cnt_reg[8] .no_sr = 1;
      defparam \u_FDMA_rburst_cnt_reg[8] .latch_mode = 0;
      defparam \u_FDMA_rburst_cnt_reg[8] .sync_mode = 1;
      defparam \u_FDMA_rburst_cnt_reg[8] .clk_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[8] .en_inv = 0;
      defparam \u_FDMA_rburst_cnt_reg[8] .sr_inv = 0;
    REG \u_FDMA_rburst_len_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06044|xy_net ), 
        .en(\ii06045|xy_net ), .qx(\u_FDMA_rburst_len_reg[0]|qx_net ), .sr(
        dummy_1811_) );
      defparam \u_FDMA_rburst_len_reg[0] .init = 0;
      defparam \u_FDMA_rburst_len_reg[0] .sr_value = 0;
      defparam \u_FDMA_rburst_len_reg[0] .always_en = 0;
      defparam \u_FDMA_rburst_len_reg[0] .no_sr = 1;
      defparam \u_FDMA_rburst_len_reg[0] .latch_mode = 0;
      defparam \u_FDMA_rburst_len_reg[0] .sync_mode = 1;
      defparam \u_FDMA_rburst_len_reg[0] .clk_inv = 0;
      defparam \u_FDMA_rburst_len_reg[0] .en_inv = 0;
      defparam \u_FDMA_rburst_len_reg[0] .sr_inv = 0;
    REG \u_FDMA_rburst_len_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06046|xy_net ), 
        .en(\ii06045|xy_net ), .qx(\u_FDMA_rburst_len_reg[1]|qx_net ), .sr(
        dummy_1812_) );
      defparam \u_FDMA_rburst_len_reg[1] .init = 0;
      defparam \u_FDMA_rburst_len_reg[1] .sr_value = 0;
      defparam \u_FDMA_rburst_len_reg[1] .always_en = 0;
      defparam \u_FDMA_rburst_len_reg[1] .no_sr = 1;
      defparam \u_FDMA_rburst_len_reg[1] .latch_mode = 0;
      defparam \u_FDMA_rburst_len_reg[1] .sync_mode = 1;
      defparam \u_FDMA_rburst_len_reg[1] .clk_inv = 0;
      defparam \u_FDMA_rburst_len_reg[1] .en_inv = 0;
      defparam \u_FDMA_rburst_len_reg[1] .sr_inv = 0;
    REG \u_FDMA_rburst_len_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06047|xy_net ), 
        .en(\ii06045|xy_net ), .qx(\u_FDMA_rburst_len_reg[2]|qx_net ), .sr(
        dummy_1813_) );
      defparam \u_FDMA_rburst_len_reg[2] .init = 0;
      defparam \u_FDMA_rburst_len_reg[2] .sr_value = 0;
      defparam \u_FDMA_rburst_len_reg[2] .always_en = 0;
      defparam \u_FDMA_rburst_len_reg[2] .no_sr = 1;
      defparam \u_FDMA_rburst_len_reg[2] .latch_mode = 0;
      defparam \u_FDMA_rburst_len_reg[2] .sync_mode = 1;
      defparam \u_FDMA_rburst_len_reg[2] .clk_inv = 0;
      defparam \u_FDMA_rburst_len_reg[2] .en_inv = 0;
      defparam \u_FDMA_rburst_len_reg[2] .sr_inv = 0;
    REG \u_FDMA_rburst_len_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06048|xy_net ), 
        .en(\ii06045|xy_net ), .qx(\u_FDMA_rburst_len_reg[3]|qx_net ), .sr(
        dummy_1814_) );
      defparam \u_FDMA_rburst_len_reg[3] .init = 0;
      defparam \u_FDMA_rburst_len_reg[3] .sr_value = 0;
      defparam \u_FDMA_rburst_len_reg[3] .always_en = 0;
      defparam \u_FDMA_rburst_len_reg[3] .no_sr = 1;
      defparam \u_FDMA_rburst_len_reg[3] .latch_mode = 0;
      defparam \u_FDMA_rburst_len_reg[3] .sync_mode = 1;
      defparam \u_FDMA_rburst_len_reg[3] .clk_inv = 0;
      defparam \u_FDMA_rburst_len_reg[3] .en_inv = 0;
      defparam \u_FDMA_rburst_len_reg[3] .sr_inv = 0;
    REG \u_FDMA_rburst_len_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06043|xy_net ), 
        .en(\ii06045|xy_net ), .qx(\u_FDMA_rburst_len_reg[4]|qx_net ), .sr(
        dummy_1815_) );
      defparam \u_FDMA_rburst_len_reg[4] .init = 0;
      defparam \u_FDMA_rburst_len_reg[4] .sr_value = 0;
      defparam \u_FDMA_rburst_len_reg[4] .always_en = 0;
      defparam \u_FDMA_rburst_len_reg[4] .no_sr = 1;
      defparam \u_FDMA_rburst_len_reg[4] .latch_mode = 0;
      defparam \u_FDMA_rburst_len_reg[4] .sync_mode = 1;
      defparam \u_FDMA_rburst_len_reg[4] .clk_inv = 0;
      defparam \u_FDMA_rburst_len_reg[4] .en_inv = 0;
      defparam \u_FDMA_rburst_len_reg[4] .sr_inv = 0;
    REG u_FDMA_rburst_len_req_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06049|xy_net ), 
        .en(dummy_1816_), .qx(\u_FDMA_rburst_len_req_reg|qx_net ), .sr(
        dummy_1817_) );
      defparam u_FDMA_rburst_len_req_reg.init = 0;
      defparam u_FDMA_rburst_len_req_reg.sr_value = 0;
      defparam u_FDMA_rburst_len_req_reg.always_en = 1;
      defparam u_FDMA_rburst_len_req_reg.no_sr = 1;
      defparam u_FDMA_rburst_len_req_reg.latch_mode = 0;
      defparam u_FDMA_rburst_len_req_reg.sync_mode = 1;
      defparam u_FDMA_rburst_len_req_reg.clk_inv = 0;
      defparam u_FDMA_rburst_len_req_reg.en_inv = 0;
      defparam u_FDMA_rburst_len_req_reg.sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[10]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06053|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[10]|qx_net ), .sr(
        dummy_1818_) );
      defparam \u_FDMA_rfdma_cnt_reg[10] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[10] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[10] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[10] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[10] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[10] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[10] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[10] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[10] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[11]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06055|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[11]|qx_net ), .sr(
        dummy_1819_) );
      defparam \u_FDMA_rfdma_cnt_reg[11] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[11] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[11] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[11] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[11] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[11] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[11] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[11] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[11] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[12]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06057|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[12]|qx_net ), .sr(
        dummy_1820_) );
      defparam \u_FDMA_rfdma_cnt_reg[12] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[12] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[12] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[12] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[12] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[12] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[12] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[12] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[12] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[13]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06058|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[13]|qx_net ), .sr(
        dummy_1821_) );
      defparam \u_FDMA_rfdma_cnt_reg[13] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[13] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[13] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[13] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[13] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[13] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[13] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[13] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[13] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[14]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06059|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[14]|qx_net ), .sr(
        dummy_1822_) );
      defparam \u_FDMA_rfdma_cnt_reg[14] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[14] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[14] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[14] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[14] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[14] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[14] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[14] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[14] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[15]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06060|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[15]|qx_net ), .sr(
        dummy_1823_) );
      defparam \u_FDMA_rfdma_cnt_reg[15] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[15] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[15] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[15] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[15] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[15] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[15] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[15] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[15] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06061|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[1]|qx_net ), .sr(
        dummy_1824_) );
      defparam \u_FDMA_rfdma_cnt_reg[1] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[1] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[1] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[1] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[1] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[1] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[1] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[1] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[1] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06062|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[2]|qx_net ), .sr(
        dummy_1825_) );
      defparam \u_FDMA_rfdma_cnt_reg[2] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[2] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[2] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[2] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[2] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[2] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[2] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[2] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[2] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06063|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[3]|qx_net ), .sr(
        dummy_1826_) );
      defparam \u_FDMA_rfdma_cnt_reg[3] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[3] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[3] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[3] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[3] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[3] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[3] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[3] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[3] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06064|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[4]|qx_net ), .sr(
        dummy_1827_) );
      defparam \u_FDMA_rfdma_cnt_reg[4] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[4] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[4] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[4] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[4] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[4] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[4] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[4] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[4] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06066|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[5]|qx_net ), .sr(
        dummy_1828_) );
      defparam \u_FDMA_rfdma_cnt_reg[5] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[5] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[5] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[5] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[5] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[5] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[5] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[5] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[5] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06067|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[6]|qx_net ), .sr(
        dummy_1829_) );
      defparam \u_FDMA_rfdma_cnt_reg[6] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[6] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[6] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[6] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[6] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[6] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[6] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[6] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[6] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06068|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[7]|qx_net ), .sr(
        dummy_1830_) );
      defparam \u_FDMA_rfdma_cnt_reg[7] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[7] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[7] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[7] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[7] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[7] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[7] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[7] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[7] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[8]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06069|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[8]|qx_net ), .sr(
        dummy_1831_) );
      defparam \u_FDMA_rfdma_cnt_reg[8] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[8] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[8] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[8] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[8] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[8] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[8] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[8] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[8] .sr_inv = 0;
    REG \u_FDMA_rfdma_cnt_reg[9]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06070|xy_net ), 
        .en(\ii05889|xy_net ), .qx(\u_FDMA_rfdma_cnt_reg[9]|qx_net ), .sr(
        dummy_1832_) );
      defparam \u_FDMA_rfdma_cnt_reg[9] .init = 0;
      defparam \u_FDMA_rfdma_cnt_reg[9] .sr_value = 0;
      defparam \u_FDMA_rfdma_cnt_reg[9] .always_en = 0;
      defparam \u_FDMA_rfdma_cnt_reg[9] .no_sr = 1;
      defparam \u_FDMA_rfdma_cnt_reg[9] .latch_mode = 0;
      defparam \u_FDMA_rfdma_cnt_reg[9] .sync_mode = 1;
      defparam \u_FDMA_rfdma_cnt_reg[9] .clk_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[9] .en_inv = 0;
      defparam \u_FDMA_rfdma_cnt_reg[9] .sr_inv = 0;
    REG \u_FDMA_wburst_cnt_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06071|xy_net ), 
        .en(\ii06072|xy_net ), .qx(\u_FDMA_wburst_cnt_reg[0]|qx_net ), .sr(
        dummy_1833_) );
      defparam \u_FDMA_wburst_cnt_reg[0] .init = 0;
      defparam \u_FDMA_wburst_cnt_reg[0] .sr_value = 0;
      defparam \u_FDMA_wburst_cnt_reg[0] .always_en = 0;
      defparam \u_FDMA_wburst_cnt_reg[0] .no_sr = 1;
      defparam \u_FDMA_wburst_cnt_reg[0] .latch_mode = 0;
      defparam \u_FDMA_wburst_cnt_reg[0] .sync_mode = 1;
      defparam \u_FDMA_wburst_cnt_reg[0] .clk_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[0] .en_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[0] .sr_inv = 0;
    REG \u_FDMA_wburst_cnt_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06073|xy_net ), 
        .en(\ii06072|xy_net ), .qx(\u_FDMA_wburst_cnt_reg[1]|qx_net ), .sr(
        dummy_1834_) );
      defparam \u_FDMA_wburst_cnt_reg[1] .init = 0;
      defparam \u_FDMA_wburst_cnt_reg[1] .sr_value = 0;
      defparam \u_FDMA_wburst_cnt_reg[1] .always_en = 0;
      defparam \u_FDMA_wburst_cnt_reg[1] .no_sr = 1;
      defparam \u_FDMA_wburst_cnt_reg[1] .latch_mode = 0;
      defparam \u_FDMA_wburst_cnt_reg[1] .sync_mode = 1;
      defparam \u_FDMA_wburst_cnt_reg[1] .clk_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[1] .en_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[1] .sr_inv = 0;
    REG \u_FDMA_wburst_cnt_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06074|xy_net ), 
        .en(\ii06072|xy_net ), .qx(\u_FDMA_wburst_cnt_reg[2]|qx_net ), .sr(
        dummy_1835_) );
      defparam \u_FDMA_wburst_cnt_reg[2] .init = 0;
      defparam \u_FDMA_wburst_cnt_reg[2] .sr_value = 0;
      defparam \u_FDMA_wburst_cnt_reg[2] .always_en = 0;
      defparam \u_FDMA_wburst_cnt_reg[2] .no_sr = 1;
      defparam \u_FDMA_wburst_cnt_reg[2] .latch_mode = 0;
      defparam \u_FDMA_wburst_cnt_reg[2] .sync_mode = 1;
      defparam \u_FDMA_wburst_cnt_reg[2] .clk_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[2] .en_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[2] .sr_inv = 0;
    REG \u_FDMA_wburst_cnt_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06075|xy_net ), 
        .en(\ii06072|xy_net ), .qx(\u_FDMA_wburst_cnt_reg[3]|qx_net ), .sr(
        dummy_1836_) );
      defparam \u_FDMA_wburst_cnt_reg[3] .init = 0;
      defparam \u_FDMA_wburst_cnt_reg[3] .sr_value = 0;
      defparam \u_FDMA_wburst_cnt_reg[3] .always_en = 0;
      defparam \u_FDMA_wburst_cnt_reg[3] .no_sr = 1;
      defparam \u_FDMA_wburst_cnt_reg[3] .latch_mode = 0;
      defparam \u_FDMA_wburst_cnt_reg[3] .sync_mode = 1;
      defparam \u_FDMA_wburst_cnt_reg[3] .clk_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[3] .en_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[3] .sr_inv = 0;
    REG \u_FDMA_wburst_cnt_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06076|xy_net ), 
        .en(\ii06072|xy_net ), .qx(\u_FDMA_wburst_cnt_reg[4]|qx_net ), .sr(
        dummy_1837_) );
      defparam \u_FDMA_wburst_cnt_reg[4] .init = 0;
      defparam \u_FDMA_wburst_cnt_reg[4] .sr_value = 0;
      defparam \u_FDMA_wburst_cnt_reg[4] .always_en = 0;
      defparam \u_FDMA_wburst_cnt_reg[4] .no_sr = 1;
      defparam \u_FDMA_wburst_cnt_reg[4] .latch_mode = 0;
      defparam \u_FDMA_wburst_cnt_reg[4] .sync_mode = 1;
      defparam \u_FDMA_wburst_cnt_reg[4] .clk_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[4] .en_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[4] .sr_inv = 0;
    REG \u_FDMA_wburst_cnt_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06078|xy_net ), 
        .en(\ii06072|xy_net ), .qx(\u_FDMA_wburst_cnt_reg[5]|qx_net ), .sr(
        dummy_1838_) );
      defparam \u_FDMA_wburst_cnt_reg[5] .init = 0;
      defparam \u_FDMA_wburst_cnt_reg[5] .sr_value = 0;
      defparam \u_FDMA_wburst_cnt_reg[5] .always_en = 0;
      defparam \u_FDMA_wburst_cnt_reg[5] .no_sr = 1;
      defparam \u_FDMA_wburst_cnt_reg[5] .latch_mode = 0;
      defparam \u_FDMA_wburst_cnt_reg[5] .sync_mode = 1;
      defparam \u_FDMA_wburst_cnt_reg[5] .clk_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[5] .en_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[5] .sr_inv = 0;
    REG \u_FDMA_wburst_cnt_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06080|xy_net ), 
        .en(\ii06072|xy_net ), .qx(\u_FDMA_wburst_cnt_reg[6]|qx_net ), .sr(
        dummy_1839_) );
      defparam \u_FDMA_wburst_cnt_reg[6] .init = 0;
      defparam \u_FDMA_wburst_cnt_reg[6] .sr_value = 0;
      defparam \u_FDMA_wburst_cnt_reg[6] .always_en = 0;
      defparam \u_FDMA_wburst_cnt_reg[6] .no_sr = 1;
      defparam \u_FDMA_wburst_cnt_reg[6] .latch_mode = 0;
      defparam \u_FDMA_wburst_cnt_reg[6] .sync_mode = 1;
      defparam \u_FDMA_wburst_cnt_reg[6] .clk_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[6] .en_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[6] .sr_inv = 0;
    REG \u_FDMA_wburst_cnt_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06081|xy_net ), 
        .en(\ii06072|xy_net ), .qx(\u_FDMA_wburst_cnt_reg[7]|qx_net ), .sr(
        dummy_1840_) );
      defparam \u_FDMA_wburst_cnt_reg[7] .init = 0;
      defparam \u_FDMA_wburst_cnt_reg[7] .sr_value = 0;
      defparam \u_FDMA_wburst_cnt_reg[7] .always_en = 0;
      defparam \u_FDMA_wburst_cnt_reg[7] .no_sr = 1;
      defparam \u_FDMA_wburst_cnt_reg[7] .latch_mode = 0;
      defparam \u_FDMA_wburst_cnt_reg[7] .sync_mode = 1;
      defparam \u_FDMA_wburst_cnt_reg[7] .clk_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[7] .en_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[7] .sr_inv = 0;
    REG \u_FDMA_wburst_cnt_reg[8]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06082|xy_net ), 
        .en(\ii06072|xy_net ), .qx(\u_FDMA_wburst_cnt_reg[8]|qx_net ), .sr(
        dummy_1841_) );
      defparam \u_FDMA_wburst_cnt_reg[8] .init = 0;
      defparam \u_FDMA_wburst_cnt_reg[8] .sr_value = 0;
      defparam \u_FDMA_wburst_cnt_reg[8] .always_en = 0;
      defparam \u_FDMA_wburst_cnt_reg[8] .no_sr = 1;
      defparam \u_FDMA_wburst_cnt_reg[8] .latch_mode = 0;
      defparam \u_FDMA_wburst_cnt_reg[8] .sync_mode = 1;
      defparam \u_FDMA_wburst_cnt_reg[8] .clk_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[8] .en_inv = 0;
      defparam \u_FDMA_wburst_cnt_reg[8] .sr_inv = 0;
    REG \u_FDMA_wburst_len_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06084|xy_net ), 
        .en(\ii06085|xy_net ), .qx(\u_FDMA_wburst_len_reg[0]|qx_net ), .sr(
        dummy_1842_) );
      defparam \u_FDMA_wburst_len_reg[0] .init = 0;
      defparam \u_FDMA_wburst_len_reg[0] .sr_value = 0;
      defparam \u_FDMA_wburst_len_reg[0] .always_en = 0;
      defparam \u_FDMA_wburst_len_reg[0] .no_sr = 1;
      defparam \u_FDMA_wburst_len_reg[0] .latch_mode = 0;
      defparam \u_FDMA_wburst_len_reg[0] .sync_mode = 1;
      defparam \u_FDMA_wburst_len_reg[0] .clk_inv = 0;
      defparam \u_FDMA_wburst_len_reg[0] .en_inv = 0;
      defparam \u_FDMA_wburst_len_reg[0] .sr_inv = 0;
    REG \u_FDMA_wburst_len_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06086|xy_net ), 
        .en(\ii06085|xy_net ), .qx(\u_FDMA_wburst_len_reg[1]|qx_net ), .sr(
        dummy_1843_) );
      defparam \u_FDMA_wburst_len_reg[1] .init = 0;
      defparam \u_FDMA_wburst_len_reg[1] .sr_value = 0;
      defparam \u_FDMA_wburst_len_reg[1] .always_en = 0;
      defparam \u_FDMA_wburst_len_reg[1] .no_sr = 1;
      defparam \u_FDMA_wburst_len_reg[1] .latch_mode = 0;
      defparam \u_FDMA_wburst_len_reg[1] .sync_mode = 1;
      defparam \u_FDMA_wburst_len_reg[1] .clk_inv = 0;
      defparam \u_FDMA_wburst_len_reg[1] .en_inv = 0;
      defparam \u_FDMA_wburst_len_reg[1] .sr_inv = 0;
    REG \u_FDMA_wburst_len_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06087|xy_net ), 
        .en(\ii06085|xy_net ), .qx(\u_FDMA_wburst_len_reg[2]|qx_net ), .sr(
        dummy_1844_) );
      defparam \u_FDMA_wburst_len_reg[2] .init = 0;
      defparam \u_FDMA_wburst_len_reg[2] .sr_value = 0;
      defparam \u_FDMA_wburst_len_reg[2] .always_en = 0;
      defparam \u_FDMA_wburst_len_reg[2] .no_sr = 1;
      defparam \u_FDMA_wburst_len_reg[2] .latch_mode = 0;
      defparam \u_FDMA_wburst_len_reg[2] .sync_mode = 1;
      defparam \u_FDMA_wburst_len_reg[2] .clk_inv = 0;
      defparam \u_FDMA_wburst_len_reg[2] .en_inv = 0;
      defparam \u_FDMA_wburst_len_reg[2] .sr_inv = 0;
    REG \u_FDMA_wburst_len_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06088|xy_net ), 
        .en(\ii06085|xy_net ), .qx(\u_FDMA_wburst_len_reg[3]|qx_net ), .sr(
        dummy_1845_) );
      defparam \u_FDMA_wburst_len_reg[3] .init = 0;
      defparam \u_FDMA_wburst_len_reg[3] .sr_value = 0;
      defparam \u_FDMA_wburst_len_reg[3] .always_en = 0;
      defparam \u_FDMA_wburst_len_reg[3] .no_sr = 1;
      defparam \u_FDMA_wburst_len_reg[3] .latch_mode = 0;
      defparam \u_FDMA_wburst_len_reg[3] .sync_mode = 1;
      defparam \u_FDMA_wburst_len_reg[3] .clk_inv = 0;
      defparam \u_FDMA_wburst_len_reg[3] .en_inv = 0;
      defparam \u_FDMA_wburst_len_reg[3] .sr_inv = 0;
    REG \u_FDMA_wburst_len_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06083|xy_net ), 
        .en(\ii06085|xy_net ), .qx(\u_FDMA_wburst_len_reg[4]|qx_net ), .sr(
        dummy_1846_) );
      defparam \u_FDMA_wburst_len_reg[4] .init = 0;
      defparam \u_FDMA_wburst_len_reg[4] .sr_value = 0;
      defparam \u_FDMA_wburst_len_reg[4] .always_en = 0;
      defparam \u_FDMA_wburst_len_reg[4] .no_sr = 1;
      defparam \u_FDMA_wburst_len_reg[4] .latch_mode = 0;
      defparam \u_FDMA_wburst_len_reg[4] .sync_mode = 1;
      defparam \u_FDMA_wburst_len_reg[4] .clk_inv = 0;
      defparam \u_FDMA_wburst_len_reg[4] .en_inv = 0;
      defparam \u_FDMA_wburst_len_reg[4] .sr_inv = 0;
    REG u_FDMA_wburst_len_req_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii05783|xy_net ), 
        .en(dummy_1847_), .qx(\u_FDMA_wburst_len_req_reg|qx_net ), .sr(
        dummy_1848_) );
      defparam u_FDMA_wburst_len_req_reg.init = 0;
      defparam u_FDMA_wburst_len_req_reg.sr_value = 0;
      defparam u_FDMA_wburst_len_req_reg.always_en = 1;
      defparam u_FDMA_wburst_len_req_reg.no_sr = 1;
      defparam u_FDMA_wburst_len_req_reg.latch_mode = 0;
      defparam u_FDMA_wburst_len_req_reg.sync_mode = 1;
      defparam u_FDMA_wburst_len_req_reg.clk_inv = 0;
      defparam u_FDMA_wburst_len_req_reg.en_inv = 0;
      defparam u_FDMA_wburst_len_req_reg.sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[10]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06092|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[10]|qx_net ), .sr(
        dummy_1849_) );
      defparam \u_FDMA_wfdma_cnt_reg[10] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[10] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[10] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[10] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[10] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[10] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[10] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[10] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[10] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[11]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06094|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[11]|qx_net ), .sr(
        dummy_1850_) );
      defparam \u_FDMA_wfdma_cnt_reg[11] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[11] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[11] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[11] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[11] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[11] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[11] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[11] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[11] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[12]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06096|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[12]|qx_net ), .sr(
        dummy_1851_) );
      defparam \u_FDMA_wfdma_cnt_reg[12] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[12] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[12] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[12] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[12] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[12] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[12] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[12] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[12] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[13]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06097|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[13]|qx_net ), .sr(
        dummy_1852_) );
      defparam \u_FDMA_wfdma_cnt_reg[13] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[13] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[13] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[13] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[13] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[13] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[13] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[13] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[13] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[14]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06098|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[14]|qx_net ), .sr(
        dummy_1853_) );
      defparam \u_FDMA_wfdma_cnt_reg[14] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[14] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[14] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[14] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[14] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[14] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[14] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[14] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[14] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[15]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06099|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[15]|qx_net ), .sr(
        dummy_1854_) );
      defparam \u_FDMA_wfdma_cnt_reg[15] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[15] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[15] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[15] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[15] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[15] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[15] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[15] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[15] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06100|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[1]|qx_net ), .sr(
        dummy_1855_) );
      defparam \u_FDMA_wfdma_cnt_reg[1] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[1] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[1] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[1] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[1] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[1] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[1] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[1] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[1] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06101|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[2]|qx_net ), .sr(
        dummy_1856_) );
      defparam \u_FDMA_wfdma_cnt_reg[2] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[2] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[2] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[2] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[2] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[2] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[2] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[2] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[2] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06102|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[3]|qx_net ), .sr(
        dummy_1857_) );
      defparam \u_FDMA_wfdma_cnt_reg[3] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[3] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[3] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[3] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[3] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[3] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[3] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[3] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[3] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06103|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[4]|qx_net ), .sr(
        dummy_1858_) );
      defparam \u_FDMA_wfdma_cnt_reg[4] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[4] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[4] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[4] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[4] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[4] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[4] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[4] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[4] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06105|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[5]|qx_net ), .sr(
        dummy_1859_) );
      defparam \u_FDMA_wfdma_cnt_reg[5] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[5] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[5] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[5] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[5] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[5] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[5] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[5] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[5] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06106|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[6]|qx_net ), .sr(
        dummy_1860_) );
      defparam \u_FDMA_wfdma_cnt_reg[6] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[6] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[6] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[6] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[6] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[6] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[6] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[6] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[6] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06107|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[7]|qx_net ), .sr(
        dummy_1861_) );
      defparam \u_FDMA_wfdma_cnt_reg[7] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[7] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[7] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[7] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[7] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[7] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[7] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[7] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[7] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[8]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06108|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[8]|qx_net ), .sr(
        dummy_1862_) );
      defparam \u_FDMA_wfdma_cnt_reg[8] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[8] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[8] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[8] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[8] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[8] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[8] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[8] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[8] .sr_inv = 0;
    REG \u_FDMA_wfdma_cnt_reg[9]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06109|xy_net ), 
        .en(\ii05960|xy_net ), .qx(\u_FDMA_wfdma_cnt_reg[9]|qx_net ), .sr(
        dummy_1863_) );
      defparam \u_FDMA_wfdma_cnt_reg[9] .init = 0;
      defparam \u_FDMA_wfdma_cnt_reg[9] .sr_value = 0;
      defparam \u_FDMA_wfdma_cnt_reg[9] .always_en = 0;
      defparam \u_FDMA_wfdma_cnt_reg[9] .no_sr = 1;
      defparam \u_FDMA_wfdma_cnt_reg[9] .latch_mode = 0;
      defparam \u_FDMA_wfdma_cnt_reg[9] .sync_mode = 1;
      defparam \u_FDMA_wfdma_cnt_reg[9] .clk_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[9] .en_inv = 0;
      defparam \u_FDMA_wfdma_cnt_reg[9] .sr_inv = 0;
    phy_wrapper u_ddr_v1_u_inst_u_ddr23phy ( .ahb_haddr_i( { dummy_1864_, dummy_1865_, dummy_1866_, dummy_1867_, dummy_1868_, dummy_1869_, dummy_1870_, dummy_1871_, dummy_1872_, dummy_1873_, dummy_1874_, dummy_1875_, dummy_1876_, dummy_1877_, dummy_1878_, dummy_1879_, dummy_1880_, dummy_1881_, dummy_1882_, dummy_1883_, dummy_1884_, dummy_1885_, dummy_1886_, dummy_1887_, dummy_1888_, dummy_1889_, dummy_1890_, dummy_1891_, dummy_1892_, dummy_1893_, dummy_1894_, dummy_1895_
         } ), .ahb_hburst_i( { dummy_1896_, dummy_1897_, dummy_1898_ } ), 
        .ahb_hclk(dummy_1899_), .ahb_hrdata_o( { dummy_1900_, dummy_1901_, dummy_1902_, dummy_1903_, dummy_1904_, dummy_1905_, dummy_1906_, dummy_1907_, dummy_1908_, dummy_1909_, dummy_1910_, dummy_1911_, dummy_1912_, dummy_1913_, dummy_1914_, dummy_1915_, dummy_1916_, dummy_1917_, dummy_1918_, dummy_1919_, dummy_1920_, dummy_1921_, dummy_1922_, dummy_1923_, dummy_1924_, dummy_1925_, dummy_1926_, dummy_1927_, dummy_1928_, dummy_1929_, dummy_1930_, dummy_1931_
         } ), .ahb_hready_i(dummy_1932_), .ahb_hready_o(dummy_1933_), 
        .ahb_hresetn(dummy_1934_), .ahb_hresp_o( { dummy_1935_, dummy_1936_ } ), 
        .ahb_hsel_i(dummy_1937_), .ahb_hsize_i( { dummy_1938_, dummy_1939_, dummy_1940_
         } ), .ahb_htrans_i( { dummy_1941_, dummy_1942_ } ), .ahb_hwdata_i( { dummy_1943_, dummy_1944_, dummy_1945_, dummy_1946_, dummy_1947_, dummy_1948_, dummy_1949_, dummy_1950_, dummy_1951_, dummy_1952_, dummy_1953_, dummy_1954_, dummy_1955_, dummy_1956_, dummy_1957_, dummy_1958_, dummy_1959_, dummy_1960_, dummy_1961_, dummy_1962_, dummy_1963_, dummy_1964_, dummy_1965_, dummy_1966_, dummy_1967_, dummy_1968_, dummy_1969_, dummy_1970_, dummy_1971_, dummy_1972_, dummy_1973_, dummy_1974_
         } ), .ahb_hwrite_i(dummy_1975_), .bypasspll_mc_clk_x4(
        \u_ddr_v1_u_inst_u_ddrc_crg|bypasspll_mc_clk_x4_net ), .ddr_addr( { dummy_1976_, dummy_1977_, dummy_1978_, dummy_1979_, dummy_1980_, dummy_1981_, dummy_1982_, dummy_1983_, dummy_1984_, dummy_1985_, dummy_1986_, dummy_1987_, dummy_1988_, dummy_1989_, dummy_1990_, dummy_1991_
         } ), .ddr_bank( { dummy_1992_, dummy_1993_, dummy_1994_ } ), 
        .ddr_cas_n(dummy_1995_), .ddr_cke(dummy_1996_), .ddr_clk0( { dummy_1997_, dummy_1998_
         } ), .ddr_clk0_n( { dummy_1999_, dummy_2000_ } ), .ddr_cs0_n( { dummy_2001_, dummy_2002_
         } ), .ddr_dm( { dummy_2003_, dummy_2004_, dummy_2005_, dummy_2006_ } ), 
        .ddr_dq( { dummy_2007_, dummy_2008_, dummy_2009_, dummy_2010_, dummy_2011_, dummy_2012_, dummy_2013_, dummy_2014_, dummy_2015_, dummy_2016_, dummy_2017_, dummy_2018_, dummy_2019_, dummy_2020_, dummy_2021_, dummy_2022_, dummy_2023_, dummy_2024_, dummy_2025_, dummy_2026_, dummy_2027_, dummy_2028_, dummy_2029_, dummy_2030_, dummy_2031_, dummy_2032_, dummy_2033_, dummy_2034_, dummy_2035_, dummy_2036_, dummy_2037_, dummy_2038_
         } ), .ddr_dqs( { dummy_2039_, dummy_2040_, dummy_2041_, dummy_2042_ } ), 
        .ddr_dqs_n( { dummy_2043_, dummy_2044_, dummy_2045_, dummy_2046_ } ), 
        .ddr_ecc_dm(dummy_2047_), .ddr_ecc_dq( { dummy_2048_, dummy_2049_, dummy_2050_, dummy_2051_, dummy_2052_, dummy_2053_, dummy_2054_, dummy_2055_
         } ), .ddr_ecc_dqs(dummy_2056_), .ddr_ecc_dqs_n(dummy_2057_), .ddr_odt(
        dummy_2058_), .ddr_ras_n(dummy_2059_), .ddr_reset_n(dummy_2060_), 
        .ddr_we_n(dummy_2061_), .ddr_zq0(dummy_2062_), .dram_dfi_addr_p0( { dummy_2063_, dummy_2064_, dummy_2065_, dummy_2066_, dummy_2067_, dummy_2068_, dummy_2069_, dummy_2070_, dummy_2071_, dummy_2072_, dummy_2073_, dummy_2074_, dummy_2075_, dummy_2076_, dummy_2077_, dummy_2078_, dummy_2079_, dummy_2080_, dummy_2081_, dummy_2082_
         } ), .dram_dfi_addr_p1( { dummy_2083_, dummy_2084_, dummy_2085_, dummy_2086_, dummy_2087_, dummy_2088_, dummy_2089_, dummy_2090_, dummy_2091_, dummy_2092_, dummy_2093_, dummy_2094_, dummy_2095_, dummy_2096_, dummy_2097_, dummy_2098_, dummy_2099_, dummy_2100_, dummy_2101_, dummy_2102_
         } ), .dram_dfi_bank_p0( { dummy_2103_, dummy_2104_, dummy_2105_ } ), 
        .dram_dfi_bank_p1( { dummy_2106_, dummy_2107_, dummy_2108_ } ), 
        .dram_dfi_cas_n_p0(dummy_2109_), .dram_dfi_cas_n_p1(dummy_2110_), 
        .dram_dfi_cke_p0(dummy_2111_), .dram_dfi_cke_p1(dummy_2112_), 
        .dram_dfi_cs_n_duplicate_p0(dummy_2113_), .dram_dfi_cs_n_duplicate_p1(
        dummy_2114_), .dram_dfi_cs_n_p0(dummy_2115_), .dram_dfi_cs_n_p1(
        dummy_2116_), .dram_dfi_ctrlupd_ack(dummy_2117_), .dram_dfi_ctrlupd_req(
        dummy_2118_), .dram_dfi_dram_clk_disable(dummy_2119_), 
        .dram_dfi_ecc_rddata_en_p0(dummy_2120_), .dram_dfi_ecc_rddata_en_p1(
        dummy_2121_), .dram_dfi_ecc_rddata_w0( { dummy_2122_, dummy_2123_, dummy_2124_, dummy_2125_, dummy_2126_, dummy_2127_, dummy_2128_, dummy_2129_, dummy_2130_, dummy_2131_, dummy_2132_, dummy_2133_, dummy_2134_, dummy_2135_, dummy_2136_, dummy_2137_
         } ), .dram_dfi_ecc_rddata_w1( { dummy_2138_, dummy_2139_, dummy_2140_, dummy_2141_, dummy_2142_, dummy_2143_, dummy_2144_, dummy_2145_, dummy_2146_, dummy_2147_, dummy_2148_, dummy_2149_, dummy_2150_, dummy_2151_, dummy_2152_, dummy_2153_
         } ), .dram_dfi_ecc_wrdata_en_p0(dummy_2154_), 
        .dram_dfi_ecc_wrdata_en_p1(dummy_2155_), .dram_dfi_ecc_wrdata_p0( { dummy_2156_, dummy_2157_, dummy_2158_, dummy_2159_, dummy_2160_, dummy_2161_, dummy_2162_, dummy_2163_, dummy_2164_, dummy_2165_, dummy_2166_, dummy_2167_, dummy_2168_, dummy_2169_, dummy_2170_, dummy_2171_
         } ), .dram_dfi_ecc_wrdata_p1( { dummy_2172_, dummy_2173_, dummy_2174_, dummy_2175_, dummy_2176_, dummy_2177_, dummy_2178_, dummy_2179_, dummy_2180_, dummy_2181_, dummy_2182_, dummy_2183_, dummy_2184_, dummy_2185_, dummy_2186_, dummy_2187_
         } ), .dram_dfi_ecc_wrmask_p0( { dummy_2188_, dummy_2189_ } ), 
        .dram_dfi_ecc_wrmask_p1( { dummy_2190_, dummy_2191_ } ), 
        .dram_dfi_init_complete(dummy_2192_), .dram_dfi_init_start(dummy_2193_), 
        .dram_dfi_ras_n_p0(dummy_2194_), .dram_dfi_ras_n_p1(dummy_2195_), 
        .dram_dfi_rddata_en_p0( { dummy_2196_, dummy_2197_, dummy_2198_, dummy_2199_
         } ), .dram_dfi_rddata_en_p1( { dummy_2200_, dummy_2201_, dummy_2202_, dummy_2203_
         } ), .dram_dfi_rddata_valid_w0( { dummy_2204_, dummy_2205_, dummy_2206_, dummy_2207_
         } ), .dram_dfi_rddata_valid_w1( { dummy_2208_, dummy_2209_, dummy_2210_, dummy_2211_
         } ), .dram_dfi_rddata_w0( { dummy_2212_, dummy_2213_, dummy_2214_, dummy_2215_, dummy_2216_, dummy_2217_, dummy_2218_, dummy_2219_, dummy_2220_, dummy_2221_, dummy_2222_, dummy_2223_, dummy_2224_, dummy_2225_, dummy_2226_, dummy_2227_, dummy_2228_, dummy_2229_, dummy_2230_, dummy_2231_, dummy_2232_, dummy_2233_, dummy_2234_, dummy_2235_, dummy_2236_, dummy_2237_, dummy_2238_, dummy_2239_, dummy_2240_, dummy_2241_, dummy_2242_, dummy_2243_, dummy_2244_, dummy_2245_, dummy_2246_, dummy_2247_, dummy_2248_, dummy_2249_, dummy_2250_, dummy_2251_, dummy_2252_, dummy_2253_, dummy_2254_, dummy_2255_, dummy_2256_, dummy_2257_, dummy_2258_, dummy_2259_, dummy_2260_, dummy_2261_, dummy_2262_, dummy_2263_, dummy_2264_, dummy_2265_, dummy_2266_, dummy_2267_, dummy_2268_, dummy_2269_, dummy_2270_, dummy_2271_, dummy_2272_, dummy_2273_, dummy_2274_, dummy_2275_
         } ), .dram_dfi_rddata_w1( { dummy_2276_, dummy_2277_, dummy_2278_, dummy_2279_, dummy_2280_, dummy_2281_, dummy_2282_, dummy_2283_, dummy_2284_, dummy_2285_, dummy_2286_, dummy_2287_, dummy_2288_, dummy_2289_, dummy_2290_, dummy_2291_, dummy_2292_, dummy_2293_, dummy_2294_, dummy_2295_, dummy_2296_, dummy_2297_, dummy_2298_, dummy_2299_, dummy_2300_, dummy_2301_, dummy_2302_, dummy_2303_, dummy_2304_, dummy_2305_, dummy_2306_, dummy_2307_, dummy_2308_, dummy_2309_, dummy_2310_, dummy_2311_, dummy_2312_, dummy_2313_, dummy_2314_, dummy_2315_, dummy_2316_, dummy_2317_, dummy_2318_, dummy_2319_, dummy_2320_, dummy_2321_, dummy_2322_, dummy_2323_, dummy_2324_, dummy_2325_, dummy_2326_, dummy_2327_, dummy_2328_, dummy_2329_, dummy_2330_, dummy_2331_, dummy_2332_, dummy_2333_, dummy_2334_, dummy_2335_, dummy_2336_, dummy_2337_, dummy_2338_, dummy_2339_
         } ), .dram_dfi_rdlvl_delay( { dummy_2340_, dummy_2341_, dummy_2342_, dummy_2343_, dummy_2344_, dummy_2345_, dummy_2346_, dummy_2347_, dummy_2348_, dummy_2349_, dummy_2350_, dummy_2351_, dummy_2352_, dummy_2353_, dummy_2354_, dummy_2355_
         } ), .dram_dfi_rdlvl_delayn( { dummy_2356_, dummy_2357_, dummy_2358_, dummy_2359_, dummy_2360_, dummy_2361_, dummy_2362_, dummy_2363_, dummy_2364_, dummy_2365_, dummy_2366_, dummy_2367_, dummy_2368_, dummy_2369_, dummy_2370_, dummy_2371_
         } ), .dram_dfi_rdlvl_edge(dummy_2372_), .dram_dfi_rdlvl_en(dummy_2373_), 
        .dram_dfi_rdlvl_gate_delay( { dummy_2374_, dummy_2375_, dummy_2376_, dummy_2377_, dummy_2378_, dummy_2379_, dummy_2380_, dummy_2381_, dummy_2382_, dummy_2383_, dummy_2384_, dummy_2385_, dummy_2386_, dummy_2387_, dummy_2388_, dummy_2389_, dummy_2390_, dummy_2391_, dummy_2392_, dummy_2393_, dummy_2394_, dummy_2395_, dummy_2396_, dummy_2397_, dummy_2398_, dummy_2399_, dummy_2400_, dummy_2401_, dummy_2402_, dummy_2403_, dummy_2404_, dummy_2405_
         } ), .dram_dfi_rdlvl_gate_en(dummy_2406_), .dram_dfi_rdlvl_gate_mode(
         { dummy_2407_, dummy_2408_ } ), .dram_dfi_rdlvl_load(dummy_2409_), 
        .dram_dfi_rdlvl_mode( { dummy_2410_, dummy_2411_ } ), 
        .dram_dfi_rdlvl_resp( { dummy_2412_, dummy_2413_, dummy_2414_, dummy_2415_, dummy_2416_, dummy_2417_, dummy_2418_, dummy_2419_, dummy_2420_, dummy_2421_, dummy_2422_, dummy_2423_, dummy_2424_, dummy_2425_, dummy_2426_, dummy_2427_, dummy_2428_, dummy_2429_, dummy_2430_, dummy_2431_, dummy_2432_, dummy_2433_, dummy_2434_, dummy_2435_, dummy_2436_, dummy_2437_, dummy_2438_, dummy_2439_, dummy_2440_, dummy_2441_, dummy_2442_, dummy_2443_, dummy_2444_, dummy_2445_, dummy_2446_, dummy_2447_, dummy_2448_, dummy_2449_, dummy_2450_, dummy_2451_
         } ), .dram_dfi_reset_n_p0(dummy_2452_), .dram_dfi_reset_n_p1(
        dummy_2453_), .dram_dfi_we_n_p0(dummy_2454_), .dram_dfi_we_n_p1(
        dummy_2455_), .dram_dfi_wodt_p0(dummy_2456_), .dram_dfi_wodt_p1(
        dummy_2457_), .dram_dfi_wrdata_en_p0( { dummy_2458_, dummy_2459_, dummy_2460_, dummy_2461_
         } ), .dram_dfi_wrdata_en_p1( { dummy_2462_, dummy_2463_, dummy_2464_, dummy_2465_
         } ), .dram_dfi_wrdata_p0( { dummy_2466_, dummy_2467_, dummy_2468_, dummy_2469_, dummy_2470_, dummy_2471_, dummy_2472_, dummy_2473_, dummy_2474_, dummy_2475_, dummy_2476_, dummy_2477_, dummy_2478_, dummy_2479_, dummy_2480_, dummy_2481_, dummy_2482_, dummy_2483_, dummy_2484_, dummy_2485_, dummy_2486_, dummy_2487_, dummy_2488_, dummy_2489_, dummy_2490_, dummy_2491_, dummy_2492_, dummy_2493_, dummy_2494_, dummy_2495_, dummy_2496_, dummy_2497_, dummy_2498_, dummy_2499_, dummy_2500_, dummy_2501_, dummy_2502_, dummy_2503_, dummy_2504_, dummy_2505_, dummy_2506_, dummy_2507_, dummy_2508_, dummy_2509_, dummy_2510_, dummy_2511_, dummy_2512_, dummy_2513_, dummy_2514_, dummy_2515_, dummy_2516_, dummy_2517_, dummy_2518_, dummy_2519_, dummy_2520_, dummy_2521_, dummy_2522_, dummy_2523_, dummy_2524_, dummy_2525_, dummy_2526_, dummy_2527_, dummy_2528_, dummy_2529_
         } ), .dram_dfi_wrdata_p1( { dummy_2530_, dummy_2531_, dummy_2532_, dummy_2533_, dummy_2534_, dummy_2535_, dummy_2536_, dummy_2537_, dummy_2538_, dummy_2539_, dummy_2540_, dummy_2541_, dummy_2542_, dummy_2543_, dummy_2544_, dummy_2545_, dummy_2546_, dummy_2547_, dummy_2548_, dummy_2549_, dummy_2550_, dummy_2551_, dummy_2552_, dummy_2553_, dummy_2554_, dummy_2555_, dummy_2556_, dummy_2557_, dummy_2558_, dummy_2559_, dummy_2560_, dummy_2561_, dummy_2562_, dummy_2563_, dummy_2564_, dummy_2565_, dummy_2566_, dummy_2567_, dummy_2568_, dummy_2569_, dummy_2570_, dummy_2571_, dummy_2572_, dummy_2573_, dummy_2574_, dummy_2575_, dummy_2576_, dummy_2577_, dummy_2578_, dummy_2579_, dummy_2580_, dummy_2581_, dummy_2582_, dummy_2583_, dummy_2584_, dummy_2585_, dummy_2586_, dummy_2587_, dummy_2588_, dummy_2589_, dummy_2590_, dummy_2591_, dummy_2592_, dummy_2593_
         } ), .dram_dfi_wrlvl_delay( { dummy_2594_, dummy_2595_, dummy_2596_, dummy_2597_, dummy_2598_, dummy_2599_, dummy_2600_, dummy_2601_, dummy_2602_, dummy_2603_, dummy_2604_, dummy_2605_, dummy_2606_, dummy_2607_, dummy_2608_, dummy_2609_
         } ), .dram_dfi_wrlvl_en(dummy_2610_), .dram_dfi_wrlvl_load(dummy_2611_), 
        .dram_dfi_wrlvl_mode( { dummy_2612_, dummy_2613_ } ), 
        .dram_dfi_wrlvl_resp( { dummy_2614_, dummy_2615_, dummy_2616_, dummy_2617_, dummy_2618_
         } ), .dram_dfi_wrlvl_strobe(dummy_2619_), .dram_dfi_wrmask_p0( { dummy_2620_, dummy_2621_, dummy_2622_, dummy_2623_, dummy_2624_, dummy_2625_, dummy_2626_, dummy_2627_
         } ), .dram_dfi_wrmask_p1( { dummy_2628_, dummy_2629_, dummy_2630_, dummy_2631_, dummy_2632_, dummy_2633_, dummy_2634_, dummy_2635_
         } ), .fp_dfi_addr_p0( { dummy_2636_, dummy_2637_, dummy_2638_, dummy_2639_, dummy_2640_, dummy_2641_, dummy_2642_, dummy_2643_, dummy_2644_, dummy_2645_, dummy_2646_, dummy_2647_, dummy_2648_, dummy_2649_, dummy_2650_, dummy_2651_, dummy_2652_, dummy_2653_, dummy_2654_, dummy_2655_
         } ), .fp_dfi_addr_p1( { dummy_2656_, dummy_2657_, dummy_2658_, dummy_2659_, dummy_2660_, dummy_2661_, dummy_2662_, dummy_2663_, dummy_2664_, dummy_2665_, dummy_2666_, dummy_2667_, dummy_2668_, dummy_2669_, dummy_2670_, dummy_2671_, dummy_2672_, dummy_2673_, dummy_2674_, dummy_2675_
         } ), .fp_dfi_bank_p0( { dummy_2676_, dummy_2677_, dummy_2678_ } ), 
        .fp_dfi_bank_p1( { dummy_2679_, dummy_2680_, dummy_2681_ } ), 
        .fp_dfi_cas_n_p0(dummy_2682_), .fp_dfi_cas_n_p1(dummy_2683_), 
        .fp_dfi_cke_p0(dummy_2684_), .fp_dfi_cke_p1(dummy_2685_), 
        .fp_dfi_cs_n_duplicate_p0(dummy_2686_), .fp_dfi_cs_n_duplicate_p1(
        dummy_2687_), .fp_dfi_cs_n_p0(dummy_2688_), .fp_dfi_cs_n_p1(dummy_2689_), 
        .fp_dfi_ctrlupd_ack(dummy_2690_), .fp_dfi_ctrlupd_req(dummy_2691_), 
        .fp_dfi_dram_clk_disable(dummy_2692_), .fp_dfi_ecc_rddata_en_p0(
        dummy_2693_), .fp_dfi_ecc_rddata_en_p1(dummy_2694_), 
        .fp_dfi_ecc_rddata_valid_w0(dummy_2695_), .fp_dfi_ecc_rddata_valid_w1(
        dummy_2696_), .fp_dfi_ecc_rddata_w0( { dummy_2697_, dummy_2698_, dummy_2699_, dummy_2700_, dummy_2701_, dummy_2702_, dummy_2703_, dummy_2704_, dummy_2705_, dummy_2706_, dummy_2707_, dummy_2708_, dummy_2709_, dummy_2710_, dummy_2711_, dummy_2712_
         } ), .fp_dfi_ecc_rddata_w1( { dummy_2713_, dummy_2714_, dummy_2715_, dummy_2716_, dummy_2717_, dummy_2718_, dummy_2719_, dummy_2720_, dummy_2721_, dummy_2722_, dummy_2723_, dummy_2724_, dummy_2725_, dummy_2726_, dummy_2727_, dummy_2728_
         } ), .fp_dfi_ecc_wrdata_en_p0(dummy_2729_), .fp_dfi_ecc_wrdata_en_p1(
        dummy_2730_), .fp_dfi_ecc_wrdata_p0( { dummy_2731_, dummy_2732_, dummy_2733_, dummy_2734_, dummy_2735_, dummy_2736_, dummy_2737_, dummy_2738_, dummy_2739_, dummy_2740_, dummy_2741_, dummy_2742_, dummy_2743_, dummy_2744_, dummy_2745_, dummy_2746_
         } ), .fp_dfi_ecc_wrdata_p1( { dummy_2747_, dummy_2748_, dummy_2749_, dummy_2750_, dummy_2751_, dummy_2752_, dummy_2753_, dummy_2754_, dummy_2755_, dummy_2756_, dummy_2757_, dummy_2758_, dummy_2759_, dummy_2760_, dummy_2761_, dummy_2762_
         } ), .fp_dfi_ecc_wrmask_p0( { dummy_2763_, dummy_2764_ } ), 
        .fp_dfi_ecc_wrmask_p1( { dummy_2765_, dummy_2766_ } ), 
        .fp_dfi_init_complete(dummy_2767_), .fp_dfi_init_start(dummy_2768_), 
        .fp_dfi_ras_n_p0(dummy_2769_), .fp_dfi_ras_n_p1(dummy_2770_), 
        .fp_dfi_rddata_en_p0( { dummy_2771_, dummy_2772_, dummy_2773_, dummy_2774_
         } ), .fp_dfi_rddata_en_p1( { dummy_2775_, dummy_2776_, dummy_2777_, dummy_2778_
         } ), .fp_dfi_rddata_valid_w0( { dummy_2779_, dummy_2780_, dummy_2781_, dummy_2782_
         } ), .fp_dfi_rddata_valid_w1( { dummy_2783_, dummy_2784_, dummy_2785_, dummy_2786_
         } ), .fp_dfi_rddata_w0( { dummy_2787_, dummy_2788_, dummy_2789_, dummy_2790_, dummy_2791_, dummy_2792_, dummy_2793_, dummy_2794_, dummy_2795_, dummy_2796_, dummy_2797_, dummy_2798_, dummy_2799_, dummy_2800_, dummy_2801_, dummy_2802_, dummy_2803_, dummy_2804_, dummy_2805_, dummy_2806_, dummy_2807_, dummy_2808_, dummy_2809_, dummy_2810_, dummy_2811_, dummy_2812_, dummy_2813_, dummy_2814_, dummy_2815_, dummy_2816_, dummy_2817_, dummy_2818_, dummy_2819_, dummy_2820_, dummy_2821_, dummy_2822_, dummy_2823_, dummy_2824_, dummy_2825_, dummy_2826_, dummy_2827_, dummy_2828_, dummy_2829_, dummy_2830_, dummy_2831_, dummy_2832_, dummy_2833_, dummy_2834_, dummy_2835_, dummy_2836_, dummy_2837_, dummy_2838_, dummy_2839_, dummy_2840_, dummy_2841_, dummy_2842_, dummy_2843_, dummy_2844_, dummy_2845_, dummy_2846_, dummy_2847_, dummy_2848_, dummy_2849_, dummy_2850_
         } ), .fp_dfi_rddata_w1( { dummy_2851_, dummy_2852_, dummy_2853_, dummy_2854_, dummy_2855_, dummy_2856_, dummy_2857_, dummy_2858_, dummy_2859_, dummy_2860_, dummy_2861_, dummy_2862_, dummy_2863_, dummy_2864_, dummy_2865_, dummy_2866_, dummy_2867_, dummy_2868_, dummy_2869_, dummy_2870_, dummy_2871_, dummy_2872_, dummy_2873_, dummy_2874_, dummy_2875_, dummy_2876_, dummy_2877_, dummy_2878_, dummy_2879_, dummy_2880_, dummy_2881_, dummy_2882_, dummy_2883_, dummy_2884_, dummy_2885_, dummy_2886_, dummy_2887_, dummy_2888_, dummy_2889_, dummy_2890_, dummy_2891_, dummy_2892_, dummy_2893_, dummy_2894_, dummy_2895_, dummy_2896_, dummy_2897_, dummy_2898_, dummy_2899_, dummy_2900_, dummy_2901_, dummy_2902_, dummy_2903_, dummy_2904_, dummy_2905_, dummy_2906_, dummy_2907_, dummy_2908_, dummy_2909_, dummy_2910_, dummy_2911_, dummy_2912_, dummy_2913_, dummy_2914_
         } ), .fp_dfi_rdlvl_delay( { dummy_2915_, dummy_2916_, dummy_2917_, dummy_2918_, dummy_2919_, dummy_2920_, dummy_2921_, dummy_2922_, dummy_2923_, dummy_2924_, dummy_2925_, dummy_2926_, dummy_2927_, dummy_2928_, dummy_2929_, dummy_2930_
         } ), .fp_dfi_rdlvl_delayn( { dummy_2931_, dummy_2932_, dummy_2933_, dummy_2934_, dummy_2935_, dummy_2936_, dummy_2937_, dummy_2938_, dummy_2939_, dummy_2940_, dummy_2941_, dummy_2942_, dummy_2943_, dummy_2944_, dummy_2945_, dummy_2946_
         } ), .fp_dfi_rdlvl_edge(dummy_2947_), .fp_dfi_rdlvl_en(dummy_2948_), 
        .fp_dfi_rdlvl_gate_delay( { dummy_2949_, dummy_2950_, dummy_2951_, dummy_2952_, dummy_2953_, dummy_2954_, dummy_2955_, dummy_2956_, dummy_2957_, dummy_2958_, dummy_2959_, dummy_2960_, dummy_2961_, dummy_2962_, dummy_2963_, dummy_2964_, dummy_2965_, dummy_2966_, dummy_2967_, dummy_2968_, dummy_2969_, dummy_2970_, dummy_2971_, dummy_2972_, dummy_2973_, dummy_2974_, dummy_2975_, dummy_2976_, dummy_2977_, dummy_2978_, dummy_2979_, dummy_2980_
         } ), .fp_dfi_rdlvl_gate_en(dummy_2981_), .fp_dfi_rdlvl_gate_mode( { dummy_2982_, dummy_2983_
         } ), .fp_dfi_rdlvl_load(dummy_2984_), .fp_dfi_rdlvl_mode( { dummy_2985_, dummy_2986_
         } ), .fp_dfi_rdlvl_resp( { dummy_2987_, dummy_2988_, dummy_2989_, dummy_2990_, dummy_2991_, dummy_2992_, dummy_2993_, dummy_2994_, dummy_2995_, dummy_2996_, dummy_2997_, dummy_2998_, dummy_2999_, dummy_3000_, dummy_3001_, dummy_3002_, dummy_3003_, dummy_3004_, dummy_3005_, dummy_3006_, dummy_3007_, dummy_3008_, dummy_3009_, dummy_3010_, dummy_3011_, dummy_3012_, dummy_3013_, dummy_3014_, dummy_3015_, dummy_3016_, dummy_3017_, dummy_3018_, dummy_3019_, dummy_3020_, dummy_3021_, dummy_3022_, dummy_3023_, dummy_3024_, dummy_3025_, dummy_3026_
         } ), .fp_dfi_reset_n_p0(dummy_3027_), .fp_dfi_reset_n_p1(dummy_3028_), 
        .fp_dfi_we_n_p0(dummy_3029_), .fp_dfi_we_n_p1(dummy_3030_), 
        .fp_dfi_wodt_p0(dummy_3031_), .fp_dfi_wodt_p1(dummy_3032_), 
        .fp_dfi_wrdata_en_p0( { dummy_3033_, dummy_3034_, dummy_3035_, dummy_3036_
         } ), .fp_dfi_wrdata_en_p1( { dummy_3037_, dummy_3038_, dummy_3039_, dummy_3040_
         } ), .fp_dfi_wrdata_p0( { dummy_3041_, dummy_3042_, dummy_3043_, dummy_3044_, dummy_3045_, dummy_3046_, dummy_3047_, dummy_3048_, dummy_3049_, dummy_3050_, dummy_3051_, dummy_3052_, dummy_3053_, dummy_3054_, dummy_3055_, dummy_3056_, dummy_3057_, dummy_3058_, dummy_3059_, dummy_3060_, dummy_3061_, dummy_3062_, dummy_3063_, dummy_3064_, dummy_3065_, dummy_3066_, dummy_3067_, dummy_3068_, dummy_3069_, dummy_3070_, dummy_3071_, dummy_3072_, dummy_3073_, dummy_3074_, dummy_3075_, dummy_3076_, dummy_3077_, dummy_3078_, dummy_3079_, dummy_3080_, dummy_3081_, dummy_3082_, dummy_3083_, dummy_3084_, dummy_3085_, dummy_3086_, dummy_3087_, dummy_3088_, dummy_3089_, dummy_3090_, dummy_3091_, dummy_3092_, dummy_3093_, dummy_3094_, dummy_3095_, dummy_3096_, dummy_3097_, dummy_3098_, dummy_3099_, dummy_3100_, dummy_3101_, dummy_3102_, dummy_3103_, dummy_3104_
         } ), .fp_dfi_wrdata_p1( { dummy_3105_, dummy_3106_, dummy_3107_, dummy_3108_, dummy_3109_, dummy_3110_, dummy_3111_, dummy_3112_, dummy_3113_, dummy_3114_, dummy_3115_, dummy_3116_, dummy_3117_, dummy_3118_, dummy_3119_, dummy_3120_, dummy_3121_, dummy_3122_, dummy_3123_, dummy_3124_, dummy_3125_, dummy_3126_, dummy_3127_, dummy_3128_, dummy_3129_, dummy_3130_, dummy_3131_, dummy_3132_, dummy_3133_, dummy_3134_, dummy_3135_, dummy_3136_, dummy_3137_, dummy_3138_, dummy_3139_, dummy_3140_, dummy_3141_, dummy_3142_, dummy_3143_, dummy_3144_, dummy_3145_, dummy_3146_, dummy_3147_, dummy_3148_, dummy_3149_, dummy_3150_, dummy_3151_, dummy_3152_, dummy_3153_, dummy_3154_, dummy_3155_, dummy_3156_, dummy_3157_, dummy_3158_, dummy_3159_, dummy_3160_, dummy_3161_, dummy_3162_, dummy_3163_, dummy_3164_, dummy_3165_, dummy_3166_, dummy_3167_, dummy_3168_
         } ), .fp_dfi_wrlvl_delay( { dummy_3169_, dummy_3170_, dummy_3171_, dummy_3172_, dummy_3173_, dummy_3174_, dummy_3175_, dummy_3176_, dummy_3177_, dummy_3178_, dummy_3179_, dummy_3180_, dummy_3181_, dummy_3182_, dummy_3183_, dummy_3184_
         } ), .fp_dfi_wrlvl_en(dummy_3185_), .fp_dfi_wrlvl_load(dummy_3186_), 
        .fp_dfi_wrlvl_mode( { dummy_3187_, dummy_3188_ } ), .fp_dfi_wrlvl_resp(
         { dummy_3189_, dummy_3190_, dummy_3191_, dummy_3192_, dummy_3193_ } ), 
        .fp_dfi_wrlvl_strobe(dummy_3194_), .fp_dfi_wrmask_p0( { dummy_3195_, dummy_3196_, dummy_3197_, dummy_3198_, dummy_3199_, dummy_3200_, dummy_3201_, dummy_3202_
         } ), .fp_dfi_wrmask_p1( { dummy_3203_, dummy_3204_, dummy_3205_, dummy_3206_, dummy_3207_, dummy_3208_, dummy_3209_, dummy_3210_
         } ), .iodc_jtag_ddr_addr_c( { dummy_3211_, dummy_3212_, dummy_3213_, dummy_3214_, dummy_3215_, dummy_3216_, dummy_3217_, dummy_3218_, dummy_3219_, dummy_3220_, dummy_3221_, dummy_3222_, dummy_3223_, dummy_3224_, dummy_3225_, dummy_3226_
         } ), .iodc_jtag_ddr_addr_i( { dummy_3227_, dummy_3228_, dummy_3229_, dummy_3230_, dummy_3231_, dummy_3232_, dummy_3233_, dummy_3234_, dummy_3235_, dummy_3236_, dummy_3237_, dummy_3238_, dummy_3239_, dummy_3240_, dummy_3241_, dummy_3242_
         } ), .iodc_jtag_ddr_addr_oe_n( { dummy_3243_, dummy_3244_, dummy_3245_, dummy_3246_, dummy_3247_, dummy_3248_, dummy_3249_, dummy_3250_, dummy_3251_, dummy_3252_, dummy_3253_, dummy_3254_, dummy_3255_, dummy_3256_, dummy_3257_, dummy_3258_
         } ), .iodc_jtag_ddr_bank_c( { dummy_3259_, dummy_3260_, dummy_3261_ } ), 
        .iodc_jtag_ddr_bank_i( { dummy_3262_, dummy_3263_, dummy_3264_ } ), 
        .iodc_jtag_ddr_bank_oe_n( { dummy_3265_, dummy_3266_, dummy_3267_ } ), 
        .iodc_jtag_ddr_cas_n_c(dummy_3268_), .iodc_jtag_ddr_cas_n_i(dummy_3269_), 
        .iodc_jtag_ddr_cas_n_oe_n(dummy_3270_), .iodc_jtag_ddr_cke_c(dummy_3271_), 
        .iodc_jtag_ddr_cke_i(dummy_3272_), .iodc_jtag_ddr_cke_oe_n(dummy_3273_), 
        .iodc_jtag_ddr_clk_c( { dummy_3274_, dummy_3275_ } ), 
        .iodc_jtag_ddr_clk_i( { dummy_3276_, dummy_3277_ } ), 
        .iodc_jtag_ddr_clk_oe_n( { dummy_3278_, dummy_3279_ } ), 
        .iodc_jtag_ddr_cs_n_c( { dummy_3280_, dummy_3281_ } ), 
        .iodc_jtag_ddr_cs_n_i( { dummy_3282_, dummy_3283_ } ), 
        .iodc_jtag_ddr_cs_n_oe_n( { dummy_3284_, dummy_3285_ } ), 
        .iodc_jtag_ddr_dm_c( { dummy_3286_, dummy_3287_, dummy_3288_, dummy_3289_
         } ), .iodc_jtag_ddr_dm_i( { dummy_3290_, dummy_3291_, dummy_3292_, dummy_3293_
         } ), .iodc_jtag_ddr_dm_oe_n( { dummy_3294_, dummy_3295_, dummy_3296_, dummy_3297_
         } ), .iodc_jtag_ddr_dq_c( { dummy_3298_, dummy_3299_, dummy_3300_, dummy_3301_, dummy_3302_, dummy_3303_, dummy_3304_, dummy_3305_, dummy_3306_, dummy_3307_, dummy_3308_, dummy_3309_, dummy_3310_, dummy_3311_, dummy_3312_, dummy_3313_, dummy_3314_, dummy_3315_, dummy_3316_, dummy_3317_, dummy_3318_, dummy_3319_, dummy_3320_, dummy_3321_, dummy_3322_, dummy_3323_, dummy_3324_, dummy_3325_, dummy_3326_, dummy_3327_, dummy_3328_, dummy_3329_
         } ), .iodc_jtag_ddr_dq_i( { dummy_3330_, dummy_3331_, dummy_3332_, dummy_3333_, dummy_3334_, dummy_3335_, dummy_3336_, dummy_3337_, dummy_3338_, dummy_3339_, dummy_3340_, dummy_3341_, dummy_3342_, dummy_3343_, dummy_3344_, dummy_3345_, dummy_3346_, dummy_3347_, dummy_3348_, dummy_3349_, dummy_3350_, dummy_3351_, dummy_3352_, dummy_3353_, dummy_3354_, dummy_3355_, dummy_3356_, dummy_3357_, dummy_3358_, dummy_3359_, dummy_3360_, dummy_3361_
         } ), .iodc_jtag_ddr_dq_oe_n( { dummy_3362_, dummy_3363_, dummy_3364_, dummy_3365_, dummy_3366_, dummy_3367_, dummy_3368_, dummy_3369_, dummy_3370_, dummy_3371_, dummy_3372_, dummy_3373_, dummy_3374_, dummy_3375_, dummy_3376_, dummy_3377_, dummy_3378_, dummy_3379_, dummy_3380_, dummy_3381_, dummy_3382_, dummy_3383_, dummy_3384_, dummy_3385_, dummy_3386_, dummy_3387_, dummy_3388_, dummy_3389_, dummy_3390_, dummy_3391_, dummy_3392_, dummy_3393_
         } ), .iodc_jtag_ddr_dqs_c( { dummy_3394_, dummy_3395_, dummy_3396_, dummy_3397_
         } ), .iodc_jtag_ddr_dqs_i( { dummy_3398_, dummy_3399_, dummy_3400_, dummy_3401_
         } ), .iodc_jtag_ddr_dqs_oe_n( { dummy_3402_, dummy_3403_, dummy_3404_, dummy_3405_
         } ), .iodc_jtag_ddr_ecc_dm_c(dummy_3406_), .iodc_jtag_ddr_ecc_dm_i(
        dummy_3407_), .iodc_jtag_ddr_ecc_dm_oe_n(dummy_3408_), 
        .iodc_jtag_ddr_ecc_dq_c( { dummy_3409_, dummy_3410_, dummy_3411_, dummy_3412_, dummy_3413_, dummy_3414_, dummy_3415_, dummy_3416_
         } ), .iodc_jtag_ddr_ecc_dq_i( { dummy_3417_, dummy_3418_, dummy_3419_, dummy_3420_, dummy_3421_, dummy_3422_, dummy_3423_, dummy_3424_
         } ), .iodc_jtag_ddr_ecc_dq_oe_n( { dummy_3425_, dummy_3426_, dummy_3427_, dummy_3428_, dummy_3429_, dummy_3430_, dummy_3431_, dummy_3432_
         } ), .iodc_jtag_ddr_ecc_dqs_c(dummy_3433_), .iodc_jtag_ddr_ecc_dqs_i(
        dummy_3434_), .iodc_jtag_ddr_ecc_dqs_oe_n(dummy_3435_), 
        .iodc_jtag_ddr_odt_c(dummy_3436_), .iodc_jtag_ddr_odt_i(dummy_3437_), 
        .iodc_jtag_ddr_odt_oe_n(dummy_3438_), .iodc_jtag_ddr_par_c(dummy_3439_), 
        .iodc_jtag_ddr_par_i(dummy_3440_), .iodc_jtag_ddr_par_oe_n(dummy_3441_), 
        .iodc_jtag_ddr_ras_n_c(dummy_3442_), .iodc_jtag_ddr_ras_n_i(dummy_3443_), 
        .iodc_jtag_ddr_ras_n_oe_n(dummy_3444_), .iodc_jtag_ddr_reset_n_c(
        dummy_3445_), .iodc_jtag_ddr_reset_n_i(dummy_3446_), 
        .iodc_jtag_ddr_reset_n_oe_n(dummy_3447_), .iodc_jtag_ddr_we_n_c(
        dummy_3448_), .iodc_jtag_ddr_we_n_i(dummy_3449_), 
        .iodc_jtag_ddr_we_n_oe_n(dummy_3450_), .mc_clk(
        \u_ddr_v1_u_inst_u_ddrc_crg|mc_clk_net ), .mc_clk_rst_n(
        \u_ddr_v1_u_inst_u_ddrc_crg|mc_rstn_net ), .r_ddr23phy_reg( { 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2047]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2046]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2045]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2044]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2043]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2042]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2041]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2040]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2039]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2038]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2037]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2036]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2035]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2034]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2033]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2032]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2031]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2030]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2029]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2028]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2027]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2026]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2025]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2024]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2023]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2022]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2021]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2020]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2019]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2018]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2017]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2016]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2015]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2014]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2013]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2012]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2011]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2010]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2009]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2008]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2007]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2006]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2005]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2004]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2003]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2002]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2001]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2000]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1999]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1998]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1997]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1996]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1995]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1994]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1993]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1992]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1991]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1990]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1989]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1988]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1987]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1986]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1985]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1984]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1983]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1982]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1981]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1980]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1979]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1978]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1977]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1976]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1975]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1974]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1973]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1972]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1971]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1970]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1969]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1968]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1967]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1966]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1965]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1964]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1963]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1962]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1961]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1960]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1959]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1958]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1957]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1956]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1955]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1954]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1953]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1952]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1951]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1950]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1949]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1948]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1947]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1946]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1945]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1944]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1943]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1942]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1941]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1940]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1939]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1938]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1937]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1936]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1935]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1934]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1933]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1932]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1931]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1930]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1929]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1928]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1927]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1926]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1925]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1924]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1923]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1922]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1921]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1920]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1919]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1918]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1917]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1916]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1915]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1914]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1913]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1912]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1911]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1910]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1909]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1908]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1907]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1906]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1905]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1904]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1903]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1902]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1901]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1900]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1899]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1898]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1897]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1896]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1895]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1894]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1893]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1892]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1891]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1890]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1889]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1888]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1887]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1886]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1885]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1884]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1883]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1882]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1881]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1880]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1879]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1878]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1877]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1876]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1875]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1874]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1873]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1872]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1871]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1870]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1869]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1868]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1867]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1866]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1865]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1864]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1863]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1862]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1861]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1860]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1859]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1858]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1857]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1856]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1855]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1854]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1853]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1852]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1851]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1850]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1849]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1848]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1847]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1846]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1845]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1844]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1843]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1842]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1841]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1840]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1839]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1838]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1837]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1836]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1835]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1834]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1833]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1832]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1831]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1830]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1829]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1828]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1827]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1826]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1825]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1824]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1823]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1822]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1821]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1820]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1819]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1818]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1817]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1816]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1815]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1814]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1813]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1812]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1811]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1810]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1809]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1808]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1807]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1806]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1805]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1804]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1803]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1802]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1801]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1800]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1799]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1798]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1797]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1796]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1795]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1794]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1793]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1792]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1791]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1790]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1789]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1788]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1787]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1786]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1785]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1784]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1783]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1782]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1781]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1780]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1779]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1778]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1777]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1776]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1775]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1774]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1773]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1772]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1771]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1770]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1769]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1768]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1767]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1766]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1765]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1764]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1763]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1762]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1761]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1760]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1759]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1758]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1757]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1756]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1755]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1754]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1753]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1752]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1751]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1750]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1749]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1748]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1747]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1746]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1745]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1744]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1743]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1742]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1741]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1740]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1739]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1738]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1737]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1736]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1735]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1734]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1733]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1732]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1731]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1730]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1729]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1728]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1727]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1726]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1725]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1724]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1723]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1722]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1721]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1720]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1719]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1718]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1717]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1716]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1715]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1714]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1713]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1712]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1711]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1710]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1709]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1708]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1707]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1706]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1705]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1704]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1703]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1702]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1701]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1700]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1699]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1698]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1697]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1696]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1695]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1694]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1693]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1692]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1691]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1690]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1689]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1688]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1687]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1686]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1685]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1684]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1683]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1682]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1681]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1680]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1679]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1678]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1677]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1676]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1675]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1674]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1673]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1672]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1671]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1670]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1669]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1668]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1667]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1666]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1665]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1664]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1663]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1662]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1661]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1660]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1659]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1658]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1657]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1656]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1655]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1654]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1653]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1652]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1651]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1650]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1649]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1648]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1647]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1646]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1645]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1644]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1643]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1642]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1641]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1640]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1639]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1638]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1637]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1636]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1635]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1634]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1633]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1632]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1631]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1630]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1629]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1628]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1627]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1626]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1625]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1624]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1623]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1622]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1621]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1620]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1619]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1618]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1617]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1616]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1615]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1614]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1613]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1612]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1611]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1610]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1609]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1608]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1607]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1606]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1605]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1604]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1603]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1602]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1601]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1600]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1599]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1598]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1597]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1596]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1595]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1594]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1593]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1592]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1591]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1590]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1589]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1588]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1587]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1586]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1585]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1584]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1583]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1582]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1581]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1580]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1579]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1578]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1577]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1576]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1575]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1574]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1573]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1572]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1571]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1570]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1569]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1568]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1567]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1566]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1565]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1564]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1563]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1562]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1561]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1560]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1559]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1558]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1557]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1556]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1555]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1554]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1553]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1552]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1551]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1550]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1549]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1548]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1547]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1546]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1545]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1544]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1543]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1542]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1541]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1540]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1539]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1538]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1537]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1536]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1535]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1534]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1533]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1532]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1531]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1530]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1529]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1528]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1527]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1526]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1525]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1524]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1523]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1522]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1521]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1520]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1519]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1518]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1517]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1516]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1515]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1514]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1513]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1512]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1511]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1510]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1509]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1508]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1507]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1506]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1505]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1504]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1503]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1502]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1501]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1500]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1499]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1498]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1497]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1496]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1495]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1494]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1493]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1492]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1491]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1490]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1489]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1488]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1487]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1486]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1485]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1484]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1483]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1482]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1481]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1480]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1479]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1478]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1477]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1476]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1475]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1474]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1473]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1472]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1471]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1470]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1469]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1468]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1467]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1466]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1465]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1464]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1463]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1462]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1461]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1460]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1459]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1458]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1457]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1456]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1455]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1454]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1453]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1452]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1451]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1450]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1449]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1448]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1447]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1446]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1445]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1444]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1443]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1442]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1441]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1440]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1439]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1438]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1437]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1436]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1435]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1434]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1433]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1432]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1431]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1430]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1429]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1428]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1427]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1426]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1425]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1424]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1423]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1422]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1421]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1420]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1419]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1418]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1417]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1416]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1415]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1414]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1413]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1412]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1411]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1410]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1409]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1408]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1407]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1406]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1405]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1404]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1403]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1402]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1401]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1400]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1399]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1398]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1397]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1396]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1395]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1394]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1393]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1392]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1391]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1390]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1389]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1388]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1387]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1386]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1385]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1384]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1383]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1382]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1381]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1380]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1379]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1378]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1377]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1376]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1375]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1374]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1373]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1372]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1371]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1370]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1369]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1368]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1367]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1366]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1365]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1364]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1363]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1362]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1361]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1360]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1359]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1358]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1357]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1356]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1355]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1354]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1353]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1352]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1351]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1350]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1349]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1348]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1347]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1346]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1345]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1344]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1343]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1342]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1341]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1340]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1339]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1338]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1337]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1336]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1335]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1334]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1333]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1332]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1331]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1330]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1329]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1328]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1327]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1326]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1325]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1324]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1323]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1322]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1321]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1320]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1319]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1318]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1317]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1316]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1315]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1314]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1313]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1312]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1311]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1310]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1309]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1308]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1307]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1306]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1305]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1304]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1303]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1302]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1301]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1300]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1299]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1298]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1297]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1296]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1295]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1294]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1293]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1292]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1291]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1290]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1289]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1288]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1287]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1286]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1285]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1284]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1283]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1282]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1281]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1280]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1279]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1278]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1277]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1276]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1275]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1274]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1273]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1272]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1271]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1270]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1269]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1268]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1267]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1266]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1265]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1264]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1263]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1262]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1261]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1260]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1259]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1258]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1257]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1256]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1255]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1254]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1253]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1252]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1251]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1250]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1249]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1248]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1247]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1246]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1245]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1244]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1243]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1242]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1241]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1240]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1239]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1238]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1237]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1236]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1235]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1234]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1233]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1232]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1231]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1230]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1229]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1228]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1227]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1226]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1225]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1224]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1223]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1222]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1221]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1220]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1219]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1218]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1217]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1216]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1215]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1214]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1213]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1212]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1211]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1210]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1209]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1208]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1207]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1206]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1205]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1204]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1203]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1202]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1201]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1200]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1199]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1198]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1197]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1196]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1195]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1194]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1193]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1192]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1191]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1190]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1189]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1188]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1187]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1186]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1185]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1184]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1183]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1182]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1181]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1180]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1179]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1178]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1177]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1176]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1175]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1174]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1173]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1172]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1171]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1170]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1169]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1168]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1167]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1166]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1165]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1164]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1163]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1162]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1161]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1160]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1159]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1158]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1157]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1156]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1155]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1154]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1153]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1152]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1151]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1150]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1149]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1148]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1147]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1146]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1145]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1144]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1143]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1142]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1141]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1140]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1139]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1138]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1137]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1136]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1135]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1134]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1133]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1132]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1131]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1130]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1129]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1128]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1127]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1126]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1125]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1124]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1123]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1122]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1121]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1120]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1119]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1118]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1117]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1116]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1115]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1114]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1113]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1112]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1111]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1110]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1109]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1108]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1107]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1106]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1105]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1104]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1103]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1102]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1101]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1100]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1099]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1098]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1097]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1096]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1095]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1094]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1093]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1092]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1091]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1090]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1089]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1088]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1087]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1086]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1085]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1084]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1083]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1082]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1081]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1080]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1079]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1078]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1077]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1076]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1075]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1074]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1073]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1072]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1071]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1070]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1069]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1068]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1067]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1066]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1065]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1064]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1063]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1062]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1061]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1060]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1059]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1058]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1057]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1056]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1055]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1054]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1053]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1052]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1051]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1050]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1049]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1048]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1047]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1046]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1045]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1044]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1043]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1042]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1041]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1040]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1039]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1038]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1037]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1036]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1035]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1034]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1033]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1032]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1031]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1030]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1029]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1028]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1027]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1026]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1025]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1024]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1023]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1022]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1021]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1020]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1019]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1018]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1017]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1016]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1015]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1014]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1013]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1012]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1011]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1010]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1009]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1008]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1007]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1006]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1005]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1004]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1003]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1002]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1001]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1000]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[999]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[998]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[997]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[996]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[995]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[994]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[993]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[992]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[991]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[990]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[989]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[988]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[987]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[986]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[985]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[984]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[983]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[982]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[981]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[980]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[979]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[978]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[977]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[976]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[975]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[974]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[973]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[972]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[971]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[970]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[969]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[968]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[967]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[966]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[965]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[964]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[963]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[962]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[961]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[960]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[959]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[958]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[957]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[956]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[955]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[954]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[953]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[952]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[951]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[950]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[949]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[948]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[947]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[946]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[945]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[944]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[943]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[942]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[941]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[940]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[939]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[938]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[937]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[936]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[935]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[934]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[933]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[932]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[931]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[930]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[929]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[928]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[927]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[926]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[925]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[924]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[923]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[922]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[921]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[920]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[919]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[918]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[917]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[916]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[915]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[914]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[913]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[912]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[911]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[910]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[909]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[908]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[907]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[906]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[905]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[904]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[903]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[902]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[901]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[900]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[899]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[898]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[897]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[896]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[895]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[894]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[893]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[892]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[891]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[890]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[889]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[888]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[887]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[886]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[885]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[884]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[883]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[882]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[881]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[880]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[879]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[878]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[877]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[876]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[875]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[874]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[873]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[872]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[871]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[870]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[869]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[868]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[867]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[866]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[865]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[864]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[863]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[862]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[861]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[860]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[859]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[858]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[857]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[856]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[855]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[854]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[853]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[852]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[851]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[850]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[849]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[848]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[847]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[846]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[845]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[844]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[843]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[842]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[841]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[840]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[839]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[838]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[837]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[836]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[835]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[834]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[833]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[832]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[831]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[830]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[829]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[828]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[827]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[826]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[825]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[824]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[823]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[822]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[821]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[820]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[819]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[818]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[817]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[816]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[815]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[814]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[813]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[812]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[811]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[810]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[809]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[808]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[807]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[806]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[805]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[804]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[803]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[802]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[801]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[800]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[799]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[798]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[797]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[796]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[795]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[794]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[793]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[792]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[791]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[790]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[789]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[788]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[787]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[786]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[785]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[784]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[783]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[782]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[781]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[780]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[779]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[778]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[777]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[776]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[775]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[774]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[773]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[772]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[771]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[770]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[769]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[768]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[767]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[766]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[765]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[764]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[763]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[762]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[761]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[760]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[759]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[758]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[757]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[756]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[755]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[754]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[753]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[752]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[751]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[750]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[749]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[748]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[747]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[746]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[745]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[744]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[743]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[742]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[741]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[740]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[739]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[738]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[737]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[736]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[735]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[734]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[733]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[732]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[731]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[730]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[729]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[728]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[727]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[726]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[725]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[724]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[723]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[722]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[721]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[720]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[719]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[718]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[717]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[716]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[715]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[714]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[713]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[712]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[711]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[710]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[709]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[708]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[707]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[706]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[705]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[704]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[703]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[702]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[701]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[700]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[699]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[698]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[697]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[696]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[695]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[694]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[693]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[692]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[691]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[690]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[689]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[688]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[687]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[686]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[685]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[684]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[683]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[682]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[681]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[680]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[679]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[678]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[677]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[676]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[675]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[674]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[673]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[672]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[671]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[670]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[669]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[668]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[667]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[666]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[665]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[664]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[663]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[662]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[661]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[660]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[659]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[658]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[657]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[656]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[655]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[654]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[653]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[652]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[651]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[650]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[649]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[648]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[647]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[646]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[645]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[644]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[643]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[642]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[641]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[640]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[639]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[638]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[637]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[636]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[635]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[634]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[633]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[632]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[631]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[630]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[629]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[628]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[627]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[626]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[625]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[624]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[623]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[622]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[621]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[620]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[619]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[618]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[617]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[616]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[615]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[614]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[613]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[612]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[611]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[610]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[609]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[608]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[607]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[606]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[605]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[604]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[603]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[602]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[601]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[600]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[599]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[598]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[597]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[596]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[595]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[594]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[593]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[592]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[591]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[590]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[589]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[588]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[587]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[586]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[585]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[584]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[583]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[582]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[581]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[580]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[579]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[578]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[577]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[576]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[575]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[574]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[573]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[572]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[571]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[570]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[569]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[568]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[567]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[566]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[565]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[564]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[563]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[562]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[561]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[560]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[559]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[558]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[557]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[556]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[555]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[554]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[553]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[552]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[551]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[550]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[549]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[548]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[547]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[546]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[545]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[544]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[543]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[542]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[541]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[540]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[539]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[538]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[537]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[536]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[535]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[534]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[533]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[532]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[531]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[530]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[529]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[528]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[527]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[526]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[525]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[524]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[523]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[522]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[521]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[520]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[519]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[518]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[517]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[516]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[515]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[514]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[513]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[512]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[511]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[510]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[509]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[508]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[507]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[506]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[505]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[504]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[503]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[502]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[501]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[500]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[499]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[498]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[497]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[496]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[495]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[494]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[493]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[492]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[491]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[490]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[489]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[488]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[487]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[486]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[485]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[484]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[483]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[482]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[481]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[480]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[479]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[478]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[477]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[476]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[475]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[474]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[473]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[472]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[471]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[470]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[469]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[468]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[467]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[466]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[465]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[464]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[463]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[462]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[461]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[460]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[459]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[458]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[457]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[456]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[455]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[454]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[453]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[452]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[451]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[450]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[449]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[448]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[447]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[446]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[445]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[444]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[443]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[442]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[441]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[440]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[439]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[438]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[437]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[436]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[435]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[434]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[433]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[432]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[431]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[430]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[429]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[428]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[427]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[426]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[425]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[424]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[423]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[422]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[421]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[420]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[419]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[418]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[417]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[416]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[415]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[414]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[413]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[412]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[411]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[410]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[409]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[408]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[407]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[406]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[405]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[404]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[403]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[402]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[401]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[400]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[399]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[398]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[397]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[396]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[395]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[394]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[393]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[392]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[391]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[390]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[389]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[388]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[387]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[386]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[385]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[384]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[383]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[382]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[381]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[380]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[379]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[378]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[377]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[376]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[375]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[374]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[373]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[372]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[371]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[370]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[369]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[368]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[367]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[366]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[365]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[364]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[363]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[362]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[361]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[360]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[359]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[358]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[357]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[356]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[355]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[354]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[353]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[352]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[351]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[350]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[349]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[348]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[347]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[346]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[345]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[344]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[343]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[342]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[341]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[340]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[339]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[338]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[337]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[336]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[335]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[334]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[333]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[332]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[331]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[330]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[329]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[328]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[327]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[326]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[325]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[324]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[323]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[322]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[321]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[320]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[319]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[318]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[317]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[316]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[315]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[314]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[313]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[312]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[311]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[310]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[309]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[308]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[307]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[306]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[305]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[304]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[303]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[302]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[301]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[300]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[299]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[298]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[297]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[296]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[295]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[294]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[293]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[292]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[291]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[290]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[289]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[288]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[287]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[286]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[285]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[284]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[283]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[282]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[281]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[280]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[279]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[278]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[277]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[276]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[275]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[274]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[273]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[272]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[271]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[270]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[269]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[268]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[267]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[266]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[265]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[264]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[263]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[262]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[261]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[260]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[259]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[258]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[257]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[256]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[255]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[254]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[253]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[252]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[251]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[250]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[249]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[248]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[247]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[246]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[245]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[244]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[243]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[242]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[241]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[240]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[239]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[238]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[237]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[236]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[235]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[234]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[233]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[232]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[231]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[230]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[229]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[228]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[227]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[226]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[225]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[224]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[223]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[222]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[221]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[220]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[219]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[218]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[217]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[216]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[215]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[214]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[213]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[212]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[211]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[210]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[209]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[208]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[207]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[206]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[205]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[204]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[203]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[202]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[201]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[200]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[199]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[198]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[197]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[196]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[195]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[194]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[193]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[192]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[191]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[190]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[189]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[188]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[187]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[186]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[185]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[184]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[183]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[182]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[181]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[180]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[179]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[178]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[177]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[176]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[175]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[174]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[173]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[172]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[171]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[170]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[169]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[168]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[167]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[166]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[165]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[164]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[163]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[162]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[161]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[160]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[159]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[158]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[157]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[156]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[155]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[154]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[153]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[152]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[151]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[150]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[149]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[148]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[147]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[146]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[145]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[144]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[143]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[142]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[141]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[140]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[139]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[138]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[137]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[136]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[135]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[134]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[133]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[132]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[131]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[130]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[129]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[128]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[127]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[126]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[125]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[124]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[123]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[122]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[121]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[120]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[119]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[118]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[117]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[116]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[115]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[114]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[113]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[112]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[111]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[110]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[109]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[108]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[107]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[106]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[105]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[104]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[103]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[102]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[101]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[100]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[99]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[98]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[97]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[96]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[95]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[94]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[93]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[92]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[91]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[90]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[89]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[88]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[87]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[86]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[85]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[84]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[83]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[82]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[81]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[80]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[79]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[78]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[77]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[76]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[75]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[74]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[73]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[72]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[71]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[70]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[69]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[68]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[67]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[66]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[65]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[64]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[63]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[62]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[61]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[60]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[59]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[58]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[57]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[56]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[55]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[54]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[53]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[52]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[51]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[50]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[49]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[48]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[47]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[46]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[45]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[44]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[43]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[42]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[41]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[40]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[39]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[38]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[37]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[36]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[35]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[34]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[33]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[32]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[31]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[30]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[29]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[28]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[27]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[26]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[25]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[24]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[23]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[22]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[21]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[20]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[19]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[18]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[17]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[16]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[15]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[14]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[13]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[12]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[11]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[10]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[9]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[8]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[7]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[6]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[5]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[4]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[3]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[0]_net  } ), .ro_ddr23phy_reg( { 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2047]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2046]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2045]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2044]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2043]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2042]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2041]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2040]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2039]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2038]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2037]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2036]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2035]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2034]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2033]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2032]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2031]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2030]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2029]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2028]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2027]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2026]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2025]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2024]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2023]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2022]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2021]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2020]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2019]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2018]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2017]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2016]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2015]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2014]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2013]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2012]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2011]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2010]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2009]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2008]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2007]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2006]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2005]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2004]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2003]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2002]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2001]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2000]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1999]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1998]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1997]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1996]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1995]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1994]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1993]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1992]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1991]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1990]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1989]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1988]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1987]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1986]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1985]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1984]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1983]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1982]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1981]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1980]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1979]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1978]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1977]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1976]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1975]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1974]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1973]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1972]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1971]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1970]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1969]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1968]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1967]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1966]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1965]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1964]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1963]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1962]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1961]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1960]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1959]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1958]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1957]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1956]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1955]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1954]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1953]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1952]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1951]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1950]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1949]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1948]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1947]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1946]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1945]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1944]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1943]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1942]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1941]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1940]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1939]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1938]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1937]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1936]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1935]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1934]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1933]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1932]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1931]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1930]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1929]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1928]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1927]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1926]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1925]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1924]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1923]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1922]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1921]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1920]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1919]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1918]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1917]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1916]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1915]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1914]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1913]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1912]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1911]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1910]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1909]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1908]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1907]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1906]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1905]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1904]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1903]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1902]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1901]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1900]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1899]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1898]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1897]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1896]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1895]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1894]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1893]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1892]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1891]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1890]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1889]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1888]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1887]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1886]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1885]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1884]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1883]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1882]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1881]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1880]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1879]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1878]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1877]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1876]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1875]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1874]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1873]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1872]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1871]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1870]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1869]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1868]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1867]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1866]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1865]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1864]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1863]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1862]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1861]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1860]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1859]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1858]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1857]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1856]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1855]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1854]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1853]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1852]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1851]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1850]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1849]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1848]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1847]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1846]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1845]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1844]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1843]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1842]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1841]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1840]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1839]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1838]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1837]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1836]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1835]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1834]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1833]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1832]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1831]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1830]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1829]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1828]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1827]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1826]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1825]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1824]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1823]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1822]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1821]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1820]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1819]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1818]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1817]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1816]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1815]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1814]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1813]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1812]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1811]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1810]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1809]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1808]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1807]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1806]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1805]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1804]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1803]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1802]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1801]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1800]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1799]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1798]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1797]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1796]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1795]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1794]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1793]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1792]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1791]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1790]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1789]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1788]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1787]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1786]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1785]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1784]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1783]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1782]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1781]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1780]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1779]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1778]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1777]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1776]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1775]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1774]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1773]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1772]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1771]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1770]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1769]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1768]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1767]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1766]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1765]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1764]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1763]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1762]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1761]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1760]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1759]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1758]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1757]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1756]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1755]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1754]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1753]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1752]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1751]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1750]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1749]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1748]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1747]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1746]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1745]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1744]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1743]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1742]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1741]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1740]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1739]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1738]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1737]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1736]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1735]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1734]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1733]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1732]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1731]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1730]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1729]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1728]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1727]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1726]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1725]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1724]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1723]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1722]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1721]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1720]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1719]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1718]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1717]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1716]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1715]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1714]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1713]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1712]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1711]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1710]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1709]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1708]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1707]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1706]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1705]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1704]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1703]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1702]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1701]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1700]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1699]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1698]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1697]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1696]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1695]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1694]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1693]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1692]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1691]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1690]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1689]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1688]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1687]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1686]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1685]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1684]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1683]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1682]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1681]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1680]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1679]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1678]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1677]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1676]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1675]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1674]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1673]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1672]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1671]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1670]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1669]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1668]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1667]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1666]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1665]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1664]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1663]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1662]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1661]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1660]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1659]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1658]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1657]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1656]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1655]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1654]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1653]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1652]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1651]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1650]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1649]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1648]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1647]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1646]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1645]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1644]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1643]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1642]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1641]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1640]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1639]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1638]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1637]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1636]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1635]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1634]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1633]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1632]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1631]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1630]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1629]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1628]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1627]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1626]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1625]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1624]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1623]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1622]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1621]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1620]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1619]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1618]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1617]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1616]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1615]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1614]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1613]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1612]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1611]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1610]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1609]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1608]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1607]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1606]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1605]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1604]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1603]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1602]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1601]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1600]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1599]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1598]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1597]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1596]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1595]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1594]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1593]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1592]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1591]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1590]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1589]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1588]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1587]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1586]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1585]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1584]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1583]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1582]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1581]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1580]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1579]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1578]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1577]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1576]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1575]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1574]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1573]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1572]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1571]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1570]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1569]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1568]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1567]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1566]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1565]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1564]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1563]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1562]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1561]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1560]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1559]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1558]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1557]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1556]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1555]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1554]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1553]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1552]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1551]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1550]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1549]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1548]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1547]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1546]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1545]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1544]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1543]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1542]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1541]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1540]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1539]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1538]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1537]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1536]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1535]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1534]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1533]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1532]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1531]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1530]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1529]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1528]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1527]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1526]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1525]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1524]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1523]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1522]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1521]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1520]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1519]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1518]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1517]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1516]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1515]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1514]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1513]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1512]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1511]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1510]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1509]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1508]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1507]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1506]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1505]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1504]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1503]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1502]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1501]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1500]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1499]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1498]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1497]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1496]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1495]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1494]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1493]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1492]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1491]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1490]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1489]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1488]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1487]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1486]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1485]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1484]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1483]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1482]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1481]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1480]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1479]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1478]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1477]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1476]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1475]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1474]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1473]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1472]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1471]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1470]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1469]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1468]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1467]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1466]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1465]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1464]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1463]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1462]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1461]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1460]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1459]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1458]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1457]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1456]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1455]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1454]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1453]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1452]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1451]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1450]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1449]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1448]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1447]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1446]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1445]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1444]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1443]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1442]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1441]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1440]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1439]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1438]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1437]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1436]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1435]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1434]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1433]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1432]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1431]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1430]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1429]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1428]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1427]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1426]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1425]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1424]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1423]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1422]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1421]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1420]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1419]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1418]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1417]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1416]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1415]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1414]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1413]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1412]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1411]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1410]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1409]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1408]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1407]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1406]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1405]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1404]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1403]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1402]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1401]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1400]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1399]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1398]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1397]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1396]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1395]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1394]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1393]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1392]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1391]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1390]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1389]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1388]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1387]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1386]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1385]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1384]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1383]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1382]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1381]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1380]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1379]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1378]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1377]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1376]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1375]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1374]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1373]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1372]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1371]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1370]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1369]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1368]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1367]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1366]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1365]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1364]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1363]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1362]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1361]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1360]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1359]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1358]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1357]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1356]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1355]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1354]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1353]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1352]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1351]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1350]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1349]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1348]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1347]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1346]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1345]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1344]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1343]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1342]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1341]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1340]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1339]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1338]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1337]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1336]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1335]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1334]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1333]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1332]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1331]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1330]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1329]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1328]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1327]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1326]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1325]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1324]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1323]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1322]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1321]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1320]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1319]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1318]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1317]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1316]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1315]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1314]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1313]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1312]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1311]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1310]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1309]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1308]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1307]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1306]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1305]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1304]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1303]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1302]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1301]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1300]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1299]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1298]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1297]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1296]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1295]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1294]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1293]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1292]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1291]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1290]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1289]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1288]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1287]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1286]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1285]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1284]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1283]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1282]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1281]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1280]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1279]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1278]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1277]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1276]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1275]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1274]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1273]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1272]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1271]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1270]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1269]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1268]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1267]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1266]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1265]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1264]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1263]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1262]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1261]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1260]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1259]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1258]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1257]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1256]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1255]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1254]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1253]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1252]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1251]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1250]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1249]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1248]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1247]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1246]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1245]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1244]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1243]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1242]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1241]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1240]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1239]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1238]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1237]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1236]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1235]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1234]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1233]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1232]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1231]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1230]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1229]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1228]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1227]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1226]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1225]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1224]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1223]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1222]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1221]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1220]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1219]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1218]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1217]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1216]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1215]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1214]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1213]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1212]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1211]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1210]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1209]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1208]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1207]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1206]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1205]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1204]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1203]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1202]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1201]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1200]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1199]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1198]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1197]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1196]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1195]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1194]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1193]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1192]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1191]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1190]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1189]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1188]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1187]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1186]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1185]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1184]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1183]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1182]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1181]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1180]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1179]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1178]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1177]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1176]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1175]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1174]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1173]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1172]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1171]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1170]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1169]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1168]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1167]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1166]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1165]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1164]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1163]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1162]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1161]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1160]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1159]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1158]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1157]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1156]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1155]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1154]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1153]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1152]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1151]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1150]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1149]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1148]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1147]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1146]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1145]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1144]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1143]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1142]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1141]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1140]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1139]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1138]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1137]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1136]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1135]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1134]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1133]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1132]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1131]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1130]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1129]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1128]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1127]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1126]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1125]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1124]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1123]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1122]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1121]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1120]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1119]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1118]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1117]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1116]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1115]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1114]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1113]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1112]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1111]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1110]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1109]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1108]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1107]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1106]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1105]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1104]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1103]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1102]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1101]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1100]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1099]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1098]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1097]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1096]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1095]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1094]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1093]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1092]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1091]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1090]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1089]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1088]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1087]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1086]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1085]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1084]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1083]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1082]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1081]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1080]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1079]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1078]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1077]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1076]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1075]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1074]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1073]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1072]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1071]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1070]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1069]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1068]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1067]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1066]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1065]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1064]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1063]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1062]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1061]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1060]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1059]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1058]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1057]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1056]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1055]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1054]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1053]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1052]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1051]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1050]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1049]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1048]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1047]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1046]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1045]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1044]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1043]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1042]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1041]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1040]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1039]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1038]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1037]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1036]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1035]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1034]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1033]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1032]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1031]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1030]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1029]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1028]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1027]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1026]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1025]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1024]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1023]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1022]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1021]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1020]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1019]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1018]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1017]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1016]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1015]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1014]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1013]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1012]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1011]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1010]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1009]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1008]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1007]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1006]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1005]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1004]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1003]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1002]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1001]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1000]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[999]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[998]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[997]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[996]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[995]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[994]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[993]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[992]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[991]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[990]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[989]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[988]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[987]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[986]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[985]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[984]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[983]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[982]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[981]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[980]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[979]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[978]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[977]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[976]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[975]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[974]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[973]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[972]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[971]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[970]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[969]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[968]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[967]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[966]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[965]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[964]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[963]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[962]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[961]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[960]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[959]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[958]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[957]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[956]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[955]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[954]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[953]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[952]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[951]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[950]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[949]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[948]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[947]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[946]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[945]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[944]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[943]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[942]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[941]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[940]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[939]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[938]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[937]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[936]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[935]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[934]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[933]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[932]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[931]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[930]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[929]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[928]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[927]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[926]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[925]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[924]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[923]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[922]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[921]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[920]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[919]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[918]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[917]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[916]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[915]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[914]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[913]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[912]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[911]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[910]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[909]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[908]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[907]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[906]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[905]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[904]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[903]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[902]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[901]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[900]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[899]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[898]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[897]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[896]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[895]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[894]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[893]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[892]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[891]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[890]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[889]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[888]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[887]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[886]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[885]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[884]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[883]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[882]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[881]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[880]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[879]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[878]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[877]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[876]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[875]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[874]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[873]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[872]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[871]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[870]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[869]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[868]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[867]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[866]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[865]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[864]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[863]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[862]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[861]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[860]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[859]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[858]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[857]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[856]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[855]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[854]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[853]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[852]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[851]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[850]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[849]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[848]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[847]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[846]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[845]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[844]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[843]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[842]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[841]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[840]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[839]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[838]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[837]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[836]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[835]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[834]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[833]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[832]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[831]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[830]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[829]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[828]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[827]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[826]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[825]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[824]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[823]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[822]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[821]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[820]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[819]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[818]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[817]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[816]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[815]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[814]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[813]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[812]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[811]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[810]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[809]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[808]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[807]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[806]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[805]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[804]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[803]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[802]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[801]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[800]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[799]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[798]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[797]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[796]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[795]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[794]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[793]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[792]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[791]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[790]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[789]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[788]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[787]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[786]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[785]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[784]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[783]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[782]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[781]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[780]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[779]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[778]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[777]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[776]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[775]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[774]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[773]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[772]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[771]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[770]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[769]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[768]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[767]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[766]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[765]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[764]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[763]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[762]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[761]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[760]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[759]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[758]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[757]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[756]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[755]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[754]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[753]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[752]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[751]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[750]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[749]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[748]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[747]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[746]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[745]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[744]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[743]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[742]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[741]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[740]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[739]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[738]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[737]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[736]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[735]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[734]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[733]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[732]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[731]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[730]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[729]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[728]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[727]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[726]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[725]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[724]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[723]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[722]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[721]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[720]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[719]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[718]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[717]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[716]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[715]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[714]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[713]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[712]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[711]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[710]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[709]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[708]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[707]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[706]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[705]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[704]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[703]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[702]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[701]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[700]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[699]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[698]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[697]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[696]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[695]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[694]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[693]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[692]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[691]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[690]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[689]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[688]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[687]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[686]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[685]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[684]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[683]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[682]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[681]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[680]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[679]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[678]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[677]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[676]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[675]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[674]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[673]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[672]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[671]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[670]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[669]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[668]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[667]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[666]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[665]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[664]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[663]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[662]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[661]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[660]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[659]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[658]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[657]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[656]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[655]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[654]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[653]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[652]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[651]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[650]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[649]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[648]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[647]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[646]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[645]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[644]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[643]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[642]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[641]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[640]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[639]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[638]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[637]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[636]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[635]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[634]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[633]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[632]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[631]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[630]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[629]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[628]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[627]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[626]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[625]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[624]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[623]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[622]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[621]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[620]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[619]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[618]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[617]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[616]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[615]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[614]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[613]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[612]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[611]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[610]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[609]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[608]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[607]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[606]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[605]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[604]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[603]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[602]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[601]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[600]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[599]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[598]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[597]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[596]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[595]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[594]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[593]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[592]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[591]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[590]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[589]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[588]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[587]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[586]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[585]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[584]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[583]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[582]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[581]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[580]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[579]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[578]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[577]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[576]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[575]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[574]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[573]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[572]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[571]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[570]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[569]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[568]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[567]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[566]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[565]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[564]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[563]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[562]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[561]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[560]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[559]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[558]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[557]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[556]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[555]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[554]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[553]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[552]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[551]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[550]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[549]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[548]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[547]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[546]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[545]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[544]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[543]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[542]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[541]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[540]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[539]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[538]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[537]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[536]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[535]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[534]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[533]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[532]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[531]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[530]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[529]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[528]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[527]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[526]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[525]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[524]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[523]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[522]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[521]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[520]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[519]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[518]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[517]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[516]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[515]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[514]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[513]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[512]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[511]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[510]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[509]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[508]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[507]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[506]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[505]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[504]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[503]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[502]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[501]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[500]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[499]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[498]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[497]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[496]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[495]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[494]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[493]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[492]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[491]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[490]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[489]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[488]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[487]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[486]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[485]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[484]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[483]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[482]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[481]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[480]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[479]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[478]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[477]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[476]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[475]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[474]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[473]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[472]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[471]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[470]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[469]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[468]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[467]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[466]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[465]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[464]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[463]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[462]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[461]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[460]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[459]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[458]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[457]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[456]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[455]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[454]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[453]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[452]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[451]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[450]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[449]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[448]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[447]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[446]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[445]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[444]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[443]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[442]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[441]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[440]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[439]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[438]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[437]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[436]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[435]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[434]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[433]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[432]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[431]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[430]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[429]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[428]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[427]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[426]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[425]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[424]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[423]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[422]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[421]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[420]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[419]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[418]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[417]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[416]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[415]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[414]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[413]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[412]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[411]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[410]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[409]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[408]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[407]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[406]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[405]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[404]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[403]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[402]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[401]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[400]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[399]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[398]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[397]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[396]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[395]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[394]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[393]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[392]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[391]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[390]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[389]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[388]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[387]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[386]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[385]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[384]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[383]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[382]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[381]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[380]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[379]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[378]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[377]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[376]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[375]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[374]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[373]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[372]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[371]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[370]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[369]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[368]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[367]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[366]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[365]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[364]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[363]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[362]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[361]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[360]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[359]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[358]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[357]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[356]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[355]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[354]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[353]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[352]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[351]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[350]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[349]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[348]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[347]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[346]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[345]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[344]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[343]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[342]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[341]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[340]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[339]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[338]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[337]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[336]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[335]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[334]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[333]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[332]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[331]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[330]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[329]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[328]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[327]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[326]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[325]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[324]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[323]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[322]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[321]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[320]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[319]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[318]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[317]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[316]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[315]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[314]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[313]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[312]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[311]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[310]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[309]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[308]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[307]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[306]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[305]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[304]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[303]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[302]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[301]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[300]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[299]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[298]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[297]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[296]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[295]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[294]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[293]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[292]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[291]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[290]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[289]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[288]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[287]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[286]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[285]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[284]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[283]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[282]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[281]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[280]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[279]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[278]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[277]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[276]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[275]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[274]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[273]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[272]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[271]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[270]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[269]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[268]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[267]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[266]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[265]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[264]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[263]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[262]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[261]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[260]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[259]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[258]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[257]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[256]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[255]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[254]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[253]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[252]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[251]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[250]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[249]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[248]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[247]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[246]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[245]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[244]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[243]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[242]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[241]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[240]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[239]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[238]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[237]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[236]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[235]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[234]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[233]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[232]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[231]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[230]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[229]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[228]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[227]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[226]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[225]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[224]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[223]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[222]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[221]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[220]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[219]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[218]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[217]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[216]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[215]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[214]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[213]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[212]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[211]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[210]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[209]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[208]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[207]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[206]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[205]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[204]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[203]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[202]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[201]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[200]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[199]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[198]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[197]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[196]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[195]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[194]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[193]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[192]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[191]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[190]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[189]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[188]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[187]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[186]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[185]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[184]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[183]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[182]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[181]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[180]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[179]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[178]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[177]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[176]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[175]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[174]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[173]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[172]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[171]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[170]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[169]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[168]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[167]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[166]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[165]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[164]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[163]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[162]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[161]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[160]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[159]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[158]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[157]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[156]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[155]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[154]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[153]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[152]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[151]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[150]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[149]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[148]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[147]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[146]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[145]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[144]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[143]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[142]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[141]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[140]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[139]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[138]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[137]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[136]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[135]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[134]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[133]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[132]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[131]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[130]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[129]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[128]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[127]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[126]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[125]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[124]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[123]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[122]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[121]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[120]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[119]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[118]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[117]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[116]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[115]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[114]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[113]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[112]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[111]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[110]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[109]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[108]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[107]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[106]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[105]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[104]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[103]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[102]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[101]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[100]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[99]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[98]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[97]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[96]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[95]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[94]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[93]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[92]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[91]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[90]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[89]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[88]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[87]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[86]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[85]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[84]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[83]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[82]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[81]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[80]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[79]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[78]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[77]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[76]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[75]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[74]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[73]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[72]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[71]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[70]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[69]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[68]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[67]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[66]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[65]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[64]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[63]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[62]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[61]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[60]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[59]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[58]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[57]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[56]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[55]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[54]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[53]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[52]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[51]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[50]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[49]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[48]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[47]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[46]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[45]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[44]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[43]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[42]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[41]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[40]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[39]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[38]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[37]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[36]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[35]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[34]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[33]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[32]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[31]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[30]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[29]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[28]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[27]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[26]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[25]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[24]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[23]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[22]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[21]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[20]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[19]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[18]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[17]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[16]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[15]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[14]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[13]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[12]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[11]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[10]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[9]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[8]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[7]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[6]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[5]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[4]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[3]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[0]_net  } ) );
      defparam u_ddr_v1_u_inst_u_ddr23phy.phy_test_iddq = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.dfi_sphy_sel = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.ddr_phy_iso_en = 1;
      defparam u_ddr_v1_u_inst_u_ddr23phy.ddr_phy_pd = 1;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_addr_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_addr_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_bank_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_bank_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_cas_n_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_cas_n_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_cke_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_cke_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_clk_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_clk_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_cs_n_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_cs_n_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_dm_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_dm_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_dq_pd = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_dq_pu = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_dqs_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_dqs_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ecc_dm_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ecc_dm_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ecc_dq_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ecc_dq_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ecc_dqs_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ecc_dqs_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_odt_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_odt_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_par_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_par_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ras_n_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ras_n_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_reset_n_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_reset_n_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_we_n_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_we_n_pu = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_dr3en = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_drvn = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_drvp = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_en = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_gpio_en = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_hv_en = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_odt_ctrl = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_pdm = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_pdn = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_pum = 0;
      defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_smt = 0;
    ctrl_wrapper u_ddr_v1_u_inst_u_ddrc ( .ahb_cfg_haddr_i( { dummy_3451_, dummy_3452_, dummy_3453_, dummy_3454_, dummy_3455_, dummy_3456_, dummy_3457_, dummy_3458_, dummy_3459_, dummy_3460_, dummy_3461_, dummy_3462_, dummy_3463_, dummy_3464_, dummy_3465_, dummy_3466_, dummy_3467_, dummy_3468_, dummy_3469_, dummy_3470_, dummy_3471_, dummy_3472_, dummy_3473_, dummy_3474_, dummy_3475_, dummy_3476_, dummy_3477_, dummy_3478_, dummy_3479_, dummy_3480_, dummy_3481_, dummy_3482_
         } ), .ahb_cfg_hburst_i( { dummy_3483_, dummy_3484_, dummy_3485_ } ), 
        .ahb_cfg_hclk(dummy_3486_), .ahb_cfg_hrdata_o( { dummy_3487_, dummy_3488_, dummy_3489_, dummy_3490_, dummy_3491_, dummy_3492_, dummy_3493_, dummy_3494_, dummy_3495_, dummy_3496_, dummy_3497_, dummy_3498_, dummy_3499_, dummy_3500_, dummy_3501_, dummy_3502_, dummy_3503_, dummy_3504_, dummy_3505_, dummy_3506_, dummy_3507_, dummy_3508_, dummy_3509_, dummy_3510_, dummy_3511_, dummy_3512_, dummy_3513_, dummy_3514_, dummy_3515_, dummy_3516_, dummy_3517_, dummy_3518_
         } ), .ahb_cfg_hready_i(dummy_3519_), .ahb_cfg_hready_o(dummy_3520_), 
        .ahb_cfg_hresetn(dummy_3521_), .ahb_cfg_hresp_o( { dummy_3522_, dummy_3523_
         } ), .ahb_cfg_hsel_i(dummy_3524_), .ahb_cfg_hsize_i( { dummy_3525_, dummy_3526_, dummy_3527_
         } ), .ahb_cfg_htrans_i( { dummy_3528_, dummy_3529_ } ), 
        .ahb_cfg_hwdata_i( { dummy_3530_, dummy_3531_, dummy_3532_, dummy_3533_, dummy_3534_, dummy_3535_, dummy_3536_, dummy_3537_, dummy_3538_, dummy_3539_, dummy_3540_, dummy_3541_, dummy_3542_, dummy_3543_, dummy_3544_, dummy_3545_, dummy_3546_, dummy_3547_, dummy_3548_, dummy_3549_, dummy_3550_, dummy_3551_, dummy_3552_, dummy_3553_, dummy_3554_, dummy_3555_, dummy_3556_, dummy_3557_, dummy_3558_, dummy_3559_, dummy_3560_, dummy_3561_
         } ), .ahb_cfg_hwrite_i(dummy_3562_), .axi_port00_aclk(
        \u_ddr_v1_u_inst_u_ddrc_crg|axi_port00_aclk_net ), .axi_port00_arstn(
        \u_ddr_v1_u_inst_u_ddrc_crg|axi_port00_arstn_net ), .axi_port02_aclk(
        \u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net ), .axi_port02_arstn(
        \u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_arstn_net ), .dram_dfi_addr_p0(
         { dummy_3563_, dummy_3564_, dummy_3565_, dummy_3566_, dummy_3567_, dummy_3568_, dummy_3569_, dummy_3570_, dummy_3571_, dummy_3572_, dummy_3573_, dummy_3574_, dummy_3575_, dummy_3576_, dummy_3577_, dummy_3578_, dummy_3579_, dummy_3580_, dummy_3581_, dummy_3582_
         } ), .dram_dfi_addr_p1( { dummy_3583_, dummy_3584_, dummy_3585_, dummy_3586_, dummy_3587_, dummy_3588_, dummy_3589_, dummy_3590_, dummy_3591_, dummy_3592_, dummy_3593_, dummy_3594_, dummy_3595_, dummy_3596_, dummy_3597_, dummy_3598_, dummy_3599_, dummy_3600_, dummy_3601_, dummy_3602_
         } ), .dram_dfi_bank_p0( { dummy_3603_, dummy_3604_, dummy_3605_ } ), 
        .dram_dfi_bank_p1( { dummy_3606_, dummy_3607_, dummy_3608_ } ), 
        .dram_dfi_cas_n_p0(dummy_3609_), .dram_dfi_cas_n_p1(dummy_3610_), 
        .dram_dfi_cke_p0(), .dram_dfi_cke_p1(), .dram_dfi_cs_n_duplicate_p0(), 
        .dram_dfi_cs_n_duplicate_p1(), .dram_dfi_cs_n_p0(), .dram_dfi_cs_n_p1(), 
        .dram_dfi_ctrlupd_ack(dummy_3617_), .dram_dfi_ctrlupd_req(dummy_3618_), 
        .dram_dfi_dram_clk_disable(dummy_3619_), .dram_dfi_ecc_rddata_en_p0(), 
        .dram_dfi_ecc_rddata_en_p1(), .dram_dfi_ecc_rddata_w0( { dummy_3622_, dummy_3623_, dummy_3624_, dummy_3625_, dummy_3626_, dummy_3627_, dummy_3628_, dummy_3629_, dummy_3630_, dummy_3631_, dummy_3632_, dummy_3633_, dummy_3634_, dummy_3635_, dummy_3636_, dummy_3637_
         } ), .dram_dfi_ecc_rddata_w1( { dummy_3638_, dummy_3639_, dummy_3640_, dummy_3641_, dummy_3642_, dummy_3643_, dummy_3644_, dummy_3645_, dummy_3646_, dummy_3647_, dummy_3648_, dummy_3649_, dummy_3650_, dummy_3651_, dummy_3652_, dummy_3653_
         } ), .dram_dfi_ecc_wrdata_en_p0(), .dram_dfi_ecc_wrdata_en_p1(), 
        .dram_dfi_ecc_wrdata_p0( { dummy_3656_, dummy_3657_, dummy_3658_, dummy_3659_, dummy_3660_, dummy_3661_, dummy_3662_, dummy_3663_, dummy_3664_, dummy_3665_, dummy_3666_, dummy_3667_, dummy_3668_, dummy_3669_, dummy_3670_, dummy_3671_
         } ), .dram_dfi_ecc_wrdata_p1( { dummy_3672_, dummy_3673_, dummy_3674_, dummy_3675_, dummy_3676_, dummy_3677_, dummy_3678_, dummy_3679_, dummy_3680_, dummy_3681_, dummy_3682_, dummy_3683_, dummy_3684_, dummy_3685_, dummy_3686_, dummy_3687_
         } ), .dram_dfi_ecc_wrmask_p0( { dummy_3688_, dummy_3689_ } ), 
        .dram_dfi_ecc_wrmask_p1( { dummy_3690_, dummy_3691_ } ), 
        .dram_dfi_init_complete(dummy_3692_), .dram_dfi_init_start(dummy_3693_), 
        .dram_dfi_ras_n_p0(dummy_3694_), .dram_dfi_ras_n_p1(dummy_3695_), 
        .dram_dfi_rddata_en_p0( { dummy_3696_, dummy_3697_, dummy_3698_, dummy_3699_
         } ), .dram_dfi_rddata_en_p1( { dummy_3700_, dummy_3701_, dummy_3702_, dummy_3703_
         } ), .dram_dfi_rddata_valid_w0( { dummy_3704_, dummy_3705_, dummy_3706_, dummy_3707_
         } ), .dram_dfi_rddata_valid_w1( { dummy_3708_, dummy_3709_, dummy_3710_, dummy_3711_
         } ), .dram_dfi_rddata_w0( { dummy_3712_, dummy_3713_, dummy_3714_, dummy_3715_, dummy_3716_, dummy_3717_, dummy_3718_, dummy_3719_, dummy_3720_, dummy_3721_, dummy_3722_, dummy_3723_, dummy_3724_, dummy_3725_, dummy_3726_, dummy_3727_, dummy_3728_, dummy_3729_, dummy_3730_, dummy_3731_, dummy_3732_, dummy_3733_, dummy_3734_, dummy_3735_, dummy_3736_, dummy_3737_, dummy_3738_, dummy_3739_, dummy_3740_, dummy_3741_, dummy_3742_, dummy_3743_, dummy_3744_, dummy_3745_, dummy_3746_, dummy_3747_, dummy_3748_, dummy_3749_, dummy_3750_, dummy_3751_, dummy_3752_, dummy_3753_, dummy_3754_, dummy_3755_, dummy_3756_, dummy_3757_, dummy_3758_, dummy_3759_, dummy_3760_, dummy_3761_, dummy_3762_, dummy_3763_, dummy_3764_, dummy_3765_, dummy_3766_, dummy_3767_, dummy_3768_, dummy_3769_, dummy_3770_, dummy_3771_, dummy_3772_, dummy_3773_, dummy_3774_, dummy_3775_
         } ), .dram_dfi_rddata_w1( { dummy_3776_, dummy_3777_, dummy_3778_, dummy_3779_, dummy_3780_, dummy_3781_, dummy_3782_, dummy_3783_, dummy_3784_, dummy_3785_, dummy_3786_, dummy_3787_, dummy_3788_, dummy_3789_, dummy_3790_, dummy_3791_, dummy_3792_, dummy_3793_, dummy_3794_, dummy_3795_, dummy_3796_, dummy_3797_, dummy_3798_, dummy_3799_, dummy_3800_, dummy_3801_, dummy_3802_, dummy_3803_, dummy_3804_, dummy_3805_, dummy_3806_, dummy_3807_, dummy_3808_, dummy_3809_, dummy_3810_, dummy_3811_, dummy_3812_, dummy_3813_, dummy_3814_, dummy_3815_, dummy_3816_, dummy_3817_, dummy_3818_, dummy_3819_, dummy_3820_, dummy_3821_, dummy_3822_, dummy_3823_, dummy_3824_, dummy_3825_, dummy_3826_, dummy_3827_, dummy_3828_, dummy_3829_, dummy_3830_, dummy_3831_, dummy_3832_, dummy_3833_, dummy_3834_, dummy_3835_, dummy_3836_, dummy_3837_, dummy_3838_, dummy_3839_
         } ), .dram_dfi_rdlvl_delay( { dummy_3840_, dummy_3841_, dummy_3842_, dummy_3843_, dummy_3844_, dummy_3845_, dummy_3846_, dummy_3847_, dummy_3848_, dummy_3849_, dummy_3850_, dummy_3851_, dummy_3852_, dummy_3853_, dummy_3854_, dummy_3855_, dummy_3856_, dummy_3857_, dummy_3858_, dummy_3859_, dummy_3860_, dummy_3861_, dummy_3862_, dummy_3863_, dummy_3864_, dummy_3865_, dummy_3866_, dummy_3867_, dummy_3868_, dummy_3869_, dummy_3870_, dummy_3871_
         } ), .dram_dfi_rdlvl_delayn( { dummy_3872_, dummy_3873_, dummy_3874_, dummy_3875_, dummy_3876_, dummy_3877_, dummy_3878_, dummy_3879_, dummy_3880_, dummy_3881_, dummy_3882_, dummy_3883_, dummy_3884_, dummy_3885_, dummy_3886_, dummy_3887_, dummy_3888_, dummy_3889_, dummy_3890_, dummy_3891_, dummy_3892_, dummy_3893_, dummy_3894_, dummy_3895_, dummy_3896_, dummy_3897_, dummy_3898_, dummy_3899_, dummy_3900_, dummy_3901_, dummy_3902_, dummy_3903_
         } ), .dram_dfi_rdlvl_edge(), .dram_dfi_rdlvl_en(), 
        .dram_dfi_rdlvl_gate_delay( { dummy_3906_, dummy_3907_, dummy_3908_, dummy_3909_, dummy_3910_, dummy_3911_, dummy_3912_, dummy_3913_, dummy_3914_, dummy_3915_, dummy_3916_, dummy_3917_, dummy_3918_, dummy_3919_, dummy_3920_, dummy_3921_, dummy_3922_, dummy_3923_, dummy_3924_, dummy_3925_, dummy_3926_, dummy_3927_, dummy_3928_, dummy_3929_, dummy_3930_, dummy_3931_, dummy_3932_, dummy_3933_, dummy_3934_, dummy_3935_, dummy_3936_, dummy_3937_, dummy_3938_, dummy_3939_, dummy_3940_, dummy_3941_, dummy_3942_, dummy_3943_, dummy_3944_, dummy_3945_, dummy_3946_, dummy_3947_, dummy_3948_, dummy_3949_, dummy_3950_, dummy_3951_, dummy_3952_, dummy_3953_, dummy_3954_, dummy_3955_, dummy_3956_, dummy_3957_, dummy_3958_, dummy_3959_, dummy_3960_, dummy_3961_, dummy_3962_, dummy_3963_, dummy_3964_, dummy_3965_, dummy_3966_, dummy_3967_, dummy_3968_, dummy_3969_
         } ), .dram_dfi_rdlvl_gate_en(), .dram_dfi_rdlvl_gate_mode( { dummy_3971_, dummy_3972_
         } ), .dram_dfi_rdlvl_load(), .dram_dfi_rdlvl_mode( { dummy_3974_, dummy_3975_
         } ), .dram_dfi_rdlvl_resp( { dummy_3976_, dummy_3977_, dummy_3978_, dummy_3979_, dummy_3980_, dummy_3981_, dummy_3982_, dummy_3983_, dummy_3984_, dummy_3985_, dummy_3986_, dummy_3987_, dummy_3988_, dummy_3989_, dummy_3990_, dummy_3991_, dummy_3992_, dummy_3993_, dummy_3994_, dummy_3995_, dummy_3996_, dummy_3997_, dummy_3998_, dummy_3999_, dummy_4000_, dummy_4001_, dummy_4002_, dummy_4003_, dummy_4004_, dummy_4005_, dummy_4006_, dummy_4007_
         } ), .dram_dfi_reset_n_p0(dummy_4008_), .dram_dfi_reset_n_p1(
        dummy_4009_), .dram_dfi_we_n_p0(dummy_4010_), .dram_dfi_we_n_p1(
        dummy_4011_), .dram_dfi_wodt_p0(), .dram_dfi_wodt_p1(), 
        .dram_dfi_wrdata_en_p0( { dummy_4014_, dummy_4015_, dummy_4016_, dummy_4017_
         } ), .dram_dfi_wrdata_en_p1( { dummy_4018_, dummy_4019_, dummy_4020_, dummy_4021_
         } ), .dram_dfi_wrdata_p0( { dummy_4022_, dummy_4023_, dummy_4024_, dummy_4025_, dummy_4026_, dummy_4027_, dummy_4028_, dummy_4029_, dummy_4030_, dummy_4031_, dummy_4032_, dummy_4033_, dummy_4034_, dummy_4035_, dummy_4036_, dummy_4037_, dummy_4038_, dummy_4039_, dummy_4040_, dummy_4041_, dummy_4042_, dummy_4043_, dummy_4044_, dummy_4045_, dummy_4046_, dummy_4047_, dummy_4048_, dummy_4049_, dummy_4050_, dummy_4051_, dummy_4052_, dummy_4053_, dummy_4054_, dummy_4055_, dummy_4056_, dummy_4057_, dummy_4058_, dummy_4059_, dummy_4060_, dummy_4061_, dummy_4062_, dummy_4063_, dummy_4064_, dummy_4065_, dummy_4066_, dummy_4067_, dummy_4068_, dummy_4069_, dummy_4070_, dummy_4071_, dummy_4072_, dummy_4073_, dummy_4074_, dummy_4075_, dummy_4076_, dummy_4077_, dummy_4078_, dummy_4079_, dummy_4080_, dummy_4081_, dummy_4082_, dummy_4083_, dummy_4084_, dummy_4085_
         } ), .dram_dfi_wrdata_p1( { dummy_4086_, dummy_4087_, dummy_4088_, dummy_4089_, dummy_4090_, dummy_4091_, dummy_4092_, dummy_4093_, dummy_4094_, dummy_4095_, dummy_4096_, dummy_4097_, dummy_4098_, dummy_4099_, dummy_4100_, dummy_4101_, dummy_4102_, dummy_4103_, dummy_4104_, dummy_4105_, dummy_4106_, dummy_4107_, dummy_4108_, dummy_4109_, dummy_4110_, dummy_4111_, dummy_4112_, dummy_4113_, dummy_4114_, dummy_4115_, dummy_4116_, dummy_4117_, dummy_4118_, dummy_4119_, dummy_4120_, dummy_4121_, dummy_4122_, dummy_4123_, dummy_4124_, dummy_4125_, dummy_4126_, dummy_4127_, dummy_4128_, dummy_4129_, dummy_4130_, dummy_4131_, dummy_4132_, dummy_4133_, dummy_4134_, dummy_4135_, dummy_4136_, dummy_4137_, dummy_4138_, dummy_4139_, dummy_4140_, dummy_4141_, dummy_4142_, dummy_4143_, dummy_4144_, dummy_4145_, dummy_4146_, dummy_4147_, dummy_4148_, dummy_4149_
         } ), .dram_dfi_wrlvl_delay( { dummy_4150_, dummy_4151_, dummy_4152_, dummy_4153_, dummy_4154_, dummy_4155_, dummy_4156_, dummy_4157_, dummy_4158_, dummy_4159_, dummy_4160_, dummy_4161_, dummy_4162_, dummy_4163_, dummy_4164_, dummy_4165_, dummy_4166_, dummy_4167_, dummy_4168_, dummy_4169_, dummy_4170_, dummy_4171_, dummy_4172_, dummy_4173_, dummy_4174_, dummy_4175_, dummy_4176_, dummy_4177_, dummy_4178_, dummy_4179_, dummy_4180_, dummy_4181_
         } ), .dram_dfi_wrlvl_en(), .dram_dfi_wrlvl_load(), 
        .dram_dfi_wrlvl_mode( { dummy_4184_, dummy_4185_ } ), 
        .dram_dfi_wrlvl_resp( { dummy_4186_, dummy_4187_, dummy_4188_, dummy_4189_
         } ), .dram_dfi_wrlvl_strobe(), .dram_dfi_wrmask_p0( { dummy_4191_, dummy_4192_, dummy_4193_, dummy_4194_, dummy_4195_, dummy_4196_, dummy_4197_, dummy_4198_
         } ), .dram_dfi_wrmask_p1( { dummy_4199_, dummy_4200_, dummy_4201_, dummy_4202_, dummy_4203_, dummy_4204_, dummy_4205_, dummy_4206_
         } ), .gating_mc_clk(\u_ddr_v1_u_inst_u_ddrc|gating_mc_clk_net ), .i_p0(
         { \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , dummy_4207_, dummy_4208_, dummy_4209_, dummy_4210_, dummy_4211_, dummy_4212_, dummy_4213_, dummy_4214_, dummy_4215_, dummy_4216_, dummy_4217_, dummy_4218_, dummy_4219_, dummy_4220_, dummy_4221_, dummy_4222_, dummy_4223_, dummy_4224_, dummy_4225_, dummy_4226_, dummy_4227_, dummy_4228_, dummy_4229_, dummy_4230_, dummy_4231_, dummy_4232_, dummy_4233_, dummy_4234_, dummy_4235_, dummy_4236_, dummy_4237_, dummy_4238_, dummy_4239_, dummy_4240_, dummy_4241_, dummy_4242_, dummy_4243_, dummy_4244_, dummy_4245_, dummy_4246_, dummy_4247_, dummy_4248_, dummy_4249_, dummy_4250_, dummy_4251_, dummy_4252_, dummy_4253_, dummy_4254_, dummy_4255_, dummy_4256_, dummy_4257_, dummy_4258_, dummy_4259_, dummy_4260_, dummy_4261_, dummy_4262_, dummy_4263_, dummy_4264_, dummy_4265_, dummy_4266_, dummy_4267_, dummy_4268_, dummy_4269_, dummy_4270_, dummy_4271_, dummy_4272_, dummy_4273_, dummy_4274_, dummy_4275_, dummy_4276_, dummy_4277_, dummy_4278_, dummy_4279_, dummy_4280_, dummy_4281_, dummy_4282_, dummy_4283_, dummy_4284_, dummy_4285_, dummy_4286_, dummy_4287_, dummy_4288_, dummy_4289_, dummy_4290_, dummy_4291_, dummy_4292_, dummy_4293_, dummy_4294_, dummy_4295_, dummy_4296_, dummy_4297_, dummy_4298_, dummy_4299_, dummy_4300_, dummy_4301_, dummy_4302_, dummy_4303_, dummy_4304_, dummy_4305_, dummy_4306_, dummy_4307_, dummy_4308_, dummy_4309_, dummy_4310_, dummy_4311_, dummy_4312_, dummy_4313_, dummy_4314_, dummy_4315_, dummy_4316_, dummy_4317_, dummy_4318_, dummy_4319_, dummy_4320_, dummy_4321_, dummy_4322_, dummy_4323_, dummy_4324_, dummy_4325_, dummy_4326_, dummy_4327_, dummy_4328_, dummy_4329_, dummy_4330_, dummy_4331_, dummy_4332_, dummy_4333_, dummy_4334_, dummy_4335_, dummy_4336_, 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , dummy_4337_, dummy_4338_, dummy_4339_, dummy_4340_, dummy_4341_, dummy_4342_, dummy_4343_, dummy_4344_, dummy_4345_, dummy_4346_, dummy_4347_, dummy_4348_, dummy_4349_, dummy_4350_, dummy_4351_, dummy_4352_, dummy_4353_, dummy_4354_, dummy_4355_, dummy_4356_, dummy_4357_, dummy_4358_, dummy_4359_, dummy_4360_, dummy_4361_, dummy_4362_
         } ), .i_p1( { \u_FDMA_axi_araddr_reg[31]|qx_net , 
        \u_FDMA_axi_araddr_reg[30]|qx_net , \u_FDMA_axi_araddr_reg[29]|qx_net , 
        \u_FDMA_axi_araddr_reg[28]|qx_net , \u_FDMA_axi_araddr_reg[27]|qx_net , 
        \u_FDMA_axi_araddr_reg[26]|qx_net , \u_FDMA_axi_araddr_reg[25]|qx_net , 
        \u_FDMA_axi_araddr_reg[24]|qx_net , \u_FDMA_axi_araddr_reg[23]|qx_net , 
        \u_FDMA_axi_araddr_reg[22]|qx_net , \u_FDMA_axi_araddr_reg[21]|qx_net , 
        \u_FDMA_axi_araddr_reg[20]|qx_net , \u_FDMA_axi_araddr_reg[19]|qx_net , 
        \u_FDMA_axi_araddr_reg[18]|qx_net , \u_FDMA_axi_araddr_reg[17]|qx_net , 
        \u_FDMA_axi_araddr_reg[16]|qx_net , \u_FDMA_axi_araddr_reg[15]|qx_net , 
        \u_FDMA_axi_araddr_reg[14]|qx_net , \u_FDMA_axi_araddr_reg[13]|qx_net , 
        \u_FDMA_axi_araddr_reg[12]|qx_net , \u_FDMA_axi_araddr_reg[11]|qx_net , 
        \u_FDMA_axi_araddr_reg[10]|qx_net , \u_FDMA_axi_araddr_reg[9]|qx_net , 
        \u_FDMA_axi_araddr_reg[8]|qx_net , \u_FDMA_axi_araddr_reg[7]|qx_net , 
        \u_FDMA_axi_araddr_reg[6]|qx_net , \u_FDMA_axi_araddr_reg[5]|qx_net , 
        \u_FDMA_axi_araddr_reg[4]|qx_net , \u_FDMA_axi_araddr_reg[3]|qx_net , 
        \u_FDMA_axi_araddr_reg[2]|qx_net , \u_FDMA_axi_araddr_reg[1]|qx_net , 
        \u_FDMA_axi_araddr_reg[0]|qx_net , \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \VCC_0_inst|Y_net , \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , \ii05348|xy_net , 
        \ii05347|xy_net , \ii05346|xy_net , \ii05345|xy_net , \VCC_0_inst|Y_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , \u_FDMA_axi_arvalid_reg|qx_net , 
        \u_FDMA_axi_awaddr_reg[31]|qx_net , \u_FDMA_axi_awaddr_reg[30]|qx_net , 
        \u_FDMA_axi_awaddr_reg[29]|qx_net , \u_FDMA_axi_awaddr_reg[28]|qx_net , 
        \u_FDMA_axi_awaddr_reg[27]|qx_net , \u_FDMA_axi_awaddr_reg[26]|qx_net , 
        \u_FDMA_axi_awaddr_reg[25]|qx_net , \u_FDMA_axi_awaddr_reg[24]|qx_net , 
        \u_FDMA_axi_awaddr_reg[23]|qx_net , \u_FDMA_axi_awaddr_reg[22]|qx_net , 
        \u_FDMA_axi_awaddr_reg[21]|qx_net , \u_FDMA_axi_awaddr_reg[20]|qx_net , 
        \u_FDMA_axi_awaddr_reg[19]|qx_net , \u_FDMA_axi_awaddr_reg[18]|qx_net , 
        \u_FDMA_axi_awaddr_reg[17]|qx_net , \u_FDMA_axi_awaddr_reg[16]|qx_net , 
        \u_FDMA_axi_awaddr_reg[15]|qx_net , \u_FDMA_axi_awaddr_reg[14]|qx_net , 
        \u_FDMA_axi_awaddr_reg[13]|qx_net , \u_FDMA_axi_awaddr_reg[12]|qx_net , 
        \u_FDMA_axi_awaddr_reg[11]|qx_net , \u_FDMA_axi_awaddr_reg[10]|qx_net , 
        \u_FDMA_axi_awaddr_reg[9]|qx_net , \u_FDMA_axi_awaddr_reg[8]|qx_net , 
        \u_FDMA_axi_awaddr_reg[7]|qx_net , \u_FDMA_axi_awaddr_reg[6]|qx_net , 
        \u_FDMA_axi_awaddr_reg[5]|qx_net , \u_FDMA_axi_awaddr_reg[4]|qx_net , 
        \u_FDMA_axi_awaddr_reg[3]|qx_net , \u_FDMA_axi_awaddr_reg[2]|qx_net , 
        \u_FDMA_axi_awaddr_reg[1]|qx_net , \u_FDMA_axi_awaddr_reg[0]|qx_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , \VCC_0_inst|Y_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , \ii05337|xy_net , 
        \ii05336|xy_net , \ii05335|xy_net , \ii05334|xy_net , \VCC_0_inst|Y_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , \u_FDMA_axi_awvalid_reg|qx_net , 
        \VCC_0_inst|Y_net , \u_FDMA_axi_rready_reg|qx_net , 
        \u_if_t_data1_reg[7]|qx_net , \u_if_t_data1_reg[6]|qx_net , 
        \u_if_t_data1_reg[5]|qx_net , \u_if_t_data1_reg[4]|qx_net , 
        \u_if_t_data1_reg[3]|qx_net , \u_if_t_data1_reg[2]|qx_net , 
        \u_if_t_data1_reg[1]|qx_net , \u_if_t_data1_reg[0]|qx_net , 
        \u_if_t_data2_reg[7]|qx_net , \u_if_t_data2_reg[6]|qx_net , 
        \u_if_t_data2_reg[5]|qx_net , \u_if_t_data2_reg[4]|qx_net , 
        \u_if_t_data2_reg[3]|qx_net , \u_if_t_data2_reg[2]|qx_net , 
        \u_if_t_data2_reg[1]|qx_net , \u_if_t_data2_reg[0]|qx_net , 
        \u_if_t_data3_reg[7]|qx_net , \u_if_t_data3_reg[6]|qx_net , 
        \u_if_t_data3_reg[5]|qx_net , \u_if_t_data3_reg[4]|qx_net , 
        \u_if_t_data3_reg[3]|qx_net , \u_if_t_data3_reg[2]|qx_net , 
        \u_if_t_data3_reg[1]|qx_net , \u_if_t_data3_reg[0]|qx_net , 
        \u_if_t_data4_reg[7]|qx_net , \u_if_t_data4_reg[6]|qx_net , 
        \u_if_t_data4_reg[5]|qx_net , \u_if_t_data4_reg[4]|qx_net , 
        \u_if_t_data4_reg[3]|qx_net , \u_if_t_data4_reg[2]|qx_net , 
        \u_if_t_data4_reg[1]|qx_net , \u_if_t_data4_reg[0]|qx_net , 
        \u_if_t_data5_reg[7]|qx_net , \u_if_t_data5_reg[6]|qx_net , 
        \u_if_t_data5_reg[5]|qx_net , \u_if_t_data5_reg[4]|qx_net , 
        \u_if_t_data5_reg[3]|qx_net , \u_if_t_data5_reg[2]|qx_net , 
        \u_if_t_data5_reg[1]|qx_net , \u_if_t_data5_reg[0]|qx_net , 
        \u_if_t_data6_reg[7]|qx_net , \u_if_t_data6_reg[6]|qx_net , 
        \u_if_t_data6_reg[5]|qx_net , \u_if_t_data6_reg[4]|qx_net , 
        \u_if_t_data6_reg[3]|qx_net , \u_if_t_data6_reg[2]|qx_net , 
        \u_if_t_data6_reg[1]|qx_net , \u_if_t_data6_reg[0]|qx_net , 
        \u_if_t_data7_reg[7]|qx_net , \u_if_t_data7_reg[6]|qx_net , 
        \u_if_t_data7_reg[5]|qx_net , \u_if_t_data7_reg[4]|qx_net , 
        \u_if_t_data7_reg[3]|qx_net , \u_if_t_data7_reg[2]|qx_net , 
        \u_if_t_data7_reg[1]|qx_net , \u_if_t_data7_reg[0]|qx_net , 
        \u_if_t_data8_reg[7]|qx_net , \u_if_t_data8_reg[6]|qx_net , 
        \u_if_t_data8_reg[5]|qx_net , \u_if_t_data8_reg[4]|qx_net , 
        \u_if_t_data8_reg[3]|qx_net , \u_if_t_data8_reg[2]|qx_net , 
        \u_if_t_data8_reg[1]|qx_net , \u_if_t_data8_reg[0]|qx_net , 
        \u_if_t_data1_reg[7]|qx_net , \u_if_t_data1_reg[6]|qx_net , 
        \u_if_t_data1_reg[5]|qx_net , \u_if_t_data1_reg[4]|qx_net , 
        \u_if_t_data1_reg[3]|qx_net , \u_if_t_data1_reg[2]|qx_net , 
        \u_if_t_data1_reg[1]|qx_net , \u_if_t_data1_reg[0]|qx_net , 
        \u_if_t_data2_reg[7]|qx_net , \u_if_t_data2_reg[6]|qx_net , 
        \u_if_t_data2_reg[5]|qx_net , \u_if_t_data2_reg[4]|qx_net , 
        \u_if_t_data2_reg[3]|qx_net , \u_if_t_data2_reg[2]|qx_net , 
        \u_if_t_data2_reg[1]|qx_net , \u_if_t_data2_reg[0]|qx_net , 
        \u_if_t_data3_reg[7]|qx_net , \u_if_t_data3_reg[6]|qx_net , 
        \u_if_t_data3_reg[5]|qx_net , \u_if_t_data3_reg[4]|qx_net , 
        \u_if_t_data3_reg[3]|qx_net , \u_if_t_data3_reg[2]|qx_net , 
        \u_if_t_data3_reg[1]|qx_net , \u_if_t_data3_reg[0]|qx_net , 
        \u_if_t_data4_reg[7]|qx_net , \u_if_t_data4_reg[6]|qx_net , 
        \u_if_t_data4_reg[5]|qx_net , \u_if_t_data4_reg[4]|qx_net , 
        \u_if_t_data4_reg[3]|qx_net , \u_if_t_data4_reg[2]|qx_net , 
        \u_if_t_data4_reg[1]|qx_net , \u_if_t_data4_reg[0]|qx_net , 
        \u_if_t_data5_reg[7]|qx_net , \u_if_t_data5_reg[6]|qx_net , 
        \u_if_t_data5_reg[5]|qx_net , \u_if_t_data5_reg[4]|qx_net , 
        \u_if_t_data5_reg[3]|qx_net , \u_if_t_data5_reg[2]|qx_net , 
        \u_if_t_data5_reg[1]|qx_net , \u_if_t_data5_reg[0]|qx_net , 
        \u_if_t_data6_reg[7]|qx_net , \u_if_t_data6_reg[6]|qx_net , 
        \u_if_t_data6_reg[5]|qx_net , \u_if_t_data6_reg[4]|qx_net , 
        \u_if_t_data6_reg[3]|qx_net , \u_if_t_data6_reg[2]|qx_net , 
        \u_if_t_data6_reg[1]|qx_net , \u_if_t_data6_reg[0]|qx_net , 
        \u_if_t_data7_reg[7]|qx_net , \u_if_t_data7_reg[6]|qx_net , 
        \u_if_t_data7_reg[5]|qx_net , \u_if_t_data7_reg[4]|qx_net , 
        \u_if_t_data7_reg[3]|qx_net , \u_if_t_data7_reg[2]|qx_net , 
        \u_if_t_data7_reg[1]|qx_net , \u_if_t_data7_reg[0]|qx_net , 
        \u_if_t_data8_reg[7]|qx_net , \u_if_t_data8_reg[6]|qx_net , 
        \u_if_t_data8_reg[5]|qx_net , \u_if_t_data8_reg[4]|qx_net , 
        \u_if_t_data8_reg[3]|qx_net , \u_if_t_data8_reg[2]|qx_net , 
        \u_if_t_data8_reg[1]|qx_net , \u_if_t_data8_reg[0]|qx_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , 
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net , \ii05344|xy_net , 
        \VCC_0_inst|Y_net , \VCC_0_inst|Y_net , \VCC_0_inst|Y_net , 
        \VCC_0_inst|Y_net , \VCC_0_inst|Y_net , \VCC_0_inst|Y_net , 
        \VCC_0_inst|Y_net , \VCC_0_inst|Y_net , \VCC_0_inst|Y_net , 
        \VCC_0_inst|Y_net , \VCC_0_inst|Y_net , \VCC_0_inst|Y_net , 
        \VCC_0_inst|Y_net , \VCC_0_inst|Y_net , \VCC_0_inst|Y_net , 
        \VCC_0_inst|Y_net , \u_FDMA_axi_wvalid_reg|qx_net  } ), .intr(
        dummy_4363_), .mc_clk(\u_ddr_v1_u_inst_u_ddrc_crg|mc_clk_net ), 
        .mc_rstn(\u_ddr_v1_u_inst_u_ddrc_crg|mc_rstn_net ), .o_p0( { dummy_4364_, dummy_4365_, dummy_4366_, dummy_4367_, dummy_4368_, dummy_4369_, dummy_4370_, dummy_4371_, dummy_4372_, dummy_4373_, dummy_4374_, dummy_4375_, dummy_4376_, dummy_4377_, dummy_4378_, dummy_4379_, dummy_4380_, dummy_4381_, dummy_4382_, dummy_4383_, dummy_4384_, dummy_4385_, dummy_4386_, dummy_4387_, dummy_4388_, dummy_4389_, dummy_4390_, dummy_4391_, dummy_4392_, dummy_4393_, dummy_4394_, dummy_4395_, dummy_4396_, dummy_4397_, dummy_4398_, dummy_4399_, dummy_4400_, dummy_4401_, dummy_4402_, dummy_4403_, dummy_4404_, dummy_4405_, dummy_4406_, dummy_4407_, dummy_4408_, dummy_4409_, dummy_4410_, dummy_4411_, dummy_4412_, dummy_4413_, dummy_4414_, dummy_4415_, dummy_4416_, dummy_4417_, dummy_4418_, dummy_4419_, dummy_4420_, dummy_4421_, dummy_4422_, dummy_4423_, dummy_4424_, dummy_4425_, dummy_4426_, dummy_4427_, dummy_4428_, dummy_4429_, dummy_4430_, dummy_4431_, dummy_4432_, dummy_4433_, dummy_4434_, dummy_4435_, dummy_4436_, dummy_4437_, dummy_4438_, dummy_4439_, dummy_4440_, dummy_4441_, dummy_4442_, dummy_4443_, dummy_4444_, dummy_4445_, dummy_4446_, dummy_4447_, dummy_4448_, dummy_4449_, dummy_4450_, dummy_4451_, dummy_4452_, dummy_4453_, dummy_4454_, dummy_4455_, dummy_4456_, dummy_4457_, dummy_4458_, dummy_4459_, dummy_4460_, dummy_4461_, dummy_4462_, dummy_4463_, dummy_4464_, dummy_4465_, dummy_4466_, dummy_4467_, dummy_4468_, dummy_4469_, dummy_4470_, dummy_4471_, dummy_4472_, dummy_4473_, dummy_4474_, dummy_4475_, dummy_4476_, dummy_4477_, dummy_4478_, dummy_4479_, dummy_4480_, dummy_4481_, dummy_4482_, dummy_4483_, dummy_4484_, dummy_4485_, dummy_4486_, dummy_4487_, dummy_4488_, dummy_4489_, dummy_4490_, dummy_4491_, dummy_4492_, dummy_4493_, dummy_4494_, dummy_4495_, dummy_4496_, dummy_4497_, dummy_4498_, dummy_4499_, dummy_4500_, dummy_4501_, dummy_4502_, dummy_4503_, dummy_4504_, dummy_4505_, dummy_4506_, dummy_4507_, dummy_4508_, dummy_4509_, dummy_4510_, dummy_4511_, dummy_4512_, dummy_4513_, dummy_4514_, dummy_4515_, dummy_4516_, dummy_4517_, dummy_4518_, dummy_4519_, dummy_4520_, dummy_4521_, dummy_4522_, dummy_4523_, dummy_4524_, dummy_4525_, dummy_4526_, dummy_4527_, dummy_4528_, dummy_4529_, dummy_4530_, dummy_4531_, dummy_4532_, dummy_4533_
         } ), .o_p1( { \u_ddr_v1_u_inst_u_ddrc|o_p1[169]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[168]_net , dummy_4534_, dummy_4535_, dummy_4536_, dummy_4537_, dummy_4538_, dummy_4539_, dummy_4540_, dummy_4541_, dummy_4542_, dummy_4543_, dummy_4544_, dummy_4545_, dummy_4546_, dummy_4547_, dummy_4548_, dummy_4549_, dummy_4550_, dummy_4551_, dummy_4552_, dummy_4553_, dummy_4554_, dummy_4555_, dummy_4556_, dummy_4557_, dummy_4558_, dummy_4559_, dummy_4560_, dummy_4561_, dummy_4562_, dummy_4563_, dummy_4564_, dummy_4565_, dummy_4566_, dummy_4567_, dummy_4568_, dummy_4569_, dummy_4570_, dummy_4571_, dummy_4572_, dummy_4573_, dummy_4574_, dummy_4575_, dummy_4576_, dummy_4577_, dummy_4578_, dummy_4579_, dummy_4580_, dummy_4581_, dummy_4582_, dummy_4583_, dummy_4584_, dummy_4585_, dummy_4586_, dummy_4587_, dummy_4588_, dummy_4589_, dummy_4590_, dummy_4591_, dummy_4592_, dummy_4593_, dummy_4594_, dummy_4595_, dummy_4596_, dummy_4597_, dummy_4598_, dummy_4599_, dummy_4600_, dummy_4601_, dummy_4602_, dummy_4603_, dummy_4604_, dummy_4605_, dummy_4606_, dummy_4607_, dummy_4608_, dummy_4609_, dummy_4610_, dummy_4611_, dummy_4612_, dummy_4613_, dummy_4614_, dummy_4615_, dummy_4616_, dummy_4617_, dummy_4618_, dummy_4619_, dummy_4620_, dummy_4621_, dummy_4622_, dummy_4623_, dummy_4624_, dummy_4625_, dummy_4626_, dummy_4627_, dummy_4628_, dummy_4629_, dummy_4630_, dummy_4631_, dummy_4632_, dummy_4633_, dummy_4634_, dummy_4635_, dummy_4636_, dummy_4637_, dummy_4638_, dummy_4639_, dummy_4640_, dummy_4641_, dummy_4642_, dummy_4643_, dummy_4644_, dummy_4645_, dummy_4646_, dummy_4647_, dummy_4648_, dummy_4649_, dummy_4650_, dummy_4651_, dummy_4652_, dummy_4653_, dummy_4654_, dummy_4655_, dummy_4656_, dummy_4657_, dummy_4658_, dummy_4659_, dummy_4660_, dummy_4661_, dummy_4662_, dummy_4663_, dummy_4664_, 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[26]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[25]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net , dummy_4665_, dummy_4666_, dummy_4667_, dummy_4668_, dummy_4669_, dummy_4670_, dummy_4671_, dummy_4672_, dummy_4673_, dummy_4674_, dummy_4675_, dummy_4676_, dummy_4677_, dummy_4678_, dummy_4679_, dummy_4680_, dummy_4681_, dummy_4682_, dummy_4683_, 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net  } ), .r_ddr23phy_reg( { 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2047]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2046]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2045]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2044]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2043]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2042]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2041]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2040]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2039]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2038]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2037]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2036]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2035]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2034]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2033]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2032]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2031]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2030]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2029]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2028]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2027]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2026]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2025]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2024]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2023]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2022]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2021]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2020]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2019]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2018]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2017]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2016]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2015]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2014]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2013]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2012]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2011]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2010]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2009]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2008]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2007]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2006]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2005]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2004]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2003]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2002]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2001]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2000]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1999]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1998]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1997]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1996]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1995]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1994]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1993]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1992]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1991]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1990]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1989]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1988]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1987]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1986]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1985]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1984]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1983]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1982]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1981]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1980]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1979]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1978]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1977]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1976]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1975]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1974]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1973]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1972]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1971]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1970]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1969]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1968]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1967]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1966]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1965]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1964]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1963]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1962]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1961]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1960]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1959]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1958]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1957]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1956]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1955]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1954]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1953]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1952]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1951]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1950]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1949]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1948]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1947]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1946]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1945]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1944]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1943]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1942]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1941]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1940]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1939]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1938]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1937]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1936]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1935]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1934]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1933]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1932]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1931]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1930]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1929]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1928]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1927]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1926]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1925]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1924]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1923]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1922]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1921]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1920]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1919]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1918]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1917]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1916]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1915]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1914]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1913]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1912]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1911]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1910]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1909]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1908]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1907]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1906]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1905]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1904]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1903]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1902]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1901]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1900]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1899]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1898]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1897]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1896]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1895]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1894]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1893]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1892]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1891]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1890]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1889]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1888]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1887]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1886]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1885]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1884]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1883]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1882]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1881]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1880]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1879]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1878]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1877]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1876]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1875]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1874]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1873]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1872]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1871]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1870]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1869]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1868]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1867]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1866]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1865]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1864]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1863]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1862]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1861]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1860]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1859]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1858]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1857]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1856]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1855]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1854]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1853]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1852]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1851]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1850]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1849]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1848]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1847]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1846]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1845]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1844]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1843]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1842]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1841]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1840]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1839]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1838]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1837]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1836]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1835]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1834]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1833]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1832]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1831]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1830]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1829]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1828]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1827]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1826]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1825]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1824]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1823]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1822]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1821]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1820]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1819]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1818]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1817]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1816]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1815]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1814]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1813]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1812]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1811]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1810]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1809]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1808]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1807]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1806]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1805]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1804]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1803]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1802]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1801]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1800]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1799]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1798]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1797]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1796]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1795]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1794]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1793]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1792]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1791]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1790]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1789]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1788]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1787]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1786]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1785]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1784]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1783]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1782]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1781]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1780]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1779]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1778]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1777]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1776]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1775]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1774]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1773]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1772]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1771]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1770]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1769]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1768]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1767]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1766]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1765]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1764]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1763]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1762]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1761]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1760]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1759]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1758]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1757]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1756]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1755]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1754]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1753]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1752]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1751]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1750]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1749]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1748]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1747]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1746]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1745]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1744]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1743]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1742]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1741]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1740]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1739]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1738]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1737]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1736]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1735]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1734]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1733]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1732]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1731]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1730]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1729]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1728]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1727]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1726]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1725]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1724]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1723]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1722]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1721]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1720]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1719]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1718]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1717]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1716]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1715]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1714]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1713]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1712]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1711]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1710]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1709]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1708]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1707]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1706]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1705]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1704]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1703]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1702]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1701]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1700]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1699]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1698]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1697]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1696]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1695]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1694]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1693]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1692]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1691]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1690]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1689]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1688]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1687]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1686]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1685]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1684]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1683]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1682]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1681]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1680]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1679]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1678]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1677]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1676]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1675]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1674]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1673]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1672]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1671]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1670]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1669]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1668]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1667]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1666]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1665]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1664]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1663]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1662]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1661]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1660]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1659]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1658]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1657]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1656]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1655]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1654]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1653]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1652]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1651]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1650]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1649]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1648]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1647]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1646]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1645]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1644]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1643]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1642]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1641]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1640]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1639]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1638]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1637]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1636]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1635]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1634]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1633]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1632]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1631]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1630]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1629]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1628]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1627]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1626]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1625]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1624]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1623]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1622]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1621]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1620]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1619]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1618]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1617]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1616]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1615]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1614]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1613]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1612]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1611]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1610]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1609]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1608]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1607]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1606]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1605]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1604]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1603]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1602]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1601]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1600]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1599]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1598]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1597]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1596]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1595]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1594]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1593]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1592]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1591]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1590]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1589]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1588]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1587]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1586]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1585]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1584]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1583]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1582]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1581]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1580]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1579]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1578]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1577]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1576]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1575]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1574]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1573]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1572]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1571]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1570]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1569]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1568]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1567]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1566]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1565]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1564]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1563]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1562]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1561]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1560]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1559]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1558]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1557]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1556]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1555]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1554]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1553]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1552]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1551]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1550]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1549]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1548]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1547]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1546]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1545]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1544]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1543]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1542]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1541]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1540]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1539]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1538]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1537]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1536]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1535]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1534]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1533]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1532]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1531]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1530]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1529]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1528]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1527]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1526]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1525]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1524]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1523]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1522]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1521]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1520]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1519]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1518]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1517]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1516]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1515]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1514]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1513]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1512]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1511]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1510]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1509]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1508]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1507]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1506]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1505]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1504]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1503]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1502]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1501]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1500]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1499]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1498]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1497]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1496]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1495]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1494]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1493]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1492]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1491]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1490]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1489]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1488]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1487]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1486]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1485]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1484]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1483]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1482]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1481]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1480]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1479]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1478]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1477]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1476]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1475]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1474]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1473]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1472]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1471]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1470]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1469]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1468]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1467]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1466]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1465]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1464]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1463]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1462]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1461]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1460]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1459]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1458]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1457]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1456]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1455]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1454]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1453]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1452]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1451]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1450]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1449]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1448]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1447]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1446]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1445]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1444]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1443]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1442]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1441]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1440]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1439]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1438]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1437]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1436]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1435]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1434]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1433]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1432]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1431]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1430]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1429]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1428]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1427]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1426]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1425]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1424]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1423]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1422]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1421]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1420]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1419]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1418]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1417]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1416]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1415]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1414]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1413]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1412]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1411]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1410]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1409]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1408]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1407]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1406]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1405]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1404]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1403]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1402]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1401]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1400]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1399]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1398]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1397]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1396]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1395]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1394]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1393]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1392]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1391]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1390]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1389]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1388]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1387]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1386]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1385]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1384]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1383]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1382]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1381]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1380]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1379]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1378]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1377]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1376]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1375]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1374]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1373]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1372]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1371]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1370]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1369]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1368]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1367]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1366]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1365]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1364]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1363]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1362]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1361]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1360]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1359]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1358]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1357]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1356]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1355]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1354]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1353]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1352]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1351]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1350]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1349]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1348]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1347]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1346]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1345]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1344]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1343]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1342]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1341]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1340]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1339]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1338]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1337]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1336]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1335]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1334]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1333]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1332]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1331]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1330]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1329]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1328]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1327]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1326]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1325]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1324]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1323]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1322]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1321]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1320]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1319]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1318]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1317]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1316]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1315]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1314]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1313]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1312]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1311]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1310]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1309]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1308]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1307]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1306]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1305]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1304]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1303]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1302]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1301]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1300]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1299]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1298]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1297]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1296]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1295]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1294]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1293]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1292]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1291]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1290]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1289]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1288]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1287]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1286]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1285]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1284]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1283]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1282]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1281]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1280]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1279]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1278]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1277]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1276]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1275]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1274]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1273]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1272]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1271]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1270]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1269]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1268]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1267]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1266]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1265]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1264]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1263]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1262]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1261]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1260]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1259]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1258]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1257]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1256]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1255]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1254]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1253]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1252]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1251]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1250]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1249]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1248]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1247]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1246]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1245]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1244]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1243]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1242]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1241]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1240]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1239]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1238]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1237]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1236]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1235]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1234]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1233]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1232]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1231]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1230]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1229]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1228]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1227]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1226]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1225]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1224]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1223]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1222]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1221]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1220]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1219]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1218]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1217]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1216]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1215]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1214]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1213]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1212]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1211]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1210]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1209]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1208]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1207]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1206]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1205]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1204]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1203]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1202]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1201]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1200]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1199]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1198]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1197]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1196]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1195]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1194]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1193]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1192]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1191]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1190]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1189]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1188]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1187]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1186]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1185]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1184]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1183]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1182]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1181]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1180]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1179]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1178]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1177]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1176]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1175]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1174]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1173]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1172]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1171]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1170]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1169]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1168]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1167]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1166]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1165]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1164]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1163]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1162]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1161]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1160]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1159]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1158]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1157]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1156]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1155]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1154]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1153]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1152]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1151]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1150]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1149]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1148]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1147]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1146]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1145]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1144]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1143]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1142]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1141]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1140]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1139]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1138]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1137]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1136]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1135]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1134]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1133]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1132]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1131]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1130]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1129]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1128]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1127]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1126]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1125]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1124]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1123]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1122]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1121]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1120]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1119]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1118]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1117]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1116]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1115]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1114]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1113]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1112]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1111]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1110]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1109]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1108]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1107]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1106]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1105]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1104]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1103]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1102]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1101]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1100]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1099]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1098]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1097]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1096]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1095]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1094]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1093]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1092]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1091]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1090]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1089]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1088]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1087]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1086]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1085]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1084]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1083]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1082]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1081]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1080]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1079]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1078]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1077]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1076]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1075]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1074]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1073]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1072]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1071]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1070]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1069]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1068]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1067]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1066]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1065]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1064]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1063]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1062]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1061]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1060]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1059]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1058]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1057]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1056]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1055]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1054]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1053]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1052]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1051]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1050]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1049]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1048]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1047]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1046]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1045]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1044]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1043]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1042]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1041]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1040]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1039]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1038]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1037]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1036]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1035]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1034]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1033]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1032]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1031]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1030]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1029]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1028]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1027]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1026]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1025]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1024]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1023]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1022]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1021]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1020]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1019]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1018]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1017]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1016]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1015]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1014]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1013]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1012]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1011]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1010]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1009]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1008]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1007]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1006]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1005]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1004]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1003]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1002]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1001]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1000]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[999]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[998]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[997]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[996]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[995]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[994]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[993]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[992]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[991]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[990]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[989]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[988]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[987]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[986]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[985]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[984]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[983]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[982]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[981]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[980]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[979]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[978]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[977]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[976]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[975]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[974]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[973]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[972]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[971]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[970]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[969]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[968]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[967]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[966]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[965]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[964]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[963]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[962]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[961]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[960]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[959]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[958]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[957]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[956]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[955]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[954]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[953]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[952]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[951]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[950]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[949]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[948]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[947]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[946]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[945]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[944]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[943]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[942]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[941]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[940]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[939]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[938]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[937]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[936]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[935]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[934]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[933]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[932]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[931]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[930]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[929]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[928]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[927]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[926]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[925]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[924]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[923]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[922]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[921]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[920]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[919]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[918]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[917]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[916]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[915]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[914]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[913]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[912]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[911]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[910]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[909]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[908]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[907]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[906]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[905]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[904]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[903]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[902]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[901]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[900]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[899]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[898]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[897]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[896]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[895]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[894]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[893]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[892]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[891]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[890]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[889]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[888]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[887]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[886]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[885]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[884]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[883]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[882]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[881]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[880]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[879]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[878]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[877]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[876]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[875]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[874]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[873]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[872]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[871]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[870]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[869]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[868]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[867]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[866]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[865]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[864]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[863]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[862]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[861]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[860]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[859]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[858]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[857]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[856]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[855]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[854]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[853]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[852]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[851]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[850]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[849]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[848]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[847]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[846]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[845]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[844]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[843]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[842]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[841]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[840]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[839]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[838]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[837]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[836]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[835]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[834]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[833]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[832]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[831]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[830]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[829]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[828]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[827]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[826]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[825]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[824]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[823]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[822]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[821]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[820]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[819]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[818]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[817]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[816]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[815]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[814]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[813]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[812]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[811]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[810]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[809]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[808]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[807]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[806]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[805]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[804]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[803]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[802]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[801]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[800]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[799]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[798]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[797]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[796]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[795]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[794]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[793]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[792]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[791]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[790]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[789]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[788]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[787]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[786]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[785]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[784]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[783]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[782]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[781]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[780]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[779]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[778]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[777]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[776]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[775]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[774]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[773]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[772]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[771]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[770]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[769]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[768]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[767]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[766]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[765]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[764]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[763]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[762]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[761]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[760]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[759]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[758]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[757]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[756]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[755]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[754]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[753]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[752]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[751]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[750]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[749]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[748]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[747]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[746]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[745]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[744]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[743]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[742]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[741]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[740]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[739]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[738]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[737]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[736]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[735]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[734]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[733]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[732]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[731]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[730]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[729]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[728]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[727]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[726]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[725]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[724]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[723]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[722]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[721]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[720]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[719]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[718]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[717]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[716]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[715]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[714]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[713]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[712]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[711]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[710]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[709]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[708]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[707]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[706]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[705]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[704]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[703]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[702]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[701]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[700]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[699]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[698]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[697]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[696]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[695]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[694]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[693]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[692]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[691]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[690]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[689]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[688]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[687]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[686]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[685]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[684]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[683]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[682]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[681]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[680]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[679]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[678]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[677]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[676]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[675]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[674]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[673]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[672]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[671]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[670]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[669]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[668]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[667]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[666]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[665]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[664]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[663]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[662]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[661]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[660]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[659]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[658]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[657]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[656]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[655]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[654]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[653]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[652]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[651]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[650]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[649]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[648]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[647]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[646]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[645]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[644]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[643]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[642]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[641]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[640]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[639]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[638]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[637]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[636]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[635]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[634]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[633]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[632]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[631]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[630]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[629]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[628]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[627]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[626]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[625]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[624]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[623]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[622]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[621]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[620]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[619]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[618]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[617]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[616]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[615]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[614]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[613]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[612]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[611]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[610]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[609]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[608]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[607]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[606]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[605]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[604]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[603]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[602]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[601]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[600]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[599]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[598]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[597]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[596]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[595]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[594]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[593]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[592]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[591]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[590]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[589]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[588]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[587]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[586]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[585]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[584]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[583]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[582]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[581]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[580]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[579]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[578]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[577]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[576]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[575]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[574]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[573]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[572]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[571]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[570]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[569]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[568]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[567]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[566]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[565]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[564]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[563]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[562]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[561]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[560]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[559]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[558]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[557]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[556]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[555]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[554]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[553]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[552]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[551]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[550]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[549]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[548]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[547]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[546]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[545]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[544]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[543]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[542]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[541]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[540]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[539]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[538]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[537]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[536]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[535]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[534]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[533]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[532]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[531]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[530]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[529]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[528]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[527]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[526]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[525]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[524]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[523]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[522]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[521]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[520]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[519]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[518]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[517]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[516]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[515]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[514]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[513]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[512]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[511]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[510]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[509]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[508]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[507]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[506]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[505]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[504]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[503]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[502]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[501]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[500]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[499]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[498]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[497]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[496]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[495]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[494]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[493]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[492]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[491]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[490]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[489]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[488]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[487]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[486]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[485]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[484]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[483]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[482]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[481]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[480]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[479]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[478]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[477]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[476]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[475]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[474]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[473]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[472]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[471]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[470]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[469]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[468]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[467]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[466]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[465]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[464]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[463]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[462]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[461]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[460]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[459]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[458]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[457]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[456]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[455]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[454]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[453]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[452]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[451]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[450]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[449]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[448]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[447]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[446]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[445]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[444]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[443]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[442]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[441]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[440]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[439]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[438]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[437]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[436]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[435]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[434]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[433]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[432]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[431]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[430]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[429]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[428]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[427]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[426]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[425]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[424]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[423]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[422]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[421]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[420]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[419]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[418]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[417]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[416]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[415]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[414]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[413]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[412]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[411]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[410]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[409]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[408]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[407]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[406]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[405]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[404]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[403]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[402]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[401]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[400]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[399]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[398]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[397]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[396]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[395]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[394]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[393]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[392]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[391]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[390]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[389]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[388]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[387]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[386]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[385]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[384]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[383]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[382]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[381]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[380]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[379]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[378]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[377]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[376]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[375]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[374]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[373]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[372]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[371]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[370]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[369]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[368]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[367]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[366]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[365]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[364]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[363]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[362]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[361]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[360]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[359]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[358]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[357]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[356]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[355]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[354]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[353]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[352]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[351]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[350]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[349]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[348]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[347]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[346]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[345]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[344]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[343]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[342]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[341]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[340]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[339]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[338]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[337]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[336]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[335]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[334]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[333]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[332]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[331]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[330]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[329]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[328]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[327]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[326]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[325]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[324]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[323]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[322]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[321]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[320]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[319]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[318]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[317]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[316]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[315]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[314]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[313]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[312]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[311]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[310]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[309]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[308]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[307]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[306]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[305]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[304]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[303]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[302]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[301]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[300]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[299]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[298]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[297]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[296]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[295]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[294]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[293]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[292]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[291]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[290]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[289]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[288]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[287]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[286]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[285]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[284]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[283]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[282]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[281]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[280]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[279]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[278]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[277]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[276]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[275]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[274]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[273]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[272]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[271]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[270]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[269]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[268]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[267]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[266]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[265]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[264]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[263]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[262]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[261]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[260]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[259]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[258]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[257]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[256]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[255]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[254]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[253]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[252]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[251]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[250]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[249]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[248]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[247]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[246]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[245]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[244]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[243]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[242]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[241]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[240]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[239]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[238]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[237]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[236]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[235]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[234]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[233]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[232]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[231]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[230]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[229]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[228]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[227]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[226]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[225]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[224]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[223]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[222]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[221]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[220]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[219]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[218]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[217]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[216]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[215]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[214]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[213]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[212]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[211]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[210]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[209]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[208]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[207]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[206]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[205]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[204]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[203]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[202]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[201]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[200]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[199]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[198]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[197]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[196]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[195]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[194]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[193]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[192]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[191]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[190]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[189]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[188]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[187]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[186]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[185]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[184]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[183]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[182]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[181]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[180]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[179]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[178]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[177]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[176]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[175]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[174]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[173]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[172]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[171]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[170]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[169]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[168]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[167]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[166]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[165]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[164]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[163]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[162]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[161]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[160]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[159]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[158]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[157]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[156]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[155]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[154]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[153]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[152]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[151]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[150]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[149]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[148]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[147]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[146]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[145]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[144]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[143]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[142]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[141]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[140]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[139]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[138]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[137]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[136]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[135]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[134]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[133]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[132]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[131]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[130]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[129]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[128]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[127]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[126]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[125]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[124]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[123]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[122]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[121]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[120]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[119]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[118]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[117]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[116]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[115]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[114]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[113]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[112]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[111]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[110]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[109]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[108]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[107]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[106]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[105]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[104]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[103]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[102]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[101]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[100]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[99]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[98]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[97]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[96]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[95]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[94]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[93]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[92]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[91]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[90]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[89]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[88]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[87]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[86]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[85]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[84]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[83]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[82]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[81]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[80]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[79]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[78]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[77]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[76]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[75]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[74]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[73]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[72]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[71]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[70]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[69]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[68]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[67]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[66]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[65]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[64]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[63]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[62]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[61]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[60]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[59]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[58]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[57]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[56]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[55]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[54]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[53]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[52]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[51]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[50]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[49]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[48]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[47]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[46]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[45]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[44]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[43]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[42]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[41]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[40]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[39]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[38]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[37]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[36]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[35]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[34]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[33]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[32]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[31]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[30]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[29]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[28]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[27]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[26]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[25]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[24]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[23]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[22]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[21]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[20]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[19]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[18]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[17]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[16]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[15]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[14]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[13]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[12]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[11]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[10]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[9]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[8]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[7]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[6]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[5]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[4]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[3]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[0]_net  } ), .r_system_pll_reg(
         { \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[31]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[30]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[29]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[28]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[27]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[26]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[25]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[24]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[23]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[22]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[21]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[20]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[19]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[18]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[17]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[16]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[15]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[14]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[13]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[12]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[11]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[10]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[9]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[8]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[7]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[6]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[5]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[4]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[3]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[2]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[1]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[0]_net  } ), .ro_ddr23phy_reg(
         { \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2047]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2046]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2045]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2044]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2043]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2042]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2041]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2040]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2039]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2038]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2037]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2036]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2035]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2034]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2033]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2032]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2031]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2030]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2029]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2028]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2027]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2026]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2025]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2024]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2023]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2022]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2021]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2020]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2019]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2018]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2017]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2016]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2015]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2014]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2013]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2012]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2011]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2010]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2009]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2008]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2007]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2006]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2005]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2004]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2003]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2002]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2001]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2000]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1999]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1998]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1997]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1996]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1995]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1994]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1993]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1992]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1991]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1990]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1989]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1988]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1987]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1986]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1985]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1984]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1983]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1982]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1981]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1980]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1979]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1978]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1977]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1976]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1975]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1974]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1973]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1972]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1971]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1970]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1969]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1968]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1967]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1966]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1965]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1964]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1963]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1962]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1961]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1960]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1959]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1958]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1957]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1956]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1955]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1954]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1953]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1952]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1951]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1950]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1949]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1948]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1947]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1946]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1945]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1944]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1943]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1942]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1941]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1940]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1939]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1938]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1937]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1936]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1935]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1934]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1933]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1932]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1931]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1930]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1929]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1928]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1927]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1926]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1925]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1924]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1923]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1922]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1921]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1920]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1919]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1918]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1917]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1916]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1915]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1914]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1913]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1912]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1911]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1910]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1909]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1908]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1907]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1906]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1905]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1904]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1903]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1902]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1901]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1900]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1899]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1898]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1897]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1896]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1895]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1894]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1893]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1892]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1891]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1890]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1889]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1888]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1887]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1886]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1885]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1884]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1883]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1882]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1881]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1880]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1879]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1878]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1877]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1876]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1875]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1874]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1873]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1872]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1871]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1870]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1869]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1868]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1867]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1866]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1865]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1864]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1863]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1862]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1861]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1860]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1859]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1858]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1857]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1856]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1855]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1854]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1853]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1852]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1851]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1850]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1849]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1848]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1847]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1846]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1845]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1844]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1843]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1842]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1841]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1840]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1839]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1838]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1837]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1836]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1835]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1834]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1833]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1832]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1831]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1830]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1829]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1828]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1827]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1826]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1825]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1824]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1823]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1822]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1821]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1820]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1819]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1818]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1817]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1816]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1815]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1814]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1813]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1812]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1811]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1810]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1809]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1808]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1807]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1806]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1805]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1804]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1803]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1802]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1801]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1800]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1799]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1798]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1797]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1796]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1795]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1794]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1793]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1792]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1791]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1790]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1789]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1788]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1787]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1786]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1785]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1784]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1783]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1782]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1781]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1780]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1779]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1778]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1777]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1776]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1775]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1774]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1773]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1772]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1771]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1770]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1769]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1768]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1767]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1766]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1765]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1764]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1763]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1762]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1761]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1760]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1759]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1758]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1757]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1756]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1755]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1754]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1753]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1752]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1751]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1750]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1749]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1748]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1747]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1746]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1745]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1744]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1743]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1742]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1741]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1740]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1739]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1738]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1737]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1736]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1735]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1734]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1733]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1732]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1731]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1730]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1729]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1728]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1727]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1726]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1725]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1724]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1723]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1722]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1721]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1720]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1719]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1718]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1717]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1716]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1715]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1714]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1713]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1712]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1711]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1710]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1709]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1708]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1707]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1706]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1705]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1704]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1703]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1702]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1701]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1700]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1699]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1698]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1697]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1696]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1695]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1694]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1693]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1692]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1691]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1690]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1689]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1688]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1687]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1686]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1685]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1684]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1683]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1682]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1681]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1680]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1679]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1678]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1677]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1676]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1675]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1674]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1673]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1672]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1671]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1670]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1669]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1668]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1667]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1666]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1665]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1664]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1663]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1662]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1661]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1660]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1659]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1658]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1657]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1656]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1655]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1654]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1653]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1652]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1651]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1650]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1649]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1648]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1647]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1646]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1645]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1644]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1643]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1642]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1641]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1640]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1639]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1638]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1637]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1636]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1635]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1634]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1633]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1632]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1631]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1630]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1629]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1628]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1627]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1626]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1625]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1624]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1623]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1622]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1621]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1620]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1619]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1618]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1617]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1616]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1615]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1614]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1613]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1612]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1611]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1610]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1609]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1608]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1607]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1606]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1605]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1604]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1603]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1602]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1601]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1600]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1599]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1598]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1597]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1596]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1595]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1594]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1593]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1592]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1591]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1590]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1589]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1588]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1587]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1586]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1585]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1584]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1583]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1582]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1581]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1580]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1579]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1578]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1577]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1576]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1575]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1574]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1573]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1572]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1571]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1570]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1569]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1568]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1567]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1566]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1565]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1564]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1563]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1562]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1561]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1560]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1559]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1558]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1557]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1556]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1555]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1554]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1553]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1552]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1551]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1550]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1549]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1548]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1547]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1546]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1545]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1544]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1543]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1542]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1541]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1540]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1539]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1538]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1537]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1536]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1535]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1534]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1533]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1532]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1531]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1530]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1529]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1528]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1527]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1526]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1525]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1524]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1523]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1522]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1521]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1520]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1519]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1518]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1517]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1516]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1515]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1514]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1513]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1512]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1511]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1510]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1509]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1508]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1507]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1506]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1505]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1504]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1503]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1502]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1501]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1500]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1499]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1498]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1497]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1496]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1495]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1494]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1493]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1492]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1491]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1490]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1489]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1488]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1487]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1486]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1485]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1484]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1483]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1482]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1481]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1480]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1479]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1478]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1477]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1476]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1475]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1474]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1473]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1472]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1471]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1470]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1469]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1468]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1467]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1466]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1465]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1464]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1463]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1462]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1461]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1460]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1459]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1458]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1457]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1456]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1455]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1454]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1453]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1452]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1451]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1450]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1449]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1448]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1447]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1446]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1445]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1444]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1443]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1442]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1441]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1440]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1439]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1438]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1437]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1436]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1435]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1434]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1433]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1432]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1431]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1430]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1429]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1428]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1427]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1426]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1425]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1424]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1423]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1422]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1421]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1420]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1419]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1418]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1417]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1416]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1415]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1414]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1413]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1412]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1411]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1410]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1409]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1408]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1407]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1406]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1405]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1404]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1403]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1402]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1401]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1400]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1399]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1398]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1397]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1396]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1395]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1394]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1393]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1392]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1391]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1390]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1389]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1388]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1387]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1386]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1385]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1384]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1383]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1382]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1381]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1380]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1379]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1378]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1377]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1376]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1375]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1374]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1373]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1372]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1371]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1370]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1369]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1368]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1367]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1366]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1365]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1364]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1363]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1362]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1361]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1360]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1359]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1358]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1357]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1356]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1355]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1354]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1353]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1352]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1351]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1350]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1349]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1348]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1347]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1346]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1345]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1344]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1343]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1342]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1341]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1340]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1339]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1338]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1337]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1336]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1335]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1334]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1333]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1332]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1331]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1330]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1329]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1328]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1327]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1326]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1325]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1324]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1323]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1322]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1321]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1320]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1319]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1318]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1317]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1316]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1315]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1314]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1313]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1312]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1311]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1310]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1309]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1308]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1307]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1306]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1305]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1304]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1303]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1302]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1301]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1300]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1299]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1298]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1297]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1296]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1295]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1294]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1293]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1292]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1291]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1290]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1289]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1288]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1287]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1286]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1285]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1284]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1283]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1282]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1281]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1280]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1279]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1278]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1277]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1276]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1275]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1274]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1273]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1272]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1271]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1270]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1269]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1268]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1267]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1266]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1265]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1264]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1263]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1262]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1261]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1260]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1259]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1258]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1257]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1256]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1255]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1254]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1253]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1252]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1251]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1250]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1249]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1248]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1247]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1246]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1245]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1244]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1243]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1242]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1241]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1240]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1239]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1238]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1237]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1236]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1235]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1234]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1233]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1232]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1231]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1230]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1229]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1228]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1227]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1226]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1225]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1224]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1223]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1222]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1221]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1220]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1219]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1218]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1217]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1216]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1215]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1214]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1213]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1212]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1211]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1210]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1209]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1208]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1207]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1206]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1205]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1204]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1203]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1202]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1201]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1200]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1199]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1198]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1197]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1196]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1195]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1194]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1193]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1192]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1191]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1190]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1189]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1188]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1187]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1186]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1185]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1184]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1183]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1182]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1181]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1180]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1179]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1178]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1177]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1176]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1175]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1174]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1173]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1172]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1171]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1170]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1169]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1168]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1167]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1166]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1165]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1164]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1163]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1162]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1161]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1160]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1159]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1158]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1157]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1156]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1155]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1154]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1153]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1152]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1151]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1150]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1149]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1148]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1147]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1146]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1145]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1144]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1143]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1142]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1141]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1140]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1139]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1138]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1137]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1136]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1135]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1134]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1133]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1132]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1131]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1130]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1129]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1128]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1127]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1126]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1125]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1124]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1123]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1122]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1121]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1120]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1119]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1118]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1117]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1116]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1115]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1114]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1113]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1112]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1111]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1110]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1109]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1108]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1107]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1106]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1105]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1104]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1103]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1102]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1101]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1100]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1099]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1098]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1097]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1096]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1095]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1094]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1093]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1092]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1091]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1090]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1089]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1088]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1087]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1086]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1085]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1084]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1083]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1082]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1081]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1080]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1079]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1078]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1077]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1076]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1075]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1074]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1073]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1072]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1071]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1070]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1069]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1068]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1067]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1066]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1065]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1064]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1063]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1062]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1061]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1060]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1059]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1058]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1057]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1056]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1055]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1054]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1053]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1052]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1051]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1050]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1049]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1048]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1047]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1046]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1045]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1044]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1043]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1042]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1041]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1040]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1039]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1038]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1037]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1036]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1035]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1034]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1033]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1032]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1031]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1030]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1029]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1028]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1027]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1026]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1025]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1024]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1023]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1022]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1021]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1020]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1019]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1018]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1017]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1016]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1015]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1014]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1013]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1012]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1011]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1010]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1009]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1008]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1007]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1006]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1005]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1004]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1003]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1002]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1001]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1000]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[999]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[998]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[997]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[996]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[995]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[994]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[993]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[992]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[991]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[990]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[989]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[988]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[987]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[986]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[985]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[984]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[983]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[982]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[981]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[980]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[979]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[978]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[977]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[976]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[975]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[974]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[973]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[972]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[971]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[970]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[969]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[968]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[967]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[966]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[965]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[964]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[963]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[962]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[961]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[960]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[959]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[958]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[957]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[956]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[955]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[954]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[953]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[952]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[951]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[950]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[949]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[948]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[947]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[946]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[945]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[944]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[943]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[942]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[941]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[940]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[939]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[938]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[937]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[936]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[935]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[934]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[933]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[932]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[931]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[930]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[929]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[928]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[927]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[926]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[925]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[924]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[923]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[922]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[921]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[920]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[919]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[918]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[917]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[916]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[915]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[914]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[913]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[912]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[911]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[910]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[909]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[908]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[907]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[906]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[905]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[904]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[903]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[902]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[901]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[900]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[899]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[898]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[897]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[896]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[895]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[894]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[893]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[892]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[891]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[890]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[889]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[888]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[887]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[886]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[885]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[884]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[883]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[882]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[881]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[880]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[879]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[878]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[877]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[876]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[875]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[874]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[873]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[872]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[871]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[870]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[869]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[868]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[867]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[866]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[865]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[864]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[863]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[862]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[861]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[860]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[859]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[858]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[857]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[856]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[855]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[854]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[853]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[852]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[851]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[850]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[849]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[848]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[847]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[846]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[845]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[844]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[843]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[842]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[841]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[840]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[839]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[838]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[837]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[836]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[835]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[834]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[833]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[832]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[831]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[830]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[829]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[828]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[827]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[826]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[825]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[824]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[823]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[822]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[821]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[820]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[819]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[818]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[817]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[816]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[815]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[814]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[813]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[812]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[811]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[810]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[809]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[808]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[807]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[806]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[805]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[804]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[803]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[802]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[801]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[800]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[799]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[798]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[797]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[796]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[795]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[794]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[793]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[792]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[791]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[790]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[789]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[788]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[787]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[786]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[785]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[784]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[783]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[782]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[781]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[780]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[779]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[778]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[777]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[776]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[775]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[774]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[773]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[772]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[771]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[770]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[769]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[768]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[767]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[766]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[765]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[764]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[763]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[762]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[761]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[760]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[759]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[758]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[757]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[756]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[755]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[754]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[753]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[752]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[751]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[750]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[749]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[748]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[747]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[746]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[745]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[744]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[743]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[742]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[741]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[740]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[739]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[738]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[737]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[736]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[735]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[734]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[733]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[732]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[731]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[730]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[729]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[728]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[727]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[726]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[725]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[724]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[723]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[722]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[721]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[720]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[719]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[718]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[717]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[716]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[715]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[714]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[713]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[712]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[711]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[710]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[709]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[708]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[707]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[706]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[705]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[704]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[703]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[702]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[701]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[700]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[699]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[698]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[697]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[696]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[695]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[694]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[693]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[692]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[691]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[690]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[689]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[688]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[687]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[686]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[685]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[684]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[683]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[682]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[681]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[680]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[679]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[678]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[677]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[676]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[675]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[674]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[673]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[672]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[671]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[670]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[669]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[668]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[667]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[666]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[665]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[664]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[663]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[662]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[661]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[660]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[659]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[658]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[657]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[656]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[655]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[654]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[653]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[652]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[651]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[650]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[649]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[648]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[647]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[646]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[645]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[644]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[643]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[642]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[641]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[640]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[639]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[638]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[637]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[636]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[635]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[634]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[633]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[632]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[631]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[630]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[629]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[628]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[627]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[626]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[625]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[624]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[623]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[622]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[621]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[620]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[619]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[618]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[617]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[616]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[615]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[614]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[613]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[612]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[611]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[610]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[609]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[608]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[607]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[606]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[605]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[604]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[603]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[602]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[601]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[600]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[599]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[598]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[597]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[596]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[595]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[594]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[593]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[592]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[591]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[590]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[589]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[588]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[587]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[586]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[585]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[584]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[583]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[582]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[581]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[580]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[579]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[578]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[577]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[576]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[575]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[574]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[573]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[572]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[571]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[570]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[569]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[568]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[567]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[566]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[565]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[564]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[563]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[562]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[561]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[560]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[559]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[558]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[557]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[556]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[555]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[554]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[553]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[552]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[551]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[550]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[549]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[548]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[547]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[546]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[545]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[544]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[543]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[542]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[541]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[540]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[539]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[538]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[537]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[536]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[535]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[534]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[533]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[532]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[531]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[530]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[529]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[528]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[527]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[526]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[525]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[524]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[523]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[522]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[521]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[520]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[519]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[518]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[517]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[516]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[515]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[514]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[513]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[512]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[511]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[510]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[509]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[508]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[507]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[506]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[505]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[504]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[503]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[502]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[501]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[500]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[499]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[498]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[497]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[496]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[495]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[494]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[493]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[492]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[491]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[490]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[489]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[488]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[487]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[486]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[485]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[484]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[483]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[482]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[481]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[480]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[479]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[478]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[477]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[476]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[475]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[474]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[473]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[472]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[471]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[470]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[469]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[468]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[467]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[466]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[465]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[464]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[463]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[462]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[461]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[460]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[459]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[458]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[457]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[456]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[455]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[454]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[453]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[452]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[451]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[450]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[449]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[448]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[447]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[446]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[445]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[444]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[443]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[442]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[441]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[440]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[439]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[438]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[437]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[436]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[435]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[434]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[433]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[432]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[431]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[430]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[429]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[428]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[427]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[426]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[425]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[424]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[423]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[422]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[421]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[420]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[419]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[418]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[417]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[416]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[415]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[414]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[413]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[412]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[411]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[410]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[409]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[408]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[407]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[406]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[405]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[404]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[403]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[402]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[401]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[400]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[399]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[398]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[397]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[396]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[395]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[394]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[393]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[392]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[391]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[390]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[389]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[388]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[387]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[386]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[385]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[384]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[383]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[382]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[381]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[380]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[379]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[378]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[377]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[376]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[375]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[374]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[373]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[372]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[371]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[370]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[369]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[368]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[367]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[366]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[365]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[364]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[363]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[362]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[361]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[360]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[359]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[358]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[357]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[356]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[355]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[354]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[353]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[352]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[351]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[350]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[349]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[348]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[347]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[346]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[345]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[344]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[343]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[342]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[341]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[340]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[339]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[338]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[337]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[336]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[335]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[334]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[333]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[332]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[331]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[330]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[329]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[328]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[327]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[326]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[325]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[324]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[323]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[322]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[321]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[320]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[319]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[318]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[317]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[316]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[315]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[314]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[313]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[312]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[311]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[310]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[309]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[308]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[307]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[306]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[305]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[304]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[303]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[302]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[301]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[300]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[299]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[298]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[297]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[296]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[295]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[294]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[293]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[292]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[291]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[290]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[289]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[288]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[287]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[286]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[285]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[284]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[283]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[282]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[281]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[280]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[279]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[278]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[277]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[276]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[275]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[274]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[273]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[272]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[271]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[270]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[269]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[268]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[267]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[266]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[265]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[264]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[263]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[262]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[261]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[260]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[259]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[258]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[257]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[256]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[255]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[254]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[253]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[252]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[251]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[250]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[249]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[248]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[247]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[246]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[245]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[244]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[243]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[242]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[241]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[240]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[239]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[238]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[237]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[236]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[235]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[234]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[233]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[232]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[231]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[230]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[229]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[228]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[227]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[226]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[225]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[224]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[223]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[222]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[221]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[220]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[219]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[218]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[217]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[216]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[215]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[214]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[213]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[212]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[211]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[210]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[209]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[208]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[207]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[206]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[205]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[204]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[203]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[202]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[201]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[200]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[199]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[198]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[197]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[196]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[195]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[194]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[193]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[192]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[191]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[190]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[189]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[188]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[187]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[186]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[185]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[184]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[183]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[182]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[181]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[180]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[179]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[178]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[177]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[176]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[175]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[174]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[173]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[172]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[171]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[170]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[169]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[168]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[167]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[166]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[165]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[164]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[163]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[162]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[161]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[160]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[159]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[158]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[157]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[156]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[155]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[154]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[153]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[152]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[151]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[150]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[149]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[148]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[147]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[146]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[145]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[144]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[143]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[142]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[141]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[140]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[139]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[138]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[137]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[136]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[135]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[134]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[133]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[132]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[131]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[130]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[129]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[128]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[127]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[126]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[125]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[124]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[123]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[122]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[121]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[120]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[119]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[118]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[117]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[116]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[115]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[114]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[113]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[112]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[111]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[110]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[109]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[108]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[107]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[106]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[105]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[104]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[103]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[102]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[101]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[100]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[99]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[98]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[97]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[96]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[95]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[94]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[93]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[92]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[91]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[90]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[89]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[88]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[87]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[86]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[85]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[84]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[83]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[82]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[81]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[80]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[79]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[78]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[77]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[76]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[75]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[74]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[73]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[72]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[71]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[70]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[69]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[68]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[67]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[66]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[65]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[64]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[63]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[62]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[61]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[60]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[59]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[58]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[57]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[56]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[55]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[54]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[53]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[52]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[51]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[50]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[49]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[48]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[47]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[46]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[45]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[44]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[43]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[42]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[41]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[40]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[39]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[38]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[37]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[36]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[35]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[34]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[33]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[32]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[31]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[30]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[29]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[28]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[27]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[26]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[25]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[24]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[23]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[22]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[21]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[20]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[19]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[18]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[17]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[16]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[15]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[14]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[13]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[12]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[11]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[10]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[9]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[8]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[7]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[6]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[5]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[4]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[3]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1]_net , 
        \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[0]_net  } ) );
      defparam u_ddr_v1_u_inst_u_ddrc.bus_ctl_sel = 0;
      defparam u_ddr_v1_u_inst_u_ddrc.ddr_ctl_iso_en = 1;
      defparam u_ddr_v1_u_inst_u_ddrc.ddr_ctl_pd = 0;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_00 = 32'h00000001;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_04 = 32'h00258000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_08 = 32'h08080C30;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_0c = 32'hFFFFF124;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_10 = 32'h02030305;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_14 = 32'h03064010;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_18 = 32'h06060E06;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1c = 32'h40040006;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_20 = 32'h01000044;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_24 = 32'h00030602;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_28 = 32'h00000018;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2c = 32'h1D700042;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_30 = 32'h01000404;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_34 = 32'h020A0344;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_38 = 32'h00060C08;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3c = 32'h00010D01;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_40 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_44 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_48 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_50 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_54 = 32'h04000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_58 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_5c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_60 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_64 = 32'hF0000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_68 = 32'h00002000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_6c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_70 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_74 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_78 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_7c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_80 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_84 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_88 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_8c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_90 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_94 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_98 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_9c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_a0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_a4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_a8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_ac = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_b0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_b4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_b8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_bc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_c0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_c4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_c8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_cc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_d0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_d4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_d8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_dc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_e0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_e4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_e8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_ec = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_f0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_f4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_f8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_fc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_100 = 32'h42000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_104 = 32'h00100851;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_108 = 32'h0186A000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_10c = 32'h55E00A0A;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_110 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_114 = 32'h000A0200;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_118 = 32'h04040404;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_11c = 32'h00000004;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_120 = 32'h2F2F2F2F;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_124 = 32'h0000002F;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_128 = 32'hBFBFBFBF;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_12c = 32'h000000BF;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_130 = 32'hBFBFBFBF;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_134 = 32'h000000BF;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_138 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_13c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_140 = 32'h86000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_144 = 32'h00008600;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_148 = 32'h80000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_14c = 32'h3F3F3F3F;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_150 = 32'h0000003F;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_154 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_158 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_15c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_160 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_164 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_168 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_16c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_170 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_174 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_178 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_17c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_180 = 32'h00000018;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_184 = 32'h1D700046;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_188 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_18c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_190 = 32'h00100008;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_194 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_198 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_19c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1a0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1a4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1a8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1ac = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1b0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1b4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1b8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1bc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1c0 = 32'h00000001;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1c4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1c8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1cc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1d0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1d4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1d8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1dc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1e0 = 32'h01000602;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1e4 = 32'h0C060044;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1e8 = 32'hFFFF000C;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1ec = 32'hFFFFF105;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1f0 = 32'h060A0406;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1f4 = 32'h80060800;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1f8 = 32'h0C400C30;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_1fc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_200 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_204 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_208 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_20c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_210 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_214 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_218 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_21c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_220 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_224 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_228 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_22c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_230 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_234 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_238 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_23c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_240 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_244 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_248 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_24c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_250 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_254 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_258 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_25c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_260 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_264 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_268 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_26c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_270 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_274 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_278 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_27c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_280 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_284 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_288 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_28c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_290 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_294 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_298 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_29c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2a0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2a4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2a8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2ac = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2b0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2b4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2b8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2bc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2c0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2c4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2c8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2cc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2d0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2d4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2d8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2dc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2e0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2e4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2e8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2ec = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2f0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2f4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2f8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_2fc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_300 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_304 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_308 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_30c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_310 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_314 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_318 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_31c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_320 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_324 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_328 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_32c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_330 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_334 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_338 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_33c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_340 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_344 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_348 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_34c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_350 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_354 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_358 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_35c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_360 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_364 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_368 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_36c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_370 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_374 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_378 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_37c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_380 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_384 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_388 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_38c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_390 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_394 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_398 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_39c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3a0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3a4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3a8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3ac = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3b0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3b4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3b8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3bc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3c0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3c4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3c8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3cc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3d0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3d4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3d8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3dc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3e0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3e4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3e8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3ec = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3f0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3f4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3f8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_3fc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_400 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_404 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_408 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_40c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_410 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_414 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_418 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_41c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_420 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_424 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_428 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_42c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_430 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_434 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_438 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_43c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_440 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_444 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_448 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_44c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_450 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_454 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_458 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_45c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_460 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_464 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_468 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_46c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_470 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_474 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_478 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_47c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_480 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_484 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_488 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_48c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_490 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_494 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_498 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_49c = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4a0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4a4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4a8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4ac = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4b0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4b4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4b8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4bc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4c0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4c4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4c8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4cc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4d0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4d4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4d8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4dc = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4e0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4e4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4e8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4ec = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4f0 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4f4 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4f8 = 32'h00000000;
      defparam u_ddr_v1_u_inst_u_ddrc.reg32_4fc = 32'h00000000;
    DDR_CRG_CORE u_ddr_v1_u_inst_u_ddrc_crg ( .axi_port00_aclk(
        \u_ddr_v1_u_inst_u_ddrc_crg|axi_port00_aclk_net ), .axi_port00_aclk_ug(
        \clk_rst_manage_ins_pll_main_pll_u0|CO2_net ), .axi_port00_aclk_us(
        \u_ddr_v1_u_inst_u_ddrc_crg|x0_async_clk_net ), .axi_port00_arstn(
        \u_ddr_v1_u_inst_u_ddrc_crg|axi_port00_arstn_net ), .axi_port02_aclk(
        \u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net ), .axi_port02_aclk_ug(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .axi_port02_aclk_us(
        \u_ddr_v1_u_inst_u_ddrc_crg|x1_async_clk_net ), .axi_port02_arstn(
        \u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_arstn_net ), 
        .bypasspll_mc_clk_x4(
        \u_ddr_v1_u_inst_u_ddrc_crg|bypasspll_mc_clk_x4_net ), 
        .bypasspll_mc_clk_x4_ug(\clk_rst_manage_ins_pll_main_pll_u0|CO3_net ), 
        .fp_cs_clk(\clk_rst_manage_ins_pll_main_pll_u0|CO4_net ), .fp_cs_rstn(
        dummy_4684_), .gating_mc_clk(\u_ddr_v1_u_inst_u_ddrc|gating_mc_clk_net ), 
        .mc_clk(\u_ddr_v1_u_inst_u_ddrc_crg|mc_clk_net ), .mc_clk_ug(
        \clk_rst_manage_ins_pll_main_pll_u0|CO3_net ), .mc_clk_us(dummy_4685_), 
        .mc_rstn(\u_ddr_v1_u_inst_u_ddrc_crg|mc_rstn_net ), .mcfg_rstn(
        dummy_4686_), .p_rc(\VCC_0_inst|Y_net ), .pbus_rst_n(dummy_4687_), 
        .pclk_ddr(\clk_rst_manage_ins_pll_main_pll_u0|CO4_net ), .prstn_gx(
        dummy_4688_), .r_system_pll_reg( { 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[31]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[30]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[29]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[28]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[27]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[26]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[25]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[24]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[23]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[22]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[21]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[20]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[19]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[18]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[17]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[16]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[15]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[14]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[13]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[12]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[11]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[10]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[9]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[8]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[7]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[6]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[5]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[4]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[3]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[2]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[1]_net , 
        \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[0]_net  } ), .rst_p_n(
        dummy_4689_), .usr_pbus_rstn(dummy_4690_), .x0_async_clk(
        \u_ddr_v1_u_inst_u_ddrc_crg|x0_async_clk_net ), .x1_async_clk(
        \u_ddr_v1_u_inst_u_ddrc_crg|x1_async_clk_net ) );
      defparam u_ddr_v1_u_inst_u_ddrc_crg.cfg_gx_soft_prst = 0;
      defparam u_ddr_v1_u_inst_u_ddrc_crg.cfg_mc_bus_sel = 0;
    LUT6 u_ddr_v1_u_inst_u_ddrcbuffer ( .f0(dummy_4691_), .f1(dummy_4692_), .f2(
        dummy_4693_), .f3(dummy_4694_), .f4(dummy_4695_), .f5(dummy_4696_), .xy(
        \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ) );
      defparam u_ddr_v1_u_inst_u_ddrcbuffer.config_data = 64'h0000000000000000;
    REG \u_if_T_S_reg[0]  ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), 
        .di(\ii06114|xy_net ), .en(dummy_4697_), .qx(\u_if_T_S_reg[0]|qx_net ), 
        .sr(dummy_4698_) );
      defparam \u_if_T_S_reg[0] .init = 0;
      defparam \u_if_T_S_reg[0] .sr_value = 0;
      defparam \u_if_T_S_reg[0] .always_en = 1;
      defparam \u_if_T_S_reg[0] .no_sr = 1;
      defparam \u_if_T_S_reg[0] .latch_mode = 0;
      defparam \u_if_T_S_reg[0] .sync_mode = 1;
      defparam \u_if_T_S_reg[0] .clk_inv = 0;
      defparam \u_if_T_S_reg[0] .en_inv = 0;
      defparam \u_if_T_S_reg[0] .sr_inv = 0;
    REG \u_if_T_S_reg[1]  ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), 
        .di(\ii06115|xy_net ), .en(dummy_4699_), .qx(\u_if_T_S_reg[1]|qx_net ), 
        .sr(dummy_4700_) );
      defparam \u_if_T_S_reg[1] .init = 0;
      defparam \u_if_T_S_reg[1] .sr_value = 0;
      defparam \u_if_T_S_reg[1] .always_en = 1;
      defparam \u_if_T_S_reg[1] .no_sr = 1;
      defparam \u_if_T_S_reg[1] .latch_mode = 0;
      defparam \u_if_T_S_reg[1] .sync_mode = 1;
      defparam \u_if_T_S_reg[1] .clk_inv = 0;
      defparam \u_if_T_S_reg[1] .en_inv = 0;
      defparam \u_if_T_S_reg[1] .sr_inv = 0;
    REG \u_if_T_S_reg[2]  ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), 
        .di(\ii06116|xy_net ), .en(dummy_4701_), .qx(\u_if_T_S_reg[2]|qx_net ), 
        .sr(dummy_4702_) );
      defparam \u_if_T_S_reg[2] .init = 0;
      defparam \u_if_T_S_reg[2] .sr_value = 0;
      defparam \u_if_T_S_reg[2] .always_en = 1;
      defparam \u_if_T_S_reg[2] .no_sr = 1;
      defparam \u_if_T_S_reg[2] .latch_mode = 0;
      defparam \u_if_T_S_reg[2] .sync_mode = 1;
      defparam \u_if_T_S_reg[2] .clk_inv = 0;
      defparam \u_if_T_S_reg[2] .en_inv = 0;
      defparam \u_if_T_S_reg[2] .sr_inv = 0;
    REG u_if_T_S_reg_0__dup ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), 
        .di(\ii06114|xy_net ), .en(dummy_4703_), .qx(
        \u_if_T_S_reg_0__dup|qx_net ), .sr(dummy_4704_) );
      defparam u_if_T_S_reg_0__dup.init = 0;
      defparam u_if_T_S_reg_0__dup.sr_value = 0;
      defparam u_if_T_S_reg_0__dup.always_en = 1;
      defparam u_if_T_S_reg_0__dup.no_sr = 1;
      defparam u_if_T_S_reg_0__dup.latch_mode = 0;
      defparam u_if_T_S_reg_0__dup.sync_mode = 1;
      defparam u_if_T_S_reg_0__dup.clk_inv = 0;
      defparam u_if_T_S_reg_0__dup.en_inv = 0;
      defparam u_if_T_S_reg_0__dup.sr_inv = 0;
    REG u_if_T_S_reg_0__dup_0_ ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06114|xy_net ), 
        .en(dummy_4705_), .qx(\u_if_T_S_reg_0__dup_0_|qx_net ), .sr(dummy_4706_) );
      defparam u_if_T_S_reg_0__dup_0_.init = 0;
      defparam u_if_T_S_reg_0__dup_0_.sr_value = 0;
      defparam u_if_T_S_reg_0__dup_0_.always_en = 1;
      defparam u_if_T_S_reg_0__dup_0_.no_sr = 1;
      defparam u_if_T_S_reg_0__dup_0_.latch_mode = 0;
      defparam u_if_T_S_reg_0__dup_0_.sync_mode = 1;
      defparam u_if_T_S_reg_0__dup_0_.clk_inv = 0;
      defparam u_if_T_S_reg_0__dup_0_.en_inv = 0;
      defparam u_if_T_S_reg_0__dup_0_.sr_inv = 0;
    REG u_if_T_S_reg_0__dup_1_ ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06114|xy_net ), 
        .en(dummy_4707_), .qx(\u_if_T_S_reg_0__dup_1_|qx_net ), .sr(dummy_4708_) );
      defparam u_if_T_S_reg_0__dup_1_.init = 0;
      defparam u_if_T_S_reg_0__dup_1_.sr_value = 0;
      defparam u_if_T_S_reg_0__dup_1_.always_en = 1;
      defparam u_if_T_S_reg_0__dup_1_.no_sr = 1;
      defparam u_if_T_S_reg_0__dup_1_.latch_mode = 0;
      defparam u_if_T_S_reg_0__dup_1_.sync_mode = 1;
      defparam u_if_T_S_reg_0__dup_1_.clk_inv = 0;
      defparam u_if_T_S_reg_0__dup_1_.en_inv = 0;
      defparam u_if_T_S_reg_0__dup_1_.sr_inv = 0;
    REG u_if_T_S_reg_0__dup_2_ ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06114|xy_net ), 
        .en(dummy_4709_), .qx(\u_if_T_S_reg_0__dup_2_|qx_net ), .sr(dummy_4710_) );
      defparam u_if_T_S_reg_0__dup_2_.init = 0;
      defparam u_if_T_S_reg_0__dup_2_.sr_value = 0;
      defparam u_if_T_S_reg_0__dup_2_.always_en = 1;
      defparam u_if_T_S_reg_0__dup_2_.no_sr = 1;
      defparam u_if_T_S_reg_0__dup_2_.latch_mode = 0;
      defparam u_if_T_S_reg_0__dup_2_.sync_mode = 1;
      defparam u_if_T_S_reg_0__dup_2_.clk_inv = 0;
      defparam u_if_T_S_reg_0__dup_2_.en_inv = 0;
      defparam u_if_T_S_reg_0__dup_2_.sr_inv = 0;
    REG u_if_T_S_reg_1__dup ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), 
        .di(\ii06115|xy_net ), .en(dummy_4711_), .qx(
        \u_if_T_S_reg_1__dup|qx_net ), .sr(dummy_4712_) );
      defparam u_if_T_S_reg_1__dup.init = 0;
      defparam u_if_T_S_reg_1__dup.sr_value = 0;
      defparam u_if_T_S_reg_1__dup.always_en = 1;
      defparam u_if_T_S_reg_1__dup.no_sr = 1;
      defparam u_if_T_S_reg_1__dup.latch_mode = 0;
      defparam u_if_T_S_reg_1__dup.sync_mode = 1;
      defparam u_if_T_S_reg_1__dup.clk_inv = 0;
      defparam u_if_T_S_reg_1__dup.en_inv = 0;
      defparam u_if_T_S_reg_1__dup.sr_inv = 0;
    REG u_if_T_S_reg_1__dup_3_ ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06115|xy_net ), 
        .en(dummy_4713_), .qx(\u_if_T_S_reg_1__dup_3_|qx_net ), .sr(dummy_4714_) );
      defparam u_if_T_S_reg_1__dup_3_.init = 0;
      defparam u_if_T_S_reg_1__dup_3_.sr_value = 0;
      defparam u_if_T_S_reg_1__dup_3_.always_en = 1;
      defparam u_if_T_S_reg_1__dup_3_.no_sr = 1;
      defparam u_if_T_S_reg_1__dup_3_.latch_mode = 0;
      defparam u_if_T_S_reg_1__dup_3_.sync_mode = 1;
      defparam u_if_T_S_reg_1__dup_3_.clk_inv = 0;
      defparam u_if_T_S_reg_1__dup_3_.en_inv = 0;
      defparam u_if_T_S_reg_1__dup_3_.sr_inv = 0;
    REG u_if_T_S_reg_1__dup_4_ ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06115|xy_net ), 
        .en(dummy_4715_), .qx(\u_if_T_S_reg_1__dup_4_|qx_net ), .sr(dummy_4716_) );
      defparam u_if_T_S_reg_1__dup_4_.init = 0;
      defparam u_if_T_S_reg_1__dup_4_.sr_value = 0;
      defparam u_if_T_S_reg_1__dup_4_.always_en = 1;
      defparam u_if_T_S_reg_1__dup_4_.no_sr = 1;
      defparam u_if_T_S_reg_1__dup_4_.latch_mode = 0;
      defparam u_if_T_S_reg_1__dup_4_.sync_mode = 1;
      defparam u_if_T_S_reg_1__dup_4_.clk_inv = 0;
      defparam u_if_T_S_reg_1__dup_4_.en_inv = 0;
      defparam u_if_T_S_reg_1__dup_4_.sr_inv = 0;
    REG u_if_T_S_reg_1__dup_5_ ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06115|xy_net ), 
        .en(dummy_4717_), .qx(\u_if_T_S_reg_1__dup_5_|qx_net ), .sr(dummy_4718_) );
      defparam u_if_T_S_reg_1__dup_5_.init = 0;
      defparam u_if_T_S_reg_1__dup_5_.sr_value = 0;
      defparam u_if_T_S_reg_1__dup_5_.always_en = 1;
      defparam u_if_T_S_reg_1__dup_5_.no_sr = 1;
      defparam u_if_T_S_reg_1__dup_5_.latch_mode = 0;
      defparam u_if_T_S_reg_1__dup_5_.sync_mode = 1;
      defparam u_if_T_S_reg_1__dup_5_.clk_inv = 0;
      defparam u_if_T_S_reg_1__dup_5_.en_inv = 0;
      defparam u_if_T_S_reg_1__dup_5_.sr_inv = 0;
    REG u_if_fdma_rareq_reg ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), 
        .di(\ii06117|xy_net ), .en(dummy_4719_), .qx(
        \u_if_fdma_rareq_reg|qx_net ), .sr(dummy_4720_) );
      defparam u_if_fdma_rareq_reg.init = 0;
      defparam u_if_fdma_rareq_reg.sr_value = 0;
      defparam u_if_fdma_rareq_reg.always_en = 1;
      defparam u_if_fdma_rareq_reg.no_sr = 1;
      defparam u_if_fdma_rareq_reg.latch_mode = 0;
      defparam u_if_fdma_rareq_reg.sync_mode = 1;
      defparam u_if_fdma_rareq_reg.clk_inv = 0;
      defparam u_if_fdma_rareq_reg.en_inv = 0;
      defparam u_if_fdma_rareq_reg.sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[12]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06118|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[12]|qx_net ), .sr(
        dummy_4721_) );
      defparam \u_if_fdma_waddr_r_reg[12] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[12] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[12] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[12] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[12] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[12] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[12] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[12] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[12] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[13]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06120|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[13]|qx_net ), .sr(
        dummy_4722_) );
      defparam \u_if_fdma_waddr_r_reg[13] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[13] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[13] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[13] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[13] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[13] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[13] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[13] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[13] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[14]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06122|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[14]|qx_net ), .sr(
        dummy_4723_) );
      defparam \u_if_fdma_waddr_r_reg[14] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[14] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[14] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[14] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[14] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[14] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[14] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[14] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[14] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[15]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06123|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[15]|qx_net ), .sr(
        dummy_4724_) );
      defparam \u_if_fdma_waddr_r_reg[15] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[15] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[15] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[15] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[15] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[15] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[15] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[15] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[15] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[16]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06124|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[16]|qx_net ), .sr(
        dummy_4725_) );
      defparam \u_if_fdma_waddr_r_reg[16] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[16] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[16] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[16] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[16] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[16] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[16] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[16] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[16] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[17]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06127|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[17]|qx_net ), .sr(
        dummy_4726_) );
      defparam \u_if_fdma_waddr_r_reg[17] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[17] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[17] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[17] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[17] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[17] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[17] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[17] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[17] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[18]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06128|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[18]|qx_net ), .sr(
        dummy_4727_) );
      defparam \u_if_fdma_waddr_r_reg[18] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[18] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[18] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[18] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[18] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[18] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[18] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[18] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[18] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[19]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06130|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[19]|qx_net ), .sr(
        dummy_4728_) );
      defparam \u_if_fdma_waddr_r_reg[19] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[19] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[19] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[19] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[19] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[19] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[19] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[19] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[19] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[20]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06131|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[20]|qx_net ), .sr(
        dummy_4729_) );
      defparam \u_if_fdma_waddr_r_reg[20] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[20] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[20] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[20] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[20] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[20] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[20] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[20] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[20] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[21]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06132|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[21]|qx_net ), .sr(
        dummy_4730_) );
      defparam \u_if_fdma_waddr_r_reg[21] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[21] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[21] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[21] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[21] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[21] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[21] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[21] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[21] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[22]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06133|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[22]|qx_net ), .sr(
        dummy_4731_) );
      defparam \u_if_fdma_waddr_r_reg[22] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[22] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[22] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[22] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[22] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[22] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[22] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[22] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[22] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[23]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06135|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[23]|qx_net ), .sr(
        dummy_4732_) );
      defparam \u_if_fdma_waddr_r_reg[23] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[23] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[23] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[23] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[23] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[23] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[23] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[23] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[23] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[24]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06136|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[24]|qx_net ), .sr(
        dummy_4733_) );
      defparam \u_if_fdma_waddr_r_reg[24] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[24] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[24] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[24] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[24] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[24] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[24] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[24] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[24] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[25]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06137|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[25]|qx_net ), .sr(
        dummy_4734_) );
      defparam \u_if_fdma_waddr_r_reg[25] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[25] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[25] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[25] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[25] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[25] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[25] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[25] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[25] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[26]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06138|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[26]|qx_net ), .sr(
        dummy_4735_) );
      defparam \u_if_fdma_waddr_r_reg[26] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[26] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[26] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[26] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[26] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[26] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[26] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[26] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[26] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[27]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06140|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[27]|qx_net ), .sr(
        dummy_4736_) );
      defparam \u_if_fdma_waddr_r_reg[27] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[27] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[27] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[27] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[27] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[27] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[27] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[27] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[27] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[28]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06142|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[28]|qx_net ), .sr(
        dummy_4737_) );
      defparam \u_if_fdma_waddr_r_reg[28] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[28] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[28] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[28] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[28] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[28] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[28] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[28] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[28] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[29]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06143|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[29]|qx_net ), .sr(
        dummy_4738_) );
      defparam \u_if_fdma_waddr_r_reg[29] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[29] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[29] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[29] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[29] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[29] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[29] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[29] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[29] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[30]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06144|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[30]|qx_net ), .sr(
        dummy_4739_) );
      defparam \u_if_fdma_waddr_r_reg[30] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[30] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[30] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[30] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[30] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[30] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[30] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[30] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[30] .sr_inv = 0;
    REG \u_if_fdma_waddr_r_reg[31]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06145|xy_net ), 
        .en(\ii06119|xy_net ), .qx(\u_if_fdma_waddr_r_reg[31]|qx_net ), .sr(
        dummy_4740_) );
      defparam \u_if_fdma_waddr_r_reg[31] .init = 0;
      defparam \u_if_fdma_waddr_r_reg[31] .sr_value = 0;
      defparam \u_if_fdma_waddr_r_reg[31] .always_en = 0;
      defparam \u_if_fdma_waddr_r_reg[31] .no_sr = 1;
      defparam \u_if_fdma_waddr_r_reg[31] .latch_mode = 0;
      defparam \u_if_fdma_waddr_r_reg[31] .sync_mode = 1;
      defparam \u_if_fdma_waddr_r_reg[31] .clk_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[31] .en_inv = 0;
      defparam \u_if_fdma_waddr_r_reg[31] .sr_inv = 0;
    REG u_if_fdma_wareq_reg ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), 
        .di(\ii06146|xy_net ), .en(dummy_4741_), .qx(
        \u_if_fdma_wareq_reg|qx_net ), .sr(dummy_4742_) );
      defparam u_if_fdma_wareq_reg.init = 0;
      defparam u_if_fdma_wareq_reg.sr_value = 0;
      defparam u_if_fdma_wareq_reg.always_en = 1;
      defparam u_if_fdma_wareq_reg.no_sr = 1;
      defparam u_if_fdma_wareq_reg.latch_mode = 0;
      defparam u_if_fdma_wareq_reg.sync_mode = 1;
      defparam u_if_fdma_wareq_reg.clk_inv = 0;
      defparam u_if_fdma_wareq_reg.en_inv = 0;
      defparam u_if_fdma_wareq_reg.sr_inv = 0;
    REG \u_if_rst_cnt_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06147|xy_net ), 
        .en(\ii06148|xy_net ), .qx(\u_if_rst_cnt_reg[0]|qx_net ), .sr(
        dummy_4743_) );
      defparam \u_if_rst_cnt_reg[0] .init = 0;
      defparam \u_if_rst_cnt_reg[0] .sr_value = 0;
      defparam \u_if_rst_cnt_reg[0] .always_en = 0;
      defparam \u_if_rst_cnt_reg[0] .no_sr = 1;
      defparam \u_if_rst_cnt_reg[0] .latch_mode = 0;
      defparam \u_if_rst_cnt_reg[0] .sync_mode = 1;
      defparam \u_if_rst_cnt_reg[0] .clk_inv = 0;
      defparam \u_if_rst_cnt_reg[0] .en_inv = 0;
      defparam \u_if_rst_cnt_reg[0] .sr_inv = 0;
    REG \u_if_rst_cnt_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06149|xy_net ), 
        .en(\ii06148|xy_net ), .qx(\u_if_rst_cnt_reg[1]|qx_net ), .sr(
        dummy_4744_) );
      defparam \u_if_rst_cnt_reg[1] .init = 0;
      defparam \u_if_rst_cnt_reg[1] .sr_value = 0;
      defparam \u_if_rst_cnt_reg[1] .always_en = 0;
      defparam \u_if_rst_cnt_reg[1] .no_sr = 1;
      defparam \u_if_rst_cnt_reg[1] .latch_mode = 0;
      defparam \u_if_rst_cnt_reg[1] .sync_mode = 1;
      defparam \u_if_rst_cnt_reg[1] .clk_inv = 0;
      defparam \u_if_rst_cnt_reg[1] .en_inv = 0;
      defparam \u_if_rst_cnt_reg[1] .sr_inv = 0;
    REG \u_if_rst_cnt_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06150|xy_net ), 
        .en(\ii06148|xy_net ), .qx(\u_if_rst_cnt_reg[2]|qx_net ), .sr(
        dummy_4745_) );
      defparam \u_if_rst_cnt_reg[2] .init = 0;
      defparam \u_if_rst_cnt_reg[2] .sr_value = 0;
      defparam \u_if_rst_cnt_reg[2] .always_en = 0;
      defparam \u_if_rst_cnt_reg[2] .no_sr = 1;
      defparam \u_if_rst_cnt_reg[2] .latch_mode = 0;
      defparam \u_if_rst_cnt_reg[2] .sync_mode = 1;
      defparam \u_if_rst_cnt_reg[2] .clk_inv = 0;
      defparam \u_if_rst_cnt_reg[2] .en_inv = 0;
      defparam \u_if_rst_cnt_reg[2] .sr_inv = 0;
    REG \u_if_rst_cnt_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06151|xy_net ), 
        .en(\ii06148|xy_net ), .qx(\u_if_rst_cnt_reg[3]|qx_net ), .sr(
        dummy_4746_) );
      defparam \u_if_rst_cnt_reg[3] .init = 0;
      defparam \u_if_rst_cnt_reg[3] .sr_value = 0;
      defparam \u_if_rst_cnt_reg[3] .always_en = 0;
      defparam \u_if_rst_cnt_reg[3] .no_sr = 1;
      defparam \u_if_rst_cnt_reg[3] .latch_mode = 0;
      defparam \u_if_rst_cnt_reg[3] .sync_mode = 1;
      defparam \u_if_rst_cnt_reg[3] .clk_inv = 0;
      defparam \u_if_rst_cnt_reg[3] .en_inv = 0;
      defparam \u_if_rst_cnt_reg[3] .sr_inv = 0;
    REG \u_if_rst_cnt_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06152|xy_net ), 
        .en(\ii06148|xy_net ), .qx(\u_if_rst_cnt_reg[4]|qx_net ), .sr(
        dummy_4747_) );
      defparam \u_if_rst_cnt_reg[4] .init = 0;
      defparam \u_if_rst_cnt_reg[4] .sr_value = 0;
      defparam \u_if_rst_cnt_reg[4] .always_en = 0;
      defparam \u_if_rst_cnt_reg[4] .no_sr = 1;
      defparam \u_if_rst_cnt_reg[4] .latch_mode = 0;
      defparam \u_if_rst_cnt_reg[4] .sync_mode = 1;
      defparam \u_if_rst_cnt_reg[4] .clk_inv = 0;
      defparam \u_if_rst_cnt_reg[4] .en_inv = 0;
      defparam \u_if_rst_cnt_reg[4] .sr_inv = 0;
    REG \u_if_rst_cnt_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06154|xy_net ), 
        .en(\ii06148|xy_net ), .qx(\u_if_rst_cnt_reg[5]|qx_net ), .sr(
        dummy_4748_) );
      defparam \u_if_rst_cnt_reg[5] .init = 0;
      defparam \u_if_rst_cnt_reg[5] .sr_value = 0;
      defparam \u_if_rst_cnt_reg[5] .always_en = 0;
      defparam \u_if_rst_cnt_reg[5] .no_sr = 1;
      defparam \u_if_rst_cnt_reg[5] .latch_mode = 0;
      defparam \u_if_rst_cnt_reg[5] .sync_mode = 1;
      defparam \u_if_rst_cnt_reg[5] .clk_inv = 0;
      defparam \u_if_rst_cnt_reg[5] .en_inv = 0;
      defparam \u_if_rst_cnt_reg[5] .sr_inv = 0;
    REG \u_if_rst_cnt_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06156|xy_net ), 
        .en(\ii06148|xy_net ), .qx(\u_if_rst_cnt_reg[6]|qx_net ), .sr(
        dummy_4749_) );
      defparam \u_if_rst_cnt_reg[6] .init = 0;
      defparam \u_if_rst_cnt_reg[6] .sr_value = 0;
      defparam \u_if_rst_cnt_reg[6] .always_en = 0;
      defparam \u_if_rst_cnt_reg[6] .no_sr = 1;
      defparam \u_if_rst_cnt_reg[6] .latch_mode = 0;
      defparam \u_if_rst_cnt_reg[6] .sync_mode = 1;
      defparam \u_if_rst_cnt_reg[6] .clk_inv = 0;
      defparam \u_if_rst_cnt_reg[6] .en_inv = 0;
      defparam \u_if_rst_cnt_reg[6] .sr_inv = 0;
    REG \u_if_rst_cnt_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06157|xy_net ), 
        .en(\ii06148|xy_net ), .qx(\u_if_rst_cnt_reg[7]|qx_net ), .sr(
        dummy_4750_) );
      defparam \u_if_rst_cnt_reg[7] .init = 0;
      defparam \u_if_rst_cnt_reg[7] .sr_value = 0;
      defparam \u_if_rst_cnt_reg[7] .always_en = 0;
      defparam \u_if_rst_cnt_reg[7] .no_sr = 1;
      defparam \u_if_rst_cnt_reg[7] .latch_mode = 0;
      defparam \u_if_rst_cnt_reg[7] .sync_mode = 1;
      defparam \u_if_rst_cnt_reg[7] .clk_inv = 0;
      defparam \u_if_rst_cnt_reg[7] .en_inv = 0;
      defparam \u_if_rst_cnt_reg[7] .sr_inv = 0;
    REG \u_if_rst_cnt_reg[8]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06158|xy_net ), 
        .en(\ii06148|xy_net ), .qx(\u_if_rst_cnt_reg[8]|qx_net ), .sr(
        dummy_4751_) );
      defparam \u_if_rst_cnt_reg[8] .init = 0;
      defparam \u_if_rst_cnt_reg[8] .sr_value = 0;
      defparam \u_if_rst_cnt_reg[8] .always_en = 0;
      defparam \u_if_rst_cnt_reg[8] .no_sr = 1;
      defparam \u_if_rst_cnt_reg[8] .latch_mode = 0;
      defparam \u_if_rst_cnt_reg[8] .sync_mode = 1;
      defparam \u_if_rst_cnt_reg[8] .clk_inv = 0;
      defparam \u_if_rst_cnt_reg[8] .en_inv = 0;
      defparam \u_if_rst_cnt_reg[8] .sr_inv = 0;
    REG \u_if_t_data1_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06160|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data1_reg[0]|qx_net ), .sr(
        dummy_4752_) );
      defparam \u_if_t_data1_reg[0] .init = 0;
      defparam \u_if_t_data1_reg[0] .sr_value = 0;
      defparam \u_if_t_data1_reg[0] .always_en = 0;
      defparam \u_if_t_data1_reg[0] .no_sr = 1;
      defparam \u_if_t_data1_reg[0] .latch_mode = 0;
      defparam \u_if_t_data1_reg[0] .sync_mode = 1;
      defparam \u_if_t_data1_reg[0] .clk_inv = 0;
      defparam \u_if_t_data1_reg[0] .en_inv = 0;
      defparam \u_if_t_data1_reg[0] .sr_inv = 0;
    REG \u_if_t_data1_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06163|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data1_reg[1]|qx_net ), .sr(
        dummy_4753_) );
      defparam \u_if_t_data1_reg[1] .init = 0;
      defparam \u_if_t_data1_reg[1] .sr_value = 0;
      defparam \u_if_t_data1_reg[1] .always_en = 0;
      defparam \u_if_t_data1_reg[1] .no_sr = 1;
      defparam \u_if_t_data1_reg[1] .latch_mode = 0;
      defparam \u_if_t_data1_reg[1] .sync_mode = 1;
      defparam \u_if_t_data1_reg[1] .clk_inv = 0;
      defparam \u_if_t_data1_reg[1] .en_inv = 0;
      defparam \u_if_t_data1_reg[1] .sr_inv = 0;
    REG \u_if_t_data1_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06164|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data1_reg[2]|qx_net ), .sr(
        dummy_4754_) );
      defparam \u_if_t_data1_reg[2] .init = 0;
      defparam \u_if_t_data1_reg[2] .sr_value = 0;
      defparam \u_if_t_data1_reg[2] .always_en = 0;
      defparam \u_if_t_data1_reg[2] .no_sr = 1;
      defparam \u_if_t_data1_reg[2] .latch_mode = 0;
      defparam \u_if_t_data1_reg[2] .sync_mode = 1;
      defparam \u_if_t_data1_reg[2] .clk_inv = 0;
      defparam \u_if_t_data1_reg[2] .en_inv = 0;
      defparam \u_if_t_data1_reg[2] .sr_inv = 0;
    REG \u_if_t_data1_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06165|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data1_reg[3]|qx_net ), .sr(
        dummy_4755_) );
      defparam \u_if_t_data1_reg[3] .init = 0;
      defparam \u_if_t_data1_reg[3] .sr_value = 0;
      defparam \u_if_t_data1_reg[3] .always_en = 0;
      defparam \u_if_t_data1_reg[3] .no_sr = 1;
      defparam \u_if_t_data1_reg[3] .latch_mode = 0;
      defparam \u_if_t_data1_reg[3] .sync_mode = 1;
      defparam \u_if_t_data1_reg[3] .clk_inv = 0;
      defparam \u_if_t_data1_reg[3] .en_inv = 0;
      defparam \u_if_t_data1_reg[3] .sr_inv = 0;
    REG \u_if_t_data1_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06166|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data1_reg[4]|qx_net ), .sr(
        dummy_4756_) );
      defparam \u_if_t_data1_reg[4] .init = 0;
      defparam \u_if_t_data1_reg[4] .sr_value = 0;
      defparam \u_if_t_data1_reg[4] .always_en = 0;
      defparam \u_if_t_data1_reg[4] .no_sr = 1;
      defparam \u_if_t_data1_reg[4] .latch_mode = 0;
      defparam \u_if_t_data1_reg[4] .sync_mode = 1;
      defparam \u_if_t_data1_reg[4] .clk_inv = 0;
      defparam \u_if_t_data1_reg[4] .en_inv = 0;
      defparam \u_if_t_data1_reg[4] .sr_inv = 0;
    REG \u_if_t_data1_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06168|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data1_reg[5]|qx_net ), .sr(
        dummy_4757_) );
      defparam \u_if_t_data1_reg[5] .init = 0;
      defparam \u_if_t_data1_reg[5] .sr_value = 0;
      defparam \u_if_t_data1_reg[5] .always_en = 0;
      defparam \u_if_t_data1_reg[5] .no_sr = 1;
      defparam \u_if_t_data1_reg[5] .latch_mode = 0;
      defparam \u_if_t_data1_reg[5] .sync_mode = 1;
      defparam \u_if_t_data1_reg[5] .clk_inv = 0;
      defparam \u_if_t_data1_reg[5] .en_inv = 0;
      defparam \u_if_t_data1_reg[5] .sr_inv = 0;
    REG \u_if_t_data1_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06170|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data1_reg[6]|qx_net ), .sr(
        dummy_4758_) );
      defparam \u_if_t_data1_reg[6] .init = 0;
      defparam \u_if_t_data1_reg[6] .sr_value = 0;
      defparam \u_if_t_data1_reg[6] .always_en = 0;
      defparam \u_if_t_data1_reg[6] .no_sr = 1;
      defparam \u_if_t_data1_reg[6] .latch_mode = 0;
      defparam \u_if_t_data1_reg[6] .sync_mode = 1;
      defparam \u_if_t_data1_reg[6] .clk_inv = 0;
      defparam \u_if_t_data1_reg[6] .en_inv = 0;
      defparam \u_if_t_data1_reg[6] .sr_inv = 0;
    REG \u_if_t_data1_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06171|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data1_reg[7]|qx_net ), .sr(
        dummy_4759_) );
      defparam \u_if_t_data1_reg[7] .init = 0;
      defparam \u_if_t_data1_reg[7] .sr_value = 0;
      defparam \u_if_t_data1_reg[7] .always_en = 0;
      defparam \u_if_t_data1_reg[7] .no_sr = 1;
      defparam \u_if_t_data1_reg[7] .latch_mode = 0;
      defparam \u_if_t_data1_reg[7] .sync_mode = 1;
      defparam \u_if_t_data1_reg[7] .clk_inv = 0;
      defparam \u_if_t_data1_reg[7] .en_inv = 0;
      defparam \u_if_t_data1_reg[7] .sr_inv = 0;
    REG \u_if_t_data2_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06172|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data2_reg[0]|qx_net ), .sr(
        dummy_4760_) );
      defparam \u_if_t_data2_reg[0] .init = 0;
      defparam \u_if_t_data2_reg[0] .sr_value = 0;
      defparam \u_if_t_data2_reg[0] .always_en = 0;
      defparam \u_if_t_data2_reg[0] .no_sr = 1;
      defparam \u_if_t_data2_reg[0] .latch_mode = 0;
      defparam \u_if_t_data2_reg[0] .sync_mode = 1;
      defparam \u_if_t_data2_reg[0] .clk_inv = 0;
      defparam \u_if_t_data2_reg[0] .en_inv = 0;
      defparam \u_if_t_data2_reg[0] .sr_inv = 0;
    REG \u_if_t_data2_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06173|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data2_reg[1]|qx_net ), .sr(
        dummy_4761_) );
      defparam \u_if_t_data2_reg[1] .init = 0;
      defparam \u_if_t_data2_reg[1] .sr_value = 0;
      defparam \u_if_t_data2_reg[1] .always_en = 0;
      defparam \u_if_t_data2_reg[1] .no_sr = 1;
      defparam \u_if_t_data2_reg[1] .latch_mode = 0;
      defparam \u_if_t_data2_reg[1] .sync_mode = 1;
      defparam \u_if_t_data2_reg[1] .clk_inv = 0;
      defparam \u_if_t_data2_reg[1] .en_inv = 0;
      defparam \u_if_t_data2_reg[1] .sr_inv = 0;
    REG \u_if_t_data2_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06174|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data2_reg[2]|qx_net ), .sr(
        dummy_4762_) );
      defparam \u_if_t_data2_reg[2] .init = 0;
      defparam \u_if_t_data2_reg[2] .sr_value = 0;
      defparam \u_if_t_data2_reg[2] .always_en = 0;
      defparam \u_if_t_data2_reg[2] .no_sr = 1;
      defparam \u_if_t_data2_reg[2] .latch_mode = 0;
      defparam \u_if_t_data2_reg[2] .sync_mode = 1;
      defparam \u_if_t_data2_reg[2] .clk_inv = 0;
      defparam \u_if_t_data2_reg[2] .en_inv = 0;
      defparam \u_if_t_data2_reg[2] .sr_inv = 0;
    REG \u_if_t_data2_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06175|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data2_reg[3]|qx_net ), .sr(
        dummy_4763_) );
      defparam \u_if_t_data2_reg[3] .init = 0;
      defparam \u_if_t_data2_reg[3] .sr_value = 0;
      defparam \u_if_t_data2_reg[3] .always_en = 0;
      defparam \u_if_t_data2_reg[3] .no_sr = 1;
      defparam \u_if_t_data2_reg[3] .latch_mode = 0;
      defparam \u_if_t_data2_reg[3] .sync_mode = 1;
      defparam \u_if_t_data2_reg[3] .clk_inv = 0;
      defparam \u_if_t_data2_reg[3] .en_inv = 0;
      defparam \u_if_t_data2_reg[3] .sr_inv = 0;
    REG \u_if_t_data2_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06176|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data2_reg[4]|qx_net ), .sr(
        dummy_4764_) );
      defparam \u_if_t_data2_reg[4] .init = 0;
      defparam \u_if_t_data2_reg[4] .sr_value = 0;
      defparam \u_if_t_data2_reg[4] .always_en = 0;
      defparam \u_if_t_data2_reg[4] .no_sr = 1;
      defparam \u_if_t_data2_reg[4] .latch_mode = 0;
      defparam \u_if_t_data2_reg[4] .sync_mode = 1;
      defparam \u_if_t_data2_reg[4] .clk_inv = 0;
      defparam \u_if_t_data2_reg[4] .en_inv = 0;
      defparam \u_if_t_data2_reg[4] .sr_inv = 0;
    REG \u_if_t_data2_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06178|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data2_reg[5]|qx_net ), .sr(
        dummy_4765_) );
      defparam \u_if_t_data2_reg[5] .init = 0;
      defparam \u_if_t_data2_reg[5] .sr_value = 0;
      defparam \u_if_t_data2_reg[5] .always_en = 0;
      defparam \u_if_t_data2_reg[5] .no_sr = 1;
      defparam \u_if_t_data2_reg[5] .latch_mode = 0;
      defparam \u_if_t_data2_reg[5] .sync_mode = 1;
      defparam \u_if_t_data2_reg[5] .clk_inv = 0;
      defparam \u_if_t_data2_reg[5] .en_inv = 0;
      defparam \u_if_t_data2_reg[5] .sr_inv = 0;
    REG \u_if_t_data2_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06179|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data2_reg[6]|qx_net ), .sr(
        dummy_4766_) );
      defparam \u_if_t_data2_reg[6] .init = 0;
      defparam \u_if_t_data2_reg[6] .sr_value = 0;
      defparam \u_if_t_data2_reg[6] .always_en = 0;
      defparam \u_if_t_data2_reg[6] .no_sr = 1;
      defparam \u_if_t_data2_reg[6] .latch_mode = 0;
      defparam \u_if_t_data2_reg[6] .sync_mode = 1;
      defparam \u_if_t_data2_reg[6] .clk_inv = 0;
      defparam \u_if_t_data2_reg[6] .en_inv = 0;
      defparam \u_if_t_data2_reg[6] .sr_inv = 0;
    REG \u_if_t_data2_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06180|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data2_reg[7]|qx_net ), .sr(
        dummy_4767_) );
      defparam \u_if_t_data2_reg[7] .init = 0;
      defparam \u_if_t_data2_reg[7] .sr_value = 0;
      defparam \u_if_t_data2_reg[7] .always_en = 0;
      defparam \u_if_t_data2_reg[7] .no_sr = 1;
      defparam \u_if_t_data2_reg[7] .latch_mode = 0;
      defparam \u_if_t_data2_reg[7] .sync_mode = 1;
      defparam \u_if_t_data2_reg[7] .clk_inv = 0;
      defparam \u_if_t_data2_reg[7] .en_inv = 0;
      defparam \u_if_t_data2_reg[7] .sr_inv = 0;
    REG \u_if_t_data3_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06181|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data3_reg[0]|qx_net ), .sr(
        dummy_4768_) );
      defparam \u_if_t_data3_reg[0] .init = 0;
      defparam \u_if_t_data3_reg[0] .sr_value = 0;
      defparam \u_if_t_data3_reg[0] .always_en = 0;
      defparam \u_if_t_data3_reg[0] .no_sr = 1;
      defparam \u_if_t_data3_reg[0] .latch_mode = 0;
      defparam \u_if_t_data3_reg[0] .sync_mode = 1;
      defparam \u_if_t_data3_reg[0] .clk_inv = 0;
      defparam \u_if_t_data3_reg[0] .en_inv = 0;
      defparam \u_if_t_data3_reg[0] .sr_inv = 0;
    REG \u_if_t_data3_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06183|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data3_reg[1]|qx_net ), .sr(
        dummy_4769_) );
      defparam \u_if_t_data3_reg[1] .init = 0;
      defparam \u_if_t_data3_reg[1] .sr_value = 0;
      defparam \u_if_t_data3_reg[1] .always_en = 0;
      defparam \u_if_t_data3_reg[1] .no_sr = 1;
      defparam \u_if_t_data3_reg[1] .latch_mode = 0;
      defparam \u_if_t_data3_reg[1] .sync_mode = 1;
      defparam \u_if_t_data3_reg[1] .clk_inv = 0;
      defparam \u_if_t_data3_reg[1] .en_inv = 0;
      defparam \u_if_t_data3_reg[1] .sr_inv = 0;
    REG \u_if_t_data3_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06184|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data3_reg[2]|qx_net ), .sr(
        dummy_4770_) );
      defparam \u_if_t_data3_reg[2] .init = 0;
      defparam \u_if_t_data3_reg[2] .sr_value = 0;
      defparam \u_if_t_data3_reg[2] .always_en = 0;
      defparam \u_if_t_data3_reg[2] .no_sr = 1;
      defparam \u_if_t_data3_reg[2] .latch_mode = 0;
      defparam \u_if_t_data3_reg[2] .sync_mode = 1;
      defparam \u_if_t_data3_reg[2] .clk_inv = 0;
      defparam \u_if_t_data3_reg[2] .en_inv = 0;
      defparam \u_if_t_data3_reg[2] .sr_inv = 0;
    REG \u_if_t_data3_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06185|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data3_reg[3]|qx_net ), .sr(
        dummy_4771_) );
      defparam \u_if_t_data3_reg[3] .init = 0;
      defparam \u_if_t_data3_reg[3] .sr_value = 0;
      defparam \u_if_t_data3_reg[3] .always_en = 0;
      defparam \u_if_t_data3_reg[3] .no_sr = 1;
      defparam \u_if_t_data3_reg[3] .latch_mode = 0;
      defparam \u_if_t_data3_reg[3] .sync_mode = 1;
      defparam \u_if_t_data3_reg[3] .clk_inv = 0;
      defparam \u_if_t_data3_reg[3] .en_inv = 0;
      defparam \u_if_t_data3_reg[3] .sr_inv = 0;
    REG \u_if_t_data3_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06186|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data3_reg[4]|qx_net ), .sr(
        dummy_4772_) );
      defparam \u_if_t_data3_reg[4] .init = 0;
      defparam \u_if_t_data3_reg[4] .sr_value = 0;
      defparam \u_if_t_data3_reg[4] .always_en = 0;
      defparam \u_if_t_data3_reg[4] .no_sr = 1;
      defparam \u_if_t_data3_reg[4] .latch_mode = 0;
      defparam \u_if_t_data3_reg[4] .sync_mode = 1;
      defparam \u_if_t_data3_reg[4] .clk_inv = 0;
      defparam \u_if_t_data3_reg[4] .en_inv = 0;
      defparam \u_if_t_data3_reg[4] .sr_inv = 0;
    REG \u_if_t_data3_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06188|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data3_reg[5]|qx_net ), .sr(
        dummy_4773_) );
      defparam \u_if_t_data3_reg[5] .init = 0;
      defparam \u_if_t_data3_reg[5] .sr_value = 0;
      defparam \u_if_t_data3_reg[5] .always_en = 0;
      defparam \u_if_t_data3_reg[5] .no_sr = 1;
      defparam \u_if_t_data3_reg[5] .latch_mode = 0;
      defparam \u_if_t_data3_reg[5] .sync_mode = 1;
      defparam \u_if_t_data3_reg[5] .clk_inv = 0;
      defparam \u_if_t_data3_reg[5] .en_inv = 0;
      defparam \u_if_t_data3_reg[5] .sr_inv = 0;
    REG \u_if_t_data3_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06190|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data3_reg[6]|qx_net ), .sr(
        dummy_4774_) );
      defparam \u_if_t_data3_reg[6] .init = 0;
      defparam \u_if_t_data3_reg[6] .sr_value = 0;
      defparam \u_if_t_data3_reg[6] .always_en = 0;
      defparam \u_if_t_data3_reg[6] .no_sr = 1;
      defparam \u_if_t_data3_reg[6] .latch_mode = 0;
      defparam \u_if_t_data3_reg[6] .sync_mode = 1;
      defparam \u_if_t_data3_reg[6] .clk_inv = 0;
      defparam \u_if_t_data3_reg[6] .en_inv = 0;
      defparam \u_if_t_data3_reg[6] .sr_inv = 0;
    REG \u_if_t_data3_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06191|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data3_reg[7]|qx_net ), .sr(
        dummy_4775_) );
      defparam \u_if_t_data3_reg[7] .init = 0;
      defparam \u_if_t_data3_reg[7] .sr_value = 0;
      defparam \u_if_t_data3_reg[7] .always_en = 0;
      defparam \u_if_t_data3_reg[7] .no_sr = 1;
      defparam \u_if_t_data3_reg[7] .latch_mode = 0;
      defparam \u_if_t_data3_reg[7] .sync_mode = 1;
      defparam \u_if_t_data3_reg[7] .clk_inv = 0;
      defparam \u_if_t_data3_reg[7] .en_inv = 0;
      defparam \u_if_t_data3_reg[7] .sr_inv = 0;
    REG \u_if_t_data4_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06192|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data4_reg[0]|qx_net ), .sr(
        dummy_4776_) );
      defparam \u_if_t_data4_reg[0] .init = 0;
      defparam \u_if_t_data4_reg[0] .sr_value = 0;
      defparam \u_if_t_data4_reg[0] .always_en = 0;
      defparam \u_if_t_data4_reg[0] .no_sr = 1;
      defparam \u_if_t_data4_reg[0] .latch_mode = 0;
      defparam \u_if_t_data4_reg[0] .sync_mode = 1;
      defparam \u_if_t_data4_reg[0] .clk_inv = 0;
      defparam \u_if_t_data4_reg[0] .en_inv = 0;
      defparam \u_if_t_data4_reg[0] .sr_inv = 0;
    REG \u_if_t_data4_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06193|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data4_reg[1]|qx_net ), .sr(
        dummy_4777_) );
      defparam \u_if_t_data4_reg[1] .init = 0;
      defparam \u_if_t_data4_reg[1] .sr_value = 0;
      defparam \u_if_t_data4_reg[1] .always_en = 0;
      defparam \u_if_t_data4_reg[1] .no_sr = 1;
      defparam \u_if_t_data4_reg[1] .latch_mode = 0;
      defparam \u_if_t_data4_reg[1] .sync_mode = 1;
      defparam \u_if_t_data4_reg[1] .clk_inv = 0;
      defparam \u_if_t_data4_reg[1] .en_inv = 0;
      defparam \u_if_t_data4_reg[1] .sr_inv = 0;
    REG \u_if_t_data4_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06194|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data4_reg[2]|qx_net ), .sr(
        dummy_4778_) );
      defparam \u_if_t_data4_reg[2] .init = 0;
      defparam \u_if_t_data4_reg[2] .sr_value = 0;
      defparam \u_if_t_data4_reg[2] .always_en = 0;
      defparam \u_if_t_data4_reg[2] .no_sr = 1;
      defparam \u_if_t_data4_reg[2] .latch_mode = 0;
      defparam \u_if_t_data4_reg[2] .sync_mode = 1;
      defparam \u_if_t_data4_reg[2] .clk_inv = 0;
      defparam \u_if_t_data4_reg[2] .en_inv = 0;
      defparam \u_if_t_data4_reg[2] .sr_inv = 0;
    REG \u_if_t_data4_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06195|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data4_reg[3]|qx_net ), .sr(
        dummy_4779_) );
      defparam \u_if_t_data4_reg[3] .init = 0;
      defparam \u_if_t_data4_reg[3] .sr_value = 0;
      defparam \u_if_t_data4_reg[3] .always_en = 0;
      defparam \u_if_t_data4_reg[3] .no_sr = 1;
      defparam \u_if_t_data4_reg[3] .latch_mode = 0;
      defparam \u_if_t_data4_reg[3] .sync_mode = 1;
      defparam \u_if_t_data4_reg[3] .clk_inv = 0;
      defparam \u_if_t_data4_reg[3] .en_inv = 0;
      defparam \u_if_t_data4_reg[3] .sr_inv = 0;
    REG \u_if_t_data4_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06196|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data4_reg[4]|qx_net ), .sr(
        dummy_4780_) );
      defparam \u_if_t_data4_reg[4] .init = 0;
      defparam \u_if_t_data4_reg[4] .sr_value = 0;
      defparam \u_if_t_data4_reg[4] .always_en = 0;
      defparam \u_if_t_data4_reg[4] .no_sr = 1;
      defparam \u_if_t_data4_reg[4] .latch_mode = 0;
      defparam \u_if_t_data4_reg[4] .sync_mode = 1;
      defparam \u_if_t_data4_reg[4] .clk_inv = 0;
      defparam \u_if_t_data4_reg[4] .en_inv = 0;
      defparam \u_if_t_data4_reg[4] .sr_inv = 0;
    REG \u_if_t_data4_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06198|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data4_reg[5]|qx_net ), .sr(
        dummy_4781_) );
      defparam \u_if_t_data4_reg[5] .init = 0;
      defparam \u_if_t_data4_reg[5] .sr_value = 0;
      defparam \u_if_t_data4_reg[5] .always_en = 0;
      defparam \u_if_t_data4_reg[5] .no_sr = 1;
      defparam \u_if_t_data4_reg[5] .latch_mode = 0;
      defparam \u_if_t_data4_reg[5] .sync_mode = 1;
      defparam \u_if_t_data4_reg[5] .clk_inv = 0;
      defparam \u_if_t_data4_reg[5] .en_inv = 0;
      defparam \u_if_t_data4_reg[5] .sr_inv = 0;
    REG \u_if_t_data4_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06200|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data4_reg[6]|qx_net ), .sr(
        dummy_4782_) );
      defparam \u_if_t_data4_reg[6] .init = 0;
      defparam \u_if_t_data4_reg[6] .sr_value = 0;
      defparam \u_if_t_data4_reg[6] .always_en = 0;
      defparam \u_if_t_data4_reg[6] .no_sr = 1;
      defparam \u_if_t_data4_reg[6] .latch_mode = 0;
      defparam \u_if_t_data4_reg[6] .sync_mode = 1;
      defparam \u_if_t_data4_reg[6] .clk_inv = 0;
      defparam \u_if_t_data4_reg[6] .en_inv = 0;
      defparam \u_if_t_data4_reg[6] .sr_inv = 0;
    REG \u_if_t_data4_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06201|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data4_reg[7]|qx_net ), .sr(
        dummy_4783_) );
      defparam \u_if_t_data4_reg[7] .init = 0;
      defparam \u_if_t_data4_reg[7] .sr_value = 0;
      defparam \u_if_t_data4_reg[7] .always_en = 0;
      defparam \u_if_t_data4_reg[7] .no_sr = 1;
      defparam \u_if_t_data4_reg[7] .latch_mode = 0;
      defparam \u_if_t_data4_reg[7] .sync_mode = 1;
      defparam \u_if_t_data4_reg[7] .clk_inv = 0;
      defparam \u_if_t_data4_reg[7] .en_inv = 0;
      defparam \u_if_t_data4_reg[7] .sr_inv = 0;
    REG \u_if_t_data5_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06202|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data5_reg[0]|qx_net ), .sr(
        dummy_4784_) );
      defparam \u_if_t_data5_reg[0] .init = 0;
      defparam \u_if_t_data5_reg[0] .sr_value = 0;
      defparam \u_if_t_data5_reg[0] .always_en = 0;
      defparam \u_if_t_data5_reg[0] .no_sr = 1;
      defparam \u_if_t_data5_reg[0] .latch_mode = 0;
      defparam \u_if_t_data5_reg[0] .sync_mode = 1;
      defparam \u_if_t_data5_reg[0] .clk_inv = 0;
      defparam \u_if_t_data5_reg[0] .en_inv = 0;
      defparam \u_if_t_data5_reg[0] .sr_inv = 0;
    REG \u_if_t_data5_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06203|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data5_reg[1]|qx_net ), .sr(
        dummy_4785_) );
      defparam \u_if_t_data5_reg[1] .init = 0;
      defparam \u_if_t_data5_reg[1] .sr_value = 0;
      defparam \u_if_t_data5_reg[1] .always_en = 0;
      defparam \u_if_t_data5_reg[1] .no_sr = 1;
      defparam \u_if_t_data5_reg[1] .latch_mode = 0;
      defparam \u_if_t_data5_reg[1] .sync_mode = 1;
      defparam \u_if_t_data5_reg[1] .clk_inv = 0;
      defparam \u_if_t_data5_reg[1] .en_inv = 0;
      defparam \u_if_t_data5_reg[1] .sr_inv = 0;
    REG \u_if_t_data5_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06204|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data5_reg[2]|qx_net ), .sr(
        dummy_4786_) );
      defparam \u_if_t_data5_reg[2] .init = 0;
      defparam \u_if_t_data5_reg[2] .sr_value = 0;
      defparam \u_if_t_data5_reg[2] .always_en = 0;
      defparam \u_if_t_data5_reg[2] .no_sr = 1;
      defparam \u_if_t_data5_reg[2] .latch_mode = 0;
      defparam \u_if_t_data5_reg[2] .sync_mode = 1;
      defparam \u_if_t_data5_reg[2] .clk_inv = 0;
      defparam \u_if_t_data5_reg[2] .en_inv = 0;
      defparam \u_if_t_data5_reg[2] .sr_inv = 0;
    REG \u_if_t_data5_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06205|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data5_reg[3]|qx_net ), .sr(
        dummy_4787_) );
      defparam \u_if_t_data5_reg[3] .init = 0;
      defparam \u_if_t_data5_reg[3] .sr_value = 0;
      defparam \u_if_t_data5_reg[3] .always_en = 0;
      defparam \u_if_t_data5_reg[3] .no_sr = 1;
      defparam \u_if_t_data5_reg[3] .latch_mode = 0;
      defparam \u_if_t_data5_reg[3] .sync_mode = 1;
      defparam \u_if_t_data5_reg[3] .clk_inv = 0;
      defparam \u_if_t_data5_reg[3] .en_inv = 0;
      defparam \u_if_t_data5_reg[3] .sr_inv = 0;
    REG \u_if_t_data5_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06206|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data5_reg[4]|qx_net ), .sr(
        dummy_4788_) );
      defparam \u_if_t_data5_reg[4] .init = 0;
      defparam \u_if_t_data5_reg[4] .sr_value = 0;
      defparam \u_if_t_data5_reg[4] .always_en = 0;
      defparam \u_if_t_data5_reg[4] .no_sr = 1;
      defparam \u_if_t_data5_reg[4] .latch_mode = 0;
      defparam \u_if_t_data5_reg[4] .sync_mode = 1;
      defparam \u_if_t_data5_reg[4] .clk_inv = 0;
      defparam \u_if_t_data5_reg[4] .en_inv = 0;
      defparam \u_if_t_data5_reg[4] .sr_inv = 0;
    REG \u_if_t_data5_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06208|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data5_reg[5]|qx_net ), .sr(
        dummy_4789_) );
      defparam \u_if_t_data5_reg[5] .init = 0;
      defparam \u_if_t_data5_reg[5] .sr_value = 0;
      defparam \u_if_t_data5_reg[5] .always_en = 0;
      defparam \u_if_t_data5_reg[5] .no_sr = 1;
      defparam \u_if_t_data5_reg[5] .latch_mode = 0;
      defparam \u_if_t_data5_reg[5] .sync_mode = 1;
      defparam \u_if_t_data5_reg[5] .clk_inv = 0;
      defparam \u_if_t_data5_reg[5] .en_inv = 0;
      defparam \u_if_t_data5_reg[5] .sr_inv = 0;
    REG \u_if_t_data5_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06210|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data5_reg[6]|qx_net ), .sr(
        dummy_4790_) );
      defparam \u_if_t_data5_reg[6] .init = 0;
      defparam \u_if_t_data5_reg[6] .sr_value = 0;
      defparam \u_if_t_data5_reg[6] .always_en = 0;
      defparam \u_if_t_data5_reg[6] .no_sr = 1;
      defparam \u_if_t_data5_reg[6] .latch_mode = 0;
      defparam \u_if_t_data5_reg[6] .sync_mode = 1;
      defparam \u_if_t_data5_reg[6] .clk_inv = 0;
      defparam \u_if_t_data5_reg[6] .en_inv = 0;
      defparam \u_if_t_data5_reg[6] .sr_inv = 0;
    REG \u_if_t_data5_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06211|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data5_reg[7]|qx_net ), .sr(
        dummy_4791_) );
      defparam \u_if_t_data5_reg[7] .init = 0;
      defparam \u_if_t_data5_reg[7] .sr_value = 0;
      defparam \u_if_t_data5_reg[7] .always_en = 0;
      defparam \u_if_t_data5_reg[7] .no_sr = 1;
      defparam \u_if_t_data5_reg[7] .latch_mode = 0;
      defparam \u_if_t_data5_reg[7] .sync_mode = 1;
      defparam \u_if_t_data5_reg[7] .clk_inv = 0;
      defparam \u_if_t_data5_reg[7] .en_inv = 0;
      defparam \u_if_t_data5_reg[7] .sr_inv = 0;
    REG \u_if_t_data6_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06212|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data6_reg[0]|qx_net ), .sr(
        dummy_4792_) );
      defparam \u_if_t_data6_reg[0] .init = 0;
      defparam \u_if_t_data6_reg[0] .sr_value = 0;
      defparam \u_if_t_data6_reg[0] .always_en = 0;
      defparam \u_if_t_data6_reg[0] .no_sr = 1;
      defparam \u_if_t_data6_reg[0] .latch_mode = 0;
      defparam \u_if_t_data6_reg[0] .sync_mode = 1;
      defparam \u_if_t_data6_reg[0] .clk_inv = 0;
      defparam \u_if_t_data6_reg[0] .en_inv = 0;
      defparam \u_if_t_data6_reg[0] .sr_inv = 0;
    REG \u_if_t_data6_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06213|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data6_reg[1]|qx_net ), .sr(
        dummy_4793_) );
      defparam \u_if_t_data6_reg[1] .init = 0;
      defparam \u_if_t_data6_reg[1] .sr_value = 0;
      defparam \u_if_t_data6_reg[1] .always_en = 0;
      defparam \u_if_t_data6_reg[1] .no_sr = 1;
      defparam \u_if_t_data6_reg[1] .latch_mode = 0;
      defparam \u_if_t_data6_reg[1] .sync_mode = 1;
      defparam \u_if_t_data6_reg[1] .clk_inv = 0;
      defparam \u_if_t_data6_reg[1] .en_inv = 0;
      defparam \u_if_t_data6_reg[1] .sr_inv = 0;
    REG \u_if_t_data6_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06214|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data6_reg[2]|qx_net ), .sr(
        dummy_4794_) );
      defparam \u_if_t_data6_reg[2] .init = 0;
      defparam \u_if_t_data6_reg[2] .sr_value = 0;
      defparam \u_if_t_data6_reg[2] .always_en = 0;
      defparam \u_if_t_data6_reg[2] .no_sr = 1;
      defparam \u_if_t_data6_reg[2] .latch_mode = 0;
      defparam \u_if_t_data6_reg[2] .sync_mode = 1;
      defparam \u_if_t_data6_reg[2] .clk_inv = 0;
      defparam \u_if_t_data6_reg[2] .en_inv = 0;
      defparam \u_if_t_data6_reg[2] .sr_inv = 0;
    REG \u_if_t_data6_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06215|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data6_reg[3]|qx_net ), .sr(
        dummy_4795_) );
      defparam \u_if_t_data6_reg[3] .init = 0;
      defparam \u_if_t_data6_reg[3] .sr_value = 0;
      defparam \u_if_t_data6_reg[3] .always_en = 0;
      defparam \u_if_t_data6_reg[3] .no_sr = 1;
      defparam \u_if_t_data6_reg[3] .latch_mode = 0;
      defparam \u_if_t_data6_reg[3] .sync_mode = 1;
      defparam \u_if_t_data6_reg[3] .clk_inv = 0;
      defparam \u_if_t_data6_reg[3] .en_inv = 0;
      defparam \u_if_t_data6_reg[3] .sr_inv = 0;
    REG \u_if_t_data6_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06216|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data6_reg[4]|qx_net ), .sr(
        dummy_4796_) );
      defparam \u_if_t_data6_reg[4] .init = 0;
      defparam \u_if_t_data6_reg[4] .sr_value = 0;
      defparam \u_if_t_data6_reg[4] .always_en = 0;
      defparam \u_if_t_data6_reg[4] .no_sr = 1;
      defparam \u_if_t_data6_reg[4] .latch_mode = 0;
      defparam \u_if_t_data6_reg[4] .sync_mode = 1;
      defparam \u_if_t_data6_reg[4] .clk_inv = 0;
      defparam \u_if_t_data6_reg[4] .en_inv = 0;
      defparam \u_if_t_data6_reg[4] .sr_inv = 0;
    REG \u_if_t_data6_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06218|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data6_reg[5]|qx_net ), .sr(
        dummy_4797_) );
      defparam \u_if_t_data6_reg[5] .init = 0;
      defparam \u_if_t_data6_reg[5] .sr_value = 0;
      defparam \u_if_t_data6_reg[5] .always_en = 0;
      defparam \u_if_t_data6_reg[5] .no_sr = 1;
      defparam \u_if_t_data6_reg[5] .latch_mode = 0;
      defparam \u_if_t_data6_reg[5] .sync_mode = 1;
      defparam \u_if_t_data6_reg[5] .clk_inv = 0;
      defparam \u_if_t_data6_reg[5] .en_inv = 0;
      defparam \u_if_t_data6_reg[5] .sr_inv = 0;
    REG \u_if_t_data6_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06220|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data6_reg[6]|qx_net ), .sr(
        dummy_4798_) );
      defparam \u_if_t_data6_reg[6] .init = 0;
      defparam \u_if_t_data6_reg[6] .sr_value = 0;
      defparam \u_if_t_data6_reg[6] .always_en = 0;
      defparam \u_if_t_data6_reg[6] .no_sr = 1;
      defparam \u_if_t_data6_reg[6] .latch_mode = 0;
      defparam \u_if_t_data6_reg[6] .sync_mode = 1;
      defparam \u_if_t_data6_reg[6] .clk_inv = 0;
      defparam \u_if_t_data6_reg[6] .en_inv = 0;
      defparam \u_if_t_data6_reg[6] .sr_inv = 0;
    REG \u_if_t_data6_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06221|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data6_reg[7]|qx_net ), .sr(
        dummy_4799_) );
      defparam \u_if_t_data6_reg[7] .init = 0;
      defparam \u_if_t_data6_reg[7] .sr_value = 0;
      defparam \u_if_t_data6_reg[7] .always_en = 0;
      defparam \u_if_t_data6_reg[7] .no_sr = 1;
      defparam \u_if_t_data6_reg[7] .latch_mode = 0;
      defparam \u_if_t_data6_reg[7] .sync_mode = 1;
      defparam \u_if_t_data6_reg[7] .clk_inv = 0;
      defparam \u_if_t_data6_reg[7] .en_inv = 0;
      defparam \u_if_t_data6_reg[7] .sr_inv = 0;
    REG \u_if_t_data7_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06222|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data7_reg[0]|qx_net ), .sr(
        dummy_4800_) );
      defparam \u_if_t_data7_reg[0] .init = 0;
      defparam \u_if_t_data7_reg[0] .sr_value = 0;
      defparam \u_if_t_data7_reg[0] .always_en = 0;
      defparam \u_if_t_data7_reg[0] .no_sr = 1;
      defparam \u_if_t_data7_reg[0] .latch_mode = 0;
      defparam \u_if_t_data7_reg[0] .sync_mode = 1;
      defparam \u_if_t_data7_reg[0] .clk_inv = 0;
      defparam \u_if_t_data7_reg[0] .en_inv = 0;
      defparam \u_if_t_data7_reg[0] .sr_inv = 0;
    REG \u_if_t_data7_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06223|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data7_reg[1]|qx_net ), .sr(
        dummy_4801_) );
      defparam \u_if_t_data7_reg[1] .init = 0;
      defparam \u_if_t_data7_reg[1] .sr_value = 0;
      defparam \u_if_t_data7_reg[1] .always_en = 0;
      defparam \u_if_t_data7_reg[1] .no_sr = 1;
      defparam \u_if_t_data7_reg[1] .latch_mode = 0;
      defparam \u_if_t_data7_reg[1] .sync_mode = 1;
      defparam \u_if_t_data7_reg[1] .clk_inv = 0;
      defparam \u_if_t_data7_reg[1] .en_inv = 0;
      defparam \u_if_t_data7_reg[1] .sr_inv = 0;
    REG \u_if_t_data7_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06224|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data7_reg[2]|qx_net ), .sr(
        dummy_4802_) );
      defparam \u_if_t_data7_reg[2] .init = 0;
      defparam \u_if_t_data7_reg[2] .sr_value = 0;
      defparam \u_if_t_data7_reg[2] .always_en = 0;
      defparam \u_if_t_data7_reg[2] .no_sr = 1;
      defparam \u_if_t_data7_reg[2] .latch_mode = 0;
      defparam \u_if_t_data7_reg[2] .sync_mode = 1;
      defparam \u_if_t_data7_reg[2] .clk_inv = 0;
      defparam \u_if_t_data7_reg[2] .en_inv = 0;
      defparam \u_if_t_data7_reg[2] .sr_inv = 0;
    REG \u_if_t_data7_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06225|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data7_reg[3]|qx_net ), .sr(
        dummy_4803_) );
      defparam \u_if_t_data7_reg[3] .init = 0;
      defparam \u_if_t_data7_reg[3] .sr_value = 0;
      defparam \u_if_t_data7_reg[3] .always_en = 0;
      defparam \u_if_t_data7_reg[3] .no_sr = 1;
      defparam \u_if_t_data7_reg[3] .latch_mode = 0;
      defparam \u_if_t_data7_reg[3] .sync_mode = 1;
      defparam \u_if_t_data7_reg[3] .clk_inv = 0;
      defparam \u_if_t_data7_reg[3] .en_inv = 0;
      defparam \u_if_t_data7_reg[3] .sr_inv = 0;
    REG \u_if_t_data7_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06226|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data7_reg[4]|qx_net ), .sr(
        dummy_4804_) );
      defparam \u_if_t_data7_reg[4] .init = 0;
      defparam \u_if_t_data7_reg[4] .sr_value = 0;
      defparam \u_if_t_data7_reg[4] .always_en = 0;
      defparam \u_if_t_data7_reg[4] .no_sr = 1;
      defparam \u_if_t_data7_reg[4] .latch_mode = 0;
      defparam \u_if_t_data7_reg[4] .sync_mode = 1;
      defparam \u_if_t_data7_reg[4] .clk_inv = 0;
      defparam \u_if_t_data7_reg[4] .en_inv = 0;
      defparam \u_if_t_data7_reg[4] .sr_inv = 0;
    REG \u_if_t_data7_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06228|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data7_reg[5]|qx_net ), .sr(
        dummy_4805_) );
      defparam \u_if_t_data7_reg[5] .init = 0;
      defparam \u_if_t_data7_reg[5] .sr_value = 0;
      defparam \u_if_t_data7_reg[5] .always_en = 0;
      defparam \u_if_t_data7_reg[5] .no_sr = 1;
      defparam \u_if_t_data7_reg[5] .latch_mode = 0;
      defparam \u_if_t_data7_reg[5] .sync_mode = 1;
      defparam \u_if_t_data7_reg[5] .clk_inv = 0;
      defparam \u_if_t_data7_reg[5] .en_inv = 0;
      defparam \u_if_t_data7_reg[5] .sr_inv = 0;
    REG \u_if_t_data7_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06229|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data7_reg[6]|qx_net ), .sr(
        dummy_4806_) );
      defparam \u_if_t_data7_reg[6] .init = 0;
      defparam \u_if_t_data7_reg[6] .sr_value = 0;
      defparam \u_if_t_data7_reg[6] .always_en = 0;
      defparam \u_if_t_data7_reg[6] .no_sr = 1;
      defparam \u_if_t_data7_reg[6] .latch_mode = 0;
      defparam \u_if_t_data7_reg[6] .sync_mode = 1;
      defparam \u_if_t_data7_reg[6] .clk_inv = 0;
      defparam \u_if_t_data7_reg[6] .en_inv = 0;
      defparam \u_if_t_data7_reg[6] .sr_inv = 0;
    REG \u_if_t_data7_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06230|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data7_reg[7]|qx_net ), .sr(
        dummy_4807_) );
      defparam \u_if_t_data7_reg[7] .init = 0;
      defparam \u_if_t_data7_reg[7] .sr_value = 0;
      defparam \u_if_t_data7_reg[7] .always_en = 0;
      defparam \u_if_t_data7_reg[7] .no_sr = 1;
      defparam \u_if_t_data7_reg[7] .latch_mode = 0;
      defparam \u_if_t_data7_reg[7] .sync_mode = 1;
      defparam \u_if_t_data7_reg[7] .clk_inv = 0;
      defparam \u_if_t_data7_reg[7] .en_inv = 0;
      defparam \u_if_t_data7_reg[7] .sr_inv = 0;
    REG \u_if_t_data8_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06231|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data8_reg[0]|qx_net ), .sr(
        dummy_4808_) );
      defparam \u_if_t_data8_reg[0] .init = 0;
      defparam \u_if_t_data8_reg[0] .sr_value = 0;
      defparam \u_if_t_data8_reg[0] .always_en = 0;
      defparam \u_if_t_data8_reg[0] .no_sr = 1;
      defparam \u_if_t_data8_reg[0] .latch_mode = 0;
      defparam \u_if_t_data8_reg[0] .sync_mode = 1;
      defparam \u_if_t_data8_reg[0] .clk_inv = 0;
      defparam \u_if_t_data8_reg[0] .en_inv = 0;
      defparam \u_if_t_data8_reg[0] .sr_inv = 0;
    REG \u_if_t_data8_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06232|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data8_reg[1]|qx_net ), .sr(
        dummy_4809_) );
      defparam \u_if_t_data8_reg[1] .init = 0;
      defparam \u_if_t_data8_reg[1] .sr_value = 0;
      defparam \u_if_t_data8_reg[1] .always_en = 0;
      defparam \u_if_t_data8_reg[1] .no_sr = 1;
      defparam \u_if_t_data8_reg[1] .latch_mode = 0;
      defparam \u_if_t_data8_reg[1] .sync_mode = 1;
      defparam \u_if_t_data8_reg[1] .clk_inv = 0;
      defparam \u_if_t_data8_reg[1] .en_inv = 0;
      defparam \u_if_t_data8_reg[1] .sr_inv = 0;
    REG \u_if_t_data8_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06233|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data8_reg[2]|qx_net ), .sr(
        dummy_4810_) );
      defparam \u_if_t_data8_reg[2] .init = 0;
      defparam \u_if_t_data8_reg[2] .sr_value = 0;
      defparam \u_if_t_data8_reg[2] .always_en = 0;
      defparam \u_if_t_data8_reg[2] .no_sr = 1;
      defparam \u_if_t_data8_reg[2] .latch_mode = 0;
      defparam \u_if_t_data8_reg[2] .sync_mode = 1;
      defparam \u_if_t_data8_reg[2] .clk_inv = 0;
      defparam \u_if_t_data8_reg[2] .en_inv = 0;
      defparam \u_if_t_data8_reg[2] .sr_inv = 0;
    REG \u_if_t_data8_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06234|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data8_reg[3]|qx_net ), .sr(
        dummy_4811_) );
      defparam \u_if_t_data8_reg[3] .init = 0;
      defparam \u_if_t_data8_reg[3] .sr_value = 0;
      defparam \u_if_t_data8_reg[3] .always_en = 0;
      defparam \u_if_t_data8_reg[3] .no_sr = 1;
      defparam \u_if_t_data8_reg[3] .latch_mode = 0;
      defparam \u_if_t_data8_reg[3] .sync_mode = 1;
      defparam \u_if_t_data8_reg[3] .clk_inv = 0;
      defparam \u_if_t_data8_reg[3] .en_inv = 0;
      defparam \u_if_t_data8_reg[3] .sr_inv = 0;
    REG \u_if_t_data8_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06235|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data8_reg[4]|qx_net ), .sr(
        dummy_4812_) );
      defparam \u_if_t_data8_reg[4] .init = 0;
      defparam \u_if_t_data8_reg[4] .sr_value = 0;
      defparam \u_if_t_data8_reg[4] .always_en = 0;
      defparam \u_if_t_data8_reg[4] .no_sr = 1;
      defparam \u_if_t_data8_reg[4] .latch_mode = 0;
      defparam \u_if_t_data8_reg[4] .sync_mode = 1;
      defparam \u_if_t_data8_reg[4] .clk_inv = 0;
      defparam \u_if_t_data8_reg[4] .en_inv = 0;
      defparam \u_if_t_data8_reg[4] .sr_inv = 0;
    REG \u_if_t_data8_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06237|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data8_reg[5]|qx_net ), .sr(
        dummy_4813_) );
      defparam \u_if_t_data8_reg[5] .init = 0;
      defparam \u_if_t_data8_reg[5] .sr_value = 0;
      defparam \u_if_t_data8_reg[5] .always_en = 0;
      defparam \u_if_t_data8_reg[5] .no_sr = 1;
      defparam \u_if_t_data8_reg[5] .latch_mode = 0;
      defparam \u_if_t_data8_reg[5] .sync_mode = 1;
      defparam \u_if_t_data8_reg[5] .clk_inv = 0;
      defparam \u_if_t_data8_reg[5] .en_inv = 0;
      defparam \u_if_t_data8_reg[5] .sr_inv = 0;
    REG \u_if_t_data8_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06239|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data8_reg[6]|qx_net ), .sr(
        dummy_4814_) );
      defparam \u_if_t_data8_reg[6] .init = 0;
      defparam \u_if_t_data8_reg[6] .sr_value = 0;
      defparam \u_if_t_data8_reg[6] .always_en = 0;
      defparam \u_if_t_data8_reg[6] .no_sr = 1;
      defparam \u_if_t_data8_reg[6] .latch_mode = 0;
      defparam \u_if_t_data8_reg[6] .sync_mode = 1;
      defparam \u_if_t_data8_reg[6] .clk_inv = 0;
      defparam \u_if_t_data8_reg[6] .en_inv = 0;
      defparam \u_if_t_data8_reg[6] .sr_inv = 0;
    REG \u_if_t_data8_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06240|xy_net ), 
        .en(\ii06162|xy_net ), .qx(\u_if_t_data8_reg[7]|qx_net ), .sr(
        dummy_4815_) );
      defparam \u_if_t_data8_reg[7] .init = 0;
      defparam \u_if_t_data8_reg[7] .sr_value = 0;
      defparam \u_if_t_data8_reg[7] .always_en = 0;
      defparam \u_if_t_data8_reg[7] .no_sr = 1;
      defparam \u_if_t_data8_reg[7] .latch_mode = 0;
      defparam \u_if_t_data8_reg[7] .sync_mode = 1;
      defparam \u_if_t_data8_reg[7] .clk_inv = 0;
      defparam \u_if_t_data8_reg[7] .en_inv = 0;
      defparam \u_if_t_data8_reg[7] .sr_inv = 0;
    REG \u_if_test_cnt_reg[0]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06241|xy_net ), 
        .en(\ii06242|xy_net ), .qx(\u_if_test_cnt_reg[0]|qx_net ), .sr(
        dummy_4816_) );
      defparam \u_if_test_cnt_reg[0] .init = 0;
      defparam \u_if_test_cnt_reg[0] .sr_value = 0;
      defparam \u_if_test_cnt_reg[0] .always_en = 0;
      defparam \u_if_test_cnt_reg[0] .no_sr = 1;
      defparam \u_if_test_cnt_reg[0] .latch_mode = 0;
      defparam \u_if_test_cnt_reg[0] .sync_mode = 1;
      defparam \u_if_test_cnt_reg[0] .clk_inv = 0;
      defparam \u_if_test_cnt_reg[0] .en_inv = 0;
      defparam \u_if_test_cnt_reg[0] .sr_inv = 0;
    REG \u_if_test_cnt_reg[1]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06243|xy_net ), 
        .en(\ii06242|xy_net ), .qx(\u_if_test_cnt_reg[1]|qx_net ), .sr(
        dummy_4817_) );
      defparam \u_if_test_cnt_reg[1] .init = 0;
      defparam \u_if_test_cnt_reg[1] .sr_value = 0;
      defparam \u_if_test_cnt_reg[1] .always_en = 0;
      defparam \u_if_test_cnt_reg[1] .no_sr = 1;
      defparam \u_if_test_cnt_reg[1] .latch_mode = 0;
      defparam \u_if_test_cnt_reg[1] .sync_mode = 1;
      defparam \u_if_test_cnt_reg[1] .clk_inv = 0;
      defparam \u_if_test_cnt_reg[1] .en_inv = 0;
      defparam \u_if_test_cnt_reg[1] .sr_inv = 0;
    REG \u_if_test_cnt_reg[2]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06244|xy_net ), 
        .en(\ii06242|xy_net ), .qx(\u_if_test_cnt_reg[2]|qx_net ), .sr(
        dummy_4818_) );
      defparam \u_if_test_cnt_reg[2] .init = 0;
      defparam \u_if_test_cnt_reg[2] .sr_value = 0;
      defparam \u_if_test_cnt_reg[2] .always_en = 0;
      defparam \u_if_test_cnt_reg[2] .no_sr = 1;
      defparam \u_if_test_cnt_reg[2] .latch_mode = 0;
      defparam \u_if_test_cnt_reg[2] .sync_mode = 1;
      defparam \u_if_test_cnt_reg[2] .clk_inv = 0;
      defparam \u_if_test_cnt_reg[2] .en_inv = 0;
      defparam \u_if_test_cnt_reg[2] .sr_inv = 0;
    REG \u_if_test_cnt_reg[3]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06245|xy_net ), 
        .en(\ii06242|xy_net ), .qx(\u_if_test_cnt_reg[3]|qx_net ), .sr(
        dummy_4819_) );
      defparam \u_if_test_cnt_reg[3] .init = 0;
      defparam \u_if_test_cnt_reg[3] .sr_value = 0;
      defparam \u_if_test_cnt_reg[3] .always_en = 0;
      defparam \u_if_test_cnt_reg[3] .no_sr = 1;
      defparam \u_if_test_cnt_reg[3] .latch_mode = 0;
      defparam \u_if_test_cnt_reg[3] .sync_mode = 1;
      defparam \u_if_test_cnt_reg[3] .clk_inv = 0;
      defparam \u_if_test_cnt_reg[3] .en_inv = 0;
      defparam \u_if_test_cnt_reg[3] .sr_inv = 0;
    REG \u_if_test_cnt_reg[4]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06246|xy_net ), 
        .en(\ii06242|xy_net ), .qx(\u_if_test_cnt_reg[4]|qx_net ), .sr(
        dummy_4820_) );
      defparam \u_if_test_cnt_reg[4] .init = 0;
      defparam \u_if_test_cnt_reg[4] .sr_value = 0;
      defparam \u_if_test_cnt_reg[4] .always_en = 0;
      defparam \u_if_test_cnt_reg[4] .no_sr = 1;
      defparam \u_if_test_cnt_reg[4] .latch_mode = 0;
      defparam \u_if_test_cnt_reg[4] .sync_mode = 1;
      defparam \u_if_test_cnt_reg[4] .clk_inv = 0;
      defparam \u_if_test_cnt_reg[4] .en_inv = 0;
      defparam \u_if_test_cnt_reg[4] .sr_inv = 0;
    REG \u_if_test_cnt_reg[5]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06248|xy_net ), 
        .en(\ii06242|xy_net ), .qx(\u_if_test_cnt_reg[5]|qx_net ), .sr(
        dummy_4821_) );
      defparam \u_if_test_cnt_reg[5] .init = 0;
      defparam \u_if_test_cnt_reg[5] .sr_value = 0;
      defparam \u_if_test_cnt_reg[5] .always_en = 0;
      defparam \u_if_test_cnt_reg[5] .no_sr = 1;
      defparam \u_if_test_cnt_reg[5] .latch_mode = 0;
      defparam \u_if_test_cnt_reg[5] .sync_mode = 1;
      defparam \u_if_test_cnt_reg[5] .clk_inv = 0;
      defparam \u_if_test_cnt_reg[5] .en_inv = 0;
      defparam \u_if_test_cnt_reg[5] .sr_inv = 0;
    REG \u_if_test_cnt_reg[6]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06250|xy_net ), 
        .en(\ii06242|xy_net ), .qx(\u_if_test_cnt_reg[6]|qx_net ), .sr(
        dummy_4822_) );
      defparam \u_if_test_cnt_reg[6] .init = 0;
      defparam \u_if_test_cnt_reg[6] .sr_value = 0;
      defparam \u_if_test_cnt_reg[6] .always_en = 0;
      defparam \u_if_test_cnt_reg[6] .no_sr = 1;
      defparam \u_if_test_cnt_reg[6] .latch_mode = 0;
      defparam \u_if_test_cnt_reg[6] .sync_mode = 1;
      defparam \u_if_test_cnt_reg[6] .clk_inv = 0;
      defparam \u_if_test_cnt_reg[6] .en_inv = 0;
      defparam \u_if_test_cnt_reg[6] .sr_inv = 0;
    REG \u_if_test_cnt_reg[7]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06251|xy_net ), 
        .en(\ii06242|xy_net ), .qx(\u_if_test_cnt_reg[7]|qx_net ), .sr(
        dummy_4823_) );
      defparam \u_if_test_cnt_reg[7] .init = 0;
      defparam \u_if_test_cnt_reg[7] .sr_value = 0;
      defparam \u_if_test_cnt_reg[7] .always_en = 0;
      defparam \u_if_test_cnt_reg[7] .no_sr = 1;
      defparam \u_if_test_cnt_reg[7] .latch_mode = 0;
      defparam \u_if_test_cnt_reg[7] .sync_mode = 1;
      defparam \u_if_test_cnt_reg[7] .clk_inv = 0;
      defparam \u_if_test_cnt_reg[7] .en_inv = 0;
      defparam \u_if_test_cnt_reg[7] .sr_inv = 0;
    REG \u_if_test_cnt_reg[8]  ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06252|xy_net ), 
        .en(\ii06242|xy_net ), .qx(\u_if_test_cnt_reg[8]|qx_net ), .sr(
        dummy_4824_) );
      defparam \u_if_test_cnt_reg[8] .init = 0;
      defparam \u_if_test_cnt_reg[8] .sr_value = 0;
      defparam \u_if_test_cnt_reg[8] .always_en = 0;
      defparam \u_if_test_cnt_reg[8] .no_sr = 1;
      defparam \u_if_test_cnt_reg[8] .latch_mode = 0;
      defparam \u_if_test_cnt_reg[8] .sync_mode = 1;
      defparam \u_if_test_cnt_reg[8] .clk_inv = 0;
      defparam \u_if_test_cnt_reg[8] .en_inv = 0;
      defparam \u_if_test_cnt_reg[8] .sr_inv = 0;
    GBUF u_if_u_dbg_sift_u_gbuf_update ( .in(
        \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_update_net ), .out(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ) );
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06253|xy_net ), 
        .en(dummy_4825_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06255|xy_net ), .en(dummy_4826_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06256|xy_net ), .en(dummy_4827_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06257|xy_net ), .en(dummy_4828_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06258|xy_net ), .en(dummy_4829_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06259|xy_net ), .en(dummy_4830_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06260|xy_net ), .en(dummy_4831_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06261|xy_net ), .en(dummy_4832_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06262|xy_net ), .en(dummy_4833_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06263|xy_net ), .en(dummy_4834_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06264|xy_net ), .en(dummy_4835_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06265|xy_net ), 
        .en(dummy_4836_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06266|xy_net ), .en(dummy_4837_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06267|xy_net ), .en(dummy_4838_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06268|xy_net ), .en(dummy_4839_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06269|xy_net ), .en(dummy_4840_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06270|xy_net ), .en(dummy_4841_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06271|xy_net ), .en(dummy_4842_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06272|xy_net ), .en(dummy_4843_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06273|xy_net ), .en(dummy_4844_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06274|xy_net ), .en(dummy_4845_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06275|xy_net ), .en(dummy_4846_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06276|xy_net ), 
        .en(dummy_4847_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06277|xy_net ), .en(dummy_4848_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06278|xy_net ), .en(dummy_4849_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06279|xy_net ), .en(dummy_4850_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06280|xy_net ), .en(dummy_4851_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06281|xy_net ), .en(dummy_4852_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06282|xy_net ), .en(dummy_4853_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06283|xy_net ), .en(dummy_4854_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06284|xy_net ), .en(dummy_4855_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06285|xy_net ), .en(dummy_4856_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06286|xy_net ), 
        .en(dummy_4857_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06287|xy_net ), 
        .en(dummy_4858_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06288|xy_net ), 
        .en(dummy_4859_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06289|xy_net ), 
        .en(dummy_4860_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06290|xy_net ), 
        .en(dummy_4861_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06291|xy_net ), 
        .en(dummy_4862_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06292|xy_net ), 
        .en(dummy_4863_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9] .sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg|qx_net ), 
        .en(dummy_4864_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sr_value = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06300|xy_net ), 
        .en(dummy_4865_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.sr_value = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg|qx_net ), 
        .en(dummy_4866_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.sr_value = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06301|xy_net ), 
        .en(dummy_4867_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.sr_value = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06253|xy_net ), 
        .en(dummy_4868_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0] .sr_value = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0] .sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06302|xy_net ), 
        .en(dummy_4869_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.sr_value = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06304|xy_net ), .en(dummy_4870_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06306|xy_net ), .en(dummy_4871_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06308|xy_net ), .en(dummy_4872_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06310|xy_net ), .en(dummy_4873_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06312|xy_net ), .en(dummy_4874_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06314|xy_net ), .en(dummy_4875_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06316|xy_net ), .en(dummy_4876_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06318|xy_net ), .en(dummy_4877_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06320|xy_net ), .en(dummy_4878_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06322|xy_net ), .en(dummy_4879_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06324|xy_net ), .en(dummy_4880_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06326|xy_net ), .en(dummy_4881_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06328|xy_net ), .en(dummy_4882_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06330|xy_net ), .en(dummy_4883_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06332|xy_net ), .en(dummy_4884_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06334|xy_net ), .en(dummy_4885_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06336|xy_net ), .en(dummy_4886_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06338|xy_net ), .en(dummy_4887_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06340|xy_net ), .en(dummy_4888_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06342|xy_net ), .en(dummy_4889_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06344|xy_net ), .en(dummy_4890_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06346|xy_net ), .en(dummy_4891_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06348|xy_net ), .en(dummy_4892_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06350|xy_net ), .en(dummy_4893_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06352|xy_net ), .en(dummy_4894_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06354|xy_net ), .en(dummy_4895_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06356|xy_net ), .en(dummy_4896_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06358|xy_net ), .en(dummy_4897_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06360|xy_net ), .en(dummy_4898_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06362|xy_net ), .en(dummy_4899_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06364|xy_net ), .en(dummy_4900_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06366|xy_net ), .en(dummy_4901_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06368|xy_net ), .en(dummy_4902_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06370|xy_net ), .en(dummy_4903_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06372|xy_net ), .en(dummy_4904_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06374|xy_net ), .en(dummy_4905_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06376|xy_net ), .en(dummy_4906_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06378|xy_net ), .en(dummy_4907_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06380|xy_net ), .en(dummy_4908_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06383|xy_net ), .en(dummy_4909_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06386|xy_net ), .en(dummy_4910_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06389|xy_net ), .en(dummy_4911_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06390|xy_net ), .en(dummy_4912_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06391|xy_net ), .en(dummy_4913_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06303|xy_net ), .en(dummy_4914_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06305|xy_net ), .en(dummy_4915_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06307|xy_net ), .en(dummy_4916_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06309|xy_net ), .en(dummy_4917_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06311|xy_net ), .en(dummy_4918_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06313|xy_net ), .en(dummy_4919_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06315|xy_net ), .en(dummy_4920_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06317|xy_net ), .en(dummy_4921_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06319|xy_net ), .en(dummy_4922_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06321|xy_net ), .en(dummy_4923_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06323|xy_net ), .en(dummy_4924_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06325|xy_net ), .en(dummy_4925_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06327|xy_net ), .en(dummy_4926_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06329|xy_net ), .en(dummy_4927_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06331|xy_net ), .en(dummy_4928_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06333|xy_net ), .en(dummy_4929_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06335|xy_net ), .en(dummy_4930_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06337|xy_net ), .en(dummy_4931_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06339|xy_net ), .en(dummy_4932_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06341|xy_net ), .en(dummy_4933_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06343|xy_net ), .en(dummy_4934_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06345|xy_net ), .en(dummy_4935_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06347|xy_net ), .en(dummy_4936_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06349|xy_net ), .en(dummy_4937_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06351|xy_net ), .en(dummy_4938_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06353|xy_net ), .en(dummy_4939_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06355|xy_net ), .en(dummy_4940_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06357|xy_net ), .en(dummy_4941_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06359|xy_net ), .en(dummy_4942_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06361|xy_net ), .en(dummy_4943_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06363|xy_net ), .en(dummy_4944_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06365|xy_net ), .en(dummy_4945_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06367|xy_net ), .en(dummy_4946_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06369|xy_net ), .en(dummy_4947_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06371|xy_net ), .en(dummy_4948_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06373|xy_net ), .en(dummy_4949_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06375|xy_net ), .en(dummy_4950_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06377|xy_net ), .en(dummy_4951_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06379|xy_net ), .en(dummy_4952_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06393|xy_net ), .en(dummy_4953_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06395|xy_net ), .en(dummy_4954_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06397|xy_net ), .en(dummy_4955_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06398|xy_net ), .en(dummy_4956_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3] .sr_inv = 1;
    REG 
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06399|xy_net ), .en(dummy_4957_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0] .sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]|qx_net ), 
        .en(dummy_4958_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sr_value = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]|qx_net ), 
        .en(dummy_4959_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.sr_value = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06400|xy_net ), 
        .en(dummy_4960_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.sr_value = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg|qx_net ), 
        .en(dummy_4961_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg|qx_net ), 
        .en(dummy_4962_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg|qx_net ), 
        .en(dummy_4963_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1] .sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06403|xy_net ), 
        .en(dummy_4964_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.sr_value = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06405|xy_net ), 
        .en(dummy_4965_), .qx(\u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg|qx_net ), 
        .sr(\ii06404|xy_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.sr_value = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.sr_inv = 0;
    REG u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg|qx_net ), .en(dummy_4966_), 
        .qx(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ), .sr(
        \ii06404|xy_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.sr_value = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_tdi_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0]|qx_net ), .sr(
        dummy_4967_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10]|qx_net ), .sr(
        dummy_4968_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11]|qx_net ), .sr(
        dummy_4969_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12]|qx_net ), .sr(
        dummy_4970_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13]|qx_net ), .sr(
        dummy_4971_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14]|qx_net ), .sr(
        dummy_4972_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15]|qx_net ), .sr(
        dummy_4973_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16]|qx_net ), .sr(
        dummy_4974_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17]|qx_net ), .sr(
        dummy_4975_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18]|qx_net ), .sr(
        dummy_4976_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19]|qx_net ), .sr(
        dummy_4977_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1]|qx_net ), .sr(
        dummy_4978_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20]|qx_net ), .sr(
        dummy_4979_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21]|qx_net ), .sr(
        dummy_4980_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22]|qx_net ), .sr(
        dummy_4981_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23]|qx_net ), .sr(
        dummy_4982_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24]|qx_net ), .sr(
        dummy_4983_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25]|qx_net ), .sr(
        dummy_4984_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26]|qx_net ), .sr(
        dummy_4985_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27]|qx_net ), .sr(
        dummy_4986_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28]|qx_net ), .sr(
        dummy_4987_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29]|qx_net ), .sr(
        dummy_4988_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2]|qx_net ), .sr(
        dummy_4989_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30]|qx_net ), .sr(
        dummy_4990_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31]|qx_net ), .sr(
        dummy_4991_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32]|qx_net ), .sr(
        dummy_4992_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33]|qx_net ), .sr(
        dummy_4993_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34]|qx_net ), .sr(
        dummy_4994_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35]|qx_net ), .sr(
        dummy_4995_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36]|qx_net ), .sr(
        dummy_4996_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37]|qx_net ), .sr(
        dummy_4997_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38]|qx_net ), .sr(
        dummy_4998_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39]|qx_net ), .sr(
        dummy_4999_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3]|qx_net ), .sr(
        dummy_5000_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40]|qx_net ), .sr(
        dummy_5001_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41]|qx_net ), .sr(
        dummy_5002_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42]|qx_net ), .sr(
        dummy_5003_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43]|qx_net ), .sr(
        dummy_5004_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44]|qx_net ), .sr(
        dummy_5005_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45]|qx_net ), .sr(
        dummy_5006_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46]|qx_net ), .sr(
        dummy_5007_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47]|qx_net ), .sr(
        dummy_5008_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48]|qx_net ), .sr(
        dummy_5009_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49]|qx_net ), .sr(
        dummy_5010_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4]|qx_net ), .sr(
        dummy_5011_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50]|qx_net ), .sr(
        dummy_5012_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51]|qx_net ), .sr(
        dummy_5013_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52]|qx_net ), .sr(
        dummy_5014_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53]|qx_net ), .sr(
        dummy_5015_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54]|qx_net ), .sr(
        dummy_5016_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55]|qx_net ), .sr(
        dummy_5017_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56]|qx_net ), .sr(
        dummy_5018_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57]|qx_net ), .sr(
        dummy_5019_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58]|qx_net ), .sr(
        dummy_5020_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59]|qx_net ), .sr(
        dummy_5021_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5]|qx_net ), .sr(
        dummy_5022_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60]|qx_net ), .sr(
        dummy_5023_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61]|qx_net ), .sr(
        dummy_5024_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62]|qx_net ), .sr(
        dummy_5025_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63]|qx_net ), .sr(
        dummy_5026_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64]|qx_net ), .sr(
        dummy_5027_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65]|qx_net ), .sr(
        dummy_5028_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66]|qx_net ), .sr(
        dummy_5029_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67]|qx_net ), .sr(
        dummy_5030_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68]|qx_net ), .sr(
        dummy_5031_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69]|qx_net ), .sr(
        dummy_5032_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6]|qx_net ), .sr(
        dummy_5033_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70]|qx_net ), .sr(
        dummy_5034_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71]|qx_net ), .sr(
        dummy_5035_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72]|qx_net ), .sr(
        dummy_5036_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73]|qx_net ), .sr(
        dummy_5037_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74]|qx_net ), .sr(
        dummy_5038_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75]|qx_net ), .sr(
        dummy_5039_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76]|qx_net ), .sr(
        dummy_5040_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77]|qx_net ), .sr(
        dummy_5041_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78]|qx_net ), .sr(
        dummy_5042_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79]|qx_net ), .sr(
        dummy_5043_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7]|qx_net ), .sr(
        dummy_5044_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80]|qx_net ), .sr(
        dummy_5045_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81]|qx_net ), .sr(
        dummy_5046_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8]|qx_net ), .sr(
        dummy_5047_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8]|qx_net ), .en(
        \ii06406|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9]|qx_net ), .sr(
        dummy_5048_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0]|qx_net ), .en(
        dummy_5049_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0]|qx_net ), .sr(
        dummy_5050_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10]|qx_net ), .en(
        dummy_5051_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10]|qx_net ), .sr(
        dummy_5052_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11]|qx_net ), .en(
        dummy_5053_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11]|qx_net ), .sr(
        dummy_5054_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12]|qx_net ), .en(
        dummy_5055_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12]|qx_net ), .sr(
        dummy_5056_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13]|qx_net ), .en(
        dummy_5057_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13]|qx_net ), .sr(
        dummy_5058_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14]|qx_net ), .en(
        dummy_5059_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14]|qx_net ), .sr(
        dummy_5060_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15]|qx_net ), .en(
        dummy_5061_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15]|qx_net ), .sr(
        dummy_5062_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16]|qx_net ), .en(
        dummy_5063_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16]|qx_net ), .sr(
        dummy_5064_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17]|qx_net ), .en(
        dummy_5065_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17]|qx_net ), .sr(
        dummy_5066_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18]|qx_net ), .en(
        dummy_5067_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18]|qx_net ), .sr(
        dummy_5068_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19]|qx_net ), .en(
        dummy_5069_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19]|qx_net ), .sr(
        dummy_5070_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1]|qx_net ), .en(
        dummy_5071_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1]|qx_net ), .sr(
        dummy_5072_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20]|qx_net ), .en(
        dummy_5073_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20]|qx_net ), .sr(
        dummy_5074_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21]|qx_net ), .en(
        dummy_5075_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21]|qx_net ), .sr(
        dummy_5076_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22]|qx_net ), .en(
        dummy_5077_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22]|qx_net ), .sr(
        dummy_5078_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23]|qx_net ), .en(
        dummy_5079_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23]|qx_net ), .sr(
        dummy_5080_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24]|qx_net ), .en(
        dummy_5081_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24]|qx_net ), .sr(
        dummy_5082_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25]|qx_net ), .en(
        dummy_5083_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25]|qx_net ), .sr(
        dummy_5084_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26]|qx_net ), .en(
        dummy_5085_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26]|qx_net ), .sr(
        dummy_5086_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27]|qx_net ), .en(
        dummy_5087_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27]|qx_net ), .sr(
        dummy_5088_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28]|qx_net ), .en(
        dummy_5089_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28]|qx_net ), .sr(
        dummy_5090_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29]|qx_net ), .en(
        dummy_5091_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29]|qx_net ), .sr(
        dummy_5092_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2]|qx_net ), .en(
        dummy_5093_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2]|qx_net ), .sr(
        dummy_5094_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30]|qx_net ), .en(
        dummy_5095_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30]|qx_net ), .sr(
        dummy_5096_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31]|qx_net ), .en(
        dummy_5097_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31]|qx_net ), .sr(
        dummy_5098_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32]|qx_net ), .en(
        dummy_5099_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32]|qx_net ), .sr(
        dummy_5100_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33]|qx_net ), .en(
        dummy_5101_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33]|qx_net ), .sr(
        dummy_5102_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34]|qx_net ), .en(
        dummy_5103_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34]|qx_net ), .sr(
        dummy_5104_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35]|qx_net ), .en(
        dummy_5105_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35]|qx_net ), .sr(
        dummy_5106_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36]|qx_net ), .en(
        dummy_5107_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36]|qx_net ), .sr(
        dummy_5108_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37]|qx_net ), .en(
        dummy_5109_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37]|qx_net ), .sr(
        dummy_5110_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38]|qx_net ), .en(
        dummy_5111_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38]|qx_net ), .sr(
        dummy_5112_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39]|qx_net ), .en(
        dummy_5113_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39]|qx_net ), .sr(
        dummy_5114_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3]|qx_net ), .en(
        dummy_5115_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3]|qx_net ), .sr(
        dummy_5116_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40]|qx_net ), .en(
        dummy_5117_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40]|qx_net ), .sr(
        dummy_5118_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41]|qx_net ), .en(
        dummy_5119_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41]|qx_net ), .sr(
        dummy_5120_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42]|qx_net ), .en(
        dummy_5121_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42]|qx_net ), .sr(
        dummy_5122_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43]|qx_net ), .en(
        dummy_5123_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43]|qx_net ), .sr(
        dummy_5124_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44]|qx_net ), .en(
        dummy_5125_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44]|qx_net ), .sr(
        dummy_5126_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45]|qx_net ), .en(
        dummy_5127_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45]|qx_net ), .sr(
        dummy_5128_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46]|qx_net ), .en(
        dummy_5129_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46]|qx_net ), .sr(
        dummy_5130_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47]|qx_net ), .en(
        dummy_5131_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47]|qx_net ), .sr(
        dummy_5132_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48]|qx_net ), .en(
        dummy_5133_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48]|qx_net ), .sr(
        dummy_5134_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49]|qx_net ), .en(
        dummy_5135_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49]|qx_net ), .sr(
        dummy_5136_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4]|qx_net ), .en(
        dummy_5137_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4]|qx_net ), .sr(
        dummy_5138_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50]|qx_net ), .en(
        dummy_5139_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50]|qx_net ), .sr(
        dummy_5140_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51]|qx_net ), .en(
        dummy_5141_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51]|qx_net ), .sr(
        dummy_5142_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52]|qx_net ), .en(
        dummy_5143_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52]|qx_net ), .sr(
        dummy_5144_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53]|qx_net ), .en(
        dummy_5145_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53]|qx_net ), .sr(
        dummy_5146_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54]|qx_net ), .en(
        dummy_5147_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54]|qx_net ), .sr(
        dummy_5148_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55]|qx_net ), .en(
        dummy_5149_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55]|qx_net ), .sr(
        dummy_5150_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56]|qx_net ), .en(
        dummy_5151_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56]|qx_net ), .sr(
        dummy_5152_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57]|qx_net ), .en(
        dummy_5153_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57]|qx_net ), .sr(
        dummy_5154_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58]|qx_net ), .en(
        dummy_5155_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58]|qx_net ), .sr(
        dummy_5156_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59]|qx_net ), .en(
        dummy_5157_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59]|qx_net ), .sr(
        dummy_5158_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5]|qx_net ), .en(
        dummy_5159_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5]|qx_net ), .sr(
        dummy_5160_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60]|qx_net ), .en(
        dummy_5161_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60]|qx_net ), .sr(
        dummy_5162_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61]|qx_net ), .en(
        dummy_5163_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61]|qx_net ), .sr(
        dummy_5164_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62]|qx_net ), .en(
        dummy_5165_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62]|qx_net ), .sr(
        dummy_5166_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63]|qx_net ), .en(
        dummy_5167_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63]|qx_net ), .sr(
        dummy_5168_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64]|qx_net ), .en(
        dummy_5169_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64]|qx_net ), .sr(
        dummy_5170_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65]|qx_net ), .en(
        dummy_5171_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65]|qx_net ), .sr(
        dummy_5172_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66]|qx_net ), .en(
        dummy_5173_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66]|qx_net ), .sr(
        dummy_5174_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67]|qx_net ), .en(
        dummy_5175_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67]|qx_net ), .sr(
        dummy_5176_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68]|qx_net ), .en(
        dummy_5177_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68]|qx_net ), .sr(
        dummy_5178_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69]|qx_net ), .en(
        dummy_5179_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69]|qx_net ), .sr(
        dummy_5180_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6]|qx_net ), .en(
        dummy_5181_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6]|qx_net ), .sr(
        dummy_5182_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70]|qx_net ), .en(
        dummy_5183_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70]|qx_net ), .sr(
        dummy_5184_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71]|qx_net ), .en(
        dummy_5185_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71]|qx_net ), .sr(
        dummy_5186_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72]|qx_net ), .en(
        dummy_5187_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72]|qx_net ), .sr(
        dummy_5188_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73]|qx_net ), .en(
        dummy_5189_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73]|qx_net ), .sr(
        dummy_5190_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74]|qx_net ), .en(
        dummy_5191_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74]|qx_net ), .sr(
        dummy_5192_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75]|qx_net ), .en(
        dummy_5193_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75]|qx_net ), .sr(
        dummy_5194_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76]|qx_net ), .en(
        dummy_5195_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76]|qx_net ), .sr(
        dummy_5196_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77]|qx_net ), .en(
        dummy_5197_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77]|qx_net ), .sr(
        dummy_5198_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78]|qx_net ), .en(
        dummy_5199_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78]|qx_net ), .sr(
        dummy_5200_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79]|qx_net ), .en(
        dummy_5201_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79]|qx_net ), .sr(
        dummy_5202_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7]|qx_net ), .en(
        dummy_5203_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7]|qx_net ), .sr(
        dummy_5204_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80]|qx_net ), .en(
        dummy_5205_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80]|qx_net ), .sr(
        dummy_5206_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81]|qx_net ), .en(
        dummy_5207_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81]|qx_net ), .sr(
        dummy_5208_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8]|qx_net ), .en(
        dummy_5209_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8]|qx_net ), .sr(
        dummy_5210_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9]|qx_net ), .en(
        dummy_5211_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9]|qx_net ), .sr(
        dummy_5212_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06407|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0]|qx_net ), .sr(
        dummy_5213_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06409|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10]|qx_net ), .sr(
        dummy_5214_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06410|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11]|qx_net ), .sr(
        dummy_5215_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06411|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12]|qx_net ), .sr(
        dummy_5216_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06412|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13]|qx_net ), .sr(
        dummy_5217_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06413|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14]|qx_net ), .sr(
        dummy_5218_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06414|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15]|qx_net ), .sr(
        dummy_5219_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06415|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16]|qx_net ), .sr(
        dummy_5220_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06416|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17]|qx_net ), .sr(
        dummy_5221_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06417|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18]|qx_net ), .sr(
        dummy_5222_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06418|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19]|qx_net ), .sr(
        dummy_5223_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06419|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1]|qx_net ), .sr(
        dummy_5224_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06420|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20]|qx_net ), .sr(
        dummy_5225_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06421|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21]|qx_net ), .sr(
        dummy_5226_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06422|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22]|qx_net ), .sr(
        dummy_5227_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06423|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23]|qx_net ), .sr(
        dummy_5228_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06424|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24]|qx_net ), .sr(
        dummy_5229_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06425|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25]|qx_net ), .sr(
        dummy_5230_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06426|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26]|qx_net ), .sr(
        dummy_5231_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06427|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27]|qx_net ), .sr(
        dummy_5232_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06428|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28]|qx_net ), .sr(
        dummy_5233_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06429|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29]|qx_net ), .sr(
        dummy_5234_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06430|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2]|qx_net ), .sr(
        dummy_5235_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06431|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30]|qx_net ), .sr(
        dummy_5236_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06432|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31]|qx_net ), .sr(
        dummy_5237_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06433|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32]|qx_net ), .sr(
        dummy_5238_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06434|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33]|qx_net ), .sr(
        dummy_5239_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06435|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34]|qx_net ), .sr(
        dummy_5240_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06436|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35]|qx_net ), .sr(
        dummy_5241_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06437|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36]|qx_net ), .sr(
        dummy_5242_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06438|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37]|qx_net ), .sr(
        dummy_5243_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06439|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38]|qx_net ), .sr(
        dummy_5244_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06440|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3]|qx_net ), .sr(
        dummy_5245_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06441|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4]|qx_net ), .sr(
        dummy_5246_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06442|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5]|qx_net ), .sr(
        dummy_5247_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06443|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6]|qx_net ), .sr(
        dummy_5248_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06444|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7]|qx_net ), .sr(
        dummy_5249_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06445|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8]|qx_net ), .sr(
        dummy_5250_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06446|xy_net ), .en(
        \ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9]|qx_net ), .sr(
        dummy_5251_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_tdi_net ), .en(
        \ii06447|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0]|qx_net ), .sr(
        dummy_5252_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0]|qx_net ), .en(
        \ii06447|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1]|qx_net ), .sr(
        dummy_5253_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1]|qx_net ), .en(
        \ii06447|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2]|qx_net ), .sr(
        dummy_5254_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2]|qx_net ), .en(
        \ii06447|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3]|qx_net ), .sr(
        dummy_5255_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3]|qx_net ), .en(
        \ii06447|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4]|qx_net ), .sr(
        dummy_5256_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4]|qx_net ), .en(
        \ii06447|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5]|qx_net ), .sr(
        dummy_5257_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5]|qx_net ), .en(
        \ii06447|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6]|qx_net ), .sr(
        dummy_5258_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6]|qx_net ), .en(
        \ii06447|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7]|qx_net ), .sr(
        dummy_5259_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7]|qx_net ), .en(
        \ii06447|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8]|qx_net ), .sr(
        dummy_5260_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8]|qx_net ), .en(
        \ii06447|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9]|qx_net ), .sr(
        dummy_5261_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0]|qx_net ), .en(
        dummy_5262_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0]|qx_net ), .sr(
        dummy_5263_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1]|qx_net ), .en(
        dummy_5264_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1]|qx_net ), .sr(
        dummy_5265_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2]|qx_net ), .en(
        dummy_5266_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2]|qx_net ), .sr(
        dummy_5267_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3]|qx_net ), .en(
        dummy_5268_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3]|qx_net ), .sr(
        dummy_5269_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4]|qx_net ), .en(
        dummy_5270_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4]|qx_net ), .sr(
        dummy_5271_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5]|qx_net ), .en(
        dummy_5272_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5]|qx_net ), .sr(
        dummy_5273_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6]|qx_net ), .en(
        dummy_5274_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6]|qx_net ), .sr(
        dummy_5275_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7]|qx_net ), .en(
        dummy_5276_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7]|qx_net ), .sr(
        dummy_5277_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8]|qx_net ), .en(
        dummy_5278_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8]|qx_net ), .sr(
        dummy_5279_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9]|qx_net ), .en(
        dummy_5280_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9]|qx_net ), .sr(
        dummy_5281_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06448|xy_net ), .en(
        \ii06449|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0]|qx_net ), .sr(
        dummy_5282_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06450|xy_net ), .en(
        \ii06449|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10]|qx_net ), .sr(
        dummy_5283_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06451|xy_net ), .en(
        \ii06449|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11]|qx_net ), .sr(
        dummy_5284_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06452|xy_net ), .en(
        \ii06449|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1]|qx_net ), .sr(
        dummy_5285_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06453|xy_net ), .en(
        \ii06449|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2]|qx_net ), .sr(
        dummy_5286_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06454|xy_net ), .en(
        \ii06449|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3]|qx_net ), .sr(
        dummy_5287_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06455|xy_net ), .en(
        \ii06449|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4]|qx_net ), .sr(
        dummy_5288_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06456|xy_net ), .en(
        \ii06449|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5]|qx_net ), .sr(
        dummy_5289_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06457|xy_net ), .en(
        \ii06449|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6]|qx_net ), .sr(
        dummy_5290_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06458|xy_net ), .en(
        \ii06449|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7]|qx_net ), .sr(
        dummy_5291_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06459|xy_net ), .en(
        \ii06449|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8]|qx_net ), .sr(
        dummy_5292_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(\ii06460|xy_net ), .en(
        \ii06449|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9]|qx_net ), .sr(
        dummy_5293_) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9] .sr_inv = 0;
    EMB18K u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0 ( 
        .addra( { \GND_0_inst|Y_net , \GND_0_inst|Y_net , \GND_0_inst|Y_net , 
        \GND_0_inst|Y_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net 
         } ), .addrb( { \GND_0_inst|Y_net , \GND_0_inst|Y_net , 
        \GND_0_inst|Y_net , \GND_0_inst|Y_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net 
         } ), .cea(\VCC_0_inst|Y_net ), .ceb(\VCC_0_inst|Y_net ), .clka(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .clkb(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .dia( { dummy_5294_, dummy_5295_, dummy_5296_, dummy_5297_, dummy_5298_, dummy_5299_, dummy_5300_, dummy_5301_, dummy_5302_, dummy_5303_, dummy_5304_, dummy_5305_, dummy_5306_, dummy_5307_, dummy_5308_, dummy_5309_, dummy_5310_, dummy_5311_, dummy_5312_, dummy_5313_, dummy_5314_, dummy_5315_, dummy_5316_, dummy_5317_, dummy_5318_, dummy_5319_, dummy_5320_, dummy_5321_, dummy_5322_, dummy_5323_, dummy_5324_, dummy_5325_, dummy_5326_, dummy_5327_, dummy_5328_, dummy_5329_, dummy_5330_, dummy_5331_, dummy_5332_, dummy_5333_, dummy_5334_, dummy_5335_, dummy_5336_, dummy_5337_, dummy_5338_, dummy_5339_, dummy_5340_, dummy_5341_, dummy_5342_, dummy_5343_, dummy_5344_, dummy_5345_, dummy_5346_, dummy_5347_, dummy_5348_, dummy_5349_, dummy_5350_, dummy_5351_, dummy_5352_, dummy_5353_, dummy_5354_, dummy_5355_, dummy_5356_, dummy_5357_
         } ), .dib( { dummy_5358_, dummy_5359_, dummy_5360_, dummy_5361_, dummy_5362_, dummy_5363_, dummy_5364_, dummy_5365_, dummy_5366_, dummy_5367_, dummy_5368_, dummy_5369_, dummy_5370_, dummy_5371_, dummy_5372_, dummy_5373_, dummy_5374_, dummy_5375_, dummy_5376_, dummy_5377_, dummy_5378_, dummy_5379_, dummy_5380_, dummy_5381_, dummy_5382_, dummy_5383_, dummy_5384_, dummy_5385_, dummy_5386_, dummy_5387_, dummy_5388_, dummy_5389_, dummy_5390_, dummy_5391_, dummy_5392_, dummy_5393_, dummy_5394_, dummy_5395_, dummy_5396_, dummy_5397_, dummy_5398_, dummy_5399_, dummy_5400_, dummy_5401_, dummy_5402_, dummy_5403_, dummy_5404_, dummy_5405_, dummy_5406_, dummy_5407_, dummy_5408_, 
        \u_if_t_data7_reg[1]|qx_net , \u_if_t_data7_reg[0]|qx_net , 
        \u_if_t_data8_reg[7]|qx_net , \u_if_t_data8_reg[6]|qx_net , 
        \u_if_t_data8_reg[5]|qx_net , \u_if_t_data8_reg[4]|qx_net , 
        \u_if_t_data8_reg[3]|qx_net , \u_if_t_data8_reg[2]|qx_net , 
        \u_if_t_data8_reg[1]|qx_net , \u_if_t_data8_reg[0]|qx_net , 
        \u_if_T_S_reg[2]|qx_net , \u_if_T_S_reg[1]|qx_net , 
        \u_if_T_S_reg[0]|qx_net  } ), .dipa( { dummy_5409_, dummy_5410_, dummy_5411_, dummy_5412_, dummy_5413_, dummy_5414_, dummy_5415_, dummy_5416_
         } ), .dipb( { dummy_5417_, dummy_5418_, dummy_5419_, dummy_5420_, dummy_5421_, dummy_5422_, dummy_5423_, dummy_5424_
         } ), .doa( { dummy_5425_, dummy_5426_, dummy_5427_, dummy_5428_, dummy_5429_, dummy_5430_, dummy_5431_, dummy_5432_, dummy_5433_, dummy_5434_, dummy_5435_, dummy_5436_, dummy_5437_, dummy_5438_, dummy_5439_, dummy_5440_, dummy_5441_, dummy_5442_, dummy_5443_, dummy_5444_, dummy_5445_, dummy_5446_, dummy_5447_, dummy_5448_, dummy_5449_, dummy_5450_, dummy_5451_, dummy_5452_, dummy_5453_, dummy_5454_, dummy_5455_, dummy_5456_, dummy_5457_, dummy_5458_, dummy_5459_, dummy_5460_, dummy_5461_, dummy_5462_, dummy_5463_, dummy_5464_, dummy_5465_, dummy_5466_, dummy_5467_, dummy_5468_, dummy_5469_, dummy_5470_, dummy_5471_, dummy_5472_, dummy_5473_, dummy_5474_, dummy_5475_, 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[12]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[11]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[10]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[9]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[8]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[7]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[6]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[5]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[4]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[3]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[2]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[1]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[0]_net 
         } ), .dob( { dummy_5476_, dummy_5477_, dummy_5478_, dummy_5479_, dummy_5480_, dummy_5481_, dummy_5482_, dummy_5483_, dummy_5484_, dummy_5485_, dummy_5486_, dummy_5487_, dummy_5488_, dummy_5489_, dummy_5490_, dummy_5491_, dummy_5492_, dummy_5493_, dummy_5494_, dummy_5495_, dummy_5496_, dummy_5497_, dummy_5498_, dummy_5499_, dummy_5500_, dummy_5501_, dummy_5502_, dummy_5503_, dummy_5504_, dummy_5505_, dummy_5506_, dummy_5507_
         } ), .dopa( { dummy_5508_, dummy_5509_, dummy_5510_, dummy_5511_, dummy_5512_, dummy_5513_, dummy_5514_, dummy_5515_
         } ), .dopb( { dummy_5516_, dummy_5517_, dummy_5518_, dummy_5519_ } ), 
        .eccindberr(\GND_0_inst|Y_net ), .eccinsberr(\GND_0_inst|Y_net ), 
        .eccoutdberr(dummy_5520_), .eccoutsberr(dummy_5521_), .eccreadaddr( { dummy_5522_, dummy_5523_, dummy_5524_, dummy_5525_, dummy_5526_, dummy_5527_, dummy_5528_, dummy_5529_
         } ), .regcea(dummy_5530_), .regceb(dummy_5531_), .regsra(dummy_5532_), 
        .regsrb(dummy_5533_), .wea( { \GND_0_inst|Y_net , \GND_0_inst|Y_net , 
        \GND_0_inst|Y_net , \GND_0_inst|Y_net  } ), .web( { 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  } ) );
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.eccreaden = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.eccwriteen = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.outreg_a = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.outreg_b = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.writemode_a = "write_first";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.writemode_b = "write_first";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.width_a = 18;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.width_b = 18;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.clka_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.clkb_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.extension_mode = "power";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.rammode = "sdp";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.use_parity = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.emb5k_1_init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.emb5k_2_init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.emb5k_3_init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.emb5k_4_init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_0a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_0b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_0c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_0d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_0e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_0f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_1a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_1b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_1c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_1d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_1e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_1f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_2a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_2b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_2c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_2d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_2e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_2f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_3a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_3b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_3c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_3d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_3e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.init_3f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.initp_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.initp_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.initp_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.initp_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.initp_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.initp_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.initp_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.initp_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    EMB18K u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1 ( 
        .addra( { \GND_0_inst|Y_net , \GND_0_inst|Y_net , \GND_0_inst|Y_net , 
        \GND_0_inst|Y_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net 
         } ), .addrb( { \GND_0_inst|Y_net , \GND_0_inst|Y_net , 
        \GND_0_inst|Y_net , \GND_0_inst|Y_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net 
         } ), .cea(\VCC_0_inst|Y_net ), .ceb(\VCC_0_inst|Y_net ), .clka(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .clkb(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .dia( { dummy_5534_, dummy_5535_, dummy_5536_, dummy_5537_, dummy_5538_, dummy_5539_, dummy_5540_, dummy_5541_, dummy_5542_, dummy_5543_, dummy_5544_, dummy_5545_, dummy_5546_, dummy_5547_, dummy_5548_, dummy_5549_, dummy_5550_, dummy_5551_, dummy_5552_, dummy_5553_, dummy_5554_, dummy_5555_, dummy_5556_, dummy_5557_, dummy_5558_, dummy_5559_, dummy_5560_, dummy_5561_, dummy_5562_, dummy_5563_, dummy_5564_, dummy_5565_, dummy_5566_, dummy_5567_, dummy_5568_, dummy_5569_, dummy_5570_, dummy_5571_, dummy_5572_, dummy_5573_, dummy_5574_, dummy_5575_, dummy_5576_, dummy_5577_, dummy_5578_, dummy_5579_, dummy_5580_, dummy_5581_, dummy_5582_, dummy_5583_, dummy_5584_, dummy_5585_, dummy_5586_, dummy_5587_, dummy_5588_, dummy_5589_, dummy_5590_, dummy_5591_, dummy_5592_, dummy_5593_, dummy_5594_, dummy_5595_, dummy_5596_, dummy_5597_
         } ), .dib( { dummy_5598_, dummy_5599_, dummy_5600_, dummy_5601_, dummy_5602_, dummy_5603_, dummy_5604_, dummy_5605_, dummy_5606_, dummy_5607_, dummy_5608_, dummy_5609_, dummy_5610_, dummy_5611_, dummy_5612_, dummy_5613_, dummy_5614_, dummy_5615_, dummy_5616_, dummy_5617_, dummy_5618_, dummy_5619_, dummy_5620_, dummy_5621_, dummy_5622_, dummy_5623_, dummy_5624_, dummy_5625_, dummy_5626_, dummy_5627_, dummy_5628_, dummy_5629_, dummy_5630_, dummy_5631_, dummy_5632_, dummy_5633_, dummy_5634_, dummy_5635_, dummy_5636_, dummy_5637_, dummy_5638_, dummy_5639_, dummy_5640_, dummy_5641_, dummy_5642_, dummy_5643_, dummy_5644_, dummy_5645_, dummy_5646_, dummy_5647_, dummy_5648_, 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[26]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[25]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net , \u_if_t_data7_reg[7]|qx_net , 
        \u_if_t_data7_reg[6]|qx_net , \u_if_t_data7_reg[5]|qx_net , 
        \u_if_t_data7_reg[4]|qx_net , \u_if_t_data7_reg[3]|qx_net , 
        \u_if_t_data7_reg[2]|qx_net  } ), .dipa( { dummy_5649_, dummy_5650_, dummy_5651_, dummy_5652_, dummy_5653_, dummy_5654_, dummy_5655_, dummy_5656_
         } ), .dipb( { dummy_5657_, dummy_5658_, dummy_5659_, dummy_5660_, dummy_5661_, dummy_5662_, dummy_5663_, dummy_5664_
         } ), .doa( { dummy_5665_, dummy_5666_, dummy_5667_, dummy_5668_, dummy_5669_, dummy_5670_, dummy_5671_, dummy_5672_, dummy_5673_, dummy_5674_, dummy_5675_, dummy_5676_, dummy_5677_, dummy_5678_, dummy_5679_, dummy_5680_, dummy_5681_, dummy_5682_, dummy_5683_, dummy_5684_, dummy_5685_, dummy_5686_, dummy_5687_, dummy_5688_, dummy_5689_, dummy_5690_, dummy_5691_, dummy_5692_, dummy_5693_, dummy_5694_, dummy_5695_, dummy_5696_, dummy_5697_, dummy_5698_, dummy_5699_, dummy_5700_, dummy_5701_, dummy_5702_, dummy_5703_, dummy_5704_, dummy_5705_, dummy_5706_, dummy_5707_, dummy_5708_, dummy_5709_, dummy_5710_, dummy_5711_, dummy_5712_, dummy_5713_, dummy_5714_, dummy_5715_, 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[12]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[11]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[10]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[9]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[8]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[7]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[6]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[5]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[4]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[3]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[2]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[1]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[0]_net 
         } ), .dob( { dummy_5716_, dummy_5717_, dummy_5718_, dummy_5719_, dummy_5720_, dummy_5721_, dummy_5722_, dummy_5723_, dummy_5724_, dummy_5725_, dummy_5726_, dummy_5727_, dummy_5728_, dummy_5729_, dummy_5730_, dummy_5731_, dummy_5732_, dummy_5733_, dummy_5734_, dummy_5735_, dummy_5736_, dummy_5737_, dummy_5738_, dummy_5739_, dummy_5740_, dummy_5741_, dummy_5742_, dummy_5743_, dummy_5744_, dummy_5745_, dummy_5746_, dummy_5747_
         } ), .dopa( { dummy_5748_, dummy_5749_, dummy_5750_, dummy_5751_, dummy_5752_, dummy_5753_, dummy_5754_, dummy_5755_
         } ), .dopb( { dummy_5756_, dummy_5757_, dummy_5758_, dummy_5759_ } ), 
        .eccindberr(\GND_0_inst|Y_net ), .eccinsberr(\GND_0_inst|Y_net ), 
        .eccoutdberr(dummy_5760_), .eccoutsberr(dummy_5761_), .eccreadaddr( { dummy_5762_, dummy_5763_, dummy_5764_, dummy_5765_, dummy_5766_, dummy_5767_, dummy_5768_, dummy_5769_
         } ), .regcea(dummy_5770_), .regceb(dummy_5771_), .regsra(dummy_5772_), 
        .regsrb(dummy_5773_), .wea( { \GND_0_inst|Y_net , \GND_0_inst|Y_net , 
        \GND_0_inst|Y_net , \GND_0_inst|Y_net  } ), .web( { 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  } ) );
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.eccreaden = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.eccwriteen = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.outreg_a = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.outreg_b = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.writemode_a = "write_first";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.writemode_b = "write_first";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.width_a = 18;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.width_b = 18;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.clka_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.clkb_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.extension_mode = "power";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.rammode = "sdp";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.use_parity = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.emb5k_1_init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.emb5k_2_init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.emb5k_3_init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.emb5k_4_init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_0a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_0b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_0c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_0d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_0e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_0f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_1a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_1b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_1c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_1d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_1e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_1f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_2a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_2b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_2c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_2d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_2e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_2f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_3a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_3b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_3c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_3d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_3e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.init_3f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.initp_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.initp_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.initp_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.initp_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.initp_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.initp_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.initp_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.initp_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    EMB18K u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2 ( 
        .addra( { \GND_0_inst|Y_net , \GND_0_inst|Y_net , \GND_0_inst|Y_net , 
        \GND_0_inst|Y_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net 
         } ), .addrb( { \GND_0_inst|Y_net , \GND_0_inst|Y_net , 
        \GND_0_inst|Y_net , \GND_0_inst|Y_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net 
         } ), .cea(\VCC_0_inst|Y_net ), .ceb(\VCC_0_inst|Y_net ), .clka(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .clkb(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .dia( { dummy_5774_, dummy_5775_, dummy_5776_, dummy_5777_, dummy_5778_, dummy_5779_, dummy_5780_, dummy_5781_, dummy_5782_, dummy_5783_, dummy_5784_, dummy_5785_, dummy_5786_, dummy_5787_, dummy_5788_, dummy_5789_, dummy_5790_, dummy_5791_, dummy_5792_, dummy_5793_, dummy_5794_, dummy_5795_, dummy_5796_, dummy_5797_, dummy_5798_, dummy_5799_, dummy_5800_, dummy_5801_, dummy_5802_, dummy_5803_, dummy_5804_, dummy_5805_, dummy_5806_, dummy_5807_, dummy_5808_, dummy_5809_, dummy_5810_, dummy_5811_, dummy_5812_, dummy_5813_, dummy_5814_, dummy_5815_, dummy_5816_, dummy_5817_, dummy_5818_, dummy_5819_, dummy_5820_, dummy_5821_, dummy_5822_, dummy_5823_, dummy_5824_, dummy_5825_, dummy_5826_, dummy_5827_, dummy_5828_, dummy_5829_, dummy_5830_, dummy_5831_, dummy_5832_, dummy_5833_, dummy_5834_, dummy_5835_, dummy_5836_, dummy_5837_
         } ), .dib( { dummy_5838_, dummy_5839_, dummy_5840_, dummy_5841_, dummy_5842_, dummy_5843_, dummy_5844_, dummy_5845_, dummy_5846_, dummy_5847_, dummy_5848_, dummy_5849_, dummy_5850_, dummy_5851_, dummy_5852_, dummy_5853_, dummy_5854_, dummy_5855_, dummy_5856_, dummy_5857_, dummy_5858_, dummy_5859_, dummy_5860_, dummy_5861_, dummy_5862_, dummy_5863_, dummy_5864_, dummy_5865_, dummy_5866_, dummy_5867_, dummy_5868_, dummy_5869_, dummy_5870_, dummy_5871_, dummy_5872_, dummy_5873_, dummy_5874_, dummy_5875_, dummy_5876_, dummy_5877_, dummy_5878_, dummy_5879_, dummy_5880_, dummy_5881_, dummy_5882_, dummy_5883_, dummy_5884_, dummy_5885_, dummy_5886_, dummy_5887_, dummy_5888_, 
        \u_if_fdma_wareq_reg|qx_net , \u_FDMA_fdma_wstart_locked_reg|qx_net , 
        \u_FDMA_fdma_rstart_locked_reg|qx_net , \u_if_fdma_rareq_reg|qx_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net , 
        \u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net  } ), .dipa( { dummy_5889_, dummy_5890_, dummy_5891_, dummy_5892_, dummy_5893_, dummy_5894_, dummy_5895_, dummy_5896_
         } ), .dipb( { dummy_5897_, dummy_5898_, dummy_5899_, dummy_5900_, dummy_5901_, dummy_5902_, dummy_5903_, dummy_5904_
         } ), .doa( { dummy_5905_, dummy_5906_, dummy_5907_, dummy_5908_, dummy_5909_, dummy_5910_, dummy_5911_, dummy_5912_, dummy_5913_, dummy_5914_, dummy_5915_, dummy_5916_, dummy_5917_, dummy_5918_, dummy_5919_, dummy_5920_, dummy_5921_, dummy_5922_, dummy_5923_, dummy_5924_, dummy_5925_, dummy_5926_, dummy_5927_, dummy_5928_, dummy_5929_, dummy_5930_, dummy_5931_, dummy_5932_, dummy_5933_, dummy_5934_, dummy_5935_, dummy_5936_, dummy_5937_, dummy_5938_, dummy_5939_, dummy_5940_, dummy_5941_, dummy_5942_, dummy_5943_, dummy_5944_, dummy_5945_, dummy_5946_, dummy_5947_, dummy_5948_, dummy_5949_, dummy_5950_, dummy_5951_, dummy_5952_, dummy_5953_, dummy_5954_, dummy_5955_, 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[12]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[11]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[10]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[9]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[8]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[7]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[6]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[5]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[4]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[3]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[2]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[1]_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[0]_net 
         } ), .dob( { dummy_5956_, dummy_5957_, dummy_5958_, dummy_5959_, dummy_5960_, dummy_5961_, dummy_5962_, dummy_5963_, dummy_5964_, dummy_5965_, dummy_5966_, dummy_5967_, dummy_5968_, dummy_5969_, dummy_5970_, dummy_5971_, dummy_5972_, dummy_5973_, dummy_5974_, dummy_5975_, dummy_5976_, dummy_5977_, dummy_5978_, dummy_5979_, dummy_5980_, dummy_5981_, dummy_5982_, dummy_5983_, dummy_5984_, dummy_5985_, dummy_5986_, dummy_5987_
         } ), .dopa( { dummy_5988_, dummy_5989_, dummy_5990_, dummy_5991_, dummy_5992_, dummy_5993_, dummy_5994_, dummy_5995_
         } ), .dopb( { dummy_5996_, dummy_5997_, dummy_5998_, dummy_5999_ } ), 
        .eccindberr(\GND_0_inst|Y_net ), .eccinsberr(\GND_0_inst|Y_net ), 
        .eccoutdberr(dummy_6000_), .eccoutsberr(dummy_6001_), .eccreadaddr( { dummy_6002_, dummy_6003_, dummy_6004_, dummy_6005_, dummy_6006_, dummy_6007_, dummy_6008_, dummy_6009_
         } ), .regcea(dummy_6010_), .regceb(dummy_6011_), .regsra(dummy_6012_), 
        .regsrb(dummy_6013_), .wea( { \GND_0_inst|Y_net , \GND_0_inst|Y_net , 
        \GND_0_inst|Y_net , \GND_0_inst|Y_net  } ), .web( { 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net , 
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  } ) );
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.eccreaden = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.eccwriteen = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.outreg_a = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.outreg_b = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.writemode_a = "write_first";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.writemode_b = "write_first";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.width_a = 18;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.width_b = 18;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.clka_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.clkb_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.extension_mode = "power";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.rammode = "sdp";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.use_parity = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.emb5k_1_init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.emb5k_2_init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.emb5k_3_init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.emb5k_4_init_file = "none";
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_0a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_0b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_0c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_0d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_0e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_0f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_1a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_1b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_1c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_1d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_1e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_1f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_2a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_2b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_2c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_2d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_2e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_2f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_3a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_3b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_3c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_3d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_3e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.init_3f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.initp_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.initp_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.initp_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.initp_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.initp_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.initp_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.initp_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.initp_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    REG u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06461|xy_net ), 
        .en(dummy_6014_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.sr_value = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_11_ADD_10|s_net ), .en(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .qx(\u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.sr_value = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.always_en = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.en_inv = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \ii06487|xy_net ), .en(\ii06488|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0] .sr_value = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_10_6__ADD_1|s_net ), .en(\ii06488|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_10_6__ADD_2|s_net ), .en(\ii06488|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_10_6__ADD_3|s_net ), .en(\ii06488|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_10_6__ADD_4|s_net ), .en(\ii06488|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_10_6__ADD_5|s_net ), .en(\ii06488|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_10_6__ADD_6|s_net ), .en(\ii06488|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_10_6__ADD_7|s_net ), .en(\ii06488|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_10_6__ADD_8|s_net ), .en(\ii06488|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9] 
         ( .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_10_6__ADD_9|s_net ), .en(\ii06488|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9] .sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_11_7__ADD_10|s_net ), .en(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .qx(\u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sr_value = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.always_en = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.en_inv = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06560|xy_net ), 
        .en(dummy_6015_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.sr_value = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]  ( 
        .clk(\u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(\ii06561|xy_net ), 
        .en(\ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net ), 
        .sr(\ii06562|xy_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]  ( 
        .clk(\u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \carry_10_ADD_1|s_net ), .en(\ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]|qx_net ), 
        .sr(\ii06562|xy_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]  ( 
        .clk(\u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \carry_10_ADD_2|s_net ), .en(\ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]|qx_net ), 
        .sr(\ii06562|xy_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]  ( 
        .clk(\u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \carry_10_ADD_3|s_net ), .en(\ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]|qx_net ), 
        .sr(\ii06562|xy_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]  ( 
        .clk(\u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \carry_10_ADD_4|s_net ), .en(\ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]|qx_net ), 
        .sr(\ii06562|xy_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]  ( 
        .clk(\u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \carry_10_ADD_5|s_net ), .en(\ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]|qx_net ), 
        .sr(\ii06562|xy_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]  ( 
        .clk(\u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \carry_10_ADD_6|s_net ), .en(\ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]|qx_net ), 
        .sr(\ii06562|xy_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]  ( 
        .clk(\u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \carry_10_ADD_7|s_net ), .en(\ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]|qx_net ), 
        .sr(\ii06562|xy_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]  ( 
        .clk(\u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \carry_10_ADD_8|s_net ), .en(\ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]|qx_net ), 
        .sr(\ii06562|xy_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]  ( 
        .clk(\u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \carry_10_ADD_9|s_net ), .en(\ii06408|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]|qx_net ), 
        .sr(\ii06562|xy_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9] .sr_inv = 0;
    REG u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg|qx_net ), 
        .en(dummy_6016_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.sr_value = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06585|xy_net ), 
        .en(\u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0] .en_inv = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_11_ADD_1|s_net ), .en(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1] .en_inv = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_11_ADD_2|s_net ), .en(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2] .en_inv = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_11_ADD_3|s_net ), .en(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3] .en_inv = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_11_ADD_4|s_net ), .en(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4] .en_inv = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_11_ADD_5|s_net ), .en(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5] .en_inv = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_11_ADD_6|s_net ), .en(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6] .en_inv = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_11_ADD_7|s_net ), .en(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7] .en_inv = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_11_ADD_8|s_net ), .en(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8] .en_inv = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8] .sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]  ( 
        .clk(\clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(
        \carry_11_ADD_9|s_net ), .en(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ), 
        .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9] .no_sr = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9] .sync_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9] .en_inv = 1;
      defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9] .sr_inv = 1;
    REG u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg ( .clk(
        \clk_rst_manage_ins_pll_main_pll_u0|CO1_net ), .di(\ii06586|xy_net ), 
        .en(dummy_6017_), .qx(
        \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net ), 
        .sr(\u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net ) );
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.init = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sr_value = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.always_en = 1;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.no_sr = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.latch_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sync_mode = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.clk_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.en_inv = 0;
      defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sr_inv = 1;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_tdi_net ), .en(
        \ii06587|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0]|qx_net ), .sr(
        dummy_6018_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0]|qx_net ), .en(
        \ii06587|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1]|qx_net ), .sr(
        dummy_6019_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1]|qx_net ), .en(
        \ii06587|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2]|qx_net ), .sr(
        dummy_6020_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2]|qx_net ), .en(
        \ii06587|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3]|qx_net ), .sr(
        dummy_6021_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3]|qx_net ), .en(
        \ii06587|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4]|qx_net ), .sr(
        dummy_6022_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4]|qx_net ), .en(
        \ii06587|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5]|qx_net ), .sr(
        dummy_6023_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5]|qx_net ), .en(
        \ii06587|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6]|qx_net ), .sr(
        dummy_6024_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6]|qx_net ), .en(
        \ii06587|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7]|qx_net ), .sr(
        dummy_6025_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8]  ( .clk(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7]|qx_net ), .en(
        \ii06587|xy_net ), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8]|qx_net ), .sr(
        dummy_6026_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8] .always_en = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0]|qx_net ), .en(
        dummy_6027_), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net ), .sr(
        dummy_6028_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1]|qx_net ), .en(
        dummy_6029_), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1]|qx_net ), .sr(
        dummy_6030_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2]|qx_net ), .en(
        dummy_6031_), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2]|qx_net ), .sr(
        dummy_6032_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3]|qx_net ), .en(
        dummy_6033_), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3]|qx_net ), .sr(
        dummy_6034_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4]|qx_net ), .en(
        dummy_6035_), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4]|qx_net ), .sr(
        dummy_6036_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6]|qx_net ), .en(
        dummy_6037_), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6]|qx_net ), .sr(
        dummy_6038_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7]|qx_net ), .en(
        dummy_6039_), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7]|qx_net ), .sr(
        dummy_6040_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7] .sr_inv = 0;
    REG \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8]  ( .clk(
        \u_if_u_dbg_sift_u_gbuf_update|out_net ), .di(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8]|qx_net ), .en(
        dummy_6041_), .qx(
        \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8]|qx_net ), .sr(
        dummy_6042_) );
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8] .init = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8] .sr_value = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8] .always_en = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8] .no_sr = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8] .latch_mode = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8] .sync_mode = 1;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8] .clk_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8] .en_inv = 0;
      defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8] .sr_inv = 0;
    JTAG_DBWV1 u_if_u_dbg_sift_u_tap_genblk1_u_jtag ( .jtag_fp_capture(
        dummy_6043_), .jtag_fp_drck(
        \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_drck_net ), 
        .jtag_fp_reset(dummy_6044_), .jtag_fp_sel( { 
        \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[1]_net , 
        \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[0]_net  } ), 
        .jtag_fp_shift(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ), 
        .jtag_fp_tdi(\u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_tdi_net ), 
        .jtag_fp_tdo(\ii05351|xy_net ), .jtag_fp_update(
        \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_update_net ) );
    GBUF u_if_u_dbg_sift_u_tap_u_gbuf_tck ( .in(
        \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_drck_net ), .out(
        \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net ) );
endmodule
