# LabVIEW Tests for Train Supervision, Positioning and Operation (SPO) board
For this project I was **developing LabVIEW tests** to verify FPGA firmware modules and related hardware board components. The most important modules were: **Analog Transmitter**, **Analog Receiver**, **Real Time Clock**, **Ethernet**,  **Decelerometer**, **Tachometer**, **RS-485**, **SPI**, **PWM**, **Voltage Monitors**, **Isolated Window Comparators**, **Discrete I/O** etc. LabVIEW tests were communicating with **NIOS II** soft processor (implemented in **Altera Cyclone III FPGA**) to improve and simplify overall test process.

### My Role
- **LabVIEW** tests development.
- Implementing **NIOS II Embedded C** code for LabVIEW tests.
- **Hardware verification**, testing and debugging.
- Technical **documentation** support.
- Communication with Customer.

### Tools & Technologies
LabVIEW 2010, Altera Quartus II (8.1, 10.1), Altera NIOS-II EDS, Embedded C, Altera Cyclone III FPGA, Test Automation, DO-254.

<hr>

##
**Implemented LabVIEW Modules Catalog:**
<img alt="Implemented LabVIEW Modules Catalog" src="00Implemented LabVIEW Modules Catalog.png">

**List of all VI in LabVIEW Project Browser:**
<img alt="List of all VI in LabVIEW Project Browser" src="01List of all VI in LabVIEW Project Browser.png">

**Analog FSK Transmitter (Front Panel VI):**
<img alt="Analog FSK Transmitter (Front Panel VI)" src="02Analog FSK Transmitter (Front Panel VI).png">

**FFT Receiver (Front Panel VI):**
<img alt="FFT Receiver (Front Panel VI)" src="03FFT Receiver (Front Panel VI).png">

**Ethernet Test (Front Panel VI):**
<img alt="Ethernet Test (Front Panel VI)" src="04Ethernet Test (Front Panel VI).png">

**Receiver Control (Front Panel VI):**
<img alt="Receiver Control (Front Panel VI)" src="05Receiver Control (Front Panel VI).png">

**Analog Receiver Block Diagram:**
<img alt="Analog Receiver Block Diagram" src="06Analog Receiver Block Diagram.png">

**DSP Core Demodulator (Front Panel VI):**
<img alt="DSP Core Demodulator (Front Panel VI)" src="07DSP Core Demodulator (Front Panel VI).png">

**DSP Core IIR Filter1 (Front Panel VI):**
<img alt="DSP Core IIR Filter1 (Front Panel VI)" src="08DSP Core IIR Filter1 (Front Panel VI).png">

**Real Time Clock (Front Panel VI):**
<img alt="Real Time Clock (Front Panel VI)" src="09Real Time Clock (Front Panel VI).png">

**Gain Control (Front Panel VI):**
<img alt="Gain Control (Front Panel VI)" src="10Gain Control (Front Panel VI).png">

**Tachometer Interface (Front Panel VI):**
<img alt="Tachometer Interface (Front Panel VI)" src="11Tachometer Interface (Front Panel VI).png">

**Decelerometer Interface (Front Panel VI):**
<img alt="Decelerometer Interface (Front Panel VI)" src="12Decelerometer Interface (Front Panel VI).png">

**Isolated Voltage Window Comparators (Front Panel VI):**
<img alt="Isolated Voltage Window Comparators (Front Panel VI)" src="13Isolated Voltage Window Comparators (Front Panel VI).png">

**Voltage Monitors (Front Panel VI):**
<img alt="Voltage Monitors (Front Panel VI)" src="14Voltage Monitors (Front Panel VI).png">

**LEDs (Front Panel VI):**
<img alt="LEDs (Front Panel VI)" src="15LEDs (Front Panel VI).png">

**SPI Transmitter-Receiver (Front Panel VI):**
<img alt="SPI Transmitter-Receiver (Front Panel VI)" src="16SPI Transmitter-Receiver (Front Panel VI).png">

**RS485 UART Transmitter-Receiver (Front Panel VI):**
<img alt="RS485 UART Transmitter-Receiver (Front Panel VI)" src="17RS485 UART Transmitter-Receiver (Front Panel VI).png">

**PWM Output (Front Panel VI):**
<img alt="PWM Output (Front Panel VI)" src="18PWM Output (Front Panel VI).png">
