{"vcs1":{"timestamp_begin":1740055264.768419142, "rt":4.36, "ut":4.11, "st":0.19}}
{"vcselab":{"timestamp_begin":1740055269.213306307, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740055269.538258687, "rt":0.23, "ut":0.10, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740055264.471503046}
{"VCS_COMP_START_TIME": 1740055264.471503046}
{"VCS_COMP_END_TIME": 1740055269.844762066}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 288024}}
{"vcselab": {"peak_mem": 150352}}
