Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Mar 23 15:59:29 2020
| Host         : fra running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file pynqz2_wrapper_timing_summary_routed.rpt -pb pynqz2_wrapper_timing_summary_routed.pb -rpx pynqz2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pynqz2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.498        0.000                      0                37353        0.015        0.000                      0                37259        8.750        0.000                       0                 13579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.498        0.000                      0                37128        0.015        0.000                      0                37034        8.750        0.000                       0                 13579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.842        0.000                      0                  225        0.332        0.000                      0                  225  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg1/q_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        9.372ns  (logic 0.661ns (7.053%)  route 8.711ns (92.947%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 25.581 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.388    13.682    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.806 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           2.001    15.807    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X19Y8          LUT1 (Prop_lut1_I0_O)        0.118    15.925 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=11, routed)          0.881    16.806    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.318    17.124 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=46, routed)          2.247    19.372    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg1/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X81Y10         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg1/q_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.025    23.204    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.304 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    23.932    pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.023 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst/O
                         net (fo=56, routed)          1.557    25.581    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg1/CLK
    SLICE_X81Y10         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg1/q_i_reg[1]/C
                         clock pessimism              0.000    25.581    
                         clock uncertainty           -0.302    25.279    
    SLICE_X81Y10         FDRE (Setup_fdre_C_CE)      -0.409    24.870    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg1/q_i_reg[1]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                         -19.372    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/q_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        9.372ns  (logic 0.661ns (7.053%)  route 8.711ns (92.947%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 25.581 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.388    13.682    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.806 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           2.001    15.807    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X19Y8          LUT1 (Prop_lut1_I0_O)        0.118    15.925 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=11, routed)          0.881    16.806    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.318    17.124 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=46, routed)          2.247    19.372    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X81Y10         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/q_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.025    23.204    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.304 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    23.932    pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.023 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst/O
                         net (fo=56, routed)          1.557    25.581    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/CLK
    SLICE_X81Y10         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/q_i_reg[1]/C
                         clock pessimism              0.000    25.581    
                         clock uncertainty           -0.302    25.279    
    SLICE_X81Y10         FDRE (Setup_fdre_C_CE)      -0.409    24.870    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/q_i_reg[1]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                         -19.372    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        9.372ns  (logic 0.661ns (7.053%)  route 8.711ns (92.947%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 25.581 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.388    13.682    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.806 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           2.001    15.807    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X19Y8          LUT1 (Prop_lut1_I0_O)        0.118    15.925 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=11, routed)          0.881    16.806    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.318    17.124 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=46, routed)          2.247    19.372    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X81Y10         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.025    23.204    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.304 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    23.932    pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.023 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst/O
                         net (fo=56, routed)          1.557    25.581    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/CLK
    SLICE_X81Y10         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[1]/C
                         clock pessimism              0.000    25.581    
                         clock uncertainty           -0.302    25.279    
    SLICE_X81Y10         FDRE (Setup_fdre_C_CE)      -0.409    24.870    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[1]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                         -19.372    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        9.372ns  (logic 0.661ns (7.053%)  route 8.711ns (92.947%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 25.581 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.388    13.682    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.806 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           2.001    15.807    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X19Y8          LUT1 (Prop_lut1_I0_O)        0.118    15.925 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=11, routed)          0.881    16.806    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.318    17.124 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=46, routed)          2.247    19.372    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X81Y10         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.025    23.204    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.304 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    23.932    pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.023 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst/O
                         net (fo=56, routed)          1.557    25.581    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/CLK
    SLICE_X81Y10         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[2]/C
                         clock pessimism              0.000    25.581    
                         clock uncertainty           -0.302    25.279    
    SLICE_X81Y10         FDRE (Setup_fdre_C_CE)      -0.409    24.870    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[2]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                         -19.372    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/q_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        9.253ns  (logic 0.661ns (7.143%)  route 8.592ns (92.857%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 25.582 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.388    13.682    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.806 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           2.001    15.807    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X19Y8          LUT1 (Prop_lut1_I0_O)        0.118    15.925 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=11, routed)          0.881    16.806    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.318    17.124 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=46, routed)          2.129    19.253    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X81Y8          FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/q_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.025    23.204    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.304 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    23.932    pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.023 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst/O
                         net (fo=56, routed)          1.558    25.582    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/CLK
    SLICE_X81Y8          FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/q_i_reg[2]/C
                         clock pessimism              0.000    25.582    
                         clock uncertainty           -0.302    25.280    
    SLICE_X81Y8          FDRE (Setup_fdre_C_CE)      -0.409    24.871    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[1].mac_i_j/delay_reg2/q_i_reg[2]
  -------------------------------------------------------------------
                         required time                         24.871    
                         arrival time                         -19.253    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        9.218ns  (logic 0.661ns (7.170%)  route 8.557ns (92.830%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 25.580 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.388    13.682    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.806 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           2.001    15.807    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X19Y8          LUT1 (Prop_lut1_I0_O)        0.118    15.925 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=11, routed)          0.881    16.806    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.318    17.124 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=46, routed)          2.094    19.218    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X76Y10         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.025    23.204    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.304 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    23.932    pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.023 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst/O
                         net (fo=56, routed)          1.556    25.580    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/CLK
    SLICE_X76Y10         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[3]/C
                         clock pessimism              0.000    25.580    
                         clock uncertainty           -0.302    25.278    
    SLICE_X76Y10         FDRE (Setup_fdre_C_CE)      -0.409    24.869    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg2/q_i_reg[3]
  -------------------------------------------------------------------
                         required time                         24.869    
                         arrival time                         -19.218    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        9.117ns  (logic 0.661ns (7.250%)  route 8.456ns (92.750%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 25.581 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.388    13.682    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.806 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           2.001    15.807    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X19Y8          LUT1 (Prop_lut1_I0_O)        0.118    15.925 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=11, routed)          0.881    16.806    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.318    17.124 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=46, routed)          1.993    19.117    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X76Y8          FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.025    23.204    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.304 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    23.932    pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.023 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst/O
                         net (fo=56, routed)          1.557    25.581    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/CLK
    SLICE_X76Y8          FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[3]/C
                         clock pessimism              0.000    25.581    
                         clock uncertainty           -0.302    25.279    
    SLICE_X76Y8          FDRE (Setup_fdre_C_CE)      -0.409    24.870    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[1].columns[1].mac_i_j/delay_reg1/q_i_reg[3]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                         -19.117    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[0].del_output_register_i/q_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        9.118ns  (logic 0.661ns (7.250%)  route 8.457ns (92.750%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 25.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.388    13.682    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.806 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           2.001    15.807    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X19Y8          LUT1 (Prop_lut1_I0_O)        0.118    15.925 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=11, routed)          0.881    16.806    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.318    17.124 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=46, routed)          1.993    19.118    pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[0].del_output_register_i/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X58Y10         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[0].del_output_register_i/q_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.025    23.204    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.304 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    23.932    pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.023 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst/O
                         net (fo=56, routed)          1.549    25.573    pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[0].del_output_register_i/CLK
    SLICE_X58Y10         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[0].del_output_register_i/q_i_reg[0]/C
                         clock pessimism              0.000    25.573    
                         clock uncertainty           -0.302    25.271    
    SLICE_X58Y10         FDRE (Setup_fdre_C_CE)      -0.373    24.898    pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[0].del_output_register_i/q_i_reg[0]
  -------------------------------------------------------------------
                         required time                         24.898    
                         arrival time                         -19.118    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[0].del_output_register_i/q_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        9.118ns  (logic 0.661ns (7.250%)  route 8.457ns (92.750%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 25.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.388    13.682    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.806 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           2.001    15.807    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X19Y8          LUT1 (Prop_lut1_I0_O)        0.118    15.925 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=11, routed)          0.881    16.806    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.318    17.124 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=46, routed)          1.993    19.118    pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[0].del_output_register_i/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X58Y10         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[0].del_output_register_i/q_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.025    23.204    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.304 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    23.932    pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.023 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst/O
                         net (fo=56, routed)          1.549    25.573    pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[0].del_output_register_i/CLK
    SLICE_X58Y10         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[0].del_output_register_i/q_i_reg[2]/C
                         clock pessimism              0.000    25.573    
                         clock uncertainty           -0.302    25.271    
    SLICE_X58Y10         FDRE (Setup_fdre_C_CE)      -0.373    24.898    pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[0].del_output_register_i/q_i_reg[2]
  -------------------------------------------------------------------
                         required time                         24.898    
                         arrival time                         -19.118    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[1].del_output_register_i/q_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        9.118ns  (logic 0.661ns (7.250%)  route 8.457ns (92.750%))
  Logic Levels:           4  (BUFG=1 LUT1=2 LUT2=1)
  Clock Path Skew:        5.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 25.573 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.388    13.682    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.806 f  pynqz2_i/dtpu/dtpu_core/inst/cu/q_i[3]_i_1/O
                         net (fo=1, routed)           2.001    15.807    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]
    SLICE_X19Y8          LUT1 (Prop_lut1_I0_O)        0.118    15.925 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix/O
                         net (fo=11, routed)          0.881    16.806    pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1
    SLICE_X14Y8          LUT1 (Prop_lut1_I0_O)        0.318    17.124 f  pynqz2_i/dtpu/dtpu_core/inst/cu/E[0]_hold_fix_1_hold_fix/O
                         net (fo=46, routed)          1.993    19.118    pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[1].del_output_register_i/E[0]_hold_fix_1_hold_fix_1_alias
    SLICE_X58Y10         FDRE                                         f  pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[1].del_output_register_i/q_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       2.025    23.204    pynqz2_i/dtpu/dtpu_core/clk
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.304 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    23.932    pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.023 r  pynqz2_i/dtpu/dtpu_core/n_0_14_BUFG_inst/O
                         net (fo=56, routed)          1.549    25.573    pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[1].del_output_register_i/CLK
    SLICE_X58Y10         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[1].del_output_register_i/q_i_reg[0]/C
                         clock pessimism              0.000    25.573    
                         clock uncertainty           -0.302    25.271    
    SLICE_X58Y10         FDRE (Setup_fdre_C_CE)      -0.373    24.898    pynqz2_i/dtpu/dtpu_core/inst/engine/pipeline_reg_delayer_output[0].incrementa_step_output[1].del_output_register_i/q_i_reg[0]
  -------------------------------------------------------------------
                         required time                         24.898    
                         arrival time                         -19.118    
  -------------------------------------------------------------------
                         slack                                  5.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1072]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.246ns (61.484%)  route 0.154ns (38.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.584     0.920    pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X58Y49         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.148     1.068 r  pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1072]/Q
                         net (fo=1, routed)           0.154     1.222    pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg_n_1_[1072]
    SLICE_X58Y50         LUT3 (Prop_lut3_I0_O)        0.098     1.320 r  pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i[1072]_i_1/O
                         net (fo=1, routed)           0.000     1.320    pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i[1072]_i_1_n_1
    SLICE_X58Y50         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1072]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.848     1.214    pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X58Y50         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1072]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.121     1.305    pynqz2_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1072]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.730%)  route 0.205ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.549     0.885    pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X49Y82         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]/Q
                         net (fo=1, routed)           0.205     1.231    pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i[1]
    SLICE_X52Y81         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.811     1.177    pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X52Y81         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[1]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.070     1.212    pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_weight_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.555%)  route 0.157ns (51.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.548     0.884    pynqz2_i/axi_dma_weight_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y65         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  pynqz2_i/axi_dma_weight_mem/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/Q
                         net (fo=1, routed)           0.157     1.188    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[49]
    SLICE_X48Y64         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.819     1.185    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y64         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.016     1.166    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1065]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.283%)  route 0.192ns (57.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.563     0.899    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X45Y49         FDRE                                         r  pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[4]/Q
                         net (fo=2, routed)           0.192     1.232    pynqz2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1144]_0[9]
    SLICE_X44Y50         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1065]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.825     1.191    pynqz2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X44Y50         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1065]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.046     1.207    pynqz2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1065]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer_reg[1069]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.476%)  route 0.189ns (53.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.577     0.913    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X54Y51         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[8]/Q
                         net (fo=2, routed)           0.189     1.265    pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer_reg[1144]_0[13]
    SLICE_X54Y49         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer_reg[1069]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.851     1.217    pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/aclk
    SLICE_X54Y49         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer_reg[1069]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.052     1.239    pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer_reg[1069]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1087]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.381%)  route 0.294ns (67.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.559     0.895    pynqz2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/aclk
    SLICE_X48Y39         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1087]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  pynqz2_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1087]/Q
                         net (fo=1, routed)           0.294     1.330    pynqz2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/DIB0
    SLICE_X50Y47         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.826     1.192    pynqz2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/WCLK
    SLICE_X50Y47         RAMD32                                       r  pynqz2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMB/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.303    pynqz2_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMB
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i_reg[1077]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.702%)  route 0.220ns (57.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.582     0.918    pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/aclk
    SLICE_X22Y24         FDRE                                         r  pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i_reg[1077]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  pynqz2_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i_reg[1077]/Q
                         net (fo=1, routed)           0.220     1.302    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB36_X1Y4          RAMB36E1                                     r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.893     1.259    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.282     0.977    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.296     1.273    pynqz2_i/axi_dma_weight_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.859%)  route 0.178ns (58.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.549     0.885    pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X49Y82         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/Q
                         net (fo=1, routed)           0.178     1.190    pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i[9]
    SLICE_X51Y83         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.813     1.179    pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y83         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[9]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.016     1.160    pynqz2_i/axi_dma_infifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.354%)  route 0.171ns (53.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.554     0.890    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/m_axi_mm2s_aclk
    SLICE_X50Y34         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg/Q
                         net (fo=2, routed)           0.171     1.209    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg
    SLICE_X49Y34         FDSE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.823     1.189    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/m_axi_mm2s_aclk
    SLICE_X49Y34         FDSE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y34         FDSE (Hold_fdse_C_D)         0.022     1.176    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.745%)  route 0.204ns (52.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.548     0.884    pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X52Y64         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[11]/Q
                         net (fo=2, routed)           0.204     1.228    pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Q[11]
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.273 r  pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.273    pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata1_out[11]
    SLICE_X49Y65         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.818     1.184    pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X49Y65         FDRE                                         r  pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[11]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.091     1.240    pynqz2_i/axi_dma_weight_mem/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y1   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y1   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y2   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y2   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y2   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y2   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y4   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y4   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  pynqz2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.842ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.518ns (15.014%)  route 2.932ns (84.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.700     2.994    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X54Y81         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDPE (Prop_fdpe_C_Q)         0.518     3.512 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                         net (fo=43, routed)          2.932     6.444    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb
    SLICE_X66Y55         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.541    22.720    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X66Y55         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[9]/C
                         clock pessimism              0.229    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.361    22.286    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[9]
  -------------------------------------------------------------------
                         required time                         22.286    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 15.842    

Slack (MET) :             15.884ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.518ns (15.014%)  route 2.932ns (84.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.700     2.994    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X54Y81         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDPE (Prop_fdpe_C_Q)         0.518     3.512 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                         net (fo=43, routed)          2.932     6.444    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb
    SLICE_X66Y55         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.541    22.720    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X66Y55         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[10]/C
                         clock pessimism              0.229    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.319    22.328    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[10]
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 15.884    

Slack (MET) :             15.884ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.518ns (15.014%)  route 2.932ns (84.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.700     2.994    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X54Y81         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDPE (Prop_fdpe_C_Q)         0.518     3.512 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                         net (fo=43, routed)          2.932     6.444    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb
    SLICE_X66Y55         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.541    22.720    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X66Y55         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[11]/C
                         clock pessimism              0.229    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.319    22.328    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[11]
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 15.884    

Slack (MET) :             15.884ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.518ns (15.014%)  route 2.932ns (84.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.700     2.994    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X54Y81         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDPE (Prop_fdpe_C_Q)         0.518     3.512 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                         net (fo=43, routed)          2.932     6.444    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb
    SLICE_X66Y55         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.541    22.720    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X66Y55         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[6]/C
                         clock pessimism              0.229    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.319    22.328    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[6]
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 15.884    

Slack (MET) :             15.884ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.518ns (15.014%)  route 2.932ns (84.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.700     2.994    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X54Y81         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDPE (Prop_fdpe_C_Q)         0.518     3.512 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                         net (fo=43, routed)          2.932     6.444    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb
    SLICE_X66Y55         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.541    22.720    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X66Y55         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[8]/C
                         clock pessimism              0.229    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X66Y55         FDCE (Recov_fdce_C_CLR)     -0.319    22.328    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[8]
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 15.884    

Slack (MET) :             16.367ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.518ns (17.956%)  route 2.367ns (82.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 22.724 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.700     2.994    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X54Y81         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDPE (Prop_fdpe_C_Q)         0.518     3.512 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                         net (fo=43, routed)          2.367     5.879    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb
    SLICE_X80Y54         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.545    22.724    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X80Y54         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[7]/C
                         clock pessimism              0.229    22.953    
                         clock uncertainty           -0.302    22.651    
    SLICE_X80Y54         FDCE (Recov_fdce_C_CLR)     -0.405    22.246    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[7]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                 16.367    

Slack (MET) :             16.647ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_ahead_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.419ns (18.034%)  route 1.904ns (81.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.712     3.006    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X57Y56         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDPE (Prop_fdpe_C_Q)         0.419     3.425 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=35, routed)          1.904     5.329    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/Q_reg_reg[0]
    SLICE_X52Y76         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_ahead_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.451    22.630    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/s_axis_aclk
    SLICE_X52Y76         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_ahead_reg[0]/C
                         clock pessimism              0.229    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X52Y76         FDCE (Recov_fdce_C_CLR)     -0.580    21.977    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_ahead_reg[0]
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 16.647    

Slack (MET) :             16.647ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.419ns (18.034%)  route 1.904ns (81.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.712     3.006    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X57Y56         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDPE (Prop_fdpe_C_Q)         0.419     3.425 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=35, routed)          1.904     5.329    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/Q_reg_reg[0]
    SLICE_X52Y76         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.451    22.630    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/s_axis_aclk
    SLICE_X52Y76         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_reg[0]/C
                         clock pessimism              0.229    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X52Y76         FDCE (Recov_fdce_C_CLR)     -0.580    21.977    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 16.647    

Slack (MET) :             16.647ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.419ns (18.034%)  route 1.904ns (81.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.712     3.006    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X57Y56         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDPE (Prop_fdpe_C_Q)         0.419     3.425 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=35, routed)          1.904     5.329    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/Q_reg_reg[0]
    SLICE_X52Y76         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.451    22.630    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/s_axis_aclk
    SLICE_X52Y76         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_reg[1]/C
                         clock pessimism              0.229    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X52Y76         FDCE (Recov_fdce_C_CLR)     -0.580    21.977    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 16.647    

Slack (MET) :             16.647ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_pntr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.419ns (18.034%)  route 1.904ns (81.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.712     3.006    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X57Y56         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDPE (Prop_fdpe_C_Q)         0.419     3.425 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=35, routed)          1.904     5.329    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/Q_reg_reg[0]
    SLICE_X52Y76         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_pntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       1.451    22.630    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/s_axis_aclk
    SLICE_X52Y76         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_pntr_reg[0]/C
                         clock pessimism              0.229    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X52Y76         FDCE (Recov_fdce_C_CLR)     -0.580    21.977    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_pntr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 16.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.449%)  route 0.156ns (52.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.570     0.906    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X61Y79         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.156     1.203    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg_0
    SLICE_X58Y79         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.836     1.202    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/s_axi_aclk
    SLICE_X58Y79         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg/C
                         clock pessimism             -0.264     0.938    
    SLICE_X58Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/rd_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.449%)  route 0.156ns (52.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.570     0.906    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X61Y79         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.156     1.203    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg_0
    SLICE_X58Y79         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/rd_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.836     1.202    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/s_axi_aclk
    SLICE_X58Y79         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/rd_cnt_reg/C
                         clock pessimism             -0.264     0.938    
    SLICE_X58Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/rd_cnt_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/full_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.449%)  route 0.156ns (52.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.570     0.906    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X61Y79         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.156     1.203    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/empty_n_reg_0
    SLICE_X58Y79         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/full_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.836     1.202    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/s_axi_aclk
    SLICE_X58Y79         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/full_n_reg/C
                         clock pessimism             -0.264     0.938    
    SLICE_X58Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/full_n_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/wr_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.449%)  route 0.156ns (52.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.570     0.906    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X61Y79         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.156     1.203    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/empty_n_reg_0
    SLICE_X58Y79         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/wr_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.836     1.202    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/s_axi_aclk
    SLICE_X58Y79         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/wr_cnt_reg/C
                         clock pessimism             -0.264     0.938    
    SLICE_X58Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_START_I/wr_cnt_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/full_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.967%)  route 0.153ns (52.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.570     0.906    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X61Y79         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.153     1.200    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg_0
    SLICE_X61Y78         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/full_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.836     1.202    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/s_axi_aclk
    SLICE_X61Y78         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/full_n_reg/C
                         clock pessimism             -0.283     0.919    
    SLICE_X61Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/full_n_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/wr_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.967%)  route 0.153ns (52.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.570     0.906    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X61Y79         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.153     1.200    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/empty_n_reg_0
    SLICE_X61Y78         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/wr_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.836     1.202    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/s_axi_aclk
    SLICE_X61Y78         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/wr_cnt_reg/C
                         clock pessimism             -0.283     0.919    
    SLICE_X61Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/STATUS_AP_IDLE_I/wr_cnt_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/full_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.967%)  route 0.153ns (52.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.570     0.906    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X61Y79         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.153     1.200    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg_0
    SLICE_X61Y78         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/full_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.836     1.202    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/s_axi_aclk
    SLICE_X61Y78         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/full_n_reg/C
                         clock pessimism             -0.283     0.919    
    SLICE_X61Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/full_n_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/wr_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.967%)  route 0.153ns (52.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.570     0.906    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/s_axi_aclk
    SLICE_X61Y79         FDRE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_s_axi_aclk/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=20, routed)          0.153     1.200    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/empty_n_reg_0
    SLICE_X61Y78         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/wr_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.836     1.202    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/s_axi_aclk
    SLICE_X61Y78         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/wr_cnt_reg/C
                         clock pessimism             -0.283     0.919    
    SLICE_X61Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/SYNC_AP_DONE_I/wr_cnt_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.apply_sw_length_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.174%)  route 0.171ns (54.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.587     0.923    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/m_axis_aclk
    SLICE_X68Y43         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi_reg/Q
                         net (fo=6, routed)           0.171     1.235    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi
    SLICE_X71Y42         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.apply_sw_length_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.853     1.219    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/m_axis_aclk
    SLICE_X71Y42         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.apply_sw_length_reg/C
                         clock pessimism             -0.281     0.938    
    SLICE_X71Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.apply_sw_length_reg
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.axis_vld_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.174%)  route 0.171ns (54.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.587     0.923    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/m_axis_aclk
    SLICE_X68Y43         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi_reg/Q
                         net (fo=6, routed)           0.171     1.235    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi
    SLICE_X71Y42         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.axis_vld_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=13525, routed)       0.853     1.219    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/m_axis_aclk
    SLICE_X71Y42         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.axis_vld_reg/C
                         clock pessimism             -0.281     0.938    
    SLICE_X71Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.axis_vld_reg
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.389    





