Fitter report for lab3vhdl
Wed Sep 21 12:25:37 2016
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Other Routing Usage Summary
 18. LAB Macrocells
 19. Parallel Expander
 20. Logic Cell Interconnection
 21. Fitter Device Options
 22. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Fitter Summary                                                         ;
+---------------------------+--------------------------------------------+
; Fitter Status             ; Successful - Wed Sep 21 12:25:37 2016      ;
; Quartus II 64-Bit Version ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name             ; lab3vhdl                                   ;
; Top-level Entity Name     ; lab3vhdl                                   ;
; Family                    ; MAX7000AE                                  ;
; Device                    ; EPM7064AELC44-10                           ;
; Timing Models             ; Final                                      ;
; Total macrocells          ; 42 / 64 ( 66 % )                           ;
; Total pins                ; 19 / 36 ( 53 % )                           ;
+---------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                               ;
+----------------------------------------------------------------------------+------------------+---------------+
; Option                                                                     ; Setting          ; Default Value ;
+----------------------------------------------------------------------------+------------------+---------------+
; Device                                                                     ; EPM7064AELC44-10 ;               ;
; Use smart compilation                                                      ; Off              ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On               ; On            ;
; Enable compact report table                                                ; Off              ; Off           ;
; Optimize Multi-Corner Timing                                               ; Off              ; Off           ;
; Optimize Timing for ECOs                                                   ; Off              ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off              ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; Normal           ; Normal        ;
; Limit to One Fitting Attempt                                               ; Off              ; Off           ;
; Fitter Initial Placement Seed                                              ; 1                ; 1             ;
; Slow Slew Rate                                                             ; Off              ; Off           ;
; Fitter Effort                                                              ; Auto Fit         ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off              ; Off           ;
+----------------------------------------------------------------------------+------------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/output_files/lab3vhdl.pin.


+-------------------------------------------------+
; Fitter Resource Usage Summary                   ;
+------------------------------+------------------+
; Resource                     ; Usage            ;
+------------------------------+------------------+
; Logic cells                  ; 42 / 64 ( 66 % ) ;
; Registers                    ; 41 / 64 ( 64 % ) ;
; Number of pterms used        ; 104              ;
; I/O pins                     ; 19 / 36 ( 53 % ) ;
;     -- Clock pins            ; 1 / 2 ( 50 % )   ;
;     -- Dedicated input pins  ; 0 / 2 ( 0 % )    ;
;                              ;                  ;
; Global signals               ; 1                ;
; Shareable expanders          ; 0 / 64 ( 0 % )   ;
; Parallel expanders           ; 1 / 60 ( 2 % )   ;
; Cells using turbo bit        ; 42 / 64 ( 66 % ) ;
; Maximum fan-out              ; 41               ;
; Highest non-global fan-out   ; 26               ;
; Total fan-out                ; 260              ;
; Average fan-out              ; 4.26             ;
+------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                 ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+
; Name ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; I/O Standard ; Location assigned by ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+
; clk  ; 43    ; --       ; --  ; 41                    ; 0                  ; yes    ; no             ; no            ; 3.3-V LVTTL  ; User                 ;
; rx   ; 24    ; --       ; 3   ; 6                     ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; User                 ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                         ;
+-----------------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; LAB ; Output Register ; Power Up High ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; decimal_point   ; 14    ; --       ; 2   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; segment7[0]     ; 4     ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; segment7[1]     ; 5     ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; segment7[2]     ; 6     ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; segment7[3]     ; 8     ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; segment7[4]     ; 9     ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; segment7[5]     ; 11    ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; segment7[6]     ; 12    ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; single_digit[0] ; 16    ; --       ; 2   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; single_digit[1] ; 17    ; --       ; 2   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; single_digit[2] ; 18    ; --       ; 2   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; single_digit[3] ; 19    ; --       ; 2   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
+-----------------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                       ;
+----------+------------+----------+-----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage  ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+-----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+            ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+            ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT          ; power  ;              ; 3.3V    ;                 ;
; 4        ; 3          ; --       ; segment7[0]     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 5        ; 4          ; --       ; segment7[1]     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 6        ; 5          ; --       ; segment7[2]     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 7        ; 6          ; --       ; TDI             ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 7          ; --       ; segment7[3]     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 9        ; 8          ; --       ; segment7[4]     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 10       ; 9          ; --       ; GND             ; gnd    ;              ;         ;                 ;
; 11       ; 10         ; --       ; segment7[5]     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 12       ; 11         ; --       ; segment7[6]     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 13       ; 12         ; --       ; TMS             ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 14       ; 13         ; --       ; decimal_point   ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 15       ; 14         ; --       ; VCCIO           ; power  ;              ; 3.3V    ;                 ;
; 16       ; 15         ; --       ; single_digit[0] ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 17       ; 16         ; --       ; single_digit[1] ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 18       ; 17         ; --       ; single_digit[2] ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 19       ; 18         ; --       ; single_digit[3] ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 20       ; 19         ; --       ; GND*            ;        ;              ;         ;                 ;
; 21       ; 20         ; --       ; GND*            ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; GND             ; gnd    ;              ;         ;                 ;
; 23       ; 22         ; --       ; VCCINT          ; power  ;              ; 3.3V    ;                 ;
; 24       ; 23         ; --       ; rx              ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 25       ; 24         ; --       ; GND*            ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; GND*            ;        ;              ;         ;                 ;
; 27       ; 26         ; --       ; GND*            ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; GND*            ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; GND*            ;        ;              ;         ;                 ;
; 30       ; 29         ; --       ; GND             ; gnd    ;              ;         ;                 ;
; 31       ; 30         ; --       ; GND*            ;        ;              ;         ;                 ;
; 32       ; 31         ; --       ; TCK             ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 32         ; --       ; GND*            ;        ;              ;         ;                 ;
; 34       ; 33         ; --       ; GND*            ;        ;              ;         ;                 ;
; 35       ; 34         ; --       ; VCCIO           ; power  ;              ; 3.3V    ;                 ;
; 36       ; 35         ; --       ; user_reserve_1  ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 37       ; 36         ; --       ; GND*            ;        ;              ;         ;                 ;
; 38       ; 37         ; --       ; TDO             ; output ; 3.3-V LVTTL  ;         ; N               ;
; 39       ; 38         ; --       ; GND*            ;        ;              ;         ;                 ;
; 40       ; 39         ; --       ; GND*            ;        ;              ;         ;                 ;
; 41       ; 40         ; --       ; GND*            ;        ;              ;         ;                 ;
; 42       ; 41         ; --       ; GND             ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; clk             ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 44       ; 43         ; --       ; GND+            ;        ;              ;         ;                 ;
+----------+------------+----------+-----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; 3.3-V LVTTL  ; -          ; 1                    ; 0                 ; 0                 ; 1     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+--------------------------------------------------------------------+
; Dedicated Inputs I/O                                               ;
+------+-------+-------+-------+--------------+------------+---------+
; Name ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+------+-------+-------+-------+--------------+------------+---------+
; clk  ; 43    ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
+------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                               ;
+----------------------------------------+------------+------+---------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Macrocells ; Pins ; Full Hierarchy Name                                     ; Library Name ;
+----------------------------------------+------------+------+---------------------------------------------------------+--------------+
; |lab3vhdl                              ; 42         ; 19   ; |lab3vhdl                                               ; work         ;
;    |bcounter:inst6|                    ; 4          ; 0    ; |lab3vhdl|bcounter:inst6                                ; work         ;
;       |lpm_counter:b_count_temp_rtl_0| ; 4          ; 0    ; |lab3vhdl|bcounter:inst6|lpm_counter:b_count_temp_rtl_0 ; work         ;
;    |disp_register:inst8|               ; 7          ; 0    ; |lab3vhdl|disp_register:inst8                           ; work         ;
;    |fsm:inst|                          ; 2          ; 0    ; |lab3vhdl|fsm:inst                                      ; work         ;
;    |multiplex_7seg:inst10|             ; 5          ; 0    ; |lab3vhdl|multiplex_7seg:inst10                         ; work         ;
;    |scounter:inst5|                    ; 5          ; 0    ; |lab3vhdl|scounter:inst5                                ; work         ;
;       |lpm_counter:s_count_temp_rtl_0| ; 5          ; 0    ; |lab3vhdl|scounter:inst5|lpm_counter:s_count_temp_rtl_0 ; work         ;
;    |sevensegment_decoder:inst11|       ; 11         ; 0    ; |lab3vhdl|sevensegment_decoder:inst11                   ; work         ;
;    |shiftreg:inst7|                    ; 8          ; 0    ; |lab3vhdl|shiftreg:inst7                                ; work         ;
+----------------------------------------+------------+------+---------------------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                              ;
+-------------------------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name                                                  ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+-------------------------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; clk                                                   ; PIN_43   ; 41      ; Clock        ; yes    ; On                   ; --               ;
; fsm:inst|CS.state_bit_0                               ; LC33     ; 26      ; Clock enable ; no     ; --                   ; --               ;
; fsm:inst|CS.state_bit_1                               ; LC42     ; 26      ; Clock enable ; no     ; --                   ; --               ;
; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0] ; LC39     ; 19      ; Clock enable ; no     ; --                   ; --               ;
; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1] ; LC35     ; 18      ; Clock enable ; no     ; --                   ; --               ;
; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2] ; LC36     ; 18      ; Clock enable ; no     ; --                   ; --               ;
; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3] ; LC38     ; 18      ; Clock enable ; no     ; --                   ; --               ;
+-------------------------------------------------------+----------+---------+--------------+--------+----------------------+------------------+


+---------------------------------------------------------------------+
; Global & Other Fast Signals                                         ;
+------+----------+---------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------+----------+---------+----------------------+------------------+
; clk  ; PIN_43   ; 41      ; On                   ; --               ;
+------+----------+---------+----------------------+------------------+


+--------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                    ;
+----------------------------------------------------------+---------+
; Name                                                     ; Fan-Out ;
+----------------------------------------------------------+---------+
; fsm:inst|CS.state_bit_0                                  ; 26      ;
; fsm:inst|CS.state_bit_1                                  ; 26      ;
; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0]    ; 19      ;
; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3]    ; 18      ;
; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2]    ; 18      ;
; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1]    ; 18      ;
; sevensegment_decoder:inst11|digit[0]                     ; 7       ;
; sevensegment_decoder:inst11|digit[1]                     ; 7       ;
; sevensegment_decoder:inst11|digit[2]                     ; 7       ;
; sevensegment_decoder:inst11|digit[3]                     ; 7       ;
; rx                                                       ; 6       ;
; bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3]    ; 5       ;
; bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2]    ; 5       ;
; bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1]    ; 5       ;
; bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0]    ; 5       ;
; disp_register:inst8|Q[5]                                 ; 4       ;
; disp_register:inst8|Q[6]                                 ; 4       ;
; shiftreg:inst7|output_8bit_temp[1]                       ; 2       ;
; shiftreg:inst7|output_8bit_temp[2]                       ; 2       ;
; shiftreg:inst7|output_8bit_temp[3]                       ; 2       ;
; shiftreg:inst7|output_8bit_temp[4]                       ; 2       ;
; shiftreg:inst7|output_8bit_temp[5]                       ; 2       ;
; shiftreg:inst7|output_8bit_temp[6]                       ; 2       ;
; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1]~29 ; 1       ;
; sevensegment_decoder:inst11|segment7[1]                  ; 1       ;
; sevensegment_decoder:inst11|segment7[3]                  ; 1       ;
; sevensegment_decoder:inst11|segment7[6]                  ; 1       ;
; sevensegment_decoder:inst11|segment7[5]                  ; 1       ;
; sevensegment_decoder:inst11|segment7[0]                  ; 1       ;
; sevensegment_decoder:inst11|segment7[2]                  ; 1       ;
; sevensegment_decoder:inst11|segment7[4]                  ; 1       ;
; disp_register:inst8|Q[0]                                 ; 1       ;
; shiftreg:inst7|output_8bit_temp[0]                       ; 1       ;
; disp_register:inst8|Q[1]                                 ; 1       ;
; disp_register:inst8|Q[2]                                 ; 1       ;
; disp_register:inst8|Q[3]                                 ; 1       ;
; multiplex_7seg:inst10|single_digit[0]                    ; 1       ;
; multiplex_7seg:inst10|single_digit[1]                    ; 1       ;
; multiplex_7seg:inst10|single_digit[2]                    ; 1       ;
; multiplex_7seg:inst10|single_digit[3]                    ; 1       ;
; multiplex_7seg:inst10|decimal_point                      ; 1       ;
; disp_register:inst8|Q[4]                                 ; 1       ;
; shiftreg:inst7|output_8bit_temp[7]                       ; 1       ;
+----------------------------------------------------------+---------+


+-------------------------------------------------+
; Other Routing Usage Summary                     ;
+-----------------------------+-------------------+
; Other Routing Resource Type ; Usage             ;
+-----------------------------+-------------------+
; Output enables              ; 0 / 6 ( 0 % )     ;
; PIA buffers                 ; 36 / 144 ( 25 % ) ;
+-----------------------------+-------------------+


+-----------------------------------------------------------------------+
; LAB Macrocells                                                        ;
+-----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 10.50) ; Number of LABs  (Total = 4) ;
+-----------------------------------------+-----------------------------+
; 0                                       ; 0                           ;
; 1                                       ; 0                           ;
; 2                                       ; 0                           ;
; 3                                       ; 0                           ;
; 4                                       ; 0                           ;
; 5                                       ; 1                           ;
; 6                                       ; 0                           ;
; 7                                       ; 1                           ;
; 8                                       ; 0                           ;
; 9                                       ; 0                           ;
; 10                                      ; 0                           ;
; 11                                      ; 0                           ;
; 12                                      ; 0                           ;
; 13                                      ; 0                           ;
; 14                                      ; 1                           ;
; 15                                      ; 0                           ;
; 16                                      ; 1                           ;
+-----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 1                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC16       ; clk, sevensegment_decoder:inst11|digit[2], sevensegment_decoder:inst11|digit[1], sevensegment_decoder:inst11|digit[0], sevensegment_decoder:inst11|digit[3]                                                                                                                                                                                                                                                                                                                                                       ; segment7[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  A  ; LC4        ; clk, sevensegment_decoder:inst11|digit[2], sevensegment_decoder:inst11|digit[1], sevensegment_decoder:inst11|digit[3], sevensegment_decoder:inst11|digit[0]                                                                                                                                                                                                                                                                                                                                                       ; segment7[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  A  ; LC11       ; clk, sevensegment_decoder:inst11|digit[0], sevensegment_decoder:inst11|digit[1], sevensegment_decoder:inst11|digit[2], sevensegment_decoder:inst11|digit[3]                                                                                                                                                                                                                                                                                                                                                       ; segment7[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  A  ; LC3        ; clk, sevensegment_decoder:inst11|digit[0], sevensegment_decoder:inst11|digit[2], sevensegment_decoder:inst11|digit[3], sevensegment_decoder:inst11|digit[1]                                                                                                                                                                                                                                                                                                                                                       ; segment7[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  A  ; LC1        ; clk, sevensegment_decoder:inst11|digit[0], sevensegment_decoder:inst11|digit[2], sevensegment_decoder:inst11|digit[3], sevensegment_decoder:inst11|digit[1]                                                                                                                                                                                                                                                                                                                                                       ; segment7[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  A  ; LC5        ; clk, sevensegment_decoder:inst11|digit[0], sevensegment_decoder:inst11|digit[2], sevensegment_decoder:inst11|digit[1], sevensegment_decoder:inst11|digit[3]                                                                                                                                                                                                                                                                                                                                                       ; segment7[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  A  ; LC14       ; clk, sevensegment_decoder:inst11|digit[2], sevensegment_decoder:inst11|digit[3], sevensegment_decoder:inst11|digit[0], sevensegment_decoder:inst11|digit[1]                                                                                                                                                                                                                                                                                                                                                       ; segment7[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC25       ; clk, disp_register:inst8|Q[5], disp_register:inst8|Q[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; single_digit[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC24       ; clk, disp_register:inst8|Q[5], disp_register:inst8|Q[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; single_digit[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC21       ; clk, disp_register:inst8|Q[5], disp_register:inst8|Q[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; single_digit[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC30       ; clk, disp_register:inst8|Q[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; decimal_point                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  B  ; LC20       ; clk, disp_register:inst8|Q[5], disp_register:inst8|Q[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; single_digit[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC37       ; clk, bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_1, fsm:inst|CS.state_bit_0, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2]     ; bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3], fsm:inst|CS.state_bit_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC41       ; clk, bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_1, fsm:inst|CS.state_bit_0, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3]     ; bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3], fsm:inst|CS.state_bit_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC44       ; clk, bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_0, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], fsm:inst|CS.state_bit_1, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3]     ; bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3], fsm:inst|CS.state_bit_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC33       ; clk, rx, fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1, bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0] ; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_1, bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3], fsm:inst|CS.state_bit_0, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], shiftreg:inst7|output_8bit_temp[7], shiftreg:inst7|output_8bit_temp[6], disp_register:inst8|Q[6], shiftreg:inst7|output_8bit_temp[5], disp_register:inst8|Q[5], shiftreg:inst7|output_8bit_temp[4], disp_register:inst8|Q[4], shiftreg:inst7|output_8bit_temp[3], disp_register:inst8|Q[3], shiftreg:inst7|output_8bit_temp[2], disp_register:inst8|Q[2], shiftreg:inst7|output_8bit_temp[1], disp_register:inst8|Q[1], shiftreg:inst7|output_8bit_temp[0], disp_register:inst8|Q[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1]~29 ;
;  C  ; LC38       ; clk, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_1, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], fsm:inst|CS.state_bit_0, rx                                                                                                                                                                                                                             ; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_1, bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3], fsm:inst|CS.state_bit_0, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], shiftreg:inst7|output_8bit_temp[7], shiftreg:inst7|output_8bit_temp[6], shiftreg:inst7|output_8bit_temp[5], shiftreg:inst7|output_8bit_temp[4], shiftreg:inst7|output_8bit_temp[3], shiftreg:inst7|output_8bit_temp[2], shiftreg:inst7|output_8bit_temp[1], shiftreg:inst7|output_8bit_temp[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1]~29                                                                                                                                                                                                                                              ;
;  C  ; LC40       ; clk, rx, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                                                             ; shiftreg:inst7|output_8bit_temp[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  C  ; LC43       ; clk, shiftreg:inst7|output_8bit_temp[6], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiplex_7seg:inst10|single_digit[3], multiplex_7seg:inst10|single_digit[2], multiplex_7seg:inst10|single_digit[1], multiplex_7seg:inst10|single_digit[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  C  ; LC45       ; clk, shiftreg:inst7|output_8bit_temp[6], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                             ; disp_register:inst8|Q[5], shiftreg:inst7|output_8bit_temp[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC48       ; clk, shiftreg:inst7|output_8bit_temp[4], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                             ; disp_register:inst8|Q[3], shiftreg:inst7|output_8bit_temp[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC47       ; clk, shiftreg:inst7|output_8bit_temp[4], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiplex_7seg:inst10|decimal_point                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC39       ; clk, rx, fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0]                                                                                                                                                                                                                             ; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_1, bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3], fsm:inst|CS.state_bit_0, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], shiftreg:inst7|output_8bit_temp[7], shiftreg:inst7|output_8bit_temp[6], shiftreg:inst7|output_8bit_temp[5], shiftreg:inst7|output_8bit_temp[4], shiftreg:inst7|output_8bit_temp[3], shiftreg:inst7|output_8bit_temp[2], shiftreg:inst7|output_8bit_temp[1], shiftreg:inst7|output_8bit_temp[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1]~29                                                                                                                                                                                       ;
;  C  ; LC34       ; fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                             ; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  C  ; LC35       ; clk, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1]~29, fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], rx                                                                                                                                                                                                                                                                                 ; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_1, bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3], fsm:inst|CS.state_bit_0, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], shiftreg:inst7|output_8bit_temp[7], shiftreg:inst7|output_8bit_temp[6], shiftreg:inst7|output_8bit_temp[5], shiftreg:inst7|output_8bit_temp[4], shiftreg:inst7|output_8bit_temp[3], shiftreg:inst7|output_8bit_temp[2], shiftreg:inst7|output_8bit_temp[1], shiftreg:inst7|output_8bit_temp[0]                                                                                                                                                                                                                                                 ;
;  C  ; LC36       ; clk, fsm:inst|CS.state_bit_1, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], fsm:inst|CS.state_bit_0, rx                                                                                                                                                                                                                             ; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_1, bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3], fsm:inst|CS.state_bit_0, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], shiftreg:inst7|output_8bit_temp[7], shiftreg:inst7|output_8bit_temp[6], shiftreg:inst7|output_8bit_temp[5], shiftreg:inst7|output_8bit_temp[4], shiftreg:inst7|output_8bit_temp[3], shiftreg:inst7|output_8bit_temp[2], shiftreg:inst7|output_8bit_temp[1], shiftreg:inst7|output_8bit_temp[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1]~29                                                                                                                                                                                                                                              ;
;  C  ; LC46       ; clk, fsm:inst|CS.state_bit_1, fsm:inst|CS.state_bit_0, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1]     ; bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3], fsm:inst|CS.state_bit_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC42       ; clk, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                                                                 ; scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_1, bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[1], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[2], bcounter:inst6|lpm_counter:b_count_temp_rtl_0|dffs[3], fsm:inst|CS.state_bit_0, scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], shiftreg:inst7|output_8bit_temp[7], shiftreg:inst7|output_8bit_temp[6], disp_register:inst8|Q[6], shiftreg:inst7|output_8bit_temp[5], disp_register:inst8|Q[5], shiftreg:inst7|output_8bit_temp[4], disp_register:inst8|Q[4], shiftreg:inst7|output_8bit_temp[3], disp_register:inst8|Q[3], shiftreg:inst7|output_8bit_temp[2], disp_register:inst8|Q[2], shiftreg:inst7|output_8bit_temp[1], disp_register:inst8|Q[1], shiftreg:inst7|output_8bit_temp[0], disp_register:inst8|Q[0], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1]~29 ;
;  D  ; LC52       ; clk, shiftreg:inst7|output_8bit_temp[1], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                                                                                                                                                                                                                                                         ; sevensegment_decoder:inst11|digit[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC53       ; clk, shiftreg:inst7|output_8bit_temp[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                             ; disp_register:inst8|Q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  D  ; LC64       ; clk, disp_register:inst8|Q[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sevensegment_decoder:inst11|segment7[4], sevensegment_decoder:inst11|segment7[2], sevensegment_decoder:inst11|segment7[0], sevensegment_decoder:inst11|segment7[5], sevensegment_decoder:inst11|segment7[6], sevensegment_decoder:inst11|segment7[3], sevensegment_decoder:inst11|segment7[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  D  ; LC56       ; clk, shiftreg:inst7|output_8bit_temp[5], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiplex_7seg:inst10|single_digit[3], multiplex_7seg:inst10|single_digit[2], multiplex_7seg:inst10|single_digit[1], multiplex_7seg:inst10|single_digit[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC60       ; clk, disp_register:inst8|Q[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sevensegment_decoder:inst11|segment7[4], sevensegment_decoder:inst11|segment7[2], sevensegment_decoder:inst11|segment7[0], sevensegment_decoder:inst11|segment7[5], sevensegment_decoder:inst11|segment7[6], sevensegment_decoder:inst11|segment7[3], sevensegment_decoder:inst11|segment7[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  D  ; LC62       ; clk, disp_register:inst8|Q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sevensegment_decoder:inst11|segment7[4], sevensegment_decoder:inst11|segment7[2], sevensegment_decoder:inst11|segment7[0], sevensegment_decoder:inst11|segment7[5], sevensegment_decoder:inst11|segment7[6], sevensegment_decoder:inst11|segment7[3], sevensegment_decoder:inst11|segment7[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  D  ; LC55       ; clk, shiftreg:inst7|output_8bit_temp[7], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                             ; disp_register:inst8|Q[6], shiftreg:inst7|output_8bit_temp[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC57       ; clk, shiftreg:inst7|output_8bit_temp[5], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                             ; disp_register:inst8|Q[4], shiftreg:inst7|output_8bit_temp[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC54       ; clk, shiftreg:inst7|output_8bit_temp[3], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                                                                                                                                                                                                                                                         ; sevensegment_decoder:inst11|digit[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC61       ; clk, shiftreg:inst7|output_8bit_temp[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                             ; disp_register:inst8|Q[2], shiftreg:inst7|output_8bit_temp[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC49       ; clk, shiftreg:inst7|output_8bit_temp[2], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                                                                                                                                                                                                                                                         ; sevensegment_decoder:inst11|digit[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC50       ; clk, shiftreg:inst7|output_8bit_temp[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[3], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[2], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[1], scounter:inst5|lpm_counter:s_count_temp_rtl_0|dffs[0], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                             ; disp_register:inst8|Q[1], shiftreg:inst7|output_8bit_temp[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC51       ; clk, disp_register:inst8|Q[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sevensegment_decoder:inst11|segment7[4], sevensegment_decoder:inst11|segment7[2], sevensegment_decoder:inst11|segment7[0], sevensegment_decoder:inst11|segment7[5], sevensegment_decoder:inst11|segment7[6], sevensegment_decoder:inst11|segment7[3], sevensegment_decoder:inst11|segment7[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  D  ; LC58       ; clk, shiftreg:inst7|output_8bit_temp[0], fsm:inst|CS.state_bit_0, fsm:inst|CS.state_bit_1                                                                                                                                                                                                                                                                                                                                                                                                                         ; sevensegment_decoder:inst11|digit[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Reserve all unused pins                      ; As output driving ground ;
; Security bit                                 ; Off                      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EPM7064AELC44-10 for design "lab3vhdl"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "user_reserve_1" is assigned to location or region, but does not exist in design
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 576 megabytes
    Info: Processing ended: Wed Sep 21 12:25:37 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


