// Seed: 2087176718
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd76
) (
    output wor id_0,
    input supply0 _id_1,
    input wor id_2,
    output wor id_3,
    output supply0 id_4
);
  wor  id_6;
  wire id_7;
  assign id_3 = id_6;
  logic id_8;
  wire [-1 : id_1] id_9;
  xor primCall (id_0, id_2, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
  assign id_6 = 1;
  parameter id_10 = 1;
endmodule
module module_2 #(
    parameter id_5 = 32'd67
) (
    input supply1 id_0,
    input wire id_1,
    input wire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 _id_5,
    input tri id_6
);
  logic [1  <  1 : id_5] id_8;
  ;
  assign id_8 = id_5;
  id_9 :
  assert property (@(posedge 1) -1 && id_6)
  else $signed(43);
  ;
  assign id_8 = 1;
  module_0 modCall_1 ();
endmodule
