m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vuniversalShiftReg
!s110 1637577559
!i10b 1
!s100 i`@W3W>1J2:MdT`>cGMId2
!s11b Dg1SIo80bB@j0V0VzS_@n1
Imn5EQD5gGLa=mDT7QVfb;1
VDg1SIo80bB@j0V0VzS_@n1
dD:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question4
w1637577552
8D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question4/question4.v
FD:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question4/question4.v
!i122 0
L0 1 50
OV;L;2020.1;71
r1
!s85 0
31
!s108 1637577559.000000
!s107 D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question4/question4.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/NIT-K/02_SecondYear/EC204/Lab7/question4/question4.v|
!i113 1
o-work work
tCvgOpt 0
nuniversal@shift@reg
