# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab10_GPIO.srcs/sources_1/imports/hdl/GPIO_Demo.vhd" \
"../../../../lab10_GPIO.srcs/sources_1/imports/hdl/RGB_controller.vhd" \
"../../../../lab10_GPIO.srcs/sources_1/imports/hdl/UART_TX_CTRL.vhd" \
"../../../../lab10_GPIO.srcs/sources_1/imports/hdl/debouncer.vhd" \
"../../../../lab10_GPIO.srcs/sim_1/new/GPIO_Demo_tb.vhd" \

# Do not sort compile order
nosort
