// Seed: 2421971313
module module_0 (
    input  id_0
    , id_5,
    output id_1,
    output id_2,
    input  id_3,
    input  id_4
);
  logic id_6;
  type_9(
      id_4, 1
  );
  type_10 id_7 (
      .id_0(id_5 && 1),
      .id_1(id_1)
  );
  always @(negedge 1) begin
    id_1 = 1;
    id_1 <= id_0;
  end
  assign id_7 = id_3;
endmodule
