@book{betz1999architecture,
  title={{A}rchitecture and {CAD} for deep-submicron {FPGA}s},
  author={Betz, Vaughn and Rose, Jonathan and Marquardt, Alexander},
  year={1999},
  publisher={Kluwer Academic Publishers}
}

@inproceedings{vtr2012,
  title={The {VTR} {P}roject: {A}rchitecture and {CAD} for {FPGA}s from {V}erilog to {R}outing},
  author={Rose, J. and Luu, J. and Yu, C. and Densmore, O. and Goeders, J. and Somerville, A. and Kent, K. and Jamieson, P. and Anderson, J.},
  booktitle={ACM/SIGDA Int. Symposium on Field-Programmable Gate Arrays},
  pages={77--86},
  year={2012},
}

@article{luu2014vtr,
  title={ {VTR} 7.0: {N}ext generation architecture and {CAD} system for {FPGA}s},
  author={Luu, Jason and Goeders, Jeffrey and Wainberg, Michael and Somerville, Andrew and Yu, Thien and Nasartschuk, Konstantin and Nasr, Miad and Wang, Sen and Liu, Tim and Ahmed, Nooruddin and others},
  journal={ACM Transactions on Reconfigurable Technology and Systems (TRETS)},
  volume={7},
  number={2},
  pages={6},
  year={2014},
  publisher={ACM}
}

@inproceedings{lewis2005stratix,
  title={{T}he {S}tratix {II} logic and routing architecture},
  author={Lewis, David and Ahmed, Elias and Baeckler, Gregg and Betz, Vaughn and Bourgeault, Mark and Cashman, David and Galloway, David and Hutton, Mike and Lane, Chris and Lee, Andy and others},
  booktitle={Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays},
  pages={14--20},
  year={2005},
  organization={ACM}
}

@INPROCEEDINGS{3dfpga1995,
	author={Alexander, M. and Cohoon, J. and Colflesh, J. and Karro, J. and Robins, G.},
	booktitle={IEEE Int. ASIC Conference and Exhibit},
	title={{Three-Dimensional Field-Programmable Gate Arrays}},
	year={1995},
	pages={253-256},
	doi={10.1109/ASIC.1995.580726},
	ISSN={1063-0988}
}

@article{3dfpga,
	author={Mingjie L. and El Gamal, A. and Lu, Y. and Wong, S.},
	journal={IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems},
	title={Performance {B}enefits of {M}onolithically {S}tacked 3-{D} {FPGA}},
	year={2007},
	volume={26},
	number={2},
	pages={216-229},
	doi={10.1109/TCAD.2006.887920},
	ISSN={0278-0070}
}

@inproceedings{xilinxTSV,
	author={Chaware, R. and Nagarajan, K. and Ramalingam, S.},
	booktitle={IEEE Electronic Components and Technology Conference (ECTC)},
	title={{Assembly and Reliability Challenges in 3{D} Integration of 28nm {FPGA} Die on a Large High Density 65nm Passive Interposer}},
	year={2012},
	pages={279-283},
	doi={10.1109/ECTC.2012.6248841},
	ISSN={0569-5503}
}

@inproceedings{xilinxTSVperformance,
	author={Namhoon, K. and Wu, D. and Kim, D. and Rahman, A. and Wu, P.},
	booktitle={IEEE Electronic Components and Technology Conference (ECTC)},
	title={{Interposer Design Optimization for High Frequency Signal Transmission in Passive and Active Interposer using Through Silicon Via (TSV)}},
	year={2011},
	pages={1160-1167},
	doi={10.1109/ECTC.2011.5898657},
	ISSN={0569-5503}
}

@inproceedings{betz1997vpr,
  title={{VPR: A New Packing, Placement and Routing Tool for FPGA Research}},
  author={Betz, Vaughn and Rose, Jonathan},
  booktitle={Int. Workshp on Field-Programmable Logic and Applications},
  pages={213--222},
  year={1997},
  organization={Springer}
}

@inproceedings{timing2000,
 author = {Marquardt, Alexander and Betz, Vaughn and Rose, Jonathan},
 title = {{T}iming-{D}riven {P}lacement for {FPGA}s},
 booktitle = {ACM/SIGDA Int. Symp. on Field Programmable Gate Arrays},
 year = {2000},
 isbn = {1-58113-193-3},
 pages = {203--213},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/329166.329208},
 doi = {10.1145/329166.329208},
 acmid = {329208},
}

@article{xilinx7series,
 title = {{7 Series FPGA Overview}},
 author = {Xilinx}, 
 year = {2013},
 journal = {www.xilinx.com},
 url = {www.xilinx.com},
}

@article{xilinxWP,
 title = {{X}ilinx {S}tacked {S}ilicon {I}nterconnect {T}echnology {D}elivers {B}reakthrough {FPGA} {C}apacity, {B}andwidth, and {P}ower {E}fficiency},
 author = {Xilinx},
 year = {2012},
 journal = {www.xilinx.com},
 url = {www.xilinx.com},
}

@article{stratixV,
 author = {Altera},
 title = {{Stratix V Device Overview}},
 year = {2013},
 journal = {www.altera.com},
 url = {www.altera.com},
}


@inproceedings{icann,
 author = {Cheng, C.},
 title = {{RISA: Accurate and Efficient Placement Routability Modeling}},
 booktitle = {IEEE/ACM Int. Conf. on Computer-Aided Design},
 year = {1994},
 isbn = {0-89791-690-5},
 pages = {690--695},
 numpages = {6},
 url = {http://dl.acm.org/citation.cfm?id=191326.191632},
 acmid = {191632},
}


@inproceedings{unidirectional,
 author = {Lemieux, G and Lee, E. and Tom, M. and Yu, A.},
 title = {{Directional and Single-Driver Wires in FPGA Interconnect}},
 booktitle = {IEEE Int. Conf. on Field Programmable Technology},
 year = {2004},
 pages = {41--48},
 numpages = {8},
}


@ARTICLE{hMetis,
 author = {Karypis, G. and Aggarwal, R. and Kumar, V. and Shekhar, S.},
 journal = {IEEE Trans. on VLSI},
 title = {{Multilevel Hypergraph Partitioning: Applications in VLSI Domain}},
 year = {1999},
 volume={7},
 number={1},
 pages={69-79},
 numpages = {10},
}


@ARTICLE{yieldmodel,
author={Cunningham, J.A.},
journal={IEEE Trans. on Semiconductor Manufacturing},
title={{The Use and Evaluation of Yield Models in Integrated Circuit Manufacturing}},
year={1990},
volume={3},
number={2},
pages={60-71},
doi={10.1109/66.53188},
ISSN={0894-6507},
}

@inproceedings{hahn2014cad,
  title={Cad and routing architecture for interposer-based multi-FPGA systems},
  author={Hahn Pereira, Andre and Betz, Vaughn},
  booktitle={Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays},
  pages={75--84},
  year={2014},
  organization={ACM},
}

@article{karypis1998multilevelmetis,
  title={Multilevel k-way Partitioning Scheme for Irregular Graphs},
  author={Karypis, George and Kumar, Vipin},
  journal={Journal of Parallel and Distributed computing},
  volume={48},
  number={1},
  pages={96--129},
  year={1998},
  publisher={Elsevier}
}

@article{karypis1999multilevelhmetis,
  title={Multilevel hypergraph partitioning: applications in VLSI domain},
  author={Karypis, George and Aggarwal, Rajat and Kumar, Vipin and Shekhar, Shashi},
  journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
  volume={7},
  number={1},
  pages={69--79},
  year={1999},
  publisher={IEEE}
}
