{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676497831911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676497831912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 15:50:31 2023 " "Processing started: Wed Feb 15 15:50:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676497831912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497831912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ext_top -c ext_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ext_top -c ext_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497831912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676497832390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676497832390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_top.sv 2 2 " "Found 2 design units, including 2 entities, in source file ext_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ext_top " "Found entity 1: ext_top" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497840672 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_gun " "Found entity 2: top_gun" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497840672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ext_top " "Elaborating entity \"ext_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676497840733 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation ext_top.sv(66) " "Verilog HDL Always Construct warning at ext_top.sv(66): variable \"operation\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840734 "|ext_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1_data_out ext_top.sv(65) " "Verilog HDL Always Construct warning at ext_top.sv(65): inferring latch(es) for variable \"rs1_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676497840737 "|ext_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2_data_out ext_top.sv(65) " "Verilog HDL Always Construct warning at ext_top.sv(65): inferring latch(es) for variable \"rs2_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676497840737 "|ext_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_out ext_top.sv(65) " "Verilog HDL Always Construct warning at ext_top.sv(65): inferring latch(es) for variable \"pc_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676497840737 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[0\] ext_top.sv(65) " "Inferred latch for \"pc_out\[0\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840740 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[1\] ext_top.sv(65) " "Inferred latch for \"pc_out\[1\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840740 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[2\] ext_top.sv(65) " "Inferred latch for \"pc_out\[2\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840740 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[3\] ext_top.sv(65) " "Inferred latch for \"pc_out\[3\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840740 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[4\] ext_top.sv(65) " "Inferred latch for \"pc_out\[4\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840740 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[5\] ext_top.sv(65) " "Inferred latch for \"pc_out\[5\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840740 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[6\] ext_top.sv(65) " "Inferred latch for \"pc_out\[6\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840740 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[7\] ext_top.sv(65) " "Inferred latch for \"pc_out\[7\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840740 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[8\] ext_top.sv(65) " "Inferred latch for \"pc_out\[8\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840740 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[9\] ext_top.sv(65) " "Inferred latch for \"pc_out\[9\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840740 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[10\] ext_top.sv(65) " "Inferred latch for \"pc_out\[10\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840740 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[11\] ext_top.sv(65) " "Inferred latch for \"pc_out\[11\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840740 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[12\] ext_top.sv(65) " "Inferred latch for \"pc_out\[12\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[13\] ext_top.sv(65) " "Inferred latch for \"pc_out\[13\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[14\] ext_top.sv(65) " "Inferred latch for \"pc_out\[14\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[15\] ext_top.sv(65) " "Inferred latch for \"pc_out\[15\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[16\] ext_top.sv(65) " "Inferred latch for \"pc_out\[16\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[17\] ext_top.sv(65) " "Inferred latch for \"pc_out\[17\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[18\] ext_top.sv(65) " "Inferred latch for \"pc_out\[18\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[19\] ext_top.sv(65) " "Inferred latch for \"pc_out\[19\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[20\] ext_top.sv(65) " "Inferred latch for \"pc_out\[20\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[21\] ext_top.sv(65) " "Inferred latch for \"pc_out\[21\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[22\] ext_top.sv(65) " "Inferred latch for \"pc_out\[22\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[23\] ext_top.sv(65) " "Inferred latch for \"pc_out\[23\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[24\] ext_top.sv(65) " "Inferred latch for \"pc_out\[24\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[25\] ext_top.sv(65) " "Inferred latch for \"pc_out\[25\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[26\] ext_top.sv(65) " "Inferred latch for \"pc_out\[26\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[27\] ext_top.sv(65) " "Inferred latch for \"pc_out\[27\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[28\] ext_top.sv(65) " "Inferred latch for \"pc_out\[28\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[29\] ext_top.sv(65) " "Inferred latch for \"pc_out\[29\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[30\] ext_top.sv(65) " "Inferred latch for \"pc_out\[30\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840741 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[31\] ext_top.sv(65) " "Inferred latch for \"pc_out\[31\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[0\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[0\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[1\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[1\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[2\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[2\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[3\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[3\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[4\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[4\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[5\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[5\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[6\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[6\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[7\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[7\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[8\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[8\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[9\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[9\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[10\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[10\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[11\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[11\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[12\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[12\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[13\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[13\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[14\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[14\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[15\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[15\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[16\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[16\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[17\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[17\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840742 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[18\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[18\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[19\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[19\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[20\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[20\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[21\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[21\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[22\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[22\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[23\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[23\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[24\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[24\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[25\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[25\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[26\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[26\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[27\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[27\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[28\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[28\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[29\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[29\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[30\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[30\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[31\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[31\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[0\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[0\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[1\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[1\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[2\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[2\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[3\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[3\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[4\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[4\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840743 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[5\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[5\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[6\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[6\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[7\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[7\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[8\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[8\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[9\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[9\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[10\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[10\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[11\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[11\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[12\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[12\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[13\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[13\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[14\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[14\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[15\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[15\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[16\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[16\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[17\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[17\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[18\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[18\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[19\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[19\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[20\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[20\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[21\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[21\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840744 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[22\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[22\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840745 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[23\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[23\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840745 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[24\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[24\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840745 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[25\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[25\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840745 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[26\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[26\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840745 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[27\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[27\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840745 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[28\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[28\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840745 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[29\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[29\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840745 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[30\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[30\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840745 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[31\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[31\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840745 "|ext_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_gun top_gun:maverick " "Elaborating entity \"top_gun\" for hierarchy \"top_gun:maverick\"" {  } { { "ext_top.sv" "maverick" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676497840757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd ext_top.sv(319) " "Verilog HDL or VHDL warning at ext_top.sv(319): object \"rd\" assigned a value but never read" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676497840758 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(332) " "Verilog HDL Always Construct warning at ext_top.sv(332): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840759 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(332) " "Verilog HDL Always Construct warning at ext_top.sv(332): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840759 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(333) " "Verilog HDL Always Construct warning at ext_top.sv(333): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840759 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(333) " "Verilog HDL Always Construct warning at ext_top.sv(333): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840759 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(334) " "Verilog HDL Always Construct warning at ext_top.sv(334): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840759 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(338) " "Verilog HDL Always Construct warning at ext_top.sv(338): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840759 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(338) " "Verilog HDL Always Construct warning at ext_top.sv(338): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840759 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(342) " "Verilog HDL Always Construct warning at ext_top.sv(342): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840759 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(342) " "Verilog HDL Always Construct warning at ext_top.sv(342): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840760 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(350) " "Verilog HDL Always Construct warning at ext_top.sv(350): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840760 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(350) " "Verilog HDL Always Construct warning at ext_top.sv(350): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840760 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(356) " "Verilog HDL Always Construct warning at ext_top.sv(356): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840760 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(356) " "Verilog HDL Always Construct warning at ext_top.sv(356): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840760 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(361) " "Verilog HDL Always Construct warning at ext_top.sv(361): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 361 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840760 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(361) " "Verilog HDL Always Construct warning at ext_top.sv(361): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 361 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840760 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(362) " "Verilog HDL Always Construct warning at ext_top.sv(362): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 362 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840760 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(362) " "Verilog HDL Always Construct warning at ext_top.sv(362): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 362 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840760 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(367) " "Verilog HDL Always Construct warning at ext_top.sv(367): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840760 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(367) " "Verilog HDL Always Construct warning at ext_top.sv(367): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840761 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(369) " "Verilog HDL Always Construct warning at ext_top.sv(369): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840761 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(369) " "Verilog HDL Always Construct warning at ext_top.sv(369): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840761 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(376) " "Verilog HDL Always Construct warning at ext_top.sv(376): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 376 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840761 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(381) " "Verilog HDL Always Construct warning at ext_top.sv(381): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840761 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(381) " "Verilog HDL Always Construct warning at ext_top.sv(381): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840761 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(382) " "Verilog HDL Always Construct warning at ext_top.sv(382): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 382 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840761 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(382) " "Verilog HDL Always Construct warning at ext_top.sv(382): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 382 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840761 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(383) " "Verilog HDL Always Construct warning at ext_top.sv(383): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 383 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840762 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(383) " "Verilog HDL Always Construct warning at ext_top.sv(383): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 383 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840762 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(384) " "Verilog HDL Always Construct warning at ext_top.sv(384): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 384 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840762 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(384) " "Verilog HDL Always Construct warning at ext_top.sv(384): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 384 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840762 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(385) " "Verilog HDL Always Construct warning at ext_top.sv(385): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840762 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(385) " "Verilog HDL Always Construct warning at ext_top.sv(385): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840762 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(393) " "Verilog HDL Always Construct warning at ext_top.sv(393): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 393 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840762 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(393) " "Verilog HDL Always Construct warning at ext_top.sv(393): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 393 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840762 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(397) " "Verilog HDL Always Construct warning at ext_top.sv(397): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 397 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840763 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(397) " "Verilog HDL Always Construct warning at ext_top.sv(397): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 397 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840763 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(405) " "Verilog HDL Always Construct warning at ext_top.sv(405): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 405 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840763 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(405) " "Verilog HDL Always Construct warning at ext_top.sv(405): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 405 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840763 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(411) " "Verilog HDL Always Construct warning at ext_top.sv(411): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 411 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840763 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(411) " "Verilog HDL Always Construct warning at ext_top.sv(411): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 411 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840763 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(412) " "Verilog HDL Always Construct warning at ext_top.sv(412): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840763 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(412) " "Verilog HDL Always Construct warning at ext_top.sv(412): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840763 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(413) " "Verilog HDL Always Construct warning at ext_top.sv(413): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 413 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840763 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(413) " "Verilog HDL Always Construct warning at ext_top.sv(413): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 413 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840764 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(414) " "Verilog HDL Always Construct warning at ext_top.sv(414): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 414 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840764 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 ext_top.sv(418) " "Verilog HDL Always Construct warning at ext_top.sv(418): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 418 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840764 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(419) " "Verilog HDL Always Construct warning at ext_top.sv(419): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 419 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840764 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(420) " "Verilog HDL Always Construct warning at ext_top.sv(420): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 420 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840764 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(434) " "Verilog HDL Always Construct warning at ext_top.sv(434): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 434 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840764 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(434) " "Verilog HDL Always Construct warning at ext_top.sv(434): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 434 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840764 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(435) " "Verilog HDL Always Construct warning at ext_top.sv(435): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 435 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840765 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(435) " "Verilog HDL Always Construct warning at ext_top.sv(435): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 435 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840765 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(436) " "Verilog HDL Always Construct warning at ext_top.sv(436): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 436 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840765 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(436) " "Verilog HDL Always Construct warning at ext_top.sv(436): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 436 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840765 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(447) " "Verilog HDL Always Construct warning at ext_top.sv(447): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 447 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840765 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(447) " "Verilog HDL Always Construct warning at ext_top.sv(447): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 447 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840765 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(448) " "Verilog HDL Always Construct warning at ext_top.sv(448): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 448 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840765 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(448) " "Verilog HDL Always Construct warning at ext_top.sv(448): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 448 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840765 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(455) " "Verilog HDL Always Construct warning at ext_top.sv(455): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 455 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840766 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(455) " "Verilog HDL Always Construct warning at ext_top.sv(455): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 455 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840766 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(456) " "Verilog HDL Always Construct warning at ext_top.sv(456): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 456 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840766 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(456) " "Verilog HDL Always Construct warning at ext_top.sv(456): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 456 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840766 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(463) " "Verilog HDL Always Construct warning at ext_top.sv(463): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 463 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840766 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(463) " "Verilog HDL Always Construct warning at ext_top.sv(463): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 463 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840766 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(464) " "Verilog HDL Always Construct warning at ext_top.sv(464): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 464 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840766 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(464) " "Verilog HDL Always Construct warning at ext_top.sv(464): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 464 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840766 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(471) " "Verilog HDL Always Construct warning at ext_top.sv(471): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 471 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840767 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(471) " "Verilog HDL Always Construct warning at ext_top.sv(471): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 471 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840767 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(472) " "Verilog HDL Always Construct warning at ext_top.sv(472): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 472 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840767 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(472) " "Verilog HDL Always Construct warning at ext_top.sv(472): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 472 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840767 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(479) " "Verilog HDL Always Construct warning at ext_top.sv(479): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 479 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840767 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(479) " "Verilog HDL Always Construct warning at ext_top.sv(479): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 479 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840767 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(480) " "Verilog HDL Always Construct warning at ext_top.sv(480): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 480 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840767 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(480) " "Verilog HDL Always Construct warning at ext_top.sv(480): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 480 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840767 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(487) " "Verilog HDL Always Construct warning at ext_top.sv(487): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 487 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840768 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(487) " "Verilog HDL Always Construct warning at ext_top.sv(487): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 487 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840768 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(488) " "Verilog HDL Always Construct warning at ext_top.sv(488): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 488 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840768 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(488) " "Verilog HDL Always Construct warning at ext_top.sv(488): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 488 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840768 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(498) " "Verilog HDL Always Construct warning at ext_top.sv(498): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 498 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840769 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(500) " "Verilog HDL Always Construct warning at ext_top.sv(500): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 500 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840769 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(500) " "Verilog HDL Always Construct warning at ext_top.sv(500): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 500 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840769 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(503) " "Verilog HDL Always Construct warning at ext_top.sv(503): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 503 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497840769 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ext_top.sv(324) " "Verilog HDL Case Statement warning at ext_top.sv(324): incomplete case statement has no default case item" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676497840769 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_temp ext_top.sv(323) " "Verilog HDL Always Construct warning at ext_top.sv(323): inferring latch(es) for variable \"alu_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676497840771 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[0\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[0\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840777 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[1\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[1\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840777 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[2\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[2\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840777 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[3\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[3\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840777 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[4\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[4\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840777 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[5\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[5\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840777 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[6\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[6\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840777 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[7\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[7\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840778 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[8\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[8\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840778 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[9\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[9\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840778 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[10\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[10\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840778 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[11\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[11\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840778 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[12\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[12\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840778 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[13\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[13\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840778 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[14\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[14\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840778 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[15\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[15\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840779 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[16\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[16\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840779 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[17\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[17\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840779 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[18\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[18\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840779 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[19\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[19\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840779 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[20\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[20\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840779 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[21\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[21\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840779 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[22\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[22\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840779 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[23\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[23\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840780 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[24\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[24\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840780 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[25\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[25\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840780 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[26\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[26\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840780 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[27\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[27\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840780 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[28\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[28\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840780 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[29\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[29\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840780 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[30\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[30\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840780 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[31\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[31\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497840781 "|ext_top|top_gun:maverick"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qi14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qi14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qi14 " "Found entity 1: altsyncram_qi14" {  } { { "db/altsyncram_qi14.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/altsyncram_qi14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497844015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497844015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/mux_i7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497844247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497844247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497844289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497844289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ssh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ssh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ssh " "Found entity 1: cntr_ssh" {  } { { "db/cntr_ssh.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cntr_ssh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497844349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497844349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lrb " "Found entity 1: cmpr_lrb" {  } { { "db/cmpr_lrb.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cmpr_lrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497844381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497844381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cntr_8hi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497844420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497844420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cntr_4rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497844477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497844477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497844506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497844506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497844542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497844542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497844572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497844572 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676497845191 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676497845355 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.02.15.15:50:47 Progress: Loading slddb2c3e50/alt_sld_fab_wrapper_hw.tcl " "2023.02.15.15:50:47 Progress: Loading slddb2c3e50/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497847746 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497849131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497849224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497850005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497850117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497850230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497850360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497850366 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497850366 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676497851045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddb2c3e50/alt_sld_fab.v" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497851343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497851343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497851454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497851454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497851455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497851455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497851556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497851556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497851671 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497851671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497851671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497851770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497851770 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Ram0 " "RAM logic \"Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "ext_top.sv" "Ram0" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 66 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1676497853435 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1676497853435 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676497853792 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[20\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[20\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497853862 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[18\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[18\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497853862 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[14\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[14\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497853862 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[12\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[12\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497853862 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[9\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[9\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497853862 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[6\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[6\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497853862 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[5\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[5\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497853862 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[4\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[4\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497853862 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[3\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[3\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497853862 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[21\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[21\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497853862 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[25\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[25\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497853862 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[28\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[28\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497853862 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rs1_data_out\[1\] rs1_data_out\[0\] " "Duplicate LATCH primitive \"rs1_data_out\[1\]\" merged with LATCH primitive \"rs1_data_out\[0\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497853862 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1676497853862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_out\[0\] " "Latch pc_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853862 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_out\[10\] " "Latch pc_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853862 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs1_data_out\[0\] " "Latch rs1_data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853862 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs1_data_out\[25\] " "Latch rs1_data_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853862 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs2_data_out\[1\] " "Latch rs2_data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853862 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs2_data_out\[28\] " "Latch rs2_data_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853862 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs2_data_out\[29\] " "Latch rs2_data_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[0\] " "Latch top_gun:maverick\|alu_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[10\] " "Latch top_gun:maverick\|alu_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[11\] " "Latch top_gun:maverick\|alu_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[12\] " "Latch top_gun:maverick\|alu_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[13\] " "Latch top_gun:maverick\|alu_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[14\] " "Latch top_gun:maverick\|alu_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[15\] " "Latch top_gun:maverick\|alu_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[16\] " "Latch top_gun:maverick\|alu_temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[17\] " "Latch top_gun:maverick\|alu_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[18\] " "Latch top_gun:maverick\|alu_temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[19\] " "Latch top_gun:maverick\|alu_temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[1\] " "Latch top_gun:maverick\|alu_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[20\] " "Latch top_gun:maverick\|alu_temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[21\] " "Latch top_gun:maverick\|alu_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[22\] " "Latch top_gun:maverick\|alu_temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[23\] " "Latch top_gun:maverick\|alu_temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[24\] " "Latch top_gun:maverick\|alu_temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[25\] " "Latch top_gun:maverick\|alu_temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[26\] " "Latch top_gun:maverick\|alu_temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[27\] " "Latch top_gun:maverick\|alu_temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[28\] " "Latch top_gun:maverick\|alu_temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853863 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[29\] " "Latch top_gun:maverick\|alu_temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853864 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[2\] " "Latch top_gun:maverick\|alu_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853864 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[30\] " "Latch top_gun:maverick\|alu_temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853864 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[31\] " "Latch top_gun:maverick\|alu_temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853864 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[3\] " "Latch top_gun:maverick\|alu_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853864 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[4\] " "Latch top_gun:maverick\|alu_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853864 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[5\] " "Latch top_gun:maverick\|alu_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853864 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[6\] " "Latch top_gun:maverick\|alu_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853864 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[7\] " "Latch top_gun:maverick\|alu_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853864 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[8\] " "Latch top_gun:maverick\|alu_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853864 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[9\] " "Latch top_gun:maverick\|alu_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497853864 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497853864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676497854291 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 357 677 0 0 320 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 357 of its 677 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 320 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1676497857091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676497857239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676497857239 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676497857708 "|ext_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676497857708 "|ext_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676497857708 "|ext_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676497857708 "|ext_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676497857708 "|ext_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676497857708 "|ext_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1676497857708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5612 " "Implemented 5612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676497857708 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676497857708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5272 " "Implemented 5272 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676497857708 ""} { "Info" "ICUT_CUT_TM_RAMS" "322 " "Implemented 322 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1676497857708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676497857708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 177 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676497857738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 15:50:57 2023 " "Processing ended: Wed Feb 15 15:50:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676497857738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676497857738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676497857738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497857738 ""}
