INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:03:51 +0800 2020
Execute     set_part virtex7 
Execute       ap_part_info -name virtex7 -data single -quiet 
Execute       ap_family_info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.202 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.31 sec.
Execute     create_clock -period 5 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matrixmultiplication.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling matrixmultiplication.cpp as C++
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         is_encrypted matrixmultiplication.cpp 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "matrixmultiplication.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E matrixmultiplication.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp
Command         clang done; 0.945 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp"  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc
Command         clang done; 0.949 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.diag.yml C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.err.log 
Execute           ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.err.log 
Command         tidy_31 done; 0.134 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute         clang -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc
Command         clang done; 0.952 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.g.bc -hls-opt -except-internalize matrixmul -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g 
Command         llvm-ld done; 0.752 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:30:55 . Memory (MB): peak = 324.676 ; gain = 235.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:30:55 . Memory (MB): peak = 324.676 ; gain = 235.219
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.473 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:30:56 . Memory (MB): peak = 324.676 ; gain = 235.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:30:56 . Memory (MB): peak = 324.676 ; gain = 235.219
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc to C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matrixmultiplication.cpp:11) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'product' (matrixmultiplication.cpp:15) in function 'matrixmul' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'A' (matrixmultiplication.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'B' (matrixmultiplication.cpp:6) in dimension 1 completely.
Command           transform done; 0.423 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmultiplication.cpp:6)...31 expression(s) balanced.
Command           transform done; 0.216 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:30:56 . Memory (MB): peak = 324.676 ; gain = 235.219
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'row' (matrixmultiplication.cpp:10:36) in function 'matrixmul'.
Command           transform done; 0.332 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:30:57 . Memory (MB): peak = 324.676 ; gain = 235.219
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.556 sec.
Command       elaborate done; 5.618 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
Execute         ap_set_top_model matrixmul 
Execute         get_model_list matrixmul -filter all-wo-channel -topdown 
Execute         preproc_iomode -model matrixmul 
Execute         get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrixmul
INFO-FLOW: Configuring Module : matrixmul ...
Execute         set_default_model matrixmul 
Execute         apply_spec_resource_limit matrixmul 
INFO-FLOW: Model list for preprocess: matrixmul
INFO-FLOW: Preprocessing Module: matrixmul ...
Execute         set_default_model matrixmul 
Execute         cdfg_preprocess -model matrixmul 
Execute         rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for synthesis: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul 
Execute         schedule -model matrixmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.442 sec.
INFO: [HLS 200-111]  Elapsed time: 1223.18 seconds; current allocated memory: 129.886 MB.
Execute         syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.sched.rpt 
Execute         db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul.
Execute         set_default_model matrixmul 
Execute         bind -model matrixmul 
BIND OPTION: model=matrixmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 130.665 MB.
Execute         syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.bind.rpt 
Command         syn_report done; 0.113 sec.
Execute         db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.bind.adb -f 
Command         db_write done; 0.101 sec.
INFO-FLOW: Finish binding matrixmul.
Execute         get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for RTL generation: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matrixmul -vendor xilinx -mg_file C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_mul_32s_32s_32_3_1' to 'matrixmul_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mul_32sbkb': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 132.675 MB.
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/systemc/matrixmul -synmodules matrixmul 
Execute         gen_rtl matrixmul -istop -style xilinx -f -lang vhdl -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/vhdl/matrixmul 
Execute         gen_rtl matrixmul -istop -style xilinx -f -lang vlog -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/verilog/matrixmul 
Execute         syn_report -csynth -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.rpt 
Execute         syn_report -rtlxml -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.xml 
Execute         syn_report -verbosereport -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.rpt 
Command         syn_report done; 0.154 sec.
Execute         db_write -model matrixmul -f -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.adb 
Command         db_write done; 0.127 sec.
Execute         gen_tb_info matrixmul -p C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul 
Execute         export_constraint_db -f -tool general -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute         syn_report -designview -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks matrixmul 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain matrixmul 
INFO-FLOW: Model list for RTL component generation: matrixmul
INFO-FLOW: Handling components in module [matrixmul] ... 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: Found component matrixmul_mul_32sbkb.
INFO-FLOW: Append model matrixmul_mul_32sbkb
INFO-FLOW: Append model matrixmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrixmul_mul_32sbkb matrixmul
INFO-FLOW: To file: write model matrixmul_mul_32sbkb
INFO-FLOW: To file: write model matrixmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model matrixmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.43 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.119 sec.
Command         ap_source done; 0.119 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_mul_32sbkb_MulnS_0'
Command         ap_source done; 0.141 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.108 sec.
Command         ap_source done; 0.109 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matrixmul xml_exists=0
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute           source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute           source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute           source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Command         ap_source done; 0.205 sec.
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=8
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute         sc_get_clocks matrixmul 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:31:00 . Memory (MB): peak = 324.676 ; gain = 235.219
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
Command       autosyn done; 3.336 sec.
Command     csynth_design done; 8.965 sec.
Command   ap_source done; 9.424 sec.
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:05:20 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.111 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.734 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.88 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.085 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_xip C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     is_xip C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.149 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.34 sec.
Command ap_source done; error code: 1; 2.44 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:07:28 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.735 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.877 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.072 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_xip C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     is_xip C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.443 sec.
Command ap_source done; 1.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:07:47 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     ap_source done; 0.112 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.737 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.879 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.082 sec.
Execute   set_part xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.147 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matrixmultiplication.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matrixmultiplication.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       is_encrypted matrixmultiplication.cpp 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "matrixmultiplication.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E matrixmultiplication.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp
Command       clang done; 0.939 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp"  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc
Command       clang done; 0.957 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.diag.yml C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.err.log 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.err.log 
Command       tidy_31 done; 0.125 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc
Command       clang done; 0.945 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.g.bc -hls-opt -except-internalize matrixmul -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g 
Command       llvm-ld done; 0.748 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.520 ; gain = 97.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.520 ; gain = 97.219
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.491 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.520 ; gain = 97.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.520 ; gain = 97.219
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc to C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matrixmultiplication.cpp:11) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'product' (matrixmultiplication.cpp:15) in function 'matrixmul' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'A' (matrixmultiplication.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'B' (matrixmultiplication.cpp:6) in dimension 1 completely.
Command         transform done; 0.397 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmultiplication.cpp:6)...31 expression(s) balanced.
Command         transform done; 0.218 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.520 ; gain = 97.219
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'row' (matrixmultiplication.cpp:10:36) in function 'matrixmul'.
Command         transform done; 0.313 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.520 ; gain = 97.219
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.523 sec.
Command     elaborate done; 5.586 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
Execute       ap_set_top_model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrixmul
INFO-FLOW: Configuring Module : matrixmul ...
Execute       set_default_model matrixmul 
Execute       apply_spec_resource_limit matrixmul 
INFO-FLOW: Model list for preprocess: matrixmul
INFO-FLOW: Preprocessing Module: matrixmul ...
Execute       set_default_model matrixmul 
Execute       cdfg_preprocess -model matrixmul 
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for synthesis: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul 
Execute       schedule -model matrixmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.417 sec.
INFO: [HLS 200-111]  Elapsed time: 7.781 seconds; current allocated memory: 104.253 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.sched.rpt 
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul.
Execute       set_default_model matrixmul 
Execute       bind -model matrixmul 
BIND OPTION: model=matrixmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 105.100 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.bind.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.bind.adb -f 
INFO-FLOW: Finish binding matrixmul.
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for RTL generation: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrixmul -vendor xilinx -mg_file C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_mul_32s_32s_32_3_1' to 'matrixmul_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mul_32sbkb': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
Command       create_rtl_model done; 0.127 sec.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 107.240 MB.
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/systemc/matrixmul -synmodules matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vhdl -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/vhdl/matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vlog -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/verilog/matrixmul 
Execute       syn_report -csynth -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.rpt 
Execute       syn_report -rtlxml -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.xml 
Execute       syn_report -verbosereport -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.rpt 
Command       syn_report done; 0.144 sec.
Execute       db_write -model matrixmul -f -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.adb 
Execute       gen_tb_info matrixmul -p C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul 
Execute       export_constraint_db -f -tool general -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       syn_report -designview -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks matrixmul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain matrixmul 
INFO-FLOW: Model list for RTL component generation: matrixmul
INFO-FLOW: Handling components in module [matrixmul] ... 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: Found component matrixmul_mul_32sbkb.
INFO-FLOW: Append model matrixmul_mul_32sbkb
INFO-FLOW: Append model matrixmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrixmul_mul_32sbkb matrixmul
INFO-FLOW: To file: write model matrixmul_mul_32sbkb
INFO-FLOW: To file: write model matrixmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model matrixmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.43 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.104 sec.
Command       ap_source done; 0.104 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_mul_32sbkb_MulnS_0'
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.104 sec.
Command       ap_source done; 0.104 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matrixmul xml_exists=0
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute         source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Command       ap_source done; 0.139 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=8
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       sc_get_clocks matrixmul 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 186.520 ; gain = 97.219
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
Command     autosyn done; 2.827 sec.
Command   csynth_design done; 8.427 sec.
Command ap_source done; 9.683 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:09:25 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     ap_source done; 0.115 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.744 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.903 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.116 sec.
Execute   set_part xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.149 sec.
Execute   create_clock -period 5 -name default 
Execute   source ./matrixmultiplication.proj/solution/directives.tcl 
Execute     set_directive_interface -mode s_axilite matrixmul A 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
Execute     set_directive_interface -mode s_axilite matrixmul B 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
Execute     set_directive_interface -mode s_axilite matrixmul AB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matrixmultiplication.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matrixmultiplication.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       is_encrypted matrixmultiplication.cpp 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "matrixmultiplication.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E matrixmultiplication.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp
Command       clang done; 0.953 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp"  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc
Command       clang done; 0.95 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.diag.yml C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.err.log 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.err.log 
Command       tidy_31 done; 0.129 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc
Command       clang done; 0.943 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.g.bc -hls-opt -except-internalize matrixmul -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g 
Command       llvm-ld done; 0.758 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.684 ; gain = 97.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.684 ; gain = 97.398
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.48 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.684 ; gain = 97.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.684 ; gain = 97.398
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc to C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matrixmultiplication.cpp:11) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'product' (matrixmultiplication.cpp:15) in function 'matrixmul' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'A' (matrixmultiplication.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'B' (matrixmultiplication.cpp:6) in dimension 1 completely.
Command         transform done; 0.408 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmultiplication.cpp:6)...31 expression(s) balanced.
Command         transform done; 0.212 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.684 ; gain = 97.398
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'row' (matrixmultiplication.cpp:10:36) in function 'matrixmul'.
Command         transform done; 0.343 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.684 ; gain = 97.398
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.543 sec.
Command     elaborate done; 5.644 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
Execute       ap_set_top_model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrixmul
INFO-FLOW: Configuring Module : matrixmul ...
Execute       set_default_model matrixmul 
Execute       apply_spec_resource_limit matrixmul 
INFO-FLOW: Model list for preprocess: matrixmul
INFO-FLOW: Preprocessing Module: matrixmul ...
Execute       set_default_model matrixmul 
Execute       cdfg_preprocess -model matrixmul 
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for synthesis: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul 
Execute       schedule -model matrixmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.425 sec.
INFO: [HLS 200-111]  Elapsed time: 7.905 seconds; current allocated memory: 104.567 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.sched.rpt 
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul.
Execute       set_default_model matrixmul 
Execute       bind -model matrixmul 
BIND OPTION: model=matrixmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 105.426 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.bind.rpt 
Command       syn_report done; 0.112 sec.
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.bind.adb -f 
INFO-FLOW: Finish binding matrixmul.
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for RTL generation: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrixmul -vendor xilinx -mg_file C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'AB' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'matrixmul_mul_32s_32s_32_3_1' to 'matrixmul_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mul_32sbkb': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
Command       create_rtl_model done; 0.139 sec.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 107.646 MB.
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/systemc/matrixmul -synmodules matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vhdl -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/vhdl/matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vlog -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/verilog/matrixmul 
Execute       syn_report -csynth -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.rpt 
Execute       syn_report -rtlxml -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.xml 
Execute       syn_report -verbosereport -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.rpt 
Command       syn_report done; 0.15 sec.
Execute       db_write -model matrixmul -f -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.adb 
Execute       gen_tb_info matrixmul -p C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul 
Execute       export_constraint_db -f -tool general -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       syn_report -designview -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks matrixmul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain matrixmul 
INFO-FLOW: Model list for RTL component generation: matrixmul
INFO-FLOW: Handling components in module [matrixmul] ... 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: Found component matrixmul_mul_32sbkb.
INFO-FLOW: Append model matrixmul_mul_32sbkb
INFO-FLOW: Found component matrixmul_AXILiteS_s_axi.
INFO-FLOW: Append model matrixmul_AXILiteS_s_axi
INFO-FLOW: Append model matrixmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrixmul_mul_32sbkb matrixmul_AXILiteS_s_axi matrixmul
INFO-FLOW: To file: write model matrixmul_mul_32sbkb
INFO-FLOW: To file: write model matrixmul_AXILiteS_s_axi
INFO-FLOW: To file: write model matrixmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model matrixmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.43 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.111 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_mul_32sbkb_MulnS_0'
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.163 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.105 sec.
Command       ap_source done; 0.105 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matrixmul xml_exists=0
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Command       ap_source done; 0.104 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=2
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       sc_get_clocks matrixmul 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 186.684 ; gain = 97.398
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
Command     autosyn done; 2.998 sec.
Command   csynth_design done; 8.653 sec.
Command ap_source done; 9.968 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:09:46 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.118 sec.
Command     ap_source done; 0.118 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.737 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.895 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.129 sec.
Execute   cosim_design -trace_level all 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.135 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 0.178 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 5.098 sec.
Command ap_source done; error code: 1; 6.235 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:12:34 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     ap_source done; 0.115 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.745 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.883 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.086 sec.
Execute   cosim_design -trace_level all 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     ap_source done; 0.106 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 0.207 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 5.134 sec.
Command ap_source done; error code: 1; 6.225 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:13:04 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.111 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.743 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.884 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.085 sec.
Execute   cosim_design -trace_level all 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.107 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.133 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 0.177 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 4.902 sec.
Command ap_source done; error code: 1; 5.992 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:14:33 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.111 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.737 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.874 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.07 sec.
Execute   cosim_design -trace_level all 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.14 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 0.175 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 5.029 sec.
Command ap_source done; error code: 1; 6.106 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:16:44 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.755 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.9 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.099 sec.
Execute   set_part xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.142 sec.
Execute   create_clock -period 5 -name default 
Execute   source ./matrixmultiplication.proj/solution/directives.tcl 
Execute     set_directive_interface -mode s_axilite matrixmul A 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
Execute     set_directive_interface -mode s_axilite matrixmul B 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
Execute     set_directive_interface -mode s_axilite matrixmul AB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute     set_directive_interface -mode ap_ctrl_none matrixmul 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matrixmultiplication.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matrixmultiplication.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       is_encrypted matrixmultiplication.cpp 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "matrixmultiplication.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E matrixmultiplication.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp
Command       clang done; 0.952 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp"  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc
Command       clang done; 0.946 sec.
INFO-FLOW: Done: GCC PP time: 2 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' ap_ctrl_none=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.diag.yml C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.err.log 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.err.log 
Command       tidy_31 done; 0.13 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc
Command       clang done; 0.961 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.g.bc -hls-opt -except-internalize matrixmul -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g 
Command       llvm-ld done; 0.784 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.914 ; gain = 96.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.914 ; gain = 96.703
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.492 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.914 ; gain = 96.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.914 ; gain = 96.703
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc to C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matrixmultiplication.cpp:11) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'product' (matrixmultiplication.cpp:15) in function 'matrixmul' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'A' (matrixmultiplication.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'B' (matrixmultiplication.cpp:6) in dimension 1 completely.
Command         transform done; 0.404 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmultiplication.cpp:6)...31 expression(s) balanced.
Command         transform done; 0.224 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.914 ; gain = 96.703
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'row' (matrixmultiplication.cpp:10:36) in function 'matrixmul'.
Command         transform done; 0.335 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.914 ; gain = 96.703
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.55 sec.
Command     elaborate done; 5.713 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
Execute       ap_set_top_model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrixmul
INFO-FLOW: Configuring Module : matrixmul ...
Execute       set_default_model matrixmul 
Execute       apply_spec_resource_limit matrixmul 
INFO-FLOW: Model list for preprocess: matrixmul
INFO-FLOW: Preprocessing Module: matrixmul ...
Execute       set_default_model matrixmul 
Execute       cdfg_preprocess -model matrixmul 
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for synthesis: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul 
Execute       schedule -model matrixmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.419 sec.
INFO: [HLS 200-111]  Elapsed time: 7.94 seconds; current allocated memory: 104.595 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.sched.rpt 
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul.
Execute       set_default_model matrixmul 
Execute       bind -model matrixmul 
BIND OPTION: model=matrixmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 105.460 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.bind.rpt 
Command       syn_report done; 0.122 sec.
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.bind.adb -f 
INFO-FLOW: Finish binding matrixmul.
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for RTL generation: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrixmul -vendor xilinx -mg_file C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'AB' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'matrixmul_mul_32s_32s_32_3_1' to 'matrixmul_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mul_32sbkb': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 107.671 MB.
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/systemc/matrixmul -synmodules matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vhdl -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/vhdl/matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vlog -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/verilog/matrixmul 
Execute       syn_report -csynth -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.rpt 
Execute       syn_report -rtlxml -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.xml 
Execute       syn_report -verbosereport -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.rpt 
Command       syn_report done; 0.146 sec.
Execute       db_write -model matrixmul -f -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.adb 
Command       db_write done; 0.102 sec.
Execute       gen_tb_info matrixmul -p C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul 
Execute       export_constraint_db -f -tool general -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       syn_report -designview -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks matrixmul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain matrixmul 
INFO-FLOW: Model list for RTL component generation: matrixmul
INFO-FLOW: Handling components in module [matrixmul] ... 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: Found component matrixmul_mul_32sbkb.
INFO-FLOW: Append model matrixmul_mul_32sbkb
INFO-FLOW: Found component matrixmul_AXILiteS_s_axi.
INFO-FLOW: Append model matrixmul_AXILiteS_s_axi
INFO-FLOW: Append model matrixmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrixmul_mul_32sbkb matrixmul_AXILiteS_s_axi matrixmul
INFO-FLOW: To file: write model matrixmul_mul_32sbkb
INFO-FLOW: To file: write model matrixmul_AXILiteS_s_axi
INFO-FLOW: To file: write model matrixmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model matrixmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.43 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_mul_32sbkb_MulnS_0'
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.138 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.103 sec.
Command       ap_source done; 0.103 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matrixmul xml_exists=0
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=0
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       sc_get_clocks matrixmul 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 185.914 ; gain = 96.703
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
Command     autosyn done; 2.93 sec.
Command   csynth_design done; 8.655 sec.
Command ap_source done; 9.936 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:17:03 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.118 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.779 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.955 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.159 sec.
Execute   cosim_design -trace_level all 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with task inteveral of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 0.361 sec.
Command ap_source done; error code: 1; 1.525 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:18:04 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.757 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.911 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.103 sec.
Execute   set_part xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.179 sec.
Execute   create_clock -period 5 -name default 
Execute   source ./matrixmultiplication.proj/solution/directives.tcl 
Execute     set_directive_interface -mode s_axilite matrixmul A 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
Execute     set_directive_interface -mode s_axilite matrixmul B 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
Execute     set_directive_interface -mode s_axilite matrixmul AB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute     set_directive_interface -mode s_axilite matrixmul 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matrixmultiplication.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matrixmultiplication.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       is_encrypted matrixmultiplication.cpp 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "matrixmultiplication.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E matrixmultiplication.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp
Command       clang done; 0.96 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp"  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc
Command       clang done; 0.948 sec.
INFO-FLOW: Done: GCC PP time: 2 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.diag.yml C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.err.log 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.err.log 
Command       tidy_31 done; 0.136 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc
Command       clang done; 0.945 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.g.bc -hls-opt -except-internalize matrixmul -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g 
Command       llvm-ld done; 0.762 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.035 ; gain = 96.063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.035 ; gain = 96.063
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.481 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.035 ; gain = 96.063
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.035 ; gain = 96.063
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc to C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matrixmultiplication.cpp:11) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'product' (matrixmultiplication.cpp:15) in function 'matrixmul' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'A' (matrixmultiplication.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'B' (matrixmultiplication.cpp:6) in dimension 1 completely.
Command         transform done; 0.398 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmultiplication.cpp:6)...31 expression(s) balanced.
Command         transform done; 0.233 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.035 ; gain = 96.063
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'row' (matrixmultiplication.cpp:10:36) in function 'matrixmul'.
Command         transform done; 0.341 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.035 ; gain = 96.063
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.555 sec.
Command     elaborate done; 5.679 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
Execute       ap_set_top_model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrixmul
INFO-FLOW: Configuring Module : matrixmul ...
Execute       set_default_model matrixmul 
Execute       apply_spec_resource_limit matrixmul 
INFO-FLOW: Model list for preprocess: matrixmul
INFO-FLOW: Preprocessing Module: matrixmul ...
Execute       set_default_model matrixmul 
Execute       cdfg_preprocess -model matrixmul 
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for synthesis: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul 
Execute       schedule -model matrixmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.419 sec.
INFO: [HLS 200-111]  Elapsed time: 7.944 seconds; current allocated memory: 104.594 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.sched.rpt 
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul.
Execute       set_default_model matrixmul 
Execute       bind -model matrixmul 
BIND OPTION: model=matrixmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 105.458 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.bind.rpt 
Command       syn_report done; 0.117 sec.
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.bind.adb -f 
INFO-FLOW: Finish binding matrixmul.
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for RTL generation: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrixmul -vendor xilinx -mg_file C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'B' and 'AB' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'matrixmul_mul_32s_32s_32_3_1' to 'matrixmul_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mul_32sbkb': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
Command       create_rtl_model done; 0.132 sec.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 107.684 MB.
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/systemc/matrixmul -synmodules matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vhdl -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/vhdl/matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vlog -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/verilog/matrixmul 
Execute       syn_report -csynth -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.rpt 
Execute       syn_report -rtlxml -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.xml 
Execute       syn_report -verbosereport -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.rpt 
Command       syn_report done; 0.149 sec.
Execute       db_write -model matrixmul -f -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.adb 
Execute       gen_tb_info matrixmul -p C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul 
Execute       export_constraint_db -f -tool general -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       syn_report -designview -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks matrixmul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain matrixmul 
INFO-FLOW: Model list for RTL component generation: matrixmul
INFO-FLOW: Handling components in module [matrixmul] ... 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: Found component matrixmul_mul_32sbkb.
INFO-FLOW: Append model matrixmul_mul_32sbkb
INFO-FLOW: Found component matrixmul_AXILiteS_s_axi.
INFO-FLOW: Append model matrixmul_AXILiteS_s_axi
INFO-FLOW: Append model matrixmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrixmul_mul_32sbkb matrixmul_AXILiteS_s_axi matrixmul
INFO-FLOW: To file: write model matrixmul_mul_32sbkb
INFO-FLOW: To file: write model matrixmul_AXILiteS_s_axi
INFO-FLOW: To file: write model matrixmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model matrixmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.43 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.104 sec.
Command       ap_source done; 0.104 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_mul_32sbkb_MulnS_0'
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.144 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.107 sec.
Command       ap_source done; 0.107 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matrixmul xml_exists=0
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=0
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       sc_get_clocks matrixmul 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 186.035 ; gain = 96.063
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
Command     autosyn done; 2.914 sec.
Command   csynth_design done; 8.605 sec.
Command ap_source done; 9.928 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:18:22 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.777 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.92 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.129 sec.
Execute   cosim_design -trace_level all 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.132 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 0.199 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 5.066 sec.
Command ap_source done; error code: 1; 6.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:20:39 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.736 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.88 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.098 sec.
Execute   set_part xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.141 sec.
Execute   create_clock -period 5 -name default 
Execute   source ./matrixmultiplication.proj/solution/directives.tcl 
Execute     set_directive_interface -mode s_axilite matrixmul A 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
Execute     set_directive_interface -mode s_axilite matrixmul B 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
Execute     set_directive_interface -mode s_axilite matrixmul AB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute     set_directive_interface -mode s_axilite matrixmul 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matrixmultiplication.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matrixmultiplication.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       is_encrypted matrixmultiplication.cpp 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "matrixmultiplication.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E matrixmultiplication.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp
Command       clang done; 0.968 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp"  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc
Command       clang done; 0.976 sec.
INFO-FLOW: Done: GCC PP time: 2 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.diag.yml C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.err.log 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.err.log 
Command       tidy_31 done; 0.125 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc
Command       clang done; 0.945 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.g.bc -hls-opt -except-internalize matrixmul -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g 
Command       llvm-ld done; 0.773 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.770 ; gain = 96.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.770 ; gain = 96.793
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.484 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.770 ; gain = 96.793
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.770 ; gain = 96.793
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc to C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matrixmultiplication.cpp:11) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'product' (matrixmultiplication.cpp:15) in function 'matrixmul' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'A' (matrixmultiplication.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'B' (matrixmultiplication.cpp:6) in dimension 1 completely.
Command         transform done; 0.411 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmultiplication.cpp:6)...31 expression(s) balanced.
Command         transform done; 0.221 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.770 ; gain = 96.793
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'row' (matrixmultiplication.cpp:10:36) in function 'matrixmul'.
Command         transform done; 0.334 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.770 ; gain = 96.793
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.544 sec.
Command     elaborate done; 5.702 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
Execute       ap_set_top_model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrixmul
INFO-FLOW: Configuring Module : matrixmul ...
Execute       set_default_model matrixmul 
Execute       apply_spec_resource_limit matrixmul 
INFO-FLOW: Model list for preprocess: matrixmul
INFO-FLOW: Preprocessing Module: matrixmul ...
Execute       set_default_model matrixmul 
Execute       cdfg_preprocess -model matrixmul 
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for synthesis: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul 
Execute       schedule -model matrixmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.485 sec.
INFO: [HLS 200-111]  Elapsed time: 7.974 seconds; current allocated memory: 104.594 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.sched.rpt 
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul.
Execute       set_default_model matrixmul 
Execute       bind -model matrixmul 
BIND OPTION: model=matrixmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 105.458 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.bind.rpt 
Command       syn_report done; 0.112 sec.
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.bind.adb -f 
INFO-FLOW: Finish binding matrixmul.
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for RTL generation: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrixmul -vendor xilinx -mg_file C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'B' and 'AB' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'matrixmul_mul_32s_32s_32_3_1' to 'matrixmul_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mul_32sbkb': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
Command       create_rtl_model done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 107.683 MB.
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/systemc/matrixmul -synmodules matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vhdl -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/vhdl/matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vlog -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/verilog/matrixmul 
Execute       syn_report -csynth -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.rpt 
Execute       syn_report -rtlxml -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.xml 
Execute       syn_report -verbosereport -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.rpt 
Command       syn_report done; 0.152 sec.
Execute       db_write -model matrixmul -f -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.adb 
Command       db_write done; 0.101 sec.
Execute       gen_tb_info matrixmul -p C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul 
Execute       export_constraint_db -f -tool general -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       syn_report -designview -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks matrixmul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain matrixmul 
INFO-FLOW: Model list for RTL component generation: matrixmul
INFO-FLOW: Handling components in module [matrixmul] ... 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: Found component matrixmul_mul_32sbkb.
INFO-FLOW: Append model matrixmul_mul_32sbkb
INFO-FLOW: Found component matrixmul_AXILiteS_s_axi.
INFO-FLOW: Append model matrixmul_AXILiteS_s_axi
INFO-FLOW: Append model matrixmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrixmul_mul_32sbkb matrixmul_AXILiteS_s_axi matrixmul
INFO-FLOW: To file: write model matrixmul_mul_32sbkb
INFO-FLOW: To file: write model matrixmul_AXILiteS_s_axi
INFO-FLOW: To file: write model matrixmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model matrixmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.43 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.102 sec.
Command       ap_source done; 0.102 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_mul_32sbkb_MulnS_0'
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.139 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.103 sec.
Command       ap_source done; 0.103 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matrixmul xml_exists=0
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=0
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       sc_get_clocks matrixmul 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 186.770 ; gain = 96.793
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
Command     autosyn done; 2.943 sec.
Command   csynth_design done; 8.656 sec.
Command ap_source done; 9.933 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:20:58 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     ap_source done; 0.113 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.748 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.893 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.095 sec.
Execute   cosim_design -trace_level all 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.106 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
ERROR: [COSIM 212-24] TB preprocess failed : C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp:44:0: error: unterminated #else
 #ifdef BIT_ACCURATE
 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 0.465 sec.
Command ap_source done; error code: 1; 1.565 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:21:10 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.737 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.89 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.096 sec.
Execute   cosim_design -trace_level all -tool xsim 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
ERROR: [COSIM 212-24] TB preprocess failed : C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp:44:0: error: unterminated #else
 #ifdef BIT_ACCURATE
 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 0.444 sec.
Command ap_source done; error code: 1; 1.545 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:22:02 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.74 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.885 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.083 sec.
Execute   set_part xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.153 sec.
Execute   create_clock -period 5 -name default 
Execute   source ./matrixmultiplication.proj/solution/directives.tcl 
Execute     set_directive_interface -mode s_axilite matrixmul A 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
Execute     set_directive_interface -mode s_axilite matrixmul B 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
Execute     set_directive_interface -mode s_axilite matrixmul AB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute     set_directive_interface -mode s_axilite matrixmul 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matrixmultiplication.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matrixmultiplication.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       is_encrypted matrixmultiplication.cpp 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "matrixmultiplication.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E matrixmultiplication.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp
Command       clang done; 0.946 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp"  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc
Command       clang done; 0.954 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.diag.yml C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.err.log 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.err.log 
Command       tidy_31 done; 0.119 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc
Command       clang done; 0.959 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.g.bc -hls-opt -except-internalize matrixmul -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g 
Command       llvm-ld done; 0.757 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.473 ; gain = 96.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.473 ; gain = 96.363
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.476 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.473 ; gain = 96.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.473 ; gain = 96.363
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc to C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matrixmultiplication.cpp:11) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'product' (matrixmultiplication.cpp:15) in function 'matrixmul' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'A' (matrixmultiplication.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'B' (matrixmultiplication.cpp:6) in dimension 1 completely.
Command         transform done; 0.424 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmultiplication.cpp:6)...31 expression(s) balanced.
Command         transform done; 0.217 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.473 ; gain = 96.363
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'row' (matrixmultiplication.cpp:10:36) in function 'matrixmul'.
Command         transform done; 0.344 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.473 ; gain = 96.363
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.557 sec.
Command     elaborate done; 5.65 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
Execute       ap_set_top_model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrixmul
INFO-FLOW: Configuring Module : matrixmul ...
Execute       set_default_model matrixmul 
Execute       apply_spec_resource_limit matrixmul 
INFO-FLOW: Model list for preprocess: matrixmul
INFO-FLOW: Preprocessing Module: matrixmul ...
Execute       set_default_model matrixmul 
Execute       cdfg_preprocess -model matrixmul 
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for synthesis: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul 
Execute       schedule -model matrixmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.442 sec.
INFO: [HLS 200-111]  Elapsed time: 7.901 seconds; current allocated memory: 104.594 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.sched.rpt 
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul.
Execute       set_default_model matrixmul 
Execute       bind -model matrixmul 
BIND OPTION: model=matrixmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 105.458 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.bind.rpt 
Command       syn_report done; 0.122 sec.
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.bind.adb -f 
INFO-FLOW: Finish binding matrixmul.
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for RTL generation: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrixmul -vendor xilinx -mg_file C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'B' and 'AB' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'matrixmul_mul_32s_32s_32_3_1' to 'matrixmul_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mul_32sbkb': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
Command       create_rtl_model done; 0.123 sec.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 107.684 MB.
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/systemc/matrixmul -synmodules matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vhdl -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/vhdl/matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vlog -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/verilog/matrixmul 
Execute       syn_report -csynth -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.rpt 
Execute       syn_report -rtlxml -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.xml 
Execute       syn_report -verbosereport -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.rpt 
Command       syn_report done; 0.156 sec.
Execute       db_write -model matrixmul -f -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.adb 
Command       db_write done; 0.101 sec.
Execute       gen_tb_info matrixmul -p C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul 
Execute       export_constraint_db -f -tool general -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       syn_report -designview -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks matrixmul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain matrixmul 
INFO-FLOW: Model list for RTL component generation: matrixmul
INFO-FLOW: Handling components in module [matrixmul] ... 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: Found component matrixmul_mul_32sbkb.
INFO-FLOW: Append model matrixmul_mul_32sbkb
INFO-FLOW: Found component matrixmul_AXILiteS_s_axi.
INFO-FLOW: Append model matrixmul_AXILiteS_s_axi
INFO-FLOW: Append model matrixmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrixmul_mul_32sbkb matrixmul_AXILiteS_s_axi matrixmul
INFO-FLOW: To file: write model matrixmul_mul_32sbkb
INFO-FLOW: To file: write model matrixmul_AXILiteS_s_axi
INFO-FLOW: To file: write model matrixmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model matrixmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.43 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.104 sec.
Command       ap_source done; 0.104 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_mul_32sbkb_MulnS_0'
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.134 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.104 sec.
Command       ap_source done; 0.105 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matrixmul xml_exists=0
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=0
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       sc_get_clocks matrixmul 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 186.473 ; gain = 96.363
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
Command     autosyn done; 2.947 sec.
Command   csynth_design done; 8.61 sec.
Command ap_source done; 9.885 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:22:22 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     ap_source done; 0.113 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.757 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.909 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.112 sec.
Execute   cosim_design -trace_level all -tool xsim 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.101 sec.
Command     ap_source done; 0.101 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.13 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 0.187 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 5.017 sec.
Command ap_source done; error code: 1; 6.134 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:23:30 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.725 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.871 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.079 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_xip C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     is_xip C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.194 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.269 sec.
Command ap_source done; 2.354 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:23:55 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     ap_source done; 0.111 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.735 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.882 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.078 sec.
Execute   cosim_design -trace_level all -tool xsim 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     ap_source done; 0.105 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.129 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 0.201 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 5.094 sec.
Command ap_source done; error code: 1; 6.177 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:27:16 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.727 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.863 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.055 sec.
Execute   set_part xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.136 sec.
Execute   create_clock -period 5 -name default 
Execute   source ./matrixmultiplication.proj/solution/directives.tcl 
Execute     set_directive_interface -mode s_axilite matrixmul A 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
Execute     set_directive_interface -mode s_axilite matrixmul B 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
Execute     set_directive_interface -mode s_axilite matrixmul AB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute     set_directive_interface -mode s_axilite matrixmul 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matrixmultiplication.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matrixmultiplication.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       is_encrypted matrixmultiplication.cpp 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "matrixmultiplication.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E matrixmultiplication.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp
Command       clang done; 0.945 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp"  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc
Command       clang done; 0.942 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.diag.yml C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.err.log 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.err.log 
Command       tidy_31 done; 0.123 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc
Command       clang done; 0.955 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.g.bc -hls-opt -except-internalize matrixmul -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g 
Command       llvm-ld done; 0.758 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.902 ; gain = 97.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.902 ; gain = 97.371
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.477 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.902 ; gain = 97.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.902 ; gain = 97.371
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc to C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matrixmultiplication.cpp:11) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'product' (matrixmultiplication.cpp:15) in function 'matrixmul' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'A' (matrixmultiplication.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'B' (matrixmultiplication.cpp:6) in dimension 1 completely.
Command         transform done; 0.41 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmultiplication.cpp:6)...31 expression(s) balanced.
Command         transform done; 0.211 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.902 ; gain = 97.371
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'row' (matrixmultiplication.cpp:10:36) in function 'matrixmul'.
Command         transform done; 0.346 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.902 ; gain = 97.371
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.542 sec.
Command     elaborate done; 5.636 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
Execute       ap_set_top_model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrixmul
INFO-FLOW: Configuring Module : matrixmul ...
Execute       set_default_model matrixmul 
Execute       apply_spec_resource_limit matrixmul 
INFO-FLOW: Model list for preprocess: matrixmul
INFO-FLOW: Preprocessing Module: matrixmul ...
Execute       set_default_model matrixmul 
Execute       cdfg_preprocess -model matrixmul 
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for synthesis: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul 
Execute       schedule -model matrixmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.416 sec.
INFO: [HLS 200-111]  Elapsed time: 7.794 seconds; current allocated memory: 104.594 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.sched.rpt 
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul.
Execute       set_default_model matrixmul 
Execute       bind -model matrixmul 
BIND OPTION: model=matrixmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 105.458 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.bind.rpt 
Command       syn_report done; 0.113 sec.
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.bind.adb -f 
INFO-FLOW: Finish binding matrixmul.
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for RTL generation: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrixmul -vendor xilinx -mg_file C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'B' and 'AB' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'matrixmul_mul_32s_32s_32_3_1' to 'matrixmul_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mul_32sbkb': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
Command       create_rtl_model done; 0.127 sec.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 107.683 MB.
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/systemc/matrixmul -synmodules matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vhdl -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/vhdl/matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vlog -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/verilog/matrixmul 
Execute       syn_report -csynth -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.rpt 
Execute       syn_report -rtlxml -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.xml 
Execute       syn_report -verbosereport -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.rpt 
Command       syn_report done; 0.146 sec.
Execute       db_write -model matrixmul -f -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.adb 
Command       db_write done; 0.106 sec.
Execute       gen_tb_info matrixmul -p C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul 
Execute       export_constraint_db -f -tool general -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       syn_report -designview -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks matrixmul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain matrixmul 
INFO-FLOW: Model list for RTL component generation: matrixmul
INFO-FLOW: Handling components in module [matrixmul] ... 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: Found component matrixmul_mul_32sbkb.
INFO-FLOW: Append model matrixmul_mul_32sbkb
INFO-FLOW: Found component matrixmul_AXILiteS_s_axi.
INFO-FLOW: Append model matrixmul_AXILiteS_s_axi
INFO-FLOW: Append model matrixmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrixmul_mul_32sbkb matrixmul_AXILiteS_s_axi matrixmul
INFO-FLOW: To file: write model matrixmul_mul_32sbkb
INFO-FLOW: To file: write model matrixmul_AXILiteS_s_axi
INFO-FLOW: To file: write model matrixmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model matrixmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.43 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.107 sec.
Command       ap_source done; 0.107 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_mul_32sbkb_MulnS_0'
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.138 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.112 sec.
Command       ap_source done; 0.112 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matrixmul xml_exists=0
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=0
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       sc_get_clocks matrixmul 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 186.902 ; gain = 97.371
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
Command     autosyn done; 2.912 sec.
Command   csynth_design done; 8.56 sec.
Command ap_source done; 9.786 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:27:34 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.752 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.894 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.087 sec.
Execute   cosim_design -trace_level all -tool xsim 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     ap_source done; 0.116 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.14 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.237 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 17.946 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 23.464 sec.
Command ap_source done; 24.556 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:32:00 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     ap_source done; 0.112 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.743 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.898 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.099 sec.
Execute   set_part xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.139 sec.
Execute   create_clock -period 5 -name default 
Execute   source ./matrixmultiplication.proj/solution/directives.tcl 
Execute     set_directive_interface -mode s_axilite matrixmul A 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
Execute     set_directive_interface -mode s_axilite matrixmul B 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
Execute     set_directive_interface -mode s_axilite matrixmul AB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute     set_directive_interface -mode s_axilite matrixmul 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matrixmultiplication.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matrixmultiplication.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       is_encrypted matrixmultiplication.cpp 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "matrixmultiplication.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E matrixmultiplication.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp
Command       clang done; 0.952 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp"  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc
Command       clang done; 0.942 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.diag.yml C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.err.log 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.err.log 
Command       tidy_31 done; 0.13 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc
Command       clang done; 0.946 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.g.bc -hls-opt -except-internalize matrixmul -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g 
Command       llvm-ld done; 0.809 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.945 ; gain = 96.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.945 ; gain = 96.027
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.483 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.945 ; gain = 96.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.945 ; gain = 96.027
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc to C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.945 ; gain = 96.027
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.945 ; gain = 96.027
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.768 sec.
Command     elaborate done; 4.922 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
Execute       ap_set_top_model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrixmul
INFO-FLOW: Configuring Module : matrixmul ...
Execute       set_default_model matrixmul 
Execute       apply_spec_resource_limit matrixmul 
INFO-FLOW: Model list for preprocess: matrixmul
INFO-FLOW: Preprocessing Module: matrixmul ...
Execute       set_default_model matrixmul 
Execute       cdfg_preprocess -model matrixmul 
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for synthesis: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul 
Execute       schedule -model matrixmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.782 seconds; current allocated memory: 102.408 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.sched.rpt 
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul.
Execute       set_default_model matrixmul 
Execute       bind -model matrixmul 
BIND OPTION: model=matrixmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 102.647 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.bind.rpt 
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.bind.adb -f 
INFO-FLOW: Finish binding matrixmul.
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for RTL generation: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrixmul -vendor xilinx -mg_file C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'B' and 'AB' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'matrixmul_mul_32s_32s_32_3_1' to 'matrixmul_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mul_32sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 103.083 MB.
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/systemc/matrixmul -synmodules matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vhdl -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/vhdl/matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vlog -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/verilog/matrixmul 
Execute       syn_report -csynth -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.rpt 
Execute       syn_report -rtlxml -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.xml 
Execute       syn_report -verbosereport -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.rpt 
Execute       db_write -model matrixmul -f -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.adb 
Execute       gen_tb_info matrixmul -p C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul 
Execute       export_constraint_db -f -tool general -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       syn_report -designview -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks matrixmul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain matrixmul 
INFO-FLOW: Model list for RTL component generation: matrixmul
INFO-FLOW: Handling components in module [matrixmul] ... 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: Found component matrixmul_mul_32sbkb.
INFO-FLOW: Append model matrixmul_mul_32sbkb
INFO-FLOW: Found component matrixmul_AXILiteS_s_axi.
INFO-FLOW: Append model matrixmul_AXILiteS_s_axi
INFO-FLOW: Append model matrixmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrixmul_mul_32sbkb matrixmul_AXILiteS_s_axi matrixmul
INFO-FLOW: To file: write model matrixmul_mul_32sbkb
INFO-FLOW: To file: write model matrixmul_AXILiteS_s_axi
INFO-FLOW: To file: write model matrixmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model matrixmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.43 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.122 sec.
Command       ap_source done; 0.123 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_mul_32sbkb_MulnS_0'
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.146 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.104 sec.
Command       ap_source done; 0.104 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matrixmul xml_exists=0
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=0
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       sc_get_clocks matrixmul 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.945 ; gain = 96.027
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
Command     autosyn done; 1.656 sec.
Command   csynth_design done; 6.59 sec.
Command ap_source done; 7.861 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:32:32 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     ap_source done; 0.112 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.727 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.881 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.089 sec.
Execute   set_part xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.142 sec.
Execute   create_clock -period 5 -name default 
Execute   source ./matrixmultiplication.proj/solution/directives.tcl 
Execute     set_directive_interface -mode s_axilite matrixmul A 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
Execute     set_directive_interface -mode s_axilite matrixmul B 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
Execute     set_directive_interface -mode s_axilite matrixmul AB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute     set_directive_interface -mode s_axilite matrixmul 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matrixmultiplication.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matrixmultiplication.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       is_encrypted matrixmultiplication.cpp 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "matrixmultiplication.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E matrixmultiplication.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp
Command       clang done; 0.969 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp"  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc
Command       clang done; 0.951 sec.
INFO-FLOW: Done: GCC PP time: 2 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.diag.yml C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.err.log 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.err.log 
Command       tidy_31 done; 0.117 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc
Command       clang done; 0.953 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.g.bc -hls-opt -except-internalize matrixmul -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g 
Command       llvm-ld done; 0.757 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.805 ; gain = 96.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.805 ; gain = 96.449
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.477 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.805 ; gain = 96.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.805 ; gain = 96.449
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc to C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.805 ; gain = 96.449
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.805 ; gain = 96.449
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.792 sec.
Command     elaborate done; 4.894 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
Execute       ap_set_top_model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrixmul
INFO-FLOW: Configuring Module : matrixmul ...
Execute       set_default_model matrixmul 
Execute       apply_spec_resource_limit matrixmul 
INFO-FLOW: Model list for preprocess: matrixmul
INFO-FLOW: Preprocessing Module: matrixmul ...
Execute       set_default_model matrixmul 
Execute       cdfg_preprocess -model matrixmul 
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for synthesis: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul 
Execute       schedule -model matrixmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.727 seconds; current allocated memory: 102.408 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.sched.rpt 
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul.
Execute       set_default_model matrixmul 
Execute       bind -model matrixmul 
BIND OPTION: model=matrixmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 102.647 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.bind.rpt 
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.bind.adb -f 
INFO-FLOW: Finish binding matrixmul.
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for RTL generation: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrixmul -vendor xilinx -mg_file C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'B' and 'AB' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'matrixmul_mul_32s_32s_32_3_1' to 'matrixmul_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mul_32sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 103.084 MB.
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/systemc/matrixmul -synmodules matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vhdl -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/vhdl/matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vlog -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/verilog/matrixmul 
Execute       syn_report -csynth -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.rpt 
Execute       syn_report -rtlxml -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.xml 
Execute       syn_report -verbosereport -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.rpt 
Execute       db_write -model matrixmul -f -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.adb 
Execute       gen_tb_info matrixmul -p C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul 
Execute       export_constraint_db -f -tool general -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       syn_report -designview -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks matrixmul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain matrixmul 
INFO-FLOW: Model list for RTL component generation: matrixmul
INFO-FLOW: Handling components in module [matrixmul] ... 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: Found component matrixmul_mul_32sbkb.
INFO-FLOW: Append model matrixmul_mul_32sbkb
INFO-FLOW: Found component matrixmul_AXILiteS_s_axi.
INFO-FLOW: Append model matrixmul_AXILiteS_s_axi
INFO-FLOW: Append model matrixmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrixmul_mul_32sbkb matrixmul_AXILiteS_s_axi matrixmul
INFO-FLOW: To file: write model matrixmul_mul_32sbkb
INFO-FLOW: To file: write model matrixmul_AXILiteS_s_axi
INFO-FLOW: To file: write model matrixmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model matrixmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.43 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.107 sec.
Command       ap_source done; 0.107 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_mul_32sbkb_MulnS_0'
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.137 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.103 sec.
Command       ap_source done; 0.103 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matrixmul xml_exists=0
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=0
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       sc_get_clocks matrixmul 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.805 ; gain = 96.449
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
Command     autosyn done; 1.575 sec.
Command   csynth_design done; 6.481 sec.
Command ap_source done; 7.753 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:36:01 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     ap_source done; 0.111 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.756 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.905 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.106 sec.
Execute   set_part xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.144 sec.
Execute   create_clock -period 5 -name default 
Execute   source ./matrixmultiplication.proj/solution/directives.tcl 
Execute     set_directive_interface -mode s_axilite matrixmul A 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
Execute     set_directive_interface -mode s_axilite matrixmul B 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
Execute     set_directive_interface -mode s_axilite matrixmul AB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute     set_directive_interface -mode s_axilite matrixmul 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matrixmultiplication.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matrixmultiplication.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       is_encrypted matrixmultiplication.cpp 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "matrixmultiplication.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E matrixmultiplication.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp
Command       clang done; 0.942 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp"  -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/useless.bc
Command       clang done; 0.938 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.diag.yml C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.err.log 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.out.log 2> C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.err.log 
Command       tidy_31 done; 0.122 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.bc
Command       clang done; 0.95 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmultiplication.g.bc -hls-opt -except-internalize matrixmul -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g 
Command       llvm-ld done; 0.776 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.465 ; gain = 96.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.465 ; gain = 96.969
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.502 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.0.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.465 ; gain = 96.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.prechk.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.465 ; gain = 96.969
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.g.1.bc to C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.1.tmp.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.465 ; gain = 96.969
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.2.bc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.465 ; gain = 96.969
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.776 sec.
Command     elaborate done; 4.862 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
Execute       ap_set_top_model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrixmul
INFO-FLOW: Configuring Module : matrixmul ...
Execute       set_default_model matrixmul 
Execute       apply_spec_resource_limit matrixmul 
INFO-FLOW: Model list for preprocess: matrixmul
INFO-FLOW: Preprocessing Module: matrixmul ...
Execute       set_default_model matrixmul 
Execute       cdfg_preprocess -model matrixmul 
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for synthesis: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul 
Execute       schedule -model matrixmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.722 seconds; current allocated memory: 102.408 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.sched.rpt 
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul.
Execute       set_default_model matrixmul 
Execute       bind -model matrixmul 
BIND OPTION: model=matrixmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 102.663 MB.
Execute       syn_report -verbosereport -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.bind.rpt 
Execute       db_write -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.bind.adb -f 
INFO-FLOW: Finish binding matrixmul.
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for RTL generation: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrixmul -vendor xilinx -mg_file C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'B' and 'AB' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'matrixmul_mul_32s_32s_32_3_1' to 'matrixmul_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mul_32sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 103.083 MB.
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/systemc/matrixmul -synmodules matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vhdl -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/vhdl/matrixmul 
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vlog -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/verilog/matrixmul 
Execute       syn_report -csynth -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.rpt 
Execute       syn_report -rtlxml -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/syn/report/matrixmul_csynth.xml 
Execute       syn_report -verbosereport -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.verbose.rpt 
Execute       db_write -model matrixmul -f -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.adb 
Execute       gen_tb_info matrixmul -p C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul 
Execute       export_constraint_db -f -tool general -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       syn_report -designview -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrixmul -o C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks matrixmul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain matrixmul 
INFO-FLOW: Model list for RTL component generation: matrixmul
INFO-FLOW: Handling components in module [matrixmul] ... 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: Found component matrixmul_mul_32sbkb.
INFO-FLOW: Append model matrixmul_mul_32sbkb
INFO-FLOW: Found component matrixmul_AXILiteS_s_axi.
INFO-FLOW: Append model matrixmul_AXILiteS_s_axi
INFO-FLOW: Append model matrixmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrixmul_mul_32sbkb matrixmul_AXILiteS_s_axi matrixmul
INFO-FLOW: To file: write model matrixmul_mul_32sbkb
INFO-FLOW: To file: write model matrixmul_AXILiteS_s_axi
INFO-FLOW: To file: write model matrixmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model matrixmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.43 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_mul_32sbkb_MulnS_0'
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.139 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.105 sec.
Command       ap_source done; 0.105 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matrixmul xml_exists=0
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=0
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.constraint.tcl 
Execute       sc_get_clocks matrixmul 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.465 ; gain = 96.969
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
Command     autosyn done; 1.594 sec.
Command   csynth_design done; 6.468 sec.
Command ap_source done; 7.761 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution opened at Mon Dec 21 14:36:17 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.119 sec.
Command     ap_source done; 0.119 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7v585t-ffg1761-2 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data single -quiet 
Command       ap_part_info done; 0.769 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7v585t:-ffg1761:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7v585t-ffg1761-2'
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.909 sec.
Execute     ap_part_info -data single -name xc7v585t-ffg1761-2 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data resources 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 91050} {LUT 364200} {FF 728400} {DSP48E 1260} {BRAM 1590} {URAM 0} 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.118 sec.
Execute   cosim_design -trace_level all -tool xsim 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     ap_source done; 0.104 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.145 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: TB processing: C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.266 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 15.635 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 20.859 sec.
Command ap_source done; 21.983 sec.
Execute cleanup_all 
