

================================================================
== Vivado HLS Report for 'Lower_inv'
================================================================
* Date:           Sat Aug 15 11:40:41 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Inversion_LUP1
* Solution:       No_directive
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|  304|   25|  304|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- linv_label0     |   24|  303|  8 ~ 101 |          -|          -|      3|    no    |
        | + linv_label1    |    6|   99|  2 ~ 33  |          -|          -|      3|    no    |
        |  ++ linv_label2  |   10|   30|        10|          -|          -| 1 ~ 3 |    no    |
        +------------------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 14 4 29 2 
4 --> 5 29 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %1" [Inversion_LUP1/inverse.cpp:140]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %linv_label0_end ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i2 %i_0 to i32" [Inversion_LUP1/inverse.cpp:140]   --->   Operation 32 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.95ns)   --->   "%icmp_ln140 = icmp eq i2 %i_0, -1" [Inversion_LUP1/inverse.cpp:140]   --->   Operation 33 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 34 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [Inversion_LUP1/inverse.cpp:140]   --->   Operation 35 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln140, label %8, label %linv_label0_begin" [Inversion_LUP1/inverse.cpp:140]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind" [Inversion_LUP1/inverse.cpp:141]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [Inversion_LUP1/inverse.cpp:141]   --->   Operation 38 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln148_1 = zext i2 %i_0 to i5" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 39 'zext' 'zext_ln148_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_37 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 40 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i4 %tmp_37 to i64" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 41 'zext' 'zext_ln148' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln148_2 = zext i4 %tmp_37 to i5" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 42 'zext' 'zext_ln148_2' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%sub_ln148 = sub i5 %zext_ln148_2, %zext_ln148_1" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 43 'sub' 'sub_ln148' <Predicate = (!icmp_ln140)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%L_addr = getelementptr [9 x float]* %L, i64 0, i64 %zext_ln148" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 44 'getelementptr' 'L_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%L_inv_addr_1 = getelementptr [9 x float]* %L_inv, i64 0, i64 %zext_ln148" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 45 'getelementptr' 'L_inv_addr_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.76ns)   --->   "br label %2" [Inversion_LUP1/inverse.cpp:142]   --->   Operation 46 'br' <Predicate = (!icmp_ln140)> <Delay = 1.76>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [Inversion_LUP1/inverse.cpp:163]   --->   Operation 47 'ret' <Predicate = (icmp_ln140)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %linv_label0_begin ], [ %j, %linv_label1_end ]"   --->   Operation 48 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i2 %k to i32" [Inversion_LUP1/inverse.cpp:152]   --->   Operation 49 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.95ns)   --->   "%icmp_ln142 = icmp eq i2 %k, -1" [Inversion_LUP1/inverse.cpp:142]   --->   Operation 50 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 51 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.56ns)   --->   "%j = add i2 %k, 1" [Inversion_LUP1/inverse.cpp:142]   --->   Operation 52 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln142, label %linv_label0_end, label %linv_label1_begin" [Inversion_LUP1/inverse.cpp:142]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind" [Inversion_LUP1/inverse.cpp:143]   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [Inversion_LUP1/inverse.cpp:143]   --->   Operation 55 'specregionbegin' 'tmp_26' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.95ns)   --->   "%icmp_ln145 = icmp ult i2 %i_0, %k" [Inversion_LUP1/inverse.cpp:145]   --->   Operation 56 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln142)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln145, label %3, label %4" [Inversion_LUP1/inverse.cpp:145]   --->   Operation 57 'br' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.95ns)   --->   "%icmp_ln147 = icmp eq i2 %i_0, %k" [Inversion_LUP1/inverse.cpp:147]   --->   Operation 58 'icmp' 'icmp_ln147' <Predicate = (!icmp_ln142 & !icmp_ln145)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln147, label %5, label %.preheader.preheader" [Inversion_LUP1/inverse.cpp:147]   --->   Operation 59 'br' <Predicate = (!icmp_ln142 & !icmp_ln145)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i2 %k to i5" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 60 'zext' 'zext_ln159' <Predicate = (!icmp_ln142 & !icmp_ln145 & !icmp_ln147)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln159 = add i5 %sub_ln148, %zext_ln159" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 61 'add' 'add_ln159' <Predicate = (!icmp_ln142 & !icmp_ln145 & !icmp_ln147)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln159 = sext i5 %add_ln159 to i64" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 62 'sext' 'sext_ln159' <Predicate = (!icmp_ln142 & !icmp_ln145 & !icmp_ln147)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%L_inv_addr_3 = getelementptr [9 x float]* %L_inv, i64 0, i64 %sext_ln159" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 63 'getelementptr' 'L_inv_addr_3' <Predicate = (!icmp_ln142 & !icmp_ln145 & !icmp_ln147)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.76ns)   --->   "br label %.preheader" [Inversion_LUP1/inverse.cpp:152]   --->   Operation 64 'br' <Predicate = (!icmp_ln142 & !icmp_ln145 & !icmp_ln147)> <Delay = 1.76>
ST_3 : Operation 65 [2/2] (2.32ns)   --->   "%L_load = load float* %L_addr, align 4" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 65 'load' 'L_load' <Predicate = (!icmp_ln142 & !icmp_ln145 & icmp_ln147)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i2 %k to i5" [Inversion_LUP1/inverse.cpp:146]   --->   Operation 66 'zext' 'zext_ln146' <Predicate = (!icmp_ln142 & icmp_ln145)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.78ns)   --->   "%add_ln146 = add i5 %sub_ln148, %zext_ln146" [Inversion_LUP1/inverse.cpp:146]   --->   Operation 67 'add' 'add_ln146' <Predicate = (!icmp_ln142 & icmp_ln145)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln146 = sext i5 %add_ln146 to i64" [Inversion_LUP1/inverse.cpp:146]   --->   Operation 68 'sext' 'sext_ln146' <Predicate = (!icmp_ln142 & icmp_ln145)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%L_inv_addr = getelementptr [9 x float]* %L_inv, i64 0, i64 %sext_ln146" [Inversion_LUP1/inverse.cpp:146]   --->   Operation 69 'getelementptr' 'L_inv_addr' <Predicate = (!icmp_ln142 & icmp_ln145)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %L_inv_addr, align 4" [Inversion_LUP1/inverse.cpp:146]   --->   Operation 70 'store' <Predicate = (!icmp_ln142 & icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %linv_label1_end" [Inversion_LUP1/inverse.cpp:146]   --->   Operation 71 'br' <Predicate = (!icmp_ln142 & icmp_ln145)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_25)" [Inversion_LUP1/inverse.cpp:162]   --->   Operation 72 'specregionend' 'empty_42' <Predicate = (icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %1" [Inversion_LUP1/inverse.cpp:140]   --->   Operation 73 'br' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.72>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ %sum, %linv_label2 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 74 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%k_0 = phi i32 [ %k_5, %linv_label2 ], [ %zext_ln152, %.preheader.preheader ]"   --->   Operation 75 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.47ns)   --->   "%icmp_ln152 = icmp slt i32 %k_0, %zext_ln140" [Inversion_LUP1/inverse.cpp:152]   --->   Operation 76 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln152, label %linv_label2, label %6" [Inversion_LUP1/inverse.cpp:152]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i32 %k_0 to i5" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 78 'trunc' 'trunc_ln157' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.78ns)   --->   "%add_ln157 = add i5 %trunc_ln157, %sub_ln148" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 79 'add' 'add_ln157' <Predicate = (icmp_ln152)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln157 = sext i5 %add_ln157 to i64" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 80 'sext' 'sext_ln157' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%L_addr_2 = getelementptr [9 x float]* %L, i64 0, i64 %sext_ln157" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 81 'getelementptr' 'L_addr_2' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln157_1 = trunc i32 %k_0 to i3" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 82 'trunc' 'trunc_ln157_1' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln157_1_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln157_1, i2 0)" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 83 'bitconcatenate' 'sext_ln157_1_cast' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157 = sub i5 %sext_ln157_1_cast, %trunc_ln157" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 84 'sub' 'sub_ln157' <Predicate = (icmp_ln152)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln157_1 = add i5 %zext_ln159, %sub_ln157" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 85 'add' 'add_ln157_1' <Predicate = (icmp_ln152)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln157_1 = sext i5 %add_ln157_1 to i64" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 86 'sext' 'sext_ln157_1' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%L_inv_addr_2 = getelementptr [9 x float]* %L_inv, i64 0, i64 %sext_ln157_1" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 87 'getelementptr' 'L_inv_addr_2' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (2.32ns)   --->   "%L_load_1 = load float* %L_addr_2, align 4" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 88 'load' 'L_load_1' <Predicate = (icmp_ln152)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 89 [2/2] (2.32ns)   --->   "%L_inv_load = load float* %L_inv_addr_2, align 4" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 89 'load' 'L_inv_load' <Predicate = (icmp_ln152)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 90 [1/1] (2.55ns)   --->   "%k_5 = add nsw i32 1, %k_0" [Inversion_LUP1/inverse.cpp:152]   --->   Operation 90 'add' 'k_5' <Predicate = (icmp_ln152)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln159 = bitcast float %sum_0 to i32" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 91 'bitcast' 'bitcast_ln159' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.99ns)   --->   "%xor_ln159 = xor i32 %bitcast_ln159, -2147483648" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 92 'xor' 'xor_ln159' <Predicate = (!icmp_ln152)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln159_1 = bitcast i32 %xor_ln159 to float" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 93 'bitcast' 'bitcast_ln159_1' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.32ns)   --->   "store float %bitcast_ln159_1, float* %L_inv_addr_3, align 4" [Inversion_LUP1/inverse.cpp:159]   --->   Operation 94 'store' <Predicate = (!icmp_ln152)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 95 'br' <Predicate = (!icmp_ln152)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.02>
ST_5 : Operation 96 [1/2] (2.32ns)   --->   "%L_load_1 = load float* %L_addr_2, align 4" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 96 'load' 'L_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 97 [1/2] (2.32ns)   --->   "%L_inv_load = load float* %L_inv_addr_2, align 4" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 97 'load' 'L_inv_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 98 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %L_load_1, %L_inv_load" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 98 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 99 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %L_load_1, %L_inv_load" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 99 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 100 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %L_load_1, %L_inv_load" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 100 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 101 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %L_load_1, %L_inv_load" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 101 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 102 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 102 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 103 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 103 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 104 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 104 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 105 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 105 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 106 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 107 'specregionbegin' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 2, [1 x i8]* @p_str3) nounwind" [Inversion_LUP1/inverse.cpp:156]   --->   Operation 108 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 109 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_27)" [Inversion_LUP1/inverse.cpp:157]   --->   Operation 110 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader" [Inversion_LUP1/inverse.cpp:152]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 8.39>
ST_14 : Operation 112 [1/2] (2.32ns)   --->   "%L_load = load float* %L_addr, align 4" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 112 'load' 'L_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 113 [16/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 113 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 4> <Delay = 6.07>
ST_15 : Operation 114 [15/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 114 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 5> <Delay = 6.07>
ST_16 : Operation 115 [14/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 115 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 6.07>
ST_17 : Operation 116 [13/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 116 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 6.07>
ST_18 : Operation 117 [12/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 117 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 6.07>
ST_19 : Operation 118 [11/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 118 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 6.07>
ST_20 : Operation 119 [10/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 119 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 6.07>
ST_21 : Operation 120 [9/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 120 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 6.07>
ST_22 : Operation 121 [8/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 121 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 6.07>
ST_23 : Operation 122 [7/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 122 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 6.07>
ST_24 : Operation 123 [6/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 123 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 14> <Delay = 6.07>
ST_25 : Operation 124 [5/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 124 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 15> <Delay = 6.07>
ST_26 : Operation 125 [4/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 125 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 16> <Delay = 6.07>
ST_27 : Operation 126 [3/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 126 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 17> <Delay = 6.07>
ST_28 : Operation 127 [2/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 127 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 18> <Delay = 8.39>
ST_29 : Operation 128 [1/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %L_load" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 128 'fdiv' 'tmp' <Predicate = (!icmp_ln145 & icmp_ln147)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 129 [1/1] (2.32ns)   --->   "store float %tmp, float* %L_inv_addr_1, align 4" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 129 'store' <Predicate = (!icmp_ln145 & icmp_ln147)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_29 : Operation 130 [1/1] (0.00ns)   --->   "br label %7" [Inversion_LUP1/inverse.cpp:148]   --->   Operation 130 'br' <Predicate = (!icmp_ln145 & icmp_ln147)> <Delay = 0.00>
ST_29 : Operation 131 [1/1] (0.00ns)   --->   "br label %linv_label1_end"   --->   Operation 131 'br' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_29 : Operation 132 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_26)" [Inversion_LUP1/inverse.cpp:161]   --->   Operation 132 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 133 [1/1] (0.00ns)   --->   "br label %2" [Inversion_LUP1/inverse.cpp:142]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Inversion_LUP1/inverse.cpp:140) [5]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', Inversion_LUP1/inverse.cpp:142) [23]  (1.77 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Inversion_LUP1/inverse.cpp:142) [23]  (0 ns)
	'add' operation ('add_ln146', Inversion_LUP1/inverse.cpp:146) [84]  (1.78 ns)
	'getelementptr' operation ('L_inv_addr', Inversion_LUP1/inverse.cpp:146) [86]  (0 ns)
	'store' operation ('store_ln146', Inversion_LUP1/inverse.cpp:146) of constant 0 on array 'L_inv' [87]  (2.32 ns)

 <State 4>: 5.73ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('zext_ln152', Inversion_LUP1/inverse.cpp:152) ('k', Inversion_LUP1/inverse.cpp:152) [45]  (0 ns)
	'sub' operation ('sub_ln157', Inversion_LUP1/inverse.cpp:157) [58]  (0 ns)
	'add' operation ('add_ln157_1', Inversion_LUP1/inverse.cpp:157) [59]  (3.4 ns)
	'getelementptr' operation ('L_inv_addr_2', Inversion_LUP1/inverse.cpp:157) [61]  (0 ns)
	'load' operation ('L_inv_load', Inversion_LUP1/inverse.cpp:157) on array 'L_inv' [63]  (2.32 ns)

 <State 5>: 8.02ns
The critical path consists of the following:
	'load' operation ('L_load_1', Inversion_LUP1/inverse.cpp:157) on array 'L' [62]  (2.32 ns)
	'fmul' operation ('tmp_s', Inversion_LUP1/inverse.cpp:157) [64]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', Inversion_LUP1/inverse.cpp:157) [64]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', Inversion_LUP1/inverse.cpp:157) [64]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', Inversion_LUP1/inverse.cpp:157) [64]  (5.7 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:157) [65]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:157) [65]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:157) [65]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:157) [65]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', Inversion_LUP1/inverse.cpp:157) [65]  (7.26 ns)

 <State 14>: 8.4ns
The critical path consists of the following:
	'load' operation ('L_load', Inversion_LUP1/inverse.cpp:148) on array 'L' [76]  (2.32 ns)
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)

 <State 29>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('tmp', Inversion_LUP1/inverse.cpp:148) [77]  (6.08 ns)
	'store' operation ('store_ln148', Inversion_LUP1/inverse.cpp:148) of variable 'tmp', Inversion_LUP1/inverse.cpp:148 on array 'L_inv' [78]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
