{"design__lint_errors__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1936, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0006071365787647665, "power__switching__total": 0.00039196733268909156, "power__leakage__total": 1.5612418025057195e-08, "power__total": 0.0009991194820031524, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.039301, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.039301, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.334237, "timing__setup__ws__corner:nom_tt_025C_1v80": 14.022675, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 23, "design__max_fanout_violation__count": 144, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.062059, "clock__skew__worst_setup": 0.062059, "timing__hold__ws": 0.112956, "timing__setup__ws": 11.330338, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 184.96 195.68", "design__core__bbox": "5.52 10.88 179.4 182.24", "design__io": 109, "design__die__area": 36193, "design__core__area": 29796.1, "design__instance__area": 13076.3, "design__instance__count__stdcell": 1936, "design__instance__area__stdcell": 13076.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.438859, "design__instance__utilization__stdcell": 0.438859, "floorplan__design__io": 107, "design__io__hpwl": 6151017, "timing__drv__floating__nets": "0", "timing__drv__floating__pins": "0", "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 34580.5, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 68, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violations__count": 0, "route__net": 1582, "route__net__special": 2, "route__drc_errors__iter:1": 1117, "route__wirelength__iter:1": 39575, "route__drc_errors__iter:2": 600, "route__wirelength__iter:2": 39107, "route__drc_errors__iter:3": 524, "route__wirelength__iter:3": 38978, "route__drc_errors__iter:4": 69, "route__wirelength__iter:4": 39107, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 39074, "route__drc_errors": 0, "route__wirelength": 39074, "route__vias": 10852, "route__vias__singlecut": 10852, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 416.41, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 1, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.060842, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.060842, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.885972, "timing__setup__ws__corner:nom_ss_100C_1v60": 11.354776, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 1, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.029798, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.029798, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.115363, "timing__setup__ws__corner:nom_ff_n40C_1v95": 14.82778, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 1, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.038132, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.038132, "timing__hold__ws__corner:min_tt_025C_1v80": 0.329601, "timing__setup__ws__corner:min_tt_025C_1v80": 14.034803, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 1, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.059083, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.059083, "timing__hold__ws__corner:min_ss_100C_1v60": 0.877193, "timing__setup__ws__corner:min_ss_100C_1v60": 11.390074, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 1, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.028963, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.028963, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.112956, "timing__setup__ws__corner:min_ff_n40C_1v95": 14.840581, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 1, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.040066, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.040066, "timing__hold__ws__corner:max_tt_025C_1v80": 0.338753, "timing__setup__ws__corner:max_tt_025C_1v80": 14.013268, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 1, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 13, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.062059, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.062059, "timing__hold__ws__corner:max_ss_100C_1v60": 0.89538, "timing__setup__ws__corner:max_ss_100C_1v60": 11.330338, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 1, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.030376, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.030376, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.118113, "timing__setup__ws__corner:max_ff_n40C_1v95": 14.810022, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 1, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 1, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79947, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 7.56218e-05, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000525961, "ir__voltage__worst": 1.8, "ir__drop__avg": 7.56e-05, "ir__drop__worst": 0.000526, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_differences__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pins__count": 0}