
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_gateway.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// RISC-V Platform-Level Interrupt Gateways module</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module rv_plic_gateway #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int N_SOURCE = 32</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input [N_SOURCE-1:0] src,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input [N_SOURCE-1:0] le,      // Level0 Edge1</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input [N_SOURCE-1:0] claim, // $onehot0(claim)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input [N_SOURCE-1:0] complete, // $onehot0(complete)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [N_SOURCE-1:0] ip</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_SOURCE-1:0] ia;    // Interrupt Active</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_SOURCE-1:0] set;   // Set: (le) ? src & ~src_d : src ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_SOURCE-1:0] src_d;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_ni) src_d <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    else         src_d <= src;</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    for (int i = 0 ; i < N_SOURCE; i++) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      set[i] = (le[i]) ? src[i] & ~src_d[i] : src[i] ;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Interrupt pending is set by source (depends on le), cleared by claim.</pre>
<pre style="margin:0; padding:0 ">  // Until interrupt is claimed, set doesn't affect ip.</pre>
<pre style="margin:0; padding:0 ">  // RISC-V PLIC spec mentioned it can have counter for edge triggered</pre>
<pre style="margin:0; padding:0 ">  // But skipped the feature as counter consumes substantial logic size.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      ip <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      ip <= (ip | (set & ~ia & ~ip)) & (~(ip & claim));</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Interrupt active is to control ip. If ip is set then until completed</pre>
<pre style="margin:0; padding:0 ">  // by target, ip shouldn't be set by source even claim can clear ip.</pre>
<pre style="margin:0; padding:0 ">  // ia can be cleared only when ia was set. If `set` and `complete` happen</pre>
<pre style="margin:0; padding:0 ">  // at the same time, always `set` wins.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      ia <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      ia <= (ia | (set & ~ia)) & (~(ia & complete & ~ip));</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
