/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __DT_BINDINGS_RTK_CLOCK_RTD1319_H
#define __DT_BINDINGS_RTK_CLOCK_RTD1319_H

#define RTD1319_CRT_PLL_SCPU 0
#define RTD1319_CRT_PLL_BUS 2
#define RTD1319_CRT_CLK_SYS 3
#define RTD1319_CRT_PLL_DCSB 4
#define RTD1319_CRT_CLK_SYSH 5
#define RTD1319_CRT_PLL_DDSA 7
#define RTD1319_CRT_PLL_GPU 9
#define RTD1319_CRT_CLK_GPU 10
#define RTD1319_CRT_PLL_VE1 11
#define RTD1319_CRT_PLL_VE2 12
#define RTD1319_CRT_CLK_VE1 13
#define RTD1319_CRT_CLK_VE2 14
#define RTD1319_CRT_CLK_VE3 15
#define RTD1319_CRT_CLK_VE3_BPU 16
#define RTD1319_CRT_PLL_DIF 17
#define RTD1319_CRT_PLL_PSAUD1A 18
#define RTD1319_CRT_PLL_PSAUD2A 19

#define RTD1319_CRT_CLK_EN_MISC 32
#define RTD1319_CRT_CLK_EN_PCIE0 33
#define RTD1319_CRT_CLK_EN_GSPI 35
#define RTD1319_CRT_CLK_EN_SDS 38
#define RTD1319_CRT_CLK_EN_HDMI 39
#define RTD1319_CRT_CLK_EN_LSADC 46
#define RTD1319_CRT_CLK_EN_CP 49
#define RTD1319_CRT_CLK_EN_TP 51
#define RTD1319_CRT_CLK_EN_RSA 52
#define RTD1319_CRT_CLK_EN_NF 53
#define RTD1319_CRT_CLK_EN_EMMC 54
#define RTD1319_CRT_CLK_EN_SD 55
#define RTD1319_CRT_CLK_EN_SDIO_IP 56
#define RTD1319_CRT_CLK_EN_MIPI 57
#define RTD1319_CRT_CLK_EN_EMMC_IP 58
#define RTD1319_CRT_CLK_EN_SDIO 59
#define RTD1319_CRT_CLK_EN_SD_IP 60
#define RTD1319_CRT_CLK_EN_CABLERX 61
#define RTD1319_CRT_CLK_EN_TPB 62
#define RTD1319_CRT_CLK_EN_MISC_SC1 63
#define RTD1319_CRT_CLK_EN_MISC_I2C_3 64
#define RTD1319_CRT_CLK_EN_JPEG 66
#define RTD1319_CRT_CLK_EN_MISC_SC0 69
#define RTD1319_CRT_CLK_EN_HDMIRX 77
#define RTD1319_CRT_CLK_EN_HSE 78
#define RTD1319_CRT_CLK_EN_UR2 79
#define RTD1319_CRT_CLK_EN_UR1 80
#define RTD1319_CRT_CLK_EN_FAN 81
#define RTD1319_CRT_CLK_EN_SATA_WRAP_SYS 84
#define RTD1319_CRT_CLK_EN_SATA_WRAP_SYSH 85
#define RTD1319_CRT_CLK_EN_SATA_MAC_SYSH 86
#define RTD1319_CRT_CLK_EN_R2RDSC 87
#define RTD1319_CRT_CLK_EN_TPC 88
#define RTD1319_CRT_CLK_EN_PCIE1 89
#define RTD1319_CRT_CLK_EN_MISC_I2C_4 90
#define RTD1319_CRT_CLK_EN_MISC_I2C_5 91
#define RTD1319_CRT_CLK_EN_TSIO 92
#define RTD1319_CRT_CLK_EN_EDP 94
#define RTD1319_CRT_CLK_EN_TSIO_TRX 95
#define RTD1319_CRT_CLK_EN_PCIE2 96
#define RTD1319_CRT_CLK_EN_ISO_GSPI 97

#define RTD1319_CRT_CLK_DET_PLL_BUS 112
#define RTD1319_CRT_CLK_DET_PLL_DCSB 113
#define RTD1319_CRT_CLK_DET_PLL_ACPU 114
#define RTD1319_CRT_CLK_DET_PLL_DDSA 115
#define RTD1319_CRT_CLK_DET_PLL_GPU 116
#define RTD1319_CRT_CLK_DET_PLL_VE1 117
#define RTD1319_CRT_CLK_DET_PLL_VE2 118
#define RTD1319_CRT_PLL_EMMC_REF 119
#define RTD1319_CRT_PLL_EMMC 120
#define RTD1319_CRT_PLL_EMMC_VP0 121
#define RTD1319_CRT_PLL_EMMC_VP1 122

#define RTD1319_CRT_CLK_MAX 123

#define RTD1319_ISO_CLK_EN_LSADC_ECOA2 1
#define RTD1319_ISO_CLK_EN_CEC0 2
#define RTD1319_ISO_CLK_EN_CBUSRX_SYS 3
#define RTD1319_ISO_CLK_EN_CBUSTX_SYS 4
#define RTD1319_ISO_CLK_EN_CBUS_SYS 5
#define RTD1319_ISO_CLK_EN_CBUS_OSC 6
#define RTD1319_ISO_CLK_EN_IR 7
#define RTD1319_ISO_CLK_EN_UR0 8
#define RTD1319_ISO_CLK_EN_I2C0 9
#define RTD1319_ISO_CLK_EN_I2C1 10
#define RTD1319_ISO_CLK_EN_ETN_250M 11
#define RTD1319_ISO_CLK_EN_ETN_SYS 12
#define RTD1319_ISO_CLK_EN_USB_DRD 13
#define RTD1319_ISO_CLK_EN_USB_HOST 14
#define RTD1319_ISO_CLK_EN_USB_U3_HOST 15
#define RTD1319_ISO_CLK_EN_USB 16
#define RTD1319_ISO_CLK_EN_ISO_GSPI 17

#define RTD1319_ISO_CLK_MAX 18

#endif
