// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\SGBMDisparity\SGBMHDLAl_ip_src_For_Each_Subsystem_block6.v
// Created: 2021-04-19 19:46:15
// 
// Generated by MATLAB 9.10 and HDL Coder 3.18
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: SGBMHDLAl_ip_src_For_Each_Subsystem_block6
// Source Path: SGBMDisparity/SGBMHDLAlgorithm/SGBMHDLAlgorithmWorker/PostProcessing/Interpolation/Minimum_Cost_Index/For 
// Each Subsyste
// Hierarchy Level: 5
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module SGBMHDLAl_ip_src_For_Each_Subsystem_block6
          (In1,
           In2,
           In3,
           In4,
           In5,
           In6,
           In7,
           In8,
           Out1,
           Out2,
           Out3,
           Out4);


  input   signed [12:0] In1;  // sfix13
  input   signed [12:0] In2;  // sfix13
  input   [7:0] In3;  // uint8
  input   [7:0] In4;  // uint8
  input   signed [12:0] In5;  // sfix13
  input   signed [12:0] In6;  // sfix13
  input   signed [12:0] In7;  // sfix13
  input   signed [12:0] In8;  // sfix13
  output  signed [12:0] Out1;  // sfix13
  output  [7:0] Out2;  // uint8
  output  signed [12:0] Out3;  // sfix13
  output  signed [12:0] Out4;  // sfix13


  wire Relational_Operator_relop1;
  wire signed [12:0] Switch_out1;  // sfix13
  wire [7:0] Switch1_out1;  // uint8
  wire signed [12:0] Switch2_out1;  // sfix13
  wire signed [12:0] Switch3_out1;  // sfix13


  assign Relational_Operator_relop1 = In1 <= In2;



  assign Switch_out1 = (Relational_Operator_relop1 == 1'b0 ? In2 :
              In1);



  assign Out1 = Switch_out1;

  assign Switch1_out1 = (Relational_Operator_relop1 == 1'b0 ? In4 :
              In3);



  assign Out2 = Switch1_out1;

  assign Switch2_out1 = (Relational_Operator_relop1 == 1'b0 ? In6 :
              In5);



  assign Out3 = Switch2_out1;

  assign Switch3_out1 = (Relational_Operator_relop1 == 1'b0 ? In8 :
              In7);



  assign Out4 = Switch3_out1;

endmodule  // SGBMHDLAl_ip_src_For_Each_Subsystem_block6

