# Pipelined-MIPS32-using-verilog
Designing a 5 stage pipelined basic MIPS 32-bit RISC processor using Verilog.  
Pipelined into 5 stages- IF (instruction fetch), ID (instruction decoding), EX (execution), MEM (memory) and WB (write back). 
Also, Dummy instructions are used to avoid data hazards.
