0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/HBat/Desktop/20174240黄敏轩_实验四摩尔状态机序列检测器/project_4/project_4.sim/sim_1/synth/timing/xsim/top_sim_time_synth.v,1559408058,verilog,,C:/Users/HBat/Desktop/20174240黄敏轩_实验四摩尔状态机序列检测器/project_4/project_4.srcs/sources_1/new/moorefsm.v,,glbl;par2ser;top,,,,,,,,
C:/Users/HBat/Desktop/20174240黄敏轩_实验四摩尔状态机序列检测器/project_4/project_4.srcs/sim_1/new/top_sim.v,1559407691,verilog,,,,top_sim,,,,,,,,
C:/Users/HBat/Desktop/20174240黄敏轩_实验四摩尔状态机序列检测器/project_4/project_4.srcs/sources_1/new/moorefsm.v,1559406763,verilog,,C:/Users/HBat/Desktop/20174240黄敏轩_实验四摩尔状态机序列检测器/project_4/project_4.srcs/sim_1/new/top_sim.v,,moorefsm,,,,,,,,
