Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon Dec  9 15:48:50 2019
| Host         : siebl-0224-03.ews.illinois.edu running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PmodOLEDCtrl_timing_summary_routed.rpt -rpx PmodOLEDCtrl_timing_summary_routed.rpx
| Design       : PmodOLEDCtrl
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 430 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.952        0.000                      0                  895        0.063        0.000                      0                  895        3.000        0.000                       0                   436  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLKIN                 {0.000 5.000}      10.000          100.000         
  CLK_clk_wiz         {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  CLK_clk_wiz_1       {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLKIN                                                                                                                                                                   3.000        0.000                       0                     1  
  CLK_clk_wiz               2.952        0.000                      0                  895        0.137        0.000                      0                  895        4.500        0.000                       0                   432  
  clkfbout_clk_wiz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  CLK_clk_wiz_1             2.953        0.000                      0                  895        0.137        0.000                      0                  895        4.500        0.000                       0                   432  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_clk_wiz_1  CLK_clk_wiz          2.952        0.000                      0                  895        0.063        0.000                      0                  895  
CLK_clk_wiz    CLK_clk_wiz_1        2.952        0.000                      0                  895        0.063        0.000                      0                  895  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLKIN
  To Clock:  CLKIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKIN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_clk_wiz
  To Clock:  CLK_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 Init/current_state_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.310ns (18.803%)  route 5.657ns (81.197%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.736    -0.776    Init/CLK
    SLICE_X29Y141        FDRE                                         r  Init/current_state_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  Init/current_state_reg[53]/Q
                         net (fo=67, routed)          1.806     1.487    Init/current_state_reg_n_0_[53]
    SLICE_X23Y134        LUT2 (Prop_lut2_I1_O)        0.150     1.637 f  Init/temp_vdd_i_11/O
                         net (fo=4, routed)           0.680     2.317    Init/temp_vdd_i_11_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.332     2.649 f  Init/current_state[84]_i_55/O
                         net (fo=1, routed)           0.637     3.285    Init/current_state[84]_i_55_n_0
    SLICE_X34Y133        LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  Init/current_state[84]_i_28/O
                         net (fo=1, routed)           0.893     4.303    Init/current_state[84]_i_28_n_0
    SLICE_X34Y138        LUT6 (Prop_lut6_I0_O)        0.124     4.427 f  Init/current_state[84]_i_9__0/O
                         net (fo=22, routed)          1.641     6.068    Init/current_state[84]_i_9__0_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I1_O)        0.124     6.192 r  Init/current_state[82]_i_1__0/O
                         net (fo=1, routed)           0.000     6.192    Init/current_state[82]_i_1__0_n_0
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.614     8.619    Init/CLK
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X15Y141        FDRE (Setup_fdre_C_D)        0.029     9.144    Init/current_state_reg[82]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 Init/current_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.444ns (20.867%)  route 5.476ns (79.133%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  Init/current_state_reg[28]/Q
                         net (fo=68, routed)          1.870     1.512    Init/current_state_reg_n_0_[28]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.327     1.839 f  Init/current_state[82]_i_17/O
                         net (fo=2, routed)           0.728     2.567    Init/current_state[82]_i_17_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.326     2.893 r  Init/current_state[82]_i_8/O
                         net (fo=2, routed)           0.499     3.392    Init/current_state[82]_i_8_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  Init/current_state[84]_i_32/O
                         net (fo=1, routed)           0.941     4.457    Init/current_state[84]_i_32_n_0
    SLICE_X15Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  Init/current_state[84]_i_10__0/O
                         net (fo=21, routed)          1.439     6.020    Init/current_state[84]_i_10__0_n_0
    SLICE_X35Y142        LUT6 (Prop_lut6_I3_O)        0.124     6.144 r  Init/current_state[57]_i_1__0/O
                         net (fo=1, routed)           0.000     6.144    Init/current_state[57]_i_1__0_n_0
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.607     8.612    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[57]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X35Y142        FDRE (Setup_fdre_C_D)        0.032     9.140    Init/current_state_reg[57]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 Init/current_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 1.444ns (20.876%)  route 5.473ns (79.124%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  Init/current_state_reg[28]/Q
                         net (fo=68, routed)          1.870     1.512    Init/current_state_reg_n_0_[28]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.327     1.839 f  Init/current_state[82]_i_17/O
                         net (fo=2, routed)           0.728     2.567    Init/current_state[82]_i_17_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.326     2.893 r  Init/current_state[82]_i_8/O
                         net (fo=2, routed)           0.499     3.392    Init/current_state[82]_i_8_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  Init/current_state[84]_i_32/O
                         net (fo=1, routed)           0.941     4.457    Init/current_state[84]_i_32_n_0
    SLICE_X15Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  Init/current_state[84]_i_10__0/O
                         net (fo=21, routed)          1.436     6.017    Init/current_state[84]_i_10__0_n_0
    SLICE_X35Y142        LUT6 (Prop_lut6_I3_O)        0.124     6.141 r  Init/current_state[49]_i_1__0/O
                         net (fo=1, routed)           0.000     6.141    Init/current_state[49]_i_1__0_n_0
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.607     8.612    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[49]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X35Y142        FDRE (Setup_fdre_C_D)        0.031     9.139    Init/current_state_reg[49]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 Init/current_state_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.952ns (14.823%)  route 5.470ns (85.177%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.734    -0.778    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.322 r  Init/current_state_reg[40]/Q
                         net (fo=102, routed)         1.874     1.552    Init/current_state_reg_n_0_[40]
    SLICE_X28Y130        LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.460    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.584 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.159    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.283 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.675    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.799 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.846     5.645    Init/after_state[40]_i_1__0_n_0
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611     8.616    Init/CLK
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[19]/C
                         clock pessimism              0.571     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429     8.683    Init/after_state_reg[19]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 Init/current_state_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.952ns (14.823%)  route 5.470ns (85.177%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.734    -0.778    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.322 r  Init/current_state_reg[40]/Q
                         net (fo=102, routed)         1.874     1.552    Init/current_state_reg_n_0_[40]
    SLICE_X28Y130        LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.460    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.584 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.159    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.283 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.675    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.799 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.846     5.645    Init/after_state[40]_i_1__0_n_0
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611     8.616    Init/CLK
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[26]/C
                         clock pessimism              0.571     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429     8.683    Init/after_state_reg[26]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 Init/current_state_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.952ns (14.823%)  route 5.470ns (85.177%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.734    -0.778    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.322 r  Init/current_state_reg[40]/Q
                         net (fo=102, routed)         1.874     1.552    Init/current_state_reg_n_0_[40]
    SLICE_X28Y130        LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.460    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.584 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.159    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.283 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.675    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.799 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.846     5.645    Init/after_state[40]_i_1__0_n_0
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611     8.616    Init/CLK
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[9]/C
                         clock pessimism              0.571     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429     8.683    Init/after_state_reg[9]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 Init/current_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.312ns (19.784%)  route 5.320ns (80.216%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  Init/current_state_reg[20]/Q
                         net (fo=85, routed)          1.904     1.583    Init/current_state_reg_n_0_[20]
    SLICE_X14Y139        LUT2 (Prop_lut2_I1_O)        0.153     1.736 f  Init/current_state[0]_i_32/O
                         net (fo=2, routed)           0.669     2.405    Init/current_state[0]_i_32_n_0
    SLICE_X24Y135        LUT6 (Prop_lut6_I3_O)        0.331     2.736 r  Init/current_state[84]_i_42/O
                         net (fo=1, routed)           0.403     3.139    Init/current_state[84]_i_42_n_0
    SLICE_X25Y133        LUT6 (Prop_lut6_I0_O)        0.124     3.263 r  Init/current_state[84]_i_20/O
                         net (fo=1, routed)           0.496     3.759    Init/current_state[84]_i_20_n_0
    SLICE_X26Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.883 r  Init/current_state[84]_i_6__0/O
                         net (fo=1, routed)           0.595     4.478    Init/DELAY_COMP/current_state_reg[26]_0
    SLICE_X28Y134        LUT5 (Prop_lut5_I3_O)        0.124     4.602 r  Init/DELAY_COMP/current_state[84]_i_1__0/O
                         net (fo=64, routed)          1.253     5.855    Init/DELAY_COMP_n_0
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.614     8.619    Init/CLK
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X15Y141        FDRE (Setup_fdre_C_CE)      -0.205     8.910    Init/current_state_reg[82]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 Example/current_state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 1.334ns (19.412%)  route 5.538ns (80.588%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.741    -0.771    Example/CLK
    SLICE_X19Y102        FDRE                                         r  Example/current_state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.315 f  Example/current_state_reg[26]/Q
                         net (fo=26, routed)          1.397     1.083    Example/current_state[26]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.152     1.235 f  Example/current_state[73]_i_37/O
                         net (fo=2, routed)           1.105     2.340    Example/current_state[73]_i_37_n_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.326     2.666 f  Example/current_state[73]_i_22/O
                         net (fo=1, routed)           0.524     3.190    Example/current_state[73]_i_22_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  Example/current_state[73]_i_4/O
                         net (fo=4, routed)           1.149     4.462    Example/current_state[73]_i_4_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I2_O)        0.124     4.586 r  Example/current_state[73]_i_1/O
                         net (fo=17, routed)          1.363     5.949    Example/current_state[73]_i_1_n_0
    SLICE_X17Y102        LUT4 (Prop_lut4_I3_O)        0.152     6.101 r  Example/current_state[49]_i_1/O
                         net (fo=1, routed)           0.000     6.101    Example/current_state[49]_i_1_n_0
    SLICE_X17Y102        FDRE                                         r  Example/current_state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.615     8.620    Example/CLK
    SLICE_X17Y102        FDRE                                         r  Example/current_state_reg[49]/C
                         clock pessimism              0.585     9.204    
                         clock uncertainty           -0.074     9.130    
    SLICE_X17Y102        FDRE (Setup_fdre_C_D)        0.075     9.205    Example/current_state_reg[49]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 Init/current_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.444ns (21.084%)  route 5.405ns (78.916%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  Init/current_state_reg[28]/Q
                         net (fo=68, routed)          1.870     1.512    Init/current_state_reg_n_0_[28]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.327     1.839 f  Init/current_state[82]_i_17/O
                         net (fo=2, routed)           0.728     2.567    Init/current_state[82]_i_17_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.326     2.893 r  Init/current_state[82]_i_8/O
                         net (fo=2, routed)           0.499     3.392    Init/current_state[82]_i_8_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  Init/current_state[84]_i_32/O
                         net (fo=1, routed)           0.941     4.457    Init/current_state[84]_i_32_n_0
    SLICE_X15Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  Init/current_state[84]_i_10__0/O
                         net (fo=21, routed)          1.367     5.948    Init/current_state[84]_i_10__0_n_0
    SLICE_X32Y142        LUT6 (Prop_lut6_I3_O)        0.124     6.072 r  Init/current_state[73]_i_1__0/O
                         net (fo=1, routed)           0.000     6.072    Init/current_state[73]_i_1__0_n_0
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.608     8.613    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[73]/C
                         clock pessimism              0.611     9.223    
                         clock uncertainty           -0.074     9.149    
    SLICE_X32Y142        FDRE (Setup_fdre_C_D)        0.032     9.181    Init/current_state_reg[73]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 Init/current_state_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 0.952ns (15.229%)  route 5.299ns (84.771%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X24Y138        FDRE                                         r  Init/current_state_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  Init/current_state_reg[36]/Q
                         net (fo=95, routed)          1.863     1.543    Init/current_state_reg_n_0_[36]
    SLICE_X28Y130        LUT5 (Prop_lut5_I0_O)        0.124     1.667 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.451    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.575 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.149    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.273 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.666    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.790 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.685     5.475    Init/after_state[40]_i_1__0_n_0
    SLICE_X34Y142        FDRE                                         r  Init/after_state_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.607     8.612    Init/CLK
    SLICE_X34Y142        FDRE                                         r  Init/after_state_reg[40]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X34Y142        FDRE (Setup_fdre_C_R)       -0.524     8.584    Init/after_state_reg[40]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  3.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.780%)  route 0.211ns (56.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X8Y108         FDRE                                         r  Example/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  Example/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.211    -0.161    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.298    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.585%)  route 0.255ns (64.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.255    -0.140    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.298    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.624%)  route 0.266ns (65.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Example/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.266    -0.129    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.298    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.545%)  route 0.267ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Example/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.267    -0.128    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.298    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Init/temp_spi_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.336%)  route 0.112ns (37.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.637    -0.544    Init/CLK
    SLICE_X24Y131        FDRE                                         r  Init/temp_spi_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  Init/temp_spi_data_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.290    Init/SPI_COMP/temp_spi_data_reg[7][3]
    SLICE_X23Y131        LUT5 (Prop_lut5_I4_O)        0.045    -0.245 r  Init/SPI_COMP/shift_register[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Init/SPI_COMP/shift_register[3]_i_1_n_0
    SLICE_X23Y131        FDRE                                         r  Init/SPI_COMP/shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.910    -0.779    Init/SPI_COMP/CLK
    SLICE_X23Y131        FDRE                                         r  Init/SPI_COMP/shift_register_reg[3]/C
                         clock pessimism              0.270    -0.509    
    SLICE_X23Y131        FDRE (Hold_fdre_C_D)         0.092    -0.417    Init/SPI_COMP/shift_register_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Example/after_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.985%)  route 0.114ns (38.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.646    -0.535    Example/CLK
    SLICE_X15Y104        FDRE                                         r  Example/after_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Example/after_state_reg[34]/Q
                         net (fo=1, routed)           0.114    -0.280    Example/after_state_reg_n_0_[34]
    SLICE_X17Y104        LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  Example/current_state[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    Example/current_state[34]_i_1_n_0
    SLICE_X17Y104        FDRE                                         r  Example/current_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.919    -0.770    Example/CLK
    SLICE_X17Y104        FDRE                                         r  Example/current_state_reg[34]/C
                         clock pessimism              0.270    -0.500    
    SLICE_X17Y104        FDRE (Hold_fdre_C_D)         0.091    -0.409    Example/current_state_reg[34]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Init/after_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.643    -0.538    Init/CLK
    SLICE_X24Y142        FDRE                                         r  Init/after_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Init/after_state_reg[18]/Q
                         net (fo=2, routed)           0.097    -0.300    Init/after_state_reg_n_0_[18]
    SLICE_X25Y142        LUT5 (Prop_lut5_I3_O)        0.045    -0.255 r  Init/current_state[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    Init/current_state[18]_i_1__0_n_0
    SLICE_X25Y142        FDSE                                         r  Init/current_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.917    -0.772    Init/CLK
    SLICE_X25Y142        FDSE                                         r  Init/current_state_reg[18]/C
                         clock pessimism              0.247    -0.525    
    SLICE_X25Y142        FDSE (Hold_fdse_C_D)         0.091    -0.434    Init/current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Init/SPI_COMP/shift_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.638    -0.543    Init/SPI_COMP/CLK
    SLICE_X23Y131        FDRE                                         r  Init/SPI_COMP/shift_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  Init/SPI_COMP/shift_register_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.297    Init/SPI_COMP/p_0_in_0[5]
    SLICE_X23Y130        LUT5 (Prop_lut5_I0_O)        0.045    -0.252 r  Init/SPI_COMP/shift_register[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    Init/SPI_COMP/shift_register[5]_i_1_n_0
    SLICE_X23Y130        FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.909    -0.780    Init/SPI_COMP/CLK
    SLICE_X23Y130        FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/C
                         clock pessimism              0.250    -0.530    
    SLICE_X23Y130        FDRE (Hold_fdre_C_D)         0.091    -0.439    Init/SPI_COMP/shift_register_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Example/temp_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/temp_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X8Y107         FDRE                                         r  Example/temp_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  Example/temp_char_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.260    Example/data7[3]
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.920    -0.769    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[3]/C
                         clock pessimism              0.249    -0.520    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.070    -0.450    Example/temp_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Example/temp_char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/temp_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X8Y107         FDRE                                         r  Example/temp_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  Example/temp_char_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.260    Example/data7[5]
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.920    -0.769    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[5]/C
                         clock pessimism              0.249    -0.520    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.070    -0.450    Example/temp_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44     Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44     Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y114    Example/DELAY_COMP/clk_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y113    Example/DELAY_COMP/clk_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y114    Example/DELAY_COMP/clk_counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y113    Example/DELAY_COMP/clk_counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y114    Example/DELAY_COMP/clk_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y102    Example/current_state_reg[26]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y140    Init/after_state_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y140    Init/after_state_reg[59]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y131    Init/temp_fin_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y3       count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y4       count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y4       count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y4       count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y5       count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y5       count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y5       count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y113    Example/DELAY_COMP/clk_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y102    Example/current_state_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y103    Example/current_state_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y105    Example/current_state_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y102    Example/current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y104    Example/current_state_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y103    Example/current_state_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y104    Example/current_state_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y102    Example/current_state_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y105    Example/current_state_reg[36]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKIN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_clk_wiz_1
  To Clock:  CLK_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 Init/current_state_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.310ns (18.803%)  route 5.657ns (81.197%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.736    -0.776    Init/CLK
    SLICE_X29Y141        FDRE                                         r  Init/current_state_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  Init/current_state_reg[53]/Q
                         net (fo=67, routed)          1.806     1.487    Init/current_state_reg_n_0_[53]
    SLICE_X23Y134        LUT2 (Prop_lut2_I1_O)        0.150     1.637 f  Init/temp_vdd_i_11/O
                         net (fo=4, routed)           0.680     2.317    Init/temp_vdd_i_11_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.332     2.649 f  Init/current_state[84]_i_55/O
                         net (fo=1, routed)           0.637     3.285    Init/current_state[84]_i_55_n_0
    SLICE_X34Y133        LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  Init/current_state[84]_i_28/O
                         net (fo=1, routed)           0.893     4.303    Init/current_state[84]_i_28_n_0
    SLICE_X34Y138        LUT6 (Prop_lut6_I0_O)        0.124     4.427 f  Init/current_state[84]_i_9__0/O
                         net (fo=22, routed)          1.641     6.068    Init/current_state[84]_i_9__0_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I1_O)        0.124     6.192 r  Init/current_state[82]_i_1__0/O
                         net (fo=1, routed)           0.000     6.192    Init/current_state[82]_i_1__0_n_0
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.614     8.619    Init/CLK
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.116    
    SLICE_X15Y141        FDRE (Setup_fdre_C_D)        0.029     9.145    Init/current_state_reg[82]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.997ns  (required time - arrival time)
  Source:                 Init/current_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.444ns (20.867%)  route 5.476ns (79.133%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  Init/current_state_reg[28]/Q
                         net (fo=68, routed)          1.870     1.512    Init/current_state_reg_n_0_[28]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.327     1.839 f  Init/current_state[82]_i_17/O
                         net (fo=2, routed)           0.728     2.567    Init/current_state[82]_i_17_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.326     2.893 r  Init/current_state[82]_i_8/O
                         net (fo=2, routed)           0.499     3.392    Init/current_state[82]_i_8_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  Init/current_state[84]_i_32/O
                         net (fo=1, routed)           0.941     4.457    Init/current_state[84]_i_32_n_0
    SLICE_X15Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  Init/current_state[84]_i_10__0/O
                         net (fo=21, routed)          1.439     6.020    Init/current_state[84]_i_10__0_n_0
    SLICE_X35Y142        LUT6 (Prop_lut6_I3_O)        0.124     6.144 r  Init/current_state[57]_i_1__0/O
                         net (fo=1, routed)           0.000     6.144    Init/current_state[57]_i_1__0_n_0
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.607     8.612    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[57]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.109    
    SLICE_X35Y142        FDRE (Setup_fdre_C_D)        0.032     9.141    Init/current_state_reg[57]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  2.997    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 Init/current_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 1.444ns (20.876%)  route 5.473ns (79.124%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  Init/current_state_reg[28]/Q
                         net (fo=68, routed)          1.870     1.512    Init/current_state_reg_n_0_[28]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.327     1.839 f  Init/current_state[82]_i_17/O
                         net (fo=2, routed)           0.728     2.567    Init/current_state[82]_i_17_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.326     2.893 r  Init/current_state[82]_i_8/O
                         net (fo=2, routed)           0.499     3.392    Init/current_state[82]_i_8_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  Init/current_state[84]_i_32/O
                         net (fo=1, routed)           0.941     4.457    Init/current_state[84]_i_32_n_0
    SLICE_X15Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  Init/current_state[84]_i_10__0/O
                         net (fo=21, routed)          1.436     6.017    Init/current_state[84]_i_10__0_n_0
    SLICE_X35Y142        LUT6 (Prop_lut6_I3_O)        0.124     6.141 r  Init/current_state[49]_i_1__0/O
                         net (fo=1, routed)           0.000     6.141    Init/current_state[49]_i_1__0_n_0
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.607     8.612    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[49]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.109    
    SLICE_X35Y142        FDRE (Setup_fdre_C_D)        0.031     9.140    Init/current_state_reg[49]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 Init/current_state_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.952ns (14.823%)  route 5.470ns (85.177%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.734    -0.778    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.322 r  Init/current_state_reg[40]/Q
                         net (fo=102, routed)         1.874     1.552    Init/current_state_reg_n_0_[40]
    SLICE_X28Y130        LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.460    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.584 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.159    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.283 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.675    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.799 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.846     5.645    Init/after_state[40]_i_1__0_n_0
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611     8.616    Init/CLK
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[19]/C
                         clock pessimism              0.571     9.186    
                         clock uncertainty           -0.074     9.113    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429     8.684    Init/after_state_reg[19]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 Init/current_state_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.952ns (14.823%)  route 5.470ns (85.177%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.734    -0.778    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.322 r  Init/current_state_reg[40]/Q
                         net (fo=102, routed)         1.874     1.552    Init/current_state_reg_n_0_[40]
    SLICE_X28Y130        LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.460    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.584 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.159    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.283 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.675    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.799 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.846     5.645    Init/after_state[40]_i_1__0_n_0
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611     8.616    Init/CLK
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[26]/C
                         clock pessimism              0.571     9.186    
                         clock uncertainty           -0.074     9.113    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429     8.684    Init/after_state_reg[26]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 Init/current_state_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.952ns (14.823%)  route 5.470ns (85.177%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.734    -0.778    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.322 r  Init/current_state_reg[40]/Q
                         net (fo=102, routed)         1.874     1.552    Init/current_state_reg_n_0_[40]
    SLICE_X28Y130        LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.460    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.584 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.159    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.283 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.675    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.799 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.846     5.645    Init/after_state[40]_i_1__0_n_0
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611     8.616    Init/CLK
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[9]/C
                         clock pessimism              0.571     9.186    
                         clock uncertainty           -0.074     9.113    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429     8.684    Init/after_state_reg[9]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 Init/current_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.312ns (19.784%)  route 5.320ns (80.216%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  Init/current_state_reg[20]/Q
                         net (fo=85, routed)          1.904     1.583    Init/current_state_reg_n_0_[20]
    SLICE_X14Y139        LUT2 (Prop_lut2_I1_O)        0.153     1.736 f  Init/current_state[0]_i_32/O
                         net (fo=2, routed)           0.669     2.405    Init/current_state[0]_i_32_n_0
    SLICE_X24Y135        LUT6 (Prop_lut6_I3_O)        0.331     2.736 r  Init/current_state[84]_i_42/O
                         net (fo=1, routed)           0.403     3.139    Init/current_state[84]_i_42_n_0
    SLICE_X25Y133        LUT6 (Prop_lut6_I0_O)        0.124     3.263 r  Init/current_state[84]_i_20/O
                         net (fo=1, routed)           0.496     3.759    Init/current_state[84]_i_20_n_0
    SLICE_X26Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.883 r  Init/current_state[84]_i_6__0/O
                         net (fo=1, routed)           0.595     4.478    Init/DELAY_COMP/current_state_reg[26]_0
    SLICE_X28Y134        LUT5 (Prop_lut5_I3_O)        0.124     4.602 r  Init/DELAY_COMP/current_state[84]_i_1__0/O
                         net (fo=64, routed)          1.253     5.855    Init/DELAY_COMP_n_0
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.614     8.619    Init/CLK
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.116    
    SLICE_X15Y141        FDRE (Setup_fdre_C_CE)      -0.205     8.911    Init/current_state_reg[82]
  -------------------------------------------------------------------
                         required time                          8.911    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 Example/current_state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 1.334ns (19.412%)  route 5.538ns (80.588%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.741    -0.771    Example/CLK
    SLICE_X19Y102        FDRE                                         r  Example/current_state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.315 f  Example/current_state_reg[26]/Q
                         net (fo=26, routed)          1.397     1.083    Example/current_state[26]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.152     1.235 f  Example/current_state[73]_i_37/O
                         net (fo=2, routed)           1.105     2.340    Example/current_state[73]_i_37_n_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.326     2.666 f  Example/current_state[73]_i_22/O
                         net (fo=1, routed)           0.524     3.190    Example/current_state[73]_i_22_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  Example/current_state[73]_i_4/O
                         net (fo=4, routed)           1.149     4.462    Example/current_state[73]_i_4_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I2_O)        0.124     4.586 r  Example/current_state[73]_i_1/O
                         net (fo=17, routed)          1.363     5.949    Example/current_state[73]_i_1_n_0
    SLICE_X17Y102        LUT4 (Prop_lut4_I3_O)        0.152     6.101 r  Example/current_state[49]_i_1/O
                         net (fo=1, routed)           0.000     6.101    Example/current_state[49]_i_1_n_0
    SLICE_X17Y102        FDRE                                         r  Example/current_state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.615     8.620    Example/CLK
    SLICE_X17Y102        FDRE                                         r  Example/current_state_reg[49]/C
                         clock pessimism              0.585     9.204    
                         clock uncertainty           -0.074     9.131    
    SLICE_X17Y102        FDRE (Setup_fdre_C_D)        0.075     9.206    Example/current_state_reg[49]
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 Init/current_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.444ns (21.084%)  route 5.405ns (78.916%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  Init/current_state_reg[28]/Q
                         net (fo=68, routed)          1.870     1.512    Init/current_state_reg_n_0_[28]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.327     1.839 f  Init/current_state[82]_i_17/O
                         net (fo=2, routed)           0.728     2.567    Init/current_state[82]_i_17_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.326     2.893 r  Init/current_state[82]_i_8/O
                         net (fo=2, routed)           0.499     3.392    Init/current_state[82]_i_8_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  Init/current_state[84]_i_32/O
                         net (fo=1, routed)           0.941     4.457    Init/current_state[84]_i_32_n_0
    SLICE_X15Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  Init/current_state[84]_i_10__0/O
                         net (fo=21, routed)          1.367     5.948    Init/current_state[84]_i_10__0_n_0
    SLICE_X32Y142        LUT6 (Prop_lut6_I3_O)        0.124     6.072 r  Init/current_state[73]_i_1__0/O
                         net (fo=1, routed)           0.000     6.072    Init/current_state[73]_i_1__0_n_0
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.608     8.613    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[73]/C
                         clock pessimism              0.611     9.223    
                         clock uncertainty           -0.074     9.150    
    SLICE_X32Y142        FDRE (Setup_fdre_C_D)        0.032     9.182    Init/current_state_reg[73]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 Init/current_state_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 0.952ns (15.229%)  route 5.299ns (84.771%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X24Y138        FDRE                                         r  Init/current_state_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  Init/current_state_reg[36]/Q
                         net (fo=95, routed)          1.863     1.543    Init/current_state_reg_n_0_[36]
    SLICE_X28Y130        LUT5 (Prop_lut5_I0_O)        0.124     1.667 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.451    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.575 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.149    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.273 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.666    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.790 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.685     5.475    Init/after_state[40]_i_1__0_n_0
    SLICE_X34Y142        FDRE                                         r  Init/after_state_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.607     8.612    Init/CLK
    SLICE_X34Y142        FDRE                                         r  Init/after_state_reg[40]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.109    
    SLICE_X34Y142        FDRE (Setup_fdre_C_R)       -0.524     8.585    Init/after_state_reg[40]
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  3.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.780%)  route 0.211ns (56.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X8Y108         FDRE                                         r  Example/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  Example/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.211    -0.161    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.298    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.585%)  route 0.255ns (64.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.255    -0.140    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.298    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.624%)  route 0.266ns (65.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Example/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.266    -0.129    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.298    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.545%)  route 0.267ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Example/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.267    -0.128    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.298    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Init/temp_spi_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.336%)  route 0.112ns (37.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.637    -0.544    Init/CLK
    SLICE_X24Y131        FDRE                                         r  Init/temp_spi_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  Init/temp_spi_data_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.290    Init/SPI_COMP/temp_spi_data_reg[7][3]
    SLICE_X23Y131        LUT5 (Prop_lut5_I4_O)        0.045    -0.245 r  Init/SPI_COMP/shift_register[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Init/SPI_COMP/shift_register[3]_i_1_n_0
    SLICE_X23Y131        FDRE                                         r  Init/SPI_COMP/shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.910    -0.779    Init/SPI_COMP/CLK
    SLICE_X23Y131        FDRE                                         r  Init/SPI_COMP/shift_register_reg[3]/C
                         clock pessimism              0.270    -0.509    
    SLICE_X23Y131        FDRE (Hold_fdre_C_D)         0.092    -0.417    Init/SPI_COMP/shift_register_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Example/after_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.985%)  route 0.114ns (38.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.646    -0.535    Example/CLK
    SLICE_X15Y104        FDRE                                         r  Example/after_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Example/after_state_reg[34]/Q
                         net (fo=1, routed)           0.114    -0.280    Example/after_state_reg_n_0_[34]
    SLICE_X17Y104        LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  Example/current_state[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    Example/current_state[34]_i_1_n_0
    SLICE_X17Y104        FDRE                                         r  Example/current_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.919    -0.770    Example/CLK
    SLICE_X17Y104        FDRE                                         r  Example/current_state_reg[34]/C
                         clock pessimism              0.270    -0.500    
    SLICE_X17Y104        FDRE (Hold_fdre_C_D)         0.091    -0.409    Example/current_state_reg[34]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Init/after_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.643    -0.538    Init/CLK
    SLICE_X24Y142        FDRE                                         r  Init/after_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Init/after_state_reg[18]/Q
                         net (fo=2, routed)           0.097    -0.300    Init/after_state_reg_n_0_[18]
    SLICE_X25Y142        LUT5 (Prop_lut5_I3_O)        0.045    -0.255 r  Init/current_state[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    Init/current_state[18]_i_1__0_n_0
    SLICE_X25Y142        FDSE                                         r  Init/current_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.917    -0.772    Init/CLK
    SLICE_X25Y142        FDSE                                         r  Init/current_state_reg[18]/C
                         clock pessimism              0.247    -0.525    
    SLICE_X25Y142        FDSE (Hold_fdse_C_D)         0.091    -0.434    Init/current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Init/SPI_COMP/shift_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.638    -0.543    Init/SPI_COMP/CLK
    SLICE_X23Y131        FDRE                                         r  Init/SPI_COMP/shift_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  Init/SPI_COMP/shift_register_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.297    Init/SPI_COMP/p_0_in_0[5]
    SLICE_X23Y130        LUT5 (Prop_lut5_I0_O)        0.045    -0.252 r  Init/SPI_COMP/shift_register[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    Init/SPI_COMP/shift_register[5]_i_1_n_0
    SLICE_X23Y130        FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.909    -0.780    Init/SPI_COMP/CLK
    SLICE_X23Y130        FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/C
                         clock pessimism              0.250    -0.530    
    SLICE_X23Y130        FDRE (Hold_fdre_C_D)         0.091    -0.439    Init/SPI_COMP/shift_register_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Example/temp_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/temp_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X8Y107         FDRE                                         r  Example/temp_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  Example/temp_char_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.260    Example/data7[3]
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.920    -0.769    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[3]/C
                         clock pessimism              0.249    -0.520    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.070    -0.450    Example/temp_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Example/temp_char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/temp_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X8Y107         FDRE                                         r  Example/temp_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  Example/temp_char_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.260    Example/data7[5]
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.920    -0.769    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[5]/C
                         clock pessimism              0.249    -0.520    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.070    -0.450    Example/temp_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44     Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44     Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y114    Example/DELAY_COMP/clk_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y113    Example/DELAY_COMP/clk_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y114    Example/DELAY_COMP/clk_counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y113    Example/DELAY_COMP/clk_counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y114    Example/DELAY_COMP/clk_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y102    Example/current_state_reg[26]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y140    Init/after_state_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y140    Init/after_state_reg[59]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y131    Init/temp_fin_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y3       count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y4       count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y4       count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y4       count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y5       count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y5       count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y5       count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y113    Example/DELAY_COMP/clk_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y102    Example/current_state_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y103    Example/current_state_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y105    Example/current_state_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y102    Example/current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y104    Example/current_state_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y103    Example/current_state_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y104    Example/current_state_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y102    Example/current_state_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y105    Example/current_state_reg[36]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_clk_wiz_1
  To Clock:  CLK_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 Init/current_state_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.310ns (18.803%)  route 5.657ns (81.197%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.736    -0.776    Init/CLK
    SLICE_X29Y141        FDRE                                         r  Init/current_state_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  Init/current_state_reg[53]/Q
                         net (fo=67, routed)          1.806     1.487    Init/current_state_reg_n_0_[53]
    SLICE_X23Y134        LUT2 (Prop_lut2_I1_O)        0.150     1.637 f  Init/temp_vdd_i_11/O
                         net (fo=4, routed)           0.680     2.317    Init/temp_vdd_i_11_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.332     2.649 f  Init/current_state[84]_i_55/O
                         net (fo=1, routed)           0.637     3.285    Init/current_state[84]_i_55_n_0
    SLICE_X34Y133        LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  Init/current_state[84]_i_28/O
                         net (fo=1, routed)           0.893     4.303    Init/current_state[84]_i_28_n_0
    SLICE_X34Y138        LUT6 (Prop_lut6_I0_O)        0.124     4.427 f  Init/current_state[84]_i_9__0/O
                         net (fo=22, routed)          1.641     6.068    Init/current_state[84]_i_9__0_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I1_O)        0.124     6.192 r  Init/current_state[82]_i_1__0/O
                         net (fo=1, routed)           0.000     6.192    Init/current_state[82]_i_1__0_n_0
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.614     8.619    Init/CLK
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X15Y141        FDRE (Setup_fdre_C_D)        0.029     9.144    Init/current_state_reg[82]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 Init/current_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.444ns (20.867%)  route 5.476ns (79.133%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  Init/current_state_reg[28]/Q
                         net (fo=68, routed)          1.870     1.512    Init/current_state_reg_n_0_[28]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.327     1.839 f  Init/current_state[82]_i_17/O
                         net (fo=2, routed)           0.728     2.567    Init/current_state[82]_i_17_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.326     2.893 r  Init/current_state[82]_i_8/O
                         net (fo=2, routed)           0.499     3.392    Init/current_state[82]_i_8_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  Init/current_state[84]_i_32/O
                         net (fo=1, routed)           0.941     4.457    Init/current_state[84]_i_32_n_0
    SLICE_X15Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  Init/current_state[84]_i_10__0/O
                         net (fo=21, routed)          1.439     6.020    Init/current_state[84]_i_10__0_n_0
    SLICE_X35Y142        LUT6 (Prop_lut6_I3_O)        0.124     6.144 r  Init/current_state[57]_i_1__0/O
                         net (fo=1, routed)           0.000     6.144    Init/current_state[57]_i_1__0_n_0
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.607     8.612    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[57]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X35Y142        FDRE (Setup_fdre_C_D)        0.032     9.140    Init/current_state_reg[57]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 Init/current_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 1.444ns (20.876%)  route 5.473ns (79.124%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  Init/current_state_reg[28]/Q
                         net (fo=68, routed)          1.870     1.512    Init/current_state_reg_n_0_[28]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.327     1.839 f  Init/current_state[82]_i_17/O
                         net (fo=2, routed)           0.728     2.567    Init/current_state[82]_i_17_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.326     2.893 r  Init/current_state[82]_i_8/O
                         net (fo=2, routed)           0.499     3.392    Init/current_state[82]_i_8_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  Init/current_state[84]_i_32/O
                         net (fo=1, routed)           0.941     4.457    Init/current_state[84]_i_32_n_0
    SLICE_X15Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  Init/current_state[84]_i_10__0/O
                         net (fo=21, routed)          1.436     6.017    Init/current_state[84]_i_10__0_n_0
    SLICE_X35Y142        LUT6 (Prop_lut6_I3_O)        0.124     6.141 r  Init/current_state[49]_i_1__0/O
                         net (fo=1, routed)           0.000     6.141    Init/current_state[49]_i_1__0_n_0
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.607     8.612    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[49]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X35Y142        FDRE (Setup_fdre_C_D)        0.031     9.139    Init/current_state_reg[49]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 Init/current_state_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.952ns (14.823%)  route 5.470ns (85.177%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.734    -0.778    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.322 r  Init/current_state_reg[40]/Q
                         net (fo=102, routed)         1.874     1.552    Init/current_state_reg_n_0_[40]
    SLICE_X28Y130        LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.460    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.584 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.159    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.283 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.675    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.799 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.846     5.645    Init/after_state[40]_i_1__0_n_0
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611     8.616    Init/CLK
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[19]/C
                         clock pessimism              0.571     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429     8.683    Init/after_state_reg[19]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 Init/current_state_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.952ns (14.823%)  route 5.470ns (85.177%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.734    -0.778    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.322 r  Init/current_state_reg[40]/Q
                         net (fo=102, routed)         1.874     1.552    Init/current_state_reg_n_0_[40]
    SLICE_X28Y130        LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.460    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.584 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.159    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.283 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.675    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.799 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.846     5.645    Init/after_state[40]_i_1__0_n_0
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611     8.616    Init/CLK
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[26]/C
                         clock pessimism              0.571     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429     8.683    Init/after_state_reg[26]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 Init/current_state_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.952ns (14.823%)  route 5.470ns (85.177%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.734    -0.778    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.322 r  Init/current_state_reg[40]/Q
                         net (fo=102, routed)         1.874     1.552    Init/current_state_reg_n_0_[40]
    SLICE_X28Y130        LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.460    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.584 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.159    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.283 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.675    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.799 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.846     5.645    Init/after_state[40]_i_1__0_n_0
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611     8.616    Init/CLK
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[9]/C
                         clock pessimism              0.571     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429     8.683    Init/after_state_reg[9]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 Init/current_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.312ns (19.784%)  route 5.320ns (80.216%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  Init/current_state_reg[20]/Q
                         net (fo=85, routed)          1.904     1.583    Init/current_state_reg_n_0_[20]
    SLICE_X14Y139        LUT2 (Prop_lut2_I1_O)        0.153     1.736 f  Init/current_state[0]_i_32/O
                         net (fo=2, routed)           0.669     2.405    Init/current_state[0]_i_32_n_0
    SLICE_X24Y135        LUT6 (Prop_lut6_I3_O)        0.331     2.736 r  Init/current_state[84]_i_42/O
                         net (fo=1, routed)           0.403     3.139    Init/current_state[84]_i_42_n_0
    SLICE_X25Y133        LUT6 (Prop_lut6_I0_O)        0.124     3.263 r  Init/current_state[84]_i_20/O
                         net (fo=1, routed)           0.496     3.759    Init/current_state[84]_i_20_n_0
    SLICE_X26Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.883 r  Init/current_state[84]_i_6__0/O
                         net (fo=1, routed)           0.595     4.478    Init/DELAY_COMP/current_state_reg[26]_0
    SLICE_X28Y134        LUT5 (Prop_lut5_I3_O)        0.124     4.602 r  Init/DELAY_COMP/current_state[84]_i_1__0/O
                         net (fo=64, routed)          1.253     5.855    Init/DELAY_COMP_n_0
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.614     8.619    Init/CLK
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X15Y141        FDRE (Setup_fdre_C_CE)      -0.205     8.910    Init/current_state_reg[82]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 Example/current_state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 1.334ns (19.412%)  route 5.538ns (80.588%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.741    -0.771    Example/CLK
    SLICE_X19Y102        FDRE                                         r  Example/current_state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.315 f  Example/current_state_reg[26]/Q
                         net (fo=26, routed)          1.397     1.083    Example/current_state[26]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.152     1.235 f  Example/current_state[73]_i_37/O
                         net (fo=2, routed)           1.105     2.340    Example/current_state[73]_i_37_n_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.326     2.666 f  Example/current_state[73]_i_22/O
                         net (fo=1, routed)           0.524     3.190    Example/current_state[73]_i_22_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  Example/current_state[73]_i_4/O
                         net (fo=4, routed)           1.149     4.462    Example/current_state[73]_i_4_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I2_O)        0.124     4.586 r  Example/current_state[73]_i_1/O
                         net (fo=17, routed)          1.363     5.949    Example/current_state[73]_i_1_n_0
    SLICE_X17Y102        LUT4 (Prop_lut4_I3_O)        0.152     6.101 r  Example/current_state[49]_i_1/O
                         net (fo=1, routed)           0.000     6.101    Example/current_state[49]_i_1_n_0
    SLICE_X17Y102        FDRE                                         r  Example/current_state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.615     8.620    Example/CLK
    SLICE_X17Y102        FDRE                                         r  Example/current_state_reg[49]/C
                         clock pessimism              0.585     9.204    
                         clock uncertainty           -0.074     9.130    
    SLICE_X17Y102        FDRE (Setup_fdre_C_D)        0.075     9.205    Example/current_state_reg[49]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 Init/current_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.444ns (21.084%)  route 5.405ns (78.916%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  Init/current_state_reg[28]/Q
                         net (fo=68, routed)          1.870     1.512    Init/current_state_reg_n_0_[28]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.327     1.839 f  Init/current_state[82]_i_17/O
                         net (fo=2, routed)           0.728     2.567    Init/current_state[82]_i_17_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.326     2.893 r  Init/current_state[82]_i_8/O
                         net (fo=2, routed)           0.499     3.392    Init/current_state[82]_i_8_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  Init/current_state[84]_i_32/O
                         net (fo=1, routed)           0.941     4.457    Init/current_state[84]_i_32_n_0
    SLICE_X15Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  Init/current_state[84]_i_10__0/O
                         net (fo=21, routed)          1.367     5.948    Init/current_state[84]_i_10__0_n_0
    SLICE_X32Y142        LUT6 (Prop_lut6_I3_O)        0.124     6.072 r  Init/current_state[73]_i_1__0/O
                         net (fo=1, routed)           0.000     6.072    Init/current_state[73]_i_1__0_n_0
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.608     8.613    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[73]/C
                         clock pessimism              0.611     9.223    
                         clock uncertainty           -0.074     9.149    
    SLICE_X32Y142        FDRE (Setup_fdre_C_D)        0.032     9.181    Init/current_state_reg[73]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 Init/current_state_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz rise@10.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 0.952ns (15.229%)  route 5.299ns (84.771%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X24Y138        FDRE                                         r  Init/current_state_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  Init/current_state_reg[36]/Q
                         net (fo=95, routed)          1.863     1.543    Init/current_state_reg_n_0_[36]
    SLICE_X28Y130        LUT5 (Prop_lut5_I0_O)        0.124     1.667 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.451    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.575 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.149    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.273 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.666    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.790 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.685     5.475    Init/after_state[40]_i_1__0_n_0
    SLICE_X34Y142        FDRE                                         r  Init/after_state_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.607     8.612    Init/CLK
    SLICE_X34Y142        FDRE                                         r  Init/after_state_reg[40]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X34Y142        FDRE (Setup_fdre_C_R)       -0.524     8.584    Init/after_state_reg[40]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  3.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.780%)  route 0.211ns (56.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X8Y108         FDRE                                         r  Example/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  Example/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.211    -0.161    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.074    -0.407    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.224    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.585%)  route 0.255ns (64.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.255    -0.140    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.074    -0.407    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.224    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.624%)  route 0.266ns (65.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Example/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.266    -0.129    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.074    -0.407    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.224    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.545%)  route 0.267ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Example/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.267    -0.128    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.074    -0.407    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.224    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Init/temp_spi_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.336%)  route 0.112ns (37.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.637    -0.544    Init/CLK
    SLICE_X24Y131        FDRE                                         r  Init/temp_spi_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  Init/temp_spi_data_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.290    Init/SPI_COMP/temp_spi_data_reg[7][3]
    SLICE_X23Y131        LUT5 (Prop_lut5_I4_O)        0.045    -0.245 r  Init/SPI_COMP/shift_register[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Init/SPI_COMP/shift_register[3]_i_1_n_0
    SLICE_X23Y131        FDRE                                         r  Init/SPI_COMP/shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.910    -0.779    Init/SPI_COMP/CLK
    SLICE_X23Y131        FDRE                                         r  Init/SPI_COMP/shift_register_reg[3]/C
                         clock pessimism              0.270    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X23Y131        FDRE (Hold_fdre_C_D)         0.092    -0.342    Init/SPI_COMP/shift_register_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Example/after_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.985%)  route 0.114ns (38.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.646    -0.535    Example/CLK
    SLICE_X15Y104        FDRE                                         r  Example/after_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Example/after_state_reg[34]/Q
                         net (fo=1, routed)           0.114    -0.280    Example/after_state_reg_n_0_[34]
    SLICE_X17Y104        LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  Example/current_state[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    Example/current_state[34]_i_1_n_0
    SLICE_X17Y104        FDRE                                         r  Example/current_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.919    -0.770    Example/CLK
    SLICE_X17Y104        FDRE                                         r  Example/current_state_reg[34]/C
                         clock pessimism              0.270    -0.500    
                         clock uncertainty            0.074    -0.425    
    SLICE_X17Y104        FDRE (Hold_fdre_C_D)         0.091    -0.334    Example/current_state_reg[34]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Init/after_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.643    -0.538    Init/CLK
    SLICE_X24Y142        FDRE                                         r  Init/after_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Init/after_state_reg[18]/Q
                         net (fo=2, routed)           0.097    -0.300    Init/after_state_reg_n_0_[18]
    SLICE_X25Y142        LUT5 (Prop_lut5_I3_O)        0.045    -0.255 r  Init/current_state[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    Init/current_state[18]_i_1__0_n_0
    SLICE_X25Y142        FDSE                                         r  Init/current_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.917    -0.772    Init/CLK
    SLICE_X25Y142        FDSE                                         r  Init/current_state_reg[18]/C
                         clock pessimism              0.247    -0.525    
                         clock uncertainty            0.074    -0.450    
    SLICE_X25Y142        FDSE (Hold_fdse_C_D)         0.091    -0.359    Init/current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Init/SPI_COMP/shift_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.638    -0.543    Init/SPI_COMP/CLK
    SLICE_X23Y131        FDRE                                         r  Init/SPI_COMP/shift_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  Init/SPI_COMP/shift_register_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.297    Init/SPI_COMP/p_0_in_0[5]
    SLICE_X23Y130        LUT5 (Prop_lut5_I0_O)        0.045    -0.252 r  Init/SPI_COMP/shift_register[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    Init/SPI_COMP/shift_register[5]_i_1_n_0
    SLICE_X23Y130        FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.909    -0.780    Init/SPI_COMP/CLK
    SLICE_X23Y130        FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/C
                         clock pessimism              0.250    -0.530    
                         clock uncertainty            0.074    -0.455    
    SLICE_X23Y130        FDRE (Hold_fdre_C_D)         0.091    -0.364    Init/SPI_COMP/shift_register_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Example/temp_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/temp_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X8Y107         FDRE                                         r  Example/temp_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  Example/temp_char_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.260    Example/data7[3]
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.920    -0.769    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[3]/C
                         clock pessimism              0.249    -0.520    
                         clock uncertainty            0.074    -0.445    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.070    -0.375    Example/temp_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Example/temp_char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/temp_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz rise@0.000ns - CLK_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X8Y107         FDRE                                         r  Example/temp_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  Example/temp_char_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.260    Example/data7[5]
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.920    -0.769    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[5]/C
                         clock pessimism              0.249    -0.520    
                         clock uncertainty            0.074    -0.445    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.070    -0.375    Example/temp_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_clk_wiz
  To Clock:  CLK_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 Init/current_state_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.310ns (18.803%)  route 5.657ns (81.197%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.736    -0.776    Init/CLK
    SLICE_X29Y141        FDRE                                         r  Init/current_state_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  Init/current_state_reg[53]/Q
                         net (fo=67, routed)          1.806     1.487    Init/current_state_reg_n_0_[53]
    SLICE_X23Y134        LUT2 (Prop_lut2_I1_O)        0.150     1.637 f  Init/temp_vdd_i_11/O
                         net (fo=4, routed)           0.680     2.317    Init/temp_vdd_i_11_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.332     2.649 f  Init/current_state[84]_i_55/O
                         net (fo=1, routed)           0.637     3.285    Init/current_state[84]_i_55_n_0
    SLICE_X34Y133        LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  Init/current_state[84]_i_28/O
                         net (fo=1, routed)           0.893     4.303    Init/current_state[84]_i_28_n_0
    SLICE_X34Y138        LUT6 (Prop_lut6_I0_O)        0.124     4.427 f  Init/current_state[84]_i_9__0/O
                         net (fo=22, routed)          1.641     6.068    Init/current_state[84]_i_9__0_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I1_O)        0.124     6.192 r  Init/current_state[82]_i_1__0/O
                         net (fo=1, routed)           0.000     6.192    Init/current_state[82]_i_1__0_n_0
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.614     8.619    Init/CLK
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X15Y141        FDRE (Setup_fdre_C_D)        0.029     9.144    Init/current_state_reg[82]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 Init/current_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.444ns (20.867%)  route 5.476ns (79.133%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  Init/current_state_reg[28]/Q
                         net (fo=68, routed)          1.870     1.512    Init/current_state_reg_n_0_[28]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.327     1.839 f  Init/current_state[82]_i_17/O
                         net (fo=2, routed)           0.728     2.567    Init/current_state[82]_i_17_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.326     2.893 r  Init/current_state[82]_i_8/O
                         net (fo=2, routed)           0.499     3.392    Init/current_state[82]_i_8_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  Init/current_state[84]_i_32/O
                         net (fo=1, routed)           0.941     4.457    Init/current_state[84]_i_32_n_0
    SLICE_X15Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  Init/current_state[84]_i_10__0/O
                         net (fo=21, routed)          1.439     6.020    Init/current_state[84]_i_10__0_n_0
    SLICE_X35Y142        LUT6 (Prop_lut6_I3_O)        0.124     6.144 r  Init/current_state[57]_i_1__0/O
                         net (fo=1, routed)           0.000     6.144    Init/current_state[57]_i_1__0_n_0
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.607     8.612    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[57]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X35Y142        FDRE (Setup_fdre_C_D)        0.032     9.140    Init/current_state_reg[57]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 Init/current_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 1.444ns (20.876%)  route 5.473ns (79.124%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  Init/current_state_reg[28]/Q
                         net (fo=68, routed)          1.870     1.512    Init/current_state_reg_n_0_[28]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.327     1.839 f  Init/current_state[82]_i_17/O
                         net (fo=2, routed)           0.728     2.567    Init/current_state[82]_i_17_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.326     2.893 r  Init/current_state[82]_i_8/O
                         net (fo=2, routed)           0.499     3.392    Init/current_state[82]_i_8_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  Init/current_state[84]_i_32/O
                         net (fo=1, routed)           0.941     4.457    Init/current_state[84]_i_32_n_0
    SLICE_X15Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  Init/current_state[84]_i_10__0/O
                         net (fo=21, routed)          1.436     6.017    Init/current_state[84]_i_10__0_n_0
    SLICE_X35Y142        LUT6 (Prop_lut6_I3_O)        0.124     6.141 r  Init/current_state[49]_i_1__0/O
                         net (fo=1, routed)           0.000     6.141    Init/current_state[49]_i_1__0_n_0
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.607     8.612    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[49]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X35Y142        FDRE (Setup_fdre_C_D)        0.031     9.139    Init/current_state_reg[49]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 Init/current_state_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.952ns (14.823%)  route 5.470ns (85.177%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.734    -0.778    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.322 r  Init/current_state_reg[40]/Q
                         net (fo=102, routed)         1.874     1.552    Init/current_state_reg_n_0_[40]
    SLICE_X28Y130        LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.460    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.584 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.159    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.283 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.675    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.799 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.846     5.645    Init/after_state[40]_i_1__0_n_0
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611     8.616    Init/CLK
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[19]/C
                         clock pessimism              0.571     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429     8.683    Init/after_state_reg[19]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 Init/current_state_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.952ns (14.823%)  route 5.470ns (85.177%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.734    -0.778    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.322 r  Init/current_state_reg[40]/Q
                         net (fo=102, routed)         1.874     1.552    Init/current_state_reg_n_0_[40]
    SLICE_X28Y130        LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.460    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.584 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.159    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.283 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.675    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.799 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.846     5.645    Init/after_state[40]_i_1__0_n_0
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611     8.616    Init/CLK
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[26]/C
                         clock pessimism              0.571     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429     8.683    Init/after_state_reg[26]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 Init/current_state_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.952ns (14.823%)  route 5.470ns (85.177%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.734    -0.778    Init/CLK
    SLICE_X35Y142        FDRE                                         r  Init/current_state_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.322 r  Init/current_state_reg[40]/Q
                         net (fo=102, routed)         1.874     1.552    Init/current_state_reg_n_0_[40]
    SLICE_X28Y130        LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.460    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.584 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.159    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.283 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.675    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.799 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.846     5.645    Init/after_state[40]_i_1__0_n_0
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611     8.616    Init/CLK
    SLICE_X29Y143        FDRE                                         r  Init/after_state_reg[9]/C
                         clock pessimism              0.571     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X29Y143        FDRE (Setup_fdre_C_R)       -0.429     8.683    Init/after_state_reg[9]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 Init/current_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.312ns (19.784%)  route 5.320ns (80.216%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  Init/current_state_reg[20]/Q
                         net (fo=85, routed)          1.904     1.583    Init/current_state_reg_n_0_[20]
    SLICE_X14Y139        LUT2 (Prop_lut2_I1_O)        0.153     1.736 f  Init/current_state[0]_i_32/O
                         net (fo=2, routed)           0.669     2.405    Init/current_state[0]_i_32_n_0
    SLICE_X24Y135        LUT6 (Prop_lut6_I3_O)        0.331     2.736 r  Init/current_state[84]_i_42/O
                         net (fo=1, routed)           0.403     3.139    Init/current_state[84]_i_42_n_0
    SLICE_X25Y133        LUT6 (Prop_lut6_I0_O)        0.124     3.263 r  Init/current_state[84]_i_20/O
                         net (fo=1, routed)           0.496     3.759    Init/current_state[84]_i_20_n_0
    SLICE_X26Y132        LUT6 (Prop_lut6_I5_O)        0.124     3.883 r  Init/current_state[84]_i_6__0/O
                         net (fo=1, routed)           0.595     4.478    Init/DELAY_COMP/current_state_reg[26]_0
    SLICE_X28Y134        LUT5 (Prop_lut5_I3_O)        0.124     4.602 r  Init/DELAY_COMP/current_state[84]_i_1__0/O
                         net (fo=64, routed)          1.253     5.855    Init/DELAY_COMP_n_0
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.614     8.619    Init/CLK
    SLICE_X15Y141        FDRE                                         r  Init/current_state_reg[82]/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X15Y141        FDRE (Setup_fdre_C_CE)      -0.205     8.910    Init/current_state_reg[82]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 Example/current_state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 1.334ns (19.412%)  route 5.538ns (80.588%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.741    -0.771    Example/CLK
    SLICE_X19Y102        FDRE                                         r  Example/current_state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.315 f  Example/current_state_reg[26]/Q
                         net (fo=26, routed)          1.397     1.083    Example/current_state[26]
    SLICE_X28Y108        LUT2 (Prop_lut2_I1_O)        0.152     1.235 f  Example/current_state[73]_i_37/O
                         net (fo=2, routed)           1.105     2.340    Example/current_state[73]_i_37_n_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.326     2.666 f  Example/current_state[73]_i_22/O
                         net (fo=1, routed)           0.524     3.190    Example/current_state[73]_i_22_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  Example/current_state[73]_i_4/O
                         net (fo=4, routed)           1.149     4.462    Example/current_state[73]_i_4_n_0
    SLICE_X19Y105        LUT6 (Prop_lut6_I2_O)        0.124     4.586 r  Example/current_state[73]_i_1/O
                         net (fo=17, routed)          1.363     5.949    Example/current_state[73]_i_1_n_0
    SLICE_X17Y102        LUT4 (Prop_lut4_I3_O)        0.152     6.101 r  Example/current_state[49]_i_1/O
                         net (fo=1, routed)           0.000     6.101    Example/current_state[49]_i_1_n_0
    SLICE_X17Y102        FDRE                                         r  Example/current_state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.615     8.620    Example/CLK
    SLICE_X17Y102        FDRE                                         r  Example/current_state_reg[49]/C
                         clock pessimism              0.585     9.204    
                         clock uncertainty           -0.074     9.130    
    SLICE_X17Y102        FDRE (Setup_fdre_C_D)        0.075     9.205    Example/current_state_reg[49]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 Init/current_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.444ns (21.084%)  route 5.405ns (78.916%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  Init/current_state_reg[28]/Q
                         net (fo=68, routed)          1.870     1.512    Init/current_state_reg_n_0_[28]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.327     1.839 f  Init/current_state[82]_i_17/O
                         net (fo=2, routed)           0.728     2.567    Init/current_state[82]_i_17_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.326     2.893 r  Init/current_state[82]_i_8/O
                         net (fo=2, routed)           0.499     3.392    Init/current_state[82]_i_8_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I0_O)        0.124     3.516 f  Init/current_state[84]_i_32/O
                         net (fo=1, routed)           0.941     4.457    Init/current_state[84]_i_32_n_0
    SLICE_X15Y140        LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  Init/current_state[84]_i_10__0/O
                         net (fo=21, routed)          1.367     5.948    Init/current_state[84]_i_10__0_n_0
    SLICE_X32Y142        LUT6 (Prop_lut6_I3_O)        0.124     6.072 r  Init/current_state[73]_i_1__0/O
                         net (fo=1, routed)           0.000     6.072    Init/current_state[73]_i_1__0_n_0
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.608     8.613    Init/CLK
    SLICE_X32Y142        FDRE                                         r  Init/current_state_reg[73]/C
                         clock pessimism              0.611     9.223    
                         clock uncertainty           -0.074     9.149    
    SLICE_X32Y142        FDRE (Setup_fdre_C_D)        0.032     9.181    Init/current_state_reg[73]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 Init/current_state_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_clk_wiz_1 rise@10.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 0.952ns (15.229%)  route 5.299ns (84.771%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.735    -0.777    Init/CLK
    SLICE_X24Y138        FDRE                                         r  Init/current_state_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  Init/current_state_reg[36]/Q
                         net (fo=95, routed)          1.863     1.543    Init/current_state_reg_n_0_[36]
    SLICE_X28Y130        LUT5 (Prop_lut5_I0_O)        0.124     1.667 r  Init/after_state[94]_i_65/O
                         net (fo=1, routed)           0.784     2.451    Init/after_state[94]_i_65_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I1_O)        0.124     2.575 f  Init/after_state[94]_i_30/O
                         net (fo=1, routed)           0.574     3.149    Init/after_state[94]_i_30_n_0
    SLICE_X28Y132        LUT6 (Prop_lut6_I0_O)        0.124     3.273 f  Init/after_state[94]_i_7/O
                         net (fo=2, routed)           1.392     4.666    Init/after_state[94]_i_7_n_0
    SLICE_X24Y142        LUT6 (Prop_lut6_I2_O)        0.124     4.790 r  Init/after_state[40]_i_1__0/O
                         net (fo=6, routed)           0.685     5.475    Init/after_state[40]_i_1__0_n_0
    SLICE_X34Y142        FDRE                                         r  Init/after_state_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKIN (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         1.607     8.612    Init/CLK
    SLICE_X34Y142        FDRE                                         r  Init/after_state_reg[40]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X34Y142        FDRE (Setup_fdre_C_R)       -0.524     8.584    Init/after_state_reg[40]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  3.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.780%)  route 0.211ns (56.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X8Y108         FDRE                                         r  Example/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  Example/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.211    -0.161    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.074    -0.407    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.224    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.585%)  route 0.255ns (64.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.255    -0.140    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.074    -0.407    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.224    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.624%)  route 0.266ns (65.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Example/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.266    -0.129    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.074    -0.407    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.224    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.545%)  route 0.267ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  Example/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.267    -0.128    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.959    -0.731    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.074    -0.407    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.224    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Init/temp_spi_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.336%)  route 0.112ns (37.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.637    -0.544    Init/CLK
    SLICE_X24Y131        FDRE                                         r  Init/temp_spi_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  Init/temp_spi_data_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.290    Init/SPI_COMP/temp_spi_data_reg[7][3]
    SLICE_X23Y131        LUT5 (Prop_lut5_I4_O)        0.045    -0.245 r  Init/SPI_COMP/shift_register[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Init/SPI_COMP/shift_register[3]_i_1_n_0
    SLICE_X23Y131        FDRE                                         r  Init/SPI_COMP/shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.910    -0.779    Init/SPI_COMP/CLK
    SLICE_X23Y131        FDRE                                         r  Init/SPI_COMP/shift_register_reg[3]/C
                         clock pessimism              0.270    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X23Y131        FDRE (Hold_fdre_C_D)         0.092    -0.342    Init/SPI_COMP/shift_register_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Example/after_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.985%)  route 0.114ns (38.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.646    -0.535    Example/CLK
    SLICE_X15Y104        FDRE                                         r  Example/after_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  Example/after_state_reg[34]/Q
                         net (fo=1, routed)           0.114    -0.280    Example/after_state_reg_n_0_[34]
    SLICE_X17Y104        LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  Example/current_state[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    Example/current_state[34]_i_1_n_0
    SLICE_X17Y104        FDRE                                         r  Example/current_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.919    -0.770    Example/CLK
    SLICE_X17Y104        FDRE                                         r  Example/current_state_reg[34]/C
                         clock pessimism              0.270    -0.500    
                         clock uncertainty            0.074    -0.425    
    SLICE_X17Y104        FDRE (Hold_fdre_C_D)         0.091    -0.334    Example/current_state_reg[34]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Init/after_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.643    -0.538    Init/CLK
    SLICE_X24Y142        FDRE                                         r  Init/after_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Init/after_state_reg[18]/Q
                         net (fo=2, routed)           0.097    -0.300    Init/after_state_reg_n_0_[18]
    SLICE_X25Y142        LUT5 (Prop_lut5_I3_O)        0.045    -0.255 r  Init/current_state[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    Init/current_state[18]_i_1__0_n_0
    SLICE_X25Y142        FDSE                                         r  Init/current_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.917    -0.772    Init/CLK
    SLICE_X25Y142        FDSE                                         r  Init/current_state_reg[18]/C
                         clock pessimism              0.247    -0.525    
                         clock uncertainty            0.074    -0.450    
    SLICE_X25Y142        FDSE (Hold_fdse_C_D)         0.091    -0.359    Init/current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Init/SPI_COMP/shift_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.638    -0.543    Init/SPI_COMP/CLK
    SLICE_X23Y131        FDRE                                         r  Init/SPI_COMP/shift_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  Init/SPI_COMP/shift_register_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.297    Init/SPI_COMP/p_0_in_0[5]
    SLICE_X23Y130        LUT5 (Prop_lut5_I0_O)        0.045    -0.252 r  Init/SPI_COMP/shift_register[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    Init/SPI_COMP/shift_register[5]_i_1_n_0
    SLICE_X23Y130        FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.909    -0.780    Init/SPI_COMP/CLK
    SLICE_X23Y130        FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/C
                         clock pessimism              0.250    -0.530    
                         clock uncertainty            0.074    -0.455    
    SLICE_X23Y130        FDRE (Hold_fdre_C_D)         0.091    -0.364    Init/SPI_COMP/shift_register_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Example/temp_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/temp_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X8Y107         FDRE                                         r  Example/temp_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  Example/temp_char_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.260    Example/data7[3]
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.920    -0.769    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[3]/C
                         clock pessimism              0.249    -0.520    
                         clock uncertainty            0.074    -0.445    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.070    -0.375    Example/temp_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Example/temp_char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/temp_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_clk_wiz_1 rise@0.000ns - CLK_clk_wiz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.645    -0.536    Example/CLK
    SLICE_X8Y107         FDRE                                         r  Example/temp_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  Example/temp_char_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.260    Example/data7[5]
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/CLKIN_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/CLK_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=430, routed)         0.920    -0.769    Example/CLK
    SLICE_X9Y108         FDRE                                         r  Example/temp_addr_reg[5]/C
                         clock pessimism              0.249    -0.520    
                         clock uncertainty            0.074    -0.445    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.070    -0.375    Example/temp_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.116    





