#include "../../cmucal.h"
#include "cmucal-sfr.h"
#include "cmucal-qch.h"

unsigned int cmucal_qch_size = 834;
struct cmucal_qch cmucal_qch_list[] = {
        CLK_QCH(APBIF_GPIO_ALIVE_QCH,APBIF_GPIO_ALIVE_QCH__QCH_EN, APBIF_GPIO_ALIVE_QCH__CLK_REQ, APBIF_GPIO_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2AP_QCH,APBIF_INTCOMB_VGPIO2AP_QCH__QCH_EN, APBIF_INTCOMB_VGPIO2AP_QCH__CLK_REQ, APBIF_INTCOMB_VGPIO2AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2APM_QCH,APBIF_INTCOMB_VGPIO2APM_QCH__QCH_EN, APBIF_INTCOMB_VGPIO2APM_QCH__CLK_REQ, APBIF_INTCOMB_VGPIO2APM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2PMU_QCH,APBIF_INTCOMB_VGPIO2PMU_QCH__QCH_EN, APBIF_INTCOMB_VGPIO2PMU_QCH__CLK_REQ, APBIF_INTCOMB_VGPIO2PMU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_PMU_ALIVE_QCH,APBIF_PMU_ALIVE_QCH__QCH_EN, APBIF_PMU_ALIVE_QCH__CLK_REQ, APBIF_PMU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APM_DTA_QCH_APB,APM_DTA_QCH_APB__QCH_EN, APM_DTA_QCH_APB__CLK_REQ, APM_DTA_QCH_APB__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASM_ISRAMC_QCH,ASM_ISRAMC_QCH__QCH_EN, ASM_ISRAMC_QCH__CLK_REQ, ASM_ISRAMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASYNCAHB_MI_ASM_QCH,ASYNCAHB_MI_ASM_QCH__QCH_EN, ASYNCAHB_MI_ASM_QCH__CLK_REQ, ASYNCAHB_MI_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM,ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__QCH_EN, ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__CLK_REQ, ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_ASM_QCH,BAAW_ASM_QCH__QCH_EN, BAAW_ASM_QCH__CLK_REQ, BAAW_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLKMON_QCH,CLKMON_QCH__QCH_EN, CLKMON_QCH__CLK_REQ, CLKMON_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_ALIVE_QCH,CMU_ALIVE_QCH__QCH_EN, CMU_ALIVE_QCH__CLK_REQ, CMU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DBGCORE_UART_QCH,DBGCORE_UART_QCH__QCH_EN, DBGCORE_UART_QCH__CLK_REQ, DBGCORE_UART_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_ALIVE_QCH,D_TZPC_ALIVE_QCH__QCH_EN, D_TZPC_ALIVE_QCH__CLK_REQ, D_TZPC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_ALIVE_QCH,ECU_ALIVE_QCH__QCH_EN, ECU_ALIVE_QCH__CLK_REQ, ECU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION0_QCH_DBG,GREBEINTEGRATION0_QCH_DBG__QCH_EN, GREBEINTEGRATION0_QCH_DBG__CLK_REQ, GREBEINTEGRATION0_QCH_DBG__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION0_QCH_GREBE,GREBEINTEGRATION0_QCH_GREBE__QCH_EN, GREBEINTEGRATION0_QCH_GREBE__CLK_REQ, GREBEINTEGRATION0_QCH_GREBE__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION1_QCH_DBG,GREBEINTEGRATION1_QCH_DBG__QCH_EN, GREBEINTEGRATION1_QCH_DBG__CLK_REQ, GREBEINTEGRATION1_QCH_DBG__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION1_QCH_GREBE,GREBEINTEGRATION1_QCH_GREBE__QCH_EN, GREBEINTEGRATION1_QCH_GREBE__CLK_REQ, GREBEINTEGRATION1_QCH_GREBE__IGNORE_FORCE_PM_EN),
        CLK_QCH(HW_SCANDUMP_CLKSTOP_CTRL_QCH,HW_SCANDUMP_CLKSTOP_CTRL_QCH__QCH_EN, HW_SCANDUMP_CLKSTOP_CTRL_QCH__CLK_REQ, HW_SCANDUMP_CLKSTOP_CTRL_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_ALIVE0_QCH,I2C_ALIVE0_QCH__QCH_EN, I2C_ALIVE0_QCH__CLK_REQ, I2C_ALIVE0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_QCH,INTMEM_QCH__QCH_EN, INTMEM_QCH__CLK_REQ, INTMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_DBGCORE_ALIVE_QCH,LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__QCH_EN, LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__CLK_REQ, LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_ASYNC_ALIVE_QCH,LH_AXI_MI_IP_ASYNC_ALIVE_QCH__QCH_EN, LH_AXI_MI_IP_ASYNC_ALIVE_QCH__CLK_REQ, LH_AXI_MI_IP_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_ASYNC_ALIVE_QCH,LH_AXI_SI_ID_ASYNC_ALIVE_QCH__QCH_EN, LH_AXI_SI_ID_ASYNC_ALIVE_QCH__CLK_REQ, LH_AXI_SI_ID_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_ALIVE_QCH,LH_AXI_SI_IP_ALIVE_QCH__QCH_EN, LH_AXI_SI_IP_ALIVE_QCH__CLK_REQ, LH_AXI_SI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM0_APM1_QCH,MAILBOX_APM0_APM1_QCH__QCH_EN, MAILBOX_APM0_APM1_QCH__CLK_REQ, MAILBOX_APM0_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM1_AP_QCH,MAILBOX_APM1_AP_QCH__QCH_EN, MAILBOX_APM1_AP_QCH__CLK_REQ, MAILBOX_APM1_AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_AP_QCH,MAILBOX_APM_AP_QCH__QCH_EN, MAILBOX_APM_AP_QCH__CLK_REQ, MAILBOX_APM_AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_ASM_QCH,MAILBOX_APM_ASM_QCH__QCH_EN, MAILBOX_APM_ASM_QCH__CLK_REQ, MAILBOX_APM_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_AUD_QCH,MAILBOX_APM_AUD_QCH__QCH_EN, MAILBOX_APM_AUD_QCH__CLK_REQ, MAILBOX_APM_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_CHUB_QCH,MAILBOX_APM_CHUB_QCH__QCH_EN, MAILBOX_APM_CHUB_QCH__CLK_REQ, MAILBOX_APM_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_CP_QCH,MAILBOX_APM_CP_QCH__QCH_EN, MAILBOX_APM_CP_QCH__CLK_REQ, MAILBOX_APM_CP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_CP_1_QCH,MAILBOX_APM_CP_1_QCH__QCH_EN, MAILBOX_APM_CP_1_QCH__CLK_REQ, MAILBOX_APM_CP_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_GNSS_QCH,MAILBOX_APM_GNSS_QCH__QCH_EN, MAILBOX_APM_GNSS_QCH__CLK_REQ, MAILBOX_APM_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_VTS_QCH,MAILBOX_APM_VTS_QCH__QCH_EN, MAILBOX_APM_VTS_QCH__CLK_REQ, MAILBOX_APM_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_WLBT_QCH,MAILBOX_APM_WLBT_QCH__QCH_EN, MAILBOX_APM_WLBT_QCH__CLK_REQ, MAILBOX_APM_WLBT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_ASM_QCH,MAILBOX_AP_ASM_QCH__QCH_EN, MAILBOX_AP_ASM_QCH__CLK_REQ, MAILBOX_AP_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_CHUB_QCH,MAILBOX_AP_CHUB_QCH__QCH_EN, MAILBOX_AP_CHUB_QCH__CLK_REQ, MAILBOX_AP_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_CP_QCH,MAILBOX_AP_CP_QCH__QCH_EN, MAILBOX_AP_CP_QCH__CLK_REQ, MAILBOX_AP_CP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_CP_S_QCH,MAILBOX_AP_CP_S_QCH__QCH_EN, MAILBOX_AP_CP_S_QCH__CLK_REQ, MAILBOX_AP_CP_S_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_DBGCORE_QCH,MAILBOX_AP_DBGCORE_QCH__QCH_EN, MAILBOX_AP_DBGCORE_QCH__CLK_REQ, MAILBOX_AP_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_GNSS_QCH,MAILBOX_AP_GNSS_QCH__QCH_EN, MAILBOX_AP_GNSS_QCH__CLK_REQ, MAILBOX_AP_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_WLAN_QCH,MAILBOX_AP_WLAN_QCH__QCH_EN, MAILBOX_AP_WLAN_QCH__CLK_REQ, MAILBOX_AP_WLAN_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_WLBT_PMU_QCH,MAILBOX_AP_WLBT_PMU_QCH__QCH_EN, MAILBOX_AP_WLBT_PMU_QCH__CLK_REQ, MAILBOX_AP_WLBT_PMU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_WPAN_QCH,MAILBOX_AP_WPAN_QCH__QCH_EN, MAILBOX_AP_WPAN_QCH__CLK_REQ, MAILBOX_AP_WPAN_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_ASM_APM1_QCH,MAILBOX_ASM_APM1_QCH__QCH_EN, MAILBOX_ASM_APM1_QCH__CLK_REQ, MAILBOX_ASM_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_ASM_CP_QCH,MAILBOX_ASM_CP_QCH__QCH_EN, MAILBOX_ASM_CP_QCH__CLK_REQ, MAILBOX_ASM_CP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CP_CHUB_QCH,MAILBOX_CP_CHUB_QCH__QCH_EN, MAILBOX_CP_CHUB_QCH__CLK_REQ, MAILBOX_CP_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CP_GNSS_QCH,MAILBOX_CP_GNSS_QCH__QCH_EN, MAILBOX_CP_GNSS_QCH__CLK_REQ, MAILBOX_CP_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CP_WLAN_QCH,MAILBOX_CP_WLAN_QCH__QCH_EN, MAILBOX_CP_WLAN_QCH__CLK_REQ, MAILBOX_CP_WLAN_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CP_WPAN_QCH,MAILBOX_CP_WPAN_QCH__QCH_EN, MAILBOX_CP_WPAN_QCH__CLK_REQ, MAILBOX_CP_WPAN_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_GNSS_CHUB_QCH,MAILBOX_GNSS_CHUB_QCH__QCH_EN, MAILBOX_GNSS_CHUB_QCH__CLK_REQ, MAILBOX_GNSS_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_GNSS_WLBT_QCH,MAILBOX_GNSS_WLBT_QCH__QCH_EN, MAILBOX_GNSS_WLBT_QCH__CLK_REQ, MAILBOX_GNSS_WLBT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_SHARED_SRAM_QCH,MAILBOX_SHARED_SRAM_QCH__QCH_EN, MAILBOX_SHARED_SRAM_QCH__CLK_REQ, MAILBOX_SHARED_SRAM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_WLBT_AUD_QCH,MAILBOX_WLBT_AUD_QCH__QCH_EN, MAILBOX_WLBT_AUD_QCH__CLK_REQ, MAILBOX_WLBT_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_WLBT_CHUB_QCH,MAILBOX_WLBT_CHUB_QCH__QCH_EN, MAILBOX_WLBT_CHUB_QCH__CLK_REQ, MAILBOX_WLBT_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCT_ALIVE_QCH,MCT_ALIVE_QCH__QCH_EN, MCT_ALIVE_QCH__CLK_REQ, MCT_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_QCH_PMU,PMU_QCH_PMU__QCH_EN, PMU_QCH_PMU__CLK_REQ, PMU_QCH_PMU__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH,QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__QCH_EN, QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__CLK_REQ, QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_XIU_D_ALIVE_QCH,QCH_ADAPTER_XIU_D_ALIVE_QCH__QCH_EN, QCH_ADAPTER_XIU_D_ALIVE_QCH__CLK_REQ, QCH_ADAPTER_XIU_D_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH,QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__QCH_EN, QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__CLK_REQ, QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_XIU_P_ALIVE_QCH,QCH_ADAPTER_XIU_P_ALIVE_QCH__QCH_EN, QCH_ADAPTER_XIU_P_ALIVE_QCH__CLK_REQ, QCH_ADAPTER_XIU_P_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_XIU_P_APM_QCH,QCH_ADAPTER_XIU_P_APM_QCH__QCH_EN, QCH_ADAPTER_XIU_P_APM_QCH__CLK_REQ, QCH_ADAPTER_XIU_P_APM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_ALIVE_APM0_QCH,RSTNSYNC_CLK_ALIVE_APM0_QCH__QCH_EN, RSTNSYNC_CLK_ALIVE_APM0_QCH__CLK_REQ, RSTNSYNC_CLK_ALIVE_APM0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_ALIVE_APM1_QCH,RSTNSYNC_CLK_ALIVE_APM1_QCH__QCH_EN, RSTNSYNC_CLK_ALIVE_APM1_QCH__CLK_REQ, RSTNSYNC_CLK_ALIVE_APM1_QCH__IGNORE_FORCE_PM_EN),
         CLK_QCH(RSTNSYNC_CLK_ALIVE_ASM_QCH,RSTNSYNC_CLK_ALIVE_ASM_QCH__QCH_EN, RSTNSYNC_CLK_ALIVE_ASM_QCH__CLK_REQ, RSTNSYNC_CLK_ALIVE_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_ALIVE_QCH,S2PC_ALIVE_QCH__QCH_EN, S2PC_ALIVE_QCH__CLK_REQ, S2PC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH,SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__QCH_EN, SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ, SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LD_GNSS_ALIVE_QCH,SLH_AXI_MI_LD_GNSS_ALIVE_QCH__QCH_EN, SLH_AXI_MI_LD_GNSS_ALIVE_QCH__CLK_REQ, SLH_AXI_MI_LD_GNSS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_MODEM_ALIVE_QCH,SLH_AXI_MI_LP_MODEM_ALIVE_QCH__QCH_EN, SLH_AXI_MI_LP_MODEM_ALIVE_QCH__CLK_REQ, SLH_AXI_MI_LP_MODEM_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_WLBT_ALIVE_QCH,SLH_AXI_MI_LP_WLBT_ALIVE_QCH__QCH_EN, SLH_AXI_MI_LP_WLBT_ALIVE_QCH__CLK_REQ, SLH_AXI_MI_LP_WLBT_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH,SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__QCH_EN, SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ, SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_ALIVE_CMGP_QCH,SLH_AXI_SI_LP_ALIVE_CMGP_QCH__QCH_EN, SLH_AXI_SI_LP_ALIVE_CMGP_QCH__CLK_REQ, SLH_AXI_SI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_ALIVE_QCH,SPC_ALIVE_QCH__QCH_EN, SPC_ALIVE_QCH__CLK_REQ, SPC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_ALIVE_QCH,SYSREG_ALIVE_QCH__QCH_EN, SYSREG_ALIVE_QCH__CLK_REQ, SYSREG_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TIMER_ASM_QCH,TIMER_ASM_QCH__QCH_EN, TIMER_ASM_QCH__CLK_REQ, TIMER_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_ALIVE0_QCH,USI_ALIVE0_QCH__QCH_EN, USI_ALIVE0_QCH__CLK_REQ, USI_ALIVE0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_ALIVE_QCH,VGEN_LITE_ALIVE_QCH__QCH_EN, VGEN_LITE_ALIVE_QCH__CLK_REQ, VGEN_LITE_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_APM0_QCH,WDT_APM0_QCH__QCH_EN, WDT_APM0_QCH__CLK_REQ, WDT_APM0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_APM1_QCH,WDT_APM1_QCH__QCH_EN, WDT_APM1_QCH__CLK_REQ, WDT_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_ASM_QCH,WDT_ASM_QCH__QCH_EN, WDT_ASM_QCH__CLK_REQ, WDT_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_ASM_QCH_CLKIN,YAMIN_MCU_ASM_QCH_CLKIN__QCH_EN, YAMIN_MCU_ASM_QCH_CLKIN__CLK_REQ, YAMIN_MCU_ASM_QCH_CLKIN__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_ASM_QCH_DBGCLK,YAMIN_MCU_ASM_QCH_DBGCLK__QCH_EN, YAMIN_MCU_ASM_QCH_DBGCLK__CLK_REQ, YAMIN_MCU_ASM_QCH_DBGCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_ASYNC_ALIVE_QCH,LH_AXI_MI_ID_ASYNC_ALIVE_QCH__QCH_EN, LH_AXI_MI_ID_ASYNC_ALIVE_QCH__CLK_REQ, LH_AXI_MI_ID_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_ASYNC_ALIVE_QCH,LH_AXI_SI_IP_ASYNC_ALIVE_QCH__QCH_EN, LH_AXI_SI_IP_ASYNC_ALIVE_QCH__CLK_REQ, LH_AXI_SI_IP_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_ALIVE_QCH,SLH_AXI_MI_P_ALIVE_QCH__QCH_EN, SLH_AXI_MI_P_ALIVE_QCH__CLK_REQ, SLH_AXI_MI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_D_ALIVE_QCH,SLH_AXI_SI_D_ALIVE_QCH__QCH_EN, SLH_AXI_SI_D_ALIVE_QCH__CLK_REQ, SLH_AXI_SI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASYNCAHB_MI_APM0_QCH,ASYNCAHB_MI_APM0_QCH__QCH_EN, ASYNCAHB_MI_APM0_QCH__CLK_REQ, ASYNCAHB_MI_APM0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASYNCAHB_MI_APM1_QCH,ASYNCAHB_MI_APM1_QCH__QCH_EN, ASYNCAHB_MI_APM1_QCH__CLK_REQ, ASYNCAHB_MI_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RTC_0_QCH,RTC_0_QCH__QCH_EN, RTC_0_QCH__CLK_REQ, RTC_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RTC_1_QCH,RTC_1_QCH__QCH_EN, RTC_1_QCH__CLK_REQ, RTC_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RTC_S_QCH,RTC_S_QCH__QCH_EN, RTC_S_QCH__CLK_REQ, RTC_S_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_QCH_P,SPMI_MASTER_PMIC_QCH_P__QCH_EN, SPMI_MASTER_PMIC_QCH_P__CLK_REQ, SPMI_MASTER_PMIC_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_QCH_S,SPMI_MASTER_PMIC_QCH_S__QCH_EN, SPMI_MASTER_PMIC_QCH_S__CLK_REQ, SPMI_MASTER_PMIC_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(BDU_QCH,BDU_QCH__QCH_EN, BDU_QCH__CLK_REQ, BDU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_G_NOCL1A_NOCL0_QCH,LH_AST_MI_G_NOCL1A_NOCL0_QCH__QCH_EN, LH_AST_MI_G_NOCL1A_NOCL0_QCH__CLK_REQ, LH_AST_MI_G_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_G_RGBP_QCH,LH_AST_MI_G_RGBP_QCH__QCH_EN, LH_AST_MI_G_RGBP_QCH__CLK_REQ, LH_AST_MI_G_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_CPUCL0_QCH,LH_AXI_MI_D0_CPUCL0_QCH__QCH_EN, LH_AXI_MI_D0_CPUCL0_QCH__CLK_REQ, LH_AXI_MI_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_DNC_QCH,LH_AXI_MI_D0_DNC_QCH__QCH_EN, LH_AXI_MI_D0_DNC_QCH__CLK_REQ, LH_AXI_MI_D0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_M2M_QCH,LH_AXI_MI_D0_M2M_QCH__QCH_EN, LH_AXI_MI_D0_M2M_QCH__CLK_REQ, LH_AXI_MI_D0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_MFC_QCH,LH_AXI_MI_D0_MFC_QCH__QCH_EN, LH_AXI_MI_D0_MFC_QCH__CLK_REQ, LH_AXI_MI_D0_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_CPUCL0_QCH,LH_AXI_MI_D1_CPUCL0_QCH__QCH_EN, LH_AXI_MI_D1_CPUCL0_QCH__CLK_REQ, LH_AXI_MI_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_DNC_QCH,LH_AXI_MI_D1_DNC_QCH__QCH_EN, LH_AXI_MI_D1_DNC_QCH__CLK_REQ, LH_AXI_MI_D1_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_M2M_QCH,LH_AXI_MI_D1_M2M_QCH__QCH_EN, LH_AXI_MI_D1_M2M_QCH__CLK_REQ, LH_AXI_MI_D1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_MFC_QCH,LH_AXI_MI_D1_MFC_QCH__QCH_EN, LH_AXI_MI_D1_MFC_QCH__CLK_REQ, LH_AXI_MI_D1_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D_AUD_QCH,LH_AXI_MI_D_AUD_QCH__QCH_EN, LH_AXI_MI_D_AUD_QCH__CLK_REQ, LH_AXI_MI_D_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D_G3D_QCH,LH_AXI_MI_D_G3D_QCH__QCH_EN, LH_AXI_MI_D_G3D_QCH__CLK_REQ, LH_AXI_MI_D_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D_HSI_QCH,LH_AXI_MI_D_HSI_QCH__QCH_EN, LH_AXI_MI_D_HSI_QCH__CLK_REQ, LH_AXI_MI_D_HSI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH,LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__QCH_EN, LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__CLK_REQ, LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D0_RGBP_NOCL0_QCH,LH_TAXI_MI_D0_RGBP_NOCL0_QCH__QCH_EN, LH_TAXI_MI_D0_RGBP_NOCL0_QCH__CLK_REQ, LH_TAXI_MI_D0_RGBP_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH,LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__QCH_EN, LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__CLK_REQ, LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D1_RGBP_NOCL0_QCH,LH_TAXI_MI_D1_RGBP_NOCL0_QCH__QCH_EN, LH_TAXI_MI_D1_RGBP_NOCL0_QCH__CLK_REQ, LH_TAXI_MI_D1_RGBP_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_G3D_QCH_S0,S2MPU_S0_G3D_QCH_S0__QCH_EN, S2MPU_S0_G3D_QCH_S0__CLK_REQ, S2MPU_S0_G3D_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_G3D_QCH_S0,S2MPU_S0_PMMU0_G3D_QCH_S0__QCH_EN, S2MPU_S0_PMMU0_G3D_QCH_S0__CLK_REQ, S2MPU_S0_PMMU0_G3D_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SCI_LITE_D_MIF_QCH,SCI_LITE_D_MIF_QCH__QCH_EN, SCI_LITE_D_MIF_QCH__CLK_REQ, SCI_LITE_D_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_D0_MODEM_QCH,SLH_AXI_MI_D0_MODEM_QCH__QCH_EN, SLH_AXI_MI_D0_MODEM_QCH__CLK_REQ, SLH_AXI_MI_D0_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_D1_MODEM_QCH,SLH_AXI_MI_D1_MODEM_QCH__QCH_EN, SLH_AXI_MI_D1_MODEM_QCH__CLK_REQ, SLH_AXI_MI_D1_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_D2_MODEM_QCH,SLH_AXI_MI_D2_MODEM_QCH__QCH_EN, SLH_AXI_MI_D2_MODEM_QCH__CLK_REQ, SLH_AXI_MI_D2_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_D_PERIC_QCH,SLH_AXI_MI_D_PERIC_QCH__QCH_EN, SLH_AXI_MI_D_PERIC_QCH__CLK_REQ, SLH_AXI_MI_D_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_D_WLBT_QCH,SLH_AXI_MI_D_WLBT_QCH__QCH_EN, SLH_AXI_MI_D_WLBT_QCH__CLK_REQ, SLH_AXI_MI_D_WLBT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_G_CSSYS_CPUCL0_QCH,SLH_AXI_MI_G_CSSYS_CPUCL0_QCH__QCH_EN, SLH_AXI_MI_G_CSSYS_CPUCL0_QCH__CLK_REQ, SLH_AXI_MI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_MODEM_QCH_S0,SYSMMU_S0_MODEM_QCH_S0__QCH_EN, SYSMMU_S0_MODEM_QCH_S0__CLK_REQ, SYSMMU_S0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_MODEM_QCH_S0,SYSMMU_S0_PMMU0_MODEM_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_MODEM_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D_NOCL0_QCH,VGEN_D_NOCL0_QCH__QCH_EN, VGEN_D_NOCL0_QCH__CLK_REQ, VGEN_D_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_NOCL0_QCH,VGEN_LITE_D_NOCL0_QCH__QCH_EN, VGEN_LITE_D_NOCL0_QCH__CLK_REQ, VGEN_LITE_D_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_P_DNC_QCH,BAAW_P_DNC_QCH__QCH_EN, BAAW_P_DNC_QCH__CLK_REQ, BAAW_P_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_P_GNSS_QCH,BAAW_P_GNSS_QCH__QCH_EN, BAAW_P_GNSS_QCH__CLK_REQ, BAAW_P_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_P_MODEM_QCH,BAAW_P_MODEM_QCH__QCH_EN, BAAW_P_MODEM_QCH__CLK_REQ, BAAW_P_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_P_WLBT_QCH,BAAW_P_WLBT_QCH__QCH_EN, BAAW_P_WLBT_QCH__CLK_REQ, BAAW_P_WLBT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_NOCL0_QCH,CMU_NOCL0_QCH__QCH_EN, CMU_NOCL0_QCH__CLK_REQ, CMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_NOCL0_QCH,D_TZPC_NOCL0_QCH__QCH_EN, D_TZPC_NOCL0_QCH__CLK_REQ, D_TZPC_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_NOCL0_QCH,ECU_NOCL0_QCH__QCH_EN, ECU_NOCL0_QCH__CLK_REQ, ECU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_AXI_CPUCL0_QCH,PPMU_D0_AXI_CPUCL0_QCH__QCH_EN, PPMU_D0_AXI_CPUCL0_QCH__CLK_REQ, PPMU_D0_AXI_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_AXI_CPUCL0_QCH,PPMU_D1_AXI_CPUCL0_QCH__QCH_EN, PPMU_D1_AXI_CPUCL0_QCH__CLK_REQ, PPMU_D1_AXI_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_AXI_G3D_QCH,PPMU_D_AXI_G3D_QCH__QCH_EN, PPMU_D_AXI_G3D_QCH__CLK_REQ, PPMU_D_AXI_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_D0_CPUCL0_QCH,QE_D0_CPUCL0_QCH__QCH_EN, QE_D0_CPUCL0_QCH__CLK_REQ, QE_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_D1_CPUCL0_QCH,QE_D1_CPUCL0_QCH__QCH_EN, QE_D1_CPUCL0_QCH__CLK_REQ, QE_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SFR_APBIF_CMU_TOPC_QCH,SFR_APBIF_CMU_TOPC_QCH__QCH_EN, SFR_APBIF_CMU_TOPC_QCH__CLK_REQ, SFR_APBIF_CMU_TOPC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_ALIVE_QCH,SLH_AXI_SI_P_ALIVE_QCH__QCH_EN, SLH_AXI_SI_P_ALIVE_QCH__CLK_REQ, SLH_AXI_SI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_AUD_QCH,SLH_AXI_SI_P_AUD_QCH__QCH_EN, SLH_AXI_SI_P_AUD_QCH__CLK_REQ, SLH_AXI_SI_P_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_CPUCL0_QCH,SLH_AXI_SI_P_CPUCL0_QCH__QCH_EN, SLH_AXI_SI_P_CPUCL0_QCH__CLK_REQ, SLH_AXI_SI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_CSIS_QCH,SLH_AXI_SI_P_CSIS_QCH__QCH_EN, SLH_AXI_SI_P_CSIS_QCH__CLK_REQ, SLH_AXI_SI_P_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_CSTAT_QCH,SLH_AXI_SI_P_CSTAT_QCH__QCH_EN, SLH_AXI_SI_P_CSTAT_QCH__CLK_REQ, SLH_AXI_SI_P_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_DNC_QCH,SLH_AXI_SI_P_DNC_QCH__QCH_EN, SLH_AXI_SI_P_DNC_QCH__CLK_REQ, SLH_AXI_SI_P_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_DPU_QCH,SLH_AXI_SI_P_DPU_QCH__QCH_EN, SLH_AXI_SI_P_DPU_QCH__CLK_REQ, SLH_AXI_SI_P_DPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_G3D_QCH,SLH_AXI_SI_P_G3D_QCH__QCH_EN, SLH_AXI_SI_P_G3D_QCH__CLK_REQ, SLH_AXI_SI_P_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_GNSS_QCH,SLH_AXI_SI_P_GNSS_QCH__QCH_EN, SLH_AXI_SI_P_GNSS_QCH__CLK_REQ, SLH_AXI_SI_P_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_HSI_QCH,SLH_AXI_SI_P_HSI_QCH__QCH_EN, SLH_AXI_SI_P_HSI_QCH__CLK_REQ, SLH_AXI_SI_P_HSI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_ICPU_QCH,SLH_AXI_SI_P_ICPU_QCH__QCH_EN, SLH_AXI_SI_P_ICPU_QCH__CLK_REQ, SLH_AXI_SI_P_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_M2M_QCH,SLH_AXI_SI_P_M2M_QCH__QCH_EN, SLH_AXI_SI_P_M2M_QCH__CLK_REQ, SLH_AXI_SI_P_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MFC_QCH,SLH_AXI_SI_P_MFC_QCH__QCH_EN, SLH_AXI_SI_P_MFC_QCH__CLK_REQ, SLH_AXI_SI_P_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MIF0_QCH,SLH_AXI_SI_P_MIF0_QCH__QCH_EN, SLH_AXI_SI_P_MIF0_QCH__CLK_REQ, SLH_AXI_SI_P_MIF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MIF1_QCH,SLH_AXI_SI_P_MIF1_QCH__QCH_EN, SLH_AXI_SI_P_MIF1_QCH__CLK_REQ, SLH_AXI_SI_P_MIF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MODEM_QCH,SLH_AXI_SI_P_MODEM_QCH__QCH_EN, SLH_AXI_SI_P_MODEM_QCH__CLK_REQ, SLH_AXI_SI_P_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_NOCL0_NOCL1A_QCH,SLH_AXI_SI_P_NOCL0_NOCL1A_QCH__QCH_EN, SLH_AXI_SI_P_NOCL0_NOCL1A_QCH__CLK_REQ, SLH_AXI_SI_P_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PERIC_QCH,SLH_AXI_SI_P_PERIC_QCH__QCH_EN, SLH_AXI_SI_P_PERIC_QCH__CLK_REQ, SLH_AXI_SI_P_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PERIS_QCH,SLH_AXI_SI_P_PERIS_QCH__QCH_EN, SLH_AXI_SI_P_PERIS_QCH__CLK_REQ, SLH_AXI_SI_P_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PSP_QCH,SLH_AXI_SI_P_PSP_QCH__QCH_EN, SLH_AXI_SI_P_PSP_QCH__CLK_REQ, SLH_AXI_SI_P_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_RGBP_QCH,SLH_AXI_SI_P_RGBP_QCH__QCH_EN, SLH_AXI_SI_P_RGBP_QCH__CLK_REQ, SLH_AXI_SI_P_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_USB_QCH,SLH_AXI_SI_P_USB_QCH__QCH_EN, SLH_AXI_SI_P_USB_QCH__CLK_REQ, SLH_AXI_SI_P_USB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_USI_QCH,SLH_AXI_SI_P_USI_QCH__QCH_EN, SLH_AXI_SI_P_USI_QCH__CLK_REQ, SLH_AXI_SI_P_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_WLBT_QCH,SLH_AXI_SI_P_WLBT_QCH__QCH_EN, SLH_AXI_SI_P_WLBT_QCH__CLK_REQ, SLH_AXI_SI_P_WLBT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_YUVP_QCH,SLH_AXI_SI_P_YUVP_QCH__QCH_EN, SLH_AXI_SI_P_YUVP_QCH__CLK_REQ, SLH_AXI_SI_P_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_NOCL0_QCH,SYSREG_NOCL0_QCH__QCH_EN, SYSREG_NOCL0_QCH__CLK_REQ, SYSREG_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_NOCL0_QCH,TREX_D_NOCL0_QCH__QCH_EN, TREX_D_NOCL0_QCH__CLK_REQ, TREX_D_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_PPMU_D0_MODEM_QCH,TREX_PPMU_D0_MODEM_QCH__QCH_EN, TREX_PPMU_D0_MODEM_QCH__CLK_REQ, TREX_PPMU_D0_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_PPMU_D1_MODEM_QCH,TREX_PPMU_D1_MODEM_QCH__QCH_EN, TREX_PPMU_D1_MODEM_QCH__CLK_REQ, TREX_PPMU_D1_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_PPMU_D2_MODEM_QCH,TREX_PPMU_D2_MODEM_QCH__QCH_EN, TREX_PPMU_D2_MODEM_QCH__CLK_REQ, TREX_PPMU_D2_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_PPMU_DP_NOCL0_QCH,TREX_PPMU_DP_NOCL0_QCH__QCH_EN, TREX_PPMU_DP_NOCL0_QCH__CLK_REQ, TREX_PPMU_DP_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_PPMU_D_MEM0_QCH,TREX_PPMU_D_MEM0_QCH__QCH_EN, TREX_PPMU_D_MEM0_QCH__CLK_REQ, TREX_PPMU_D_MEM0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_PPMU_D_MEM1_QCH,TREX_PPMU_D_MEM1_QCH__QCH_EN, TREX_PPMU_D_MEM1_QCH__CLK_REQ, TREX_PPMU_D_MEM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_PPMU_D_WLBT_QCH,TREX_PPMU_D_WLBT_QCH__QCH_EN, TREX_PPMU_D_WLBT_QCH__CLK_REQ, TREX_PPMU_D_WLBT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_PPMU_P_CLUSTER0_QCH,TREX_PPMU_P_CLUSTER0_QCH__QCH_EN, TREX_PPMU_P_CLUSTER0_QCH__CLK_REQ, TREX_PPMU_P_CLUSTER0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_P_NOCL0_QCH,TREX_P_NOCL0_QCH__QCH_EN, TREX_P_NOCL0_QCH__CLK_REQ, TREX_P_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_D0_MPACE_QCH,WOW_D0_MPACE_QCH__QCH_EN, WOW_D0_MPACE_QCH__CLK_REQ, WOW_D0_MPACE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_D1_MPACE_QCH,WOW_D1_MPACE_QCH__QCH_EN, WOW_D1_MPACE_QCH__CLK_REQ, WOW_D1_MPACE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_G_NOCL1A_NOCL0_QCH,LH_AST_SI_G_NOCL1A_NOCL0_QCH__QCH_EN, LH_AST_SI_G_NOCL1A_NOCL0_QCH__CLK_REQ, LH_AST_SI_G_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_DPU_QCH,LH_AXI_MI_D0_DPU_QCH__QCH_EN, LH_AXI_MI_D0_DPU_QCH__CLK_REQ, LH_AXI_MI_D0_DPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_DPU_QCH,LH_AXI_MI_D1_DPU_QCH__QCH_EN, LH_AXI_MI_D1_DPU_QCH__CLK_REQ, LH_AXI_MI_D1_DPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D_PSP_QCH,LH_AXI_MI_D_PSP_QCH__QCH_EN, LH_AXI_MI_D_PSP_QCH__CLK_REQ, LH_AXI_MI_D_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D_USB_QCH,LH_AXI_MI_D_USB_QCH__QCH_EN, LH_AXI_MI_D_USB_QCH__CLK_REQ, LH_AXI_MI_D_USB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH,LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__QCH_EN, LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__CLK_REQ, LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH,LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__QCH_EN, LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__CLK_REQ, LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_ALIVE_QCH_S0,S2MPU_S0_ALIVE_QCH_S0__QCH_EN, S2MPU_S0_ALIVE_QCH_S0__CLK_REQ, S2MPU_S0_ALIVE_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_ALIVE_QCH_S0,S2MPU_S0_PMMU0_ALIVE_QCH_S0__QCH_EN, S2MPU_S0_PMMU0_ALIVE_QCH_S0__CLK_REQ, S2MPU_S0_PMMU0_ALIVE_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_D_ALIVE_QCH,SLH_AXI_MI_D_ALIVE_QCH__QCH_EN, SLH_AXI_MI_D_ALIVE_QCH__CLK_REQ, SLH_AXI_MI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_NOCL1A_QCH,CMU_NOCL1A_QCH__QCH_EN, CMU_NOCL1A_QCH__CLK_REQ, CMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_NOCL1A_QCH,D_TZPC_NOCL1A_QCH__QCH_EN, D_TZPC_NOCL1A_QCH__CLK_REQ, D_TZPC_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_NOCL1A_QCH,ECU_NOCL1A_QCH__QCH_EN, ECU_NOCL1A_QCH__CLK_REQ, ECU_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_NOCL0_NOCL1A_QCH,SLH_AXI_MI_P_NOCL0_NOCL1A_QCH__QCH_EN, SLH_AXI_MI_P_NOCL0_NOCL1A_QCH__CLK_REQ, SLH_AXI_MI_P_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_NOCL1A_QCH,SYSREG_NOCL1A_QCH__QCH_EN, SYSREG_NOCL1A_QCH__CLK_REQ, SYSREG_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_NOCL1A_QCH,TREX_D_NOCL1A_QCH__QCH_EN, TREX_D_NOCL1A_QCH__CLK_REQ, TREX_D_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_PPMU_D0_NOCL1A_QCH,TREX_PPMU_D0_NOCL1A_QCH__QCH_EN, TREX_PPMU_D0_NOCL1A_QCH__CLK_REQ, TREX_PPMU_D0_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_PPMU_D1_NOCL1A_QCH,TREX_PPMU_D1_NOCL1A_QCH__QCH_EN, TREX_PPMU_D1_NOCL1A_QCH__CLK_REQ, TREX_PPMU_D1_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_PPMU_D_ALIVE_QCH,TREX_PPMU_D_ALIVE_QCH__QCH_EN, TREX_PPMU_D_ALIVE_QCH__CLK_REQ, TREX_PPMU_D_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MIF_QCH,CMU_MIF_QCH__QCH_EN, CMU_MIF_QCH__CLK_REQ, CMU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MIF_QCH,D_TZPC_MIF_QCH__QCH_EN, D_TZPC_MIF_QCH__CLK_REQ, D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MIF_QCH,ECU_MIF_QCH__QCH_EN, ECU_MIF_QCH__CLK_REQ, ECU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_DDRPHY_QCH,QCH_ADAPTER_DDRPHY_QCH__QCH_EN, QCH_ADAPTER_DDRPHY_QCH__CLK_REQ, QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_DMC_QCH,QCH_ADAPTER_DMC_QCH__QCH_EN, QCH_ADAPTER_DMC_QCH__CLK_REQ, QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_PPC_DEBUG_QCH,QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN, QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ, QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MIF_QCH,SLH_AXI_MI_P_MIF_QCH__QCH_EN, SLH_AXI_MI_P_MIF_QCH__CLK_REQ, SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_MIF_QCH,SPC_MIF_QCH__QCH_EN, SPC_MIF_QCH__CLK_REQ, SPC_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MIF_QCH,SYSREG_MIF_QCH__QCH_EN, SYSREG_MIF_QCH__CLK_REQ, SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PRIVATE_MIF_QCH,SYSREG_PRIVATE_MIF_QCH__QCH_EN, SYSREG_PRIVATE_MIF_QCH__CLK_REQ, SYSREG_PRIVATE_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_DMA,CSIS_PDP_QCH_DMA__QCH_EN, CSIS_PDP_QCH_DMA__CLK_REQ, CSIS_PDP_QCH_DMA__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_PDP_TOP,CSIS_PDP_QCH_PDP_TOP__QCH_EN, CSIS_PDP_QCH_PDP_TOP__CLK_REQ, CSIS_PDP_QCH_PDP_TOP__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_TOP,CSIS_PDP_QCH_TOP__QCH_EN, CSIS_PDP_QCH_TOP__CLK_REQ, CSIS_PDP_QCH_TOP__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_VOTF,CSIS_PDP_QCH_VOTF__QCH_EN, CSIS_PDP_QCH_VOTF__CLK_REQ, CSIS_PDP_QCH_VOTF__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_VOTF0,CSIS_PDP_QCH_VOTF0__QCH_EN, CSIS_PDP_QCH_VOTF0__CLK_REQ, CSIS_PDP_QCH_VOTF0__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_CSIS_CSTAT_QCH,LH_AST_SI_OTF0_CSIS_CSTAT_QCH__QCH_EN, LH_AST_SI_OTF0_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_SI_OTF0_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_CSIS_CSTAT_QCH,LH_AST_SI_OTF1_CSIS_CSTAT_QCH__QCH_EN, LH_AST_SI_OTF1_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_SI_OTF1_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF2_CSIS_CSTAT_QCH,LH_AST_SI_OTF2_CSIS_CSTAT_QCH__QCH_EN, LH_AST_SI_OTF2_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_SI_OTF2_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD0_CSIS_RGBP_QCH,LH_AXI_SI_LD0_CSIS_RGBP_QCH__QCH_EN, LH_AXI_SI_LD0_CSIS_RGBP_QCH__CLK_REQ, LH_AXI_SI_LD0_CSIS_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD1_CSIS_RGBP_QCH,LH_AXI_SI_LD1_CSIS_RGBP_QCH__QCH_EN, LH_AXI_SI_LD1_CSIS_RGBP_QCH__CLK_REQ, LH_AXI_SI_LD1_CSIS_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_CSIS_QCH_S0,SYSMMU_S0_CSIS_QCH_S0__QCH_EN, SYSMMU_S0_CSIS_QCH_S0__CLK_REQ, SYSMMU_S0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_CSIS_QCH_S0,SYSMMU_S0_PMMU0_CSIS_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_CSIS_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_CSIS_QCH_S0,SYSMMU_S0_PMMU1_CSIS_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_CSIS_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_CSIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE0_CSIS_QCH,VGEN_LITE0_CSIS_QCH__QCH_EN, VGEN_LITE0_CSIS_QCH__CLK_REQ, VGEN_LITE0_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CSIS_QCH,CMU_CSIS_QCH__QCH_EN, CMU_CSIS_QCH__CLK_REQ, CMU_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CSIS_QCH,D_TZPC_CSIS_QCH__QCH_EN, D_TZPC_CSIS_QCH__CLK_REQ, D_TZPC_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_CSIS_QCH,ECU_CSIS_QCH__QCH_EN, ECU_CSIS_QCH__CLK_REQ, ECU_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_POIS_CSIS_QCH,LH_AXI_SI_IP_POIS_CSIS_QCH__QCH_EN, LH_AXI_SI_IP_POIS_CSIS_QCH__CLK_REQ, LH_AXI_SI_IP_POIS_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS0,MIPI_PHY_LINK_WRAP_QCH_CSIS0__QCH_EN, MIPI_PHY_LINK_WRAP_QCH_CSIS0__CLK_REQ, MIPI_PHY_LINK_WRAP_QCH_CSIS0__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS1,MIPI_PHY_LINK_WRAP_QCH_CSIS1__QCH_EN, MIPI_PHY_LINK_WRAP_QCH_CSIS1__CLK_REQ, MIPI_PHY_LINK_WRAP_QCH_CSIS1__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS2,MIPI_PHY_LINK_WRAP_QCH_CSIS2__QCH_EN, MIPI_PHY_LINK_WRAP_QCH_CSIS2__CLK_REQ, MIPI_PHY_LINK_WRAP_QCH_CSIS2__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS3,MIPI_PHY_LINK_WRAP_QCH_CSIS3__QCH_EN, MIPI_PHY_LINK_WRAP_QCH_CSIS3__CLK_REQ, MIPI_PHY_LINK_WRAP_QCH_CSIS3__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS4,MIPI_PHY_LINK_WRAP_QCH_CSIS4__QCH_EN, MIPI_PHY_LINK_WRAP_QCH_CSIS4__CLK_REQ, MIPI_PHY_LINK_WRAP_QCH_CSIS4__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_CSIS_QCH,PPMU_D0_CSIS_QCH__QCH_EN, PPMU_D0_CSIS_QCH__CLK_REQ, PPMU_D0_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_CSIS_QCH,PPMU_D1_CSIS_QCH__QCH_EN, PPMU_D1_CSIS_QCH__CLK_REQ, PPMU_D1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS0_QCH,QE_CSIS0_QCH__QCH_EN, QE_CSIS0_QCH__CLK_REQ, QE_CSIS0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS1_QCH,QE_CSIS1_QCH__QCH_EN, QE_CSIS1_QCH__CLK_REQ, QE_CSIS1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS2_QCH,QE_CSIS2_QCH__QCH_EN, QE_CSIS2_QCH__CLK_REQ, QE_CSIS2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS3_QCH,QE_CSIS3_QCH__QCH_EN, QE_CSIS3_QCH__CLK_REQ, QE_CSIS3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_PDP_M0_QCH,QE_PDP_M0_QCH__QCH_EN, QE_PDP_M0_QCH__CLK_REQ, QE_PDP_M0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_CSIS_QCH,SLH_AXI_MI_P_CSIS_QCH__QCH_EN, SLH_AXI_MI_P_CSIS_QCH__CLK_REQ, SLH_AXI_MI_P_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CSIS_QCH,SYSREG_CSIS_QCH__QCH_EN, SYSREG_CSIS_QCH__CLK_REQ, SYSREG_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_POIS_CSIS_QCH,LH_AXI_MI_IP_POIS_CSIS_QCH__QCH_EN, LH_AXI_MI_IP_POIS_CSIS_QCH__CLK_REQ, LH_AXI_MI_IP_POIS_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(OIS_MCU_TOP_QCH,OIS_MCU_TOP_QCH__QCH_EN, OIS_MCU_TOP_QCH__CLK_REQ, OIS_MCU_TOP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH,RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__QCH_EN, RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__CLK_REQ, RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_CSIS_PERIC_QCH,SLH_AXI_SI_LP_CSIS_PERIC_QCH__QCH_EN, SLH_AXI_SI_LP_CSIS_PERIC_QCH__CLK_REQ, SLH_AXI_SI_LP_CSIS_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CMGP0_QCH_P,I3C_CMGP0_QCH_P__QCH_EN, I3C_CMGP0_QCH_P__CLK_REQ, I3C_CMGP0_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CMGP0_QCH_S,I3C_CMGP0_QCH_S__QCH_EN, I3C_CMGP0_QCH_S__CLK_REQ, I3C_CMGP0_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CMGP1_QCH_P,I3C_CMGP1_QCH_P__QCH_EN, I3C_CMGP1_QCH_P__CLK_REQ, I3C_CMGP1_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CMGP1_QCH_S,I3C_CMGP1_QCH_S__QCH_EN, I3C_CMGP1_QCH_S__CLK_REQ, I3C_CMGP1_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_GPIO_CMGP_QCH,APBIF_GPIO_CMGP_QCH__QCH_EN, APBIF_GPIO_CMGP_QCH__CLK_REQ, APBIF_GPIO_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CMGP_QCH,CMU_CMGP_QCH__QCH_EN, CMU_CMGP_QCH__CLK_REQ, CMU_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CMGP_QCH,D_TZPC_CMGP_QCH__QCH_EN, D_TZPC_CMGP_QCH__CLK_REQ, D_TZPC_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP0_QCH,I2C_CMGP0_QCH__QCH_EN, I2C_CMGP0_QCH__CLK_REQ, I2C_CMGP0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP1_QCH,I2C_CMGP1_QCH__QCH_EN, I2C_CMGP1_QCH__CLK_REQ, I2C_CMGP1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP2_QCH,I2C_CMGP2_QCH__QCH_EN, I2C_CMGP2_QCH__CLK_REQ, I2C_CMGP2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP3_QCH,I2C_CMGP3_QCH__QCH_EN, I2C_CMGP3_QCH__CLK_REQ, I2C_CMGP3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP4_QCH,I2C_CMGP4_QCH__QCH_EN, I2C_CMGP4_QCH__CLK_REQ, I2C_CMGP4_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_ALIVE_CMGP_QCH,SLH_AXI_MI_LP_ALIVE_CMGP_QCH__QCH_EN, SLH_AXI_MI_LP_ALIVE_CMGP_QCH__CLK_REQ, SLH_AXI_MI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP_QCH,SYSREG_CMGP_QCH__QCH_EN, SYSREG_CMGP_QCH__CLK_REQ, SYSREG_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2APM_QCH,SYSREG_CMGP2APM_QCH__QCH_EN, SYSREG_CMGP2APM_QCH__CLK_REQ, SYSREG_CMGP2APM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2CHUB_QCH,SYSREG_CMGP2CHUB_QCH__QCH_EN, SYSREG_CMGP2CHUB_QCH__CLK_REQ, SYSREG_CMGP2CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2CP_QCH,SYSREG_CMGP2CP_QCH__QCH_EN, SYSREG_CMGP2CP_QCH__CLK_REQ, SYSREG_CMGP2CP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2GNSS_QCH,SYSREG_CMGP2GNSS_QCH__QCH_EN, SYSREG_CMGP2GNSS_QCH__CLK_REQ, SYSREG_CMGP2GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2PMU_AP_QCH,SYSREG_CMGP2PMU_AP_QCH__QCH_EN, SYSREG_CMGP2PMU_AP_QCH__CLK_REQ, SYSREG_CMGP2PMU_AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2WLBT_QCH,SYSREG_CMGP2WLBT_QCH__QCH_EN, SYSREG_CMGP2WLBT_QCH__CLK_REQ, SYSREG_CMGP2WLBT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP0_QCH,USI_CMGP0_QCH__QCH_EN, USI_CMGP0_QCH__CLK_REQ, USI_CMGP0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP1_QCH,USI_CMGP1_QCH__QCH_EN, USI_CMGP1_QCH__CLK_REQ, USI_CMGP1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP2_QCH,USI_CMGP2_QCH__QCH_EN, USI_CMGP2_QCH__CLK_REQ, USI_CMGP2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP3_QCH,USI_CMGP3_QCH__QCH_EN, USI_CMGP3_QCH__CLK_REQ, USI_CMGP3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP4_QCH,USI_CMGP4_QCH__QCH_EN, USI_CMGP4_QCH__CLK_REQ, USI_CMGP4_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CHUB_QCH_P,I3C_CHUB_QCH_P__QCH_EN, I3C_CHUB_QCH_P__CLK_REQ, I3C_CHUB_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CHUB_QCH_S,I3C_CHUB_QCH_S__QCH_EN, I3C_CHUB_QCH_S__CLK_REQ, I3C_CHUB_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH,APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__QCH_EN, APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__CLK_REQ, APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_GPIO_CHUB_QCH,APBIF_GPIO_CHUB_QCH__QCH_EN, APBIF_GPIO_CHUB_QCH__CLK_REQ, APBIF_GPIO_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_GPIO_CHUBEINT_QCH,APBIF_GPIO_CHUBEINT_QCH__QCH_EN, APBIF_GPIO_CHUBEINT_QCH__CLK_REQ, APBIF_GPIO_CHUBEINT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CHUB_ALV_QCH,CHUB_ALV_QCH__QCH_EN, CHUB_ALV_QCH__CLK_REQ, CHUB_ALV_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CHUB_QCH,CMU_CHUB_QCH__QCH_EN, CMU_CHUB_QCH__CLK_REQ, CMU_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CHUB1_QCH,I2C_CHUB1_QCH__QCH_EN, I2C_CHUB1_QCH__CLK_REQ, I2C_CHUB1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CHUB2_QCH,I2C_CHUB2_QCH__QCH_EN, I2C_CHUB2_QCH__CLK_REQ, I2C_CHUB2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_MCHUB_CHUBVTS_QCH,LH_AXI_MI_IP_MCHUB_CHUBVTS_QCH__QCH_EN, LH_AXI_MI_IP_MCHUB_CHUBVTS_QCH__CLK_REQ, LH_AXI_MI_IP_MCHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_SCHUB_CHUBVTS_QCH,LH_AXI_SI_IP_SCHUB_CHUBVTS_QCH__QCH_EN, LH_AXI_SI_IP_SCHUB_CHUBVTS_QCH__CLK_REQ, LH_AXI_SI_IP_SCHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PWM_CHUB_QCH,PWM_CHUB_QCH__QCH_EN, PWM_CHUB_QCH__CLK_REQ, PWM_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CHUB_QCH,SYSREG_CHUB_QCH__QCH_EN, SYSREG_CHUB_QCH__CLK_REQ, SYSREG_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_COMBINE_CHUB2AP_QCH,SYSREG_COMBINE_CHUB2AP_QCH__QCH_EN, SYSREG_COMBINE_CHUB2AP_QCH__CLK_REQ, SYSREG_COMBINE_CHUB2AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_COMBINE_CHUB2APM_QCH,SYSREG_COMBINE_CHUB2APM_QCH__QCH_EN, SYSREG_COMBINE_CHUB2APM_QCH__CLK_REQ, SYSREG_COMBINE_CHUB2APM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_COMBINE_CHUB2WLBT_QCH,SYSREG_COMBINE_CHUB2WLBT_QCH__QCH_EN, SYSREG_COMBINE_CHUB2WLBT_QCH__CLK_REQ, SYSREG_COMBINE_CHUB2WLBT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TIMER_CHUB_QCH,TIMER_CHUB_QCH__QCH_EN, TIMER_CHUB_QCH__CLK_REQ, TIMER_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CHUB0_QCH,USI_CHUB0_QCH__QCH_EN, USI_CHUB0_QCH__CLK_REQ, USI_CHUB0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CHUB1_QCH,USI_CHUB1_QCH__QCH_EN, USI_CHUB1_QCH__CLK_REQ, USI_CHUB1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CHUB2_QCH,USI_CHUB2_QCH__QCH_EN, USI_CHUB2_QCH__CLK_REQ, USI_CHUB2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CHUB3_QCH,USI_CHUB3_QCH__QCH_EN, USI_CHUB3_QCH__CLK_REQ, USI_CHUB3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_CHUB_QCH,WDT_CHUB_QCH__QCH_EN, WDT_CHUB_QCH__CLK_REQ, WDT_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_CHUB_QCH,BAAW_CHUB_QCH__QCH_EN, BAAW_CHUB_QCH__CLK_REQ, BAAW_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_VTS_QCH,BAAW_VTS_QCH__QCH_EN, BAAW_VTS_QCH__CLK_REQ, BAAW_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CHUBVTS_QCH,CMU_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CHUBVTS_QCH,D_TZPC_CHUBVTS_QCH__QCH_EN, D_TZPC_CHUBVTS_QCH__CLK_REQ, D_TZPC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_CHUBVTS_QCH,ECU_CHUBVTS_QCH__QCH_EN, ECU_CHUBVTS_QCH__CLK_REQ, ECU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_SCHUB_CHUBVTS_QCH,LH_AXI_MI_IP_SCHUB_CHUBVTS_QCH__QCH_EN, LH_AXI_MI_IP_SCHUB_CHUBVTS_QCH__CLK_REQ, LH_AXI_MI_IP_SCHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_SVTS_CHUBVTS_QCH,LH_AXI_MI_IP_SVTS_CHUBVTS_QCH__QCH_EN, LH_AXI_MI_IP_SVTS_CHUBVTS_QCH__CLK_REQ, LH_AXI_MI_IP_SVTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_MCHUB_CHUBVTS_QCH,LH_AXI_SI_IP_MCHUB_CHUBVTS_QCH__QCH_EN, LH_AXI_SI_IP_MCHUB_CHUBVTS_QCH__CLK_REQ, LH_AXI_SI_IP_MCHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_MVTS_CHUBVTS_QCH,LH_AXI_SI_IP_MVTS_CHUBVTS_QCH__QCH_EN, LH_AXI_SI_IP_MVTS_CHUBVTS_QCH__CLK_REQ, LH_AXI_SI_IP_MVTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_VTS_CHUB_QCH,MAILBOX_VTS_CHUB_QCH__QCH_EN, MAILBOX_VTS_CHUB_QCH__CLK_REQ, MAILBOX_VTS_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_CHUBVTS_QCH,S2PC_CHUBVTS_QCH__QCH_EN, S2PC_CHUBVTS_QCH__CLK_REQ, S2PC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH,SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__QCH_EN, SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ, SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH,SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__QCH_EN, SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ, SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SWEEPER_C_CHUBVTS_QCH,SWEEPER_C_CHUBVTS_QCH__QCH_EN, SWEEPER_C_CHUBVTS_QCH__CLK_REQ, SWEEPER_C_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CHUBVTS_QCH,SYSREG_CHUBVTS_QCH__QCH_EN, SYSREG_CHUBVTS_QCH__CLK_REQ, SYSREG_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_CHUBVTS_QCH,VGEN_LITE_CHUBVTS_QCH__QCH_EN, VGEN_LITE_CHUBVTS_QCH__CLK_REQ, VGEN_LITE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CHUB_RTC_QCH,CHUB_RTC_QCH__QCH_EN, CHUB_RTC_QCH__CLK_REQ, CHUB_RTC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_VTS_QCH,CMU_VTS_QCH__QCH_EN, CMU_VTS_QCH__CLK_REQ, CMU_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_AHB0_QCH_PCLK,DMIC_AHB0_QCH_PCLK__QCH_EN, DMIC_AHB0_QCH_PCLK__CLK_REQ, DMIC_AHB0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_AHB2_QCH_PCLK,DMIC_AHB2_QCH_PCLK__QCH_EN, DMIC_AHB2_QCH_PCLK__CLK_REQ, DMIC_AHB2_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_IF0_QCH_PCLK,DMIC_IF0_QCH_PCLK__QCH_EN, DMIC_IF0_QCH_PCLK__CLK_REQ, DMIC_IF0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_IF1_QCH_PCLK,DMIC_IF1_QCH_PCLK__QCH_EN, DMIC_IF1_QCH_PCLK__CLK_REQ, DMIC_IF1_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_VTS_QCH,GPIO_VTS_QCH__QCH_EN, GPIO_VTS_QCH__CLK_REQ, GPIO_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HWACG_SYS_DMIC0_QCH,HWACG_SYS_DMIC0_QCH__QCH_EN, HWACG_SYS_DMIC0_QCH__CLK_REQ, HWACG_SYS_DMIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HWACG_SYS_DMIC2_QCH,HWACG_SYS_DMIC2_QCH__QCH_EN, HWACG_SYS_DMIC2_QCH__CLK_REQ, HWACG_SYS_DMIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_MVTS_CHUBVTS_QCH,LH_AXI_MI_IP_MVTS_CHUBVTS_QCH__QCH_EN, LH_AXI_MI_IP_MVTS_CHUBVTS_QCH__CLK_REQ, LH_AXI_MI_IP_MVTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_SVTS_CHUBVTS_QCH,LH_AXI_SI_IP_SVTS_CHUBVTS_QCH__QCH_EN, LH_AXI_SI_IP_SVTS_CHUBVTS_QCH__CLK_REQ, LH_AXI_SI_IP_SVTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_ABOX_VTS_QCH,MAILBOX_ABOX_VTS_QCH__QCH_EN, MAILBOX_ABOX_VTS_QCH__CLK_REQ, MAILBOX_ABOX_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_VTS_QCH,MAILBOX_AP_VTS_QCH__QCH_EN, MAILBOX_AP_VTS_QCH__CLK_REQ, MAILBOX_AP_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_DEBUG_QCH_ACLK,SERIAL_LIF_DEBUG_QCH_ACLK__QCH_EN, SERIAL_LIF_DEBUG_QCH_ACLK__CLK_REQ, SERIAL_LIF_DEBUG_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_DEBUG_QCH_PCLK,SERIAL_LIF_DEBUG_QCH_PCLK__QCH_EN, SERIAL_LIF_DEBUG_QCH_PCLK__CLK_REQ, SERIAL_LIF_DEBUG_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_VTS_QCH,SYSREG_VTS_QCH__QCH_EN, SYSREG_VTS_QCH__CLK_REQ, SYSREG_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TIMER_VTS_QCH,TIMER_VTS_QCH__QCH_EN, TIMER_VTS_QCH__CLK_REQ, TIMER_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_VTS_QCH,WDT_VTS_QCH__QCH_EN, WDT_VTS_QCH__CLK_REQ, WDT_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_DEBUG_QCH_RX_BCLK,SERIAL_LIF_DEBUG_QCH_RX_BCLK__QCH_EN, SERIAL_LIF_DEBUG_QCH_RX_BCLK__CLK_REQ, SERIAL_LIF_DEBUG_QCH_RX_BCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_DEBUG_QCH_TX_BCLK,SERIAL_LIF_DEBUG_QCH_TX_BCLK__QCH_EN, SERIAL_LIF_DEBUG_QCH_TX_BCLK__CLK_REQ, SERIAL_LIF_DEBUG_QCH_TX_BCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_DEBUG_QCH_CCLK,SERIAL_LIF_DEBUG_QCH_CCLK__QCH_EN, SERIAL_LIF_DEBUG_QCH_CCLK__CLK_REQ, SERIAL_LIF_DEBUG_QCH_CCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_CSSYS_ALIVE_QCH,APBIF_CSSYS_ALIVE_QCH__QCH_EN, APBIF_CSSYS_ALIVE_QCH__CLK_REQ, APBIF_CSSYS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MDIS_DBGCORE_QCH_OSC,MDIS_DBGCORE_QCH_OSC__QCH_EN, MDIS_DBGCORE_QCH_OSC__CLK_REQ, MDIS_DBGCORE_QCH_OSC__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_S2D_DBGCORE_QCH,APBIF_S2D_DBGCORE_QCH__QCH_EN, APBIF_S2D_DBGCORE_QCH__CLK_REQ, APBIF_S2D_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DBGCORE_QCH,CMU_DBGCORE_QCH__QCH_EN, CMU_DBGCORE_QCH__CLK_REQ, CMU_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DBGCORE_QCH,D_TZPC_DBGCORE_QCH__QCH_EN, D_TZPC_DBGCORE_QCH__CLK_REQ, D_TZPC_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION_DBGCORE_QCH_S_DBG,GREBEINTEGRATION_DBGCORE_QCH_S_DBG__QCH_EN, GREBEINTEGRATION_DBGCORE_QCH_S_DBG__CLK_REQ, GREBEINTEGRATION_DBGCORE_QCH_S_DBG__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION_DBGCORE_QCH_S_GREBE,GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__QCH_EN, GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__CLK_REQ, GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_ALIVE_QCH,LH_AXI_MI_IP_ALIVE_QCH__QCH_EN, LH_AXI_MI_IP_ALIVE_QCH__CLK_REQ, LH_AXI_MI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_DBGCORE_ALIVE_QCH,LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__QCH_EN, LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__CLK_REQ, LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__QCH_EN, LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__CLK_REQ, LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__QCH_EN, LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__CLK_REQ, LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MDIS_DBGCORE_QCH,MDIS_DBGCORE_QCH__QCH_EN, MDIS_DBGCORE_QCH__CLK_REQ, MDIS_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_DBGCORE_GREBE_QCH,RSTNSYNC_CLK_DBGCORE_GREBE_QCH__QCH_EN, RSTNSYNC_CLK_DBGCORE_GREBE_QCH__CLK_REQ, RSTNSYNC_CLK_DBGCORE_GREBE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DBGCORE_QCH,SYSREG_DBGCORE_QCH__QCH_EN, SYSREG_DBGCORE_QCH__CLK_REQ, SYSREG_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DBGCORE_CORE_QCH,SYSREG_DBGCORE_CORE_QCH__QCH_EN, SYSREG_DBGCORE_CORE_QCH__CLK_REQ, SYSREG_DBGCORE_CORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_DBGCORE_QCH,WDT_DBGCORE_QCH__QCH_EN, WDT_DBGCORE_QCH__CLK_REQ, WDT_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__QCH_EN, LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__CLK_REQ, LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__QCH_EN, LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__CLK_REQ, LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH,SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN, SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ, SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_QCH,SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_QCH__QCH_EN, SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_QCH__CLK_REQ, SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPU_QCH_DPU_DSIM0,DPU_QCH_DPU_DSIM0__QCH_EN, DPU_QCH_DPU_DSIM0__CLK_REQ, DPU_QCH_DPU_DSIM0__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPU_QCH_DPU,DPU_QCH_DPU__QCH_EN, DPU_QCH_DPU__CLK_REQ, DPU_QCH_DPU__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPU_QCH_DPU_C2SERV,DPU_QCH_DPU_C2SERV__QCH_EN, DPU_QCH_DPU_C2SERV__CLK_REQ, DPU_QCH_DPU_C2SERV__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPU_QCH_DPU_DMA,DPU_QCH_DPU_DMA__QCH_EN, DPU_QCH_DPU_DMA__CLK_REQ, DPU_QCH_DPU_DMA__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPU_QCH_DPU_DPP,DPU_QCH_DPU_DPP__QCH_EN, DPU_QCH_DPU_DPP__CLK_REQ, DPU_QCH_DPU_DPP__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_DPU_QCH,LH_AXI_SI_D0_DPU_QCH__QCH_EN, LH_AXI_SI_D0_DPU_QCH__CLK_REQ, LH_AXI_SI_D0_DPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_DPU_QCH,LH_AXI_SI_D1_DPU_QCH__QCH_EN, LH_AXI_SI_D1_DPU_QCH__CLK_REQ, LH_AXI_SI_D1_DPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_DPU_QCH_S0,SYSMMU_S0_DPU_QCH_S0__QCH_EN, SYSMMU_S0_DPU_QCH_S0__CLK_REQ, SYSMMU_S0_DPU_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_DPU_QCH_S0,SYSMMU_S0_PMMU0_DPU_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_DPU_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_DPU_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_DPU_QCH_S0,SYSMMU_S0_PMMU1_DPU_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_DPU_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_DPU_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DPU_QCH,CMU_DPU_QCH__QCH_EN, CMU_DPU_QCH__CLK_REQ, CMU_DPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DPU_QCH,D_TZPC_DPU_QCH__QCH_EN, D_TZPC_DPU_QCH__CLK_REQ, D_TZPC_DPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_DPU_QCH,ECU_DPU_QCH__QCH_EN, ECU_DPU_QCH__CLK_REQ, ECU_DPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_DPU_QCH,PPMU_D0_DPU_QCH__QCH_EN, PPMU_D0_DPU_QCH__CLK_REQ, PPMU_D0_DPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_DPU_QCH,PPMU_D1_DPU_QCH__QCH_EN, PPMU_D1_DPU_QCH__CLK_REQ, PPMU_D1_DPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_DPU_QCH,SLH_AXI_MI_P_DPU_QCH__QCH_EN, SLH_AXI_MI_P_DPU_QCH__CLK_REQ, SLH_AXI_MI_P_DPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DPU_QCH,SYSREG_DPU_QCH__QCH_EN, SYSREG_DPU_QCH__CLK_REQ, SYSREG_DPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPU_QCH_DPU_OSDDSIM0,DPU_QCH_DPU_OSDDSIM0__QCH_EN, DPU_QCH_DPU_OSDDSIM0__CLK_REQ, DPU_QCH_DPU_OSDDSIM0__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_GNPU0_QCH_CLK,HTU_GNPU0_QCH_CLK__QCH_EN, HTU_GNPU0_QCH_CLK__CLK_REQ, HTU_GNPU0_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH,LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH__QCH_EN, LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH,LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH,LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH,LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH,LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH,LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH,LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH,LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH,LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH,LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH,LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH,LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH,LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_QCH,LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_QCH,LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_QCH,LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DNC_GNPU0_QCH,LH_AXI_MI_LD_CTRL_DNC_GNPU0_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_DNC_GNPU0_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_GNPU0_DNC_QCH,LH_AXI_SI_LD_CTRL_GNPU0_DNC_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_GNPU0_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_DRAM_GNPU0_DNC_QCH,LH_AXI_SI_LD_DRAM_GNPU0_DNC_QCH__QCH_EN, LH_AXI_SI_LD_DRAM_GNPU0_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_DRAM_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_GNPU0_QCH,CMU_GNPU0_QCH__QCH_EN, CMU_GNPU0_QCH__CLK_REQ, CMU_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_GNPU0_QCH,D_TZPC_GNPU0_QCH__QCH_EN, D_TZPC_GNPU0_QCH__CLK_REQ, D_TZPC_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_GNPU0_QCH_PCLK,HTU_GNPU0_QCH_PCLK__QCH_EN, HTU_GNPU0_QCH_PCLK__CLK_REQ, HTU_GNPU0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_GNPU0_QCH,SLH_AXI_MI_LP_DNC_GNPU0_QCH__QCH_EN, SLH_AXI_MI_LP_DNC_GNPU0_QCH__CLK_REQ, SLH_AXI_MI_LP_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_GNPU0_QCH,SYSREG_GNPU0_QCH__QCH_EN, SYSREG_GNPU0_QCH__CLK_REQ, SYSREG_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_NPUCORE_QCH_CORE,IP_NPUCORE_QCH_CORE__QCH_EN, IP_NPUCORE_QCH_CORE__CLK_REQ, IP_NPUCORE_QCH_CORE__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_SDMA_WRAP_QCH,IP_SDMA_WRAP_QCH__QCH_EN, IP_SDMA_WRAP_QCH__CLK_REQ, IP_SDMA_WRAP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_SDMA_WRAP_QCH_2,IP_SDMA_WRAP_QCH_2__QCH_EN, IP_SDMA_WRAP_QCH_2__CLK_REQ, IP_SDMA_WRAP_QCH_2__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH,LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH,LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH,LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH,LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH,LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH,LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_QCH,LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_QCH,LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_QCH,LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH,LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH,LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH,LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH__QCH_EN, LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH__CLK_REQ, LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_MMU0_SDMA_DNC_QCH,LH_AXI_SI_LD_MMU0_SDMA_DNC_QCH__QCH_EN, LH_AXI_SI_LD_MMU0_SDMA_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_MMU0_SDMA_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_MMU1_SDMA_DNC_QCH,LH_AXI_SI_LD_MMU1_SDMA_DNC_QCH__QCH_EN, LH_AXI_SI_LD_MMU1_SDMA_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_MMU1_SDMA_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_SDMA_QCH,CMU_SDMA_QCH__QCH_EN, CMU_SDMA_QCH__CLK_REQ, CMU_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_SDMA_QCH,D_TZPC_SDMA_QCH__QCH_EN, D_TZPC_SDMA_QCH__CLK_REQ, D_TZPC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_SDMA_QCH,SLH_AXI_MI_LP_DNC_SDMA_QCH__QCH_EN, SLH_AXI_MI_LP_DNC_SDMA_QCH__CLK_REQ, SLH_AXI_MI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_SDMA_QCH,SYSREG_SDMA_QCH__QCH_EN, SYSREG_SDMA_QCH__CLK_REQ, SYSREG_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_DNC_QCH_CLK,HTU_DNC_QCH_CLK__QCH_EN, HTU_DNC_QCH_CLK__CLK_REQ, HTU_DNC_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_DNC_QCH,IP_DNC_QCH__QCH_EN, IP_DNC_QCH__CLK_REQ, IP_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_IPDNC_DNC_QCH,LH_AXI_MI_ID_IPDNC_DNC_QCH__QCH_EN, LH_AXI_MI_ID_IPDNC_DNC_QCH__CLK_REQ, LH_AXI_MI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH,LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH,LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__QCH_EN, LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_MMU0_SDMA_DNC_QCH,LH_AXI_MI_LD_MMU0_SDMA_DNC_QCH__QCH_EN, LH_AXI_MI_LD_MMU0_SDMA_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_MMU0_SDMA_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_MMU1_SDMA_DNC_QCH,LH_AXI_MI_LD_MMU1_SDMA_DNC_QCH__QCH_EN, LH_AXI_MI_LD_MMU1_SDMA_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_MMU1_SDMA_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_DNC_QCH,LH_AXI_SI_D0_DNC_QCH__QCH_EN, LH_AXI_SI_D0_DNC_QCH__CLK_REQ, LH_AXI_SI_D0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_DNC_QCH,LH_AXI_SI_D1_DNC_QCH__QCH_EN, LH_AXI_SI_D1_DNC_QCH__CLK_REQ, LH_AXI_SI_D1_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH,LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH,LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH,LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH__QCH_EN, LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH__CLK_REQ, LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_DNC_QCH_S0,SYSMMU_S0_DNC_QCH_S0__QCH_EN, SYSMMU_S0_DNC_QCH_S0__CLK_REQ, SYSMMU_S0_DNC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_DNC_QCH_S0,SYSMMU_S0_PMMU0_DNC_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_DNC_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_DNC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_DNC_QCH_S0,SYSMMU_S0_PMMU1_DNC_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_DNC_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_DNC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S1_DNC_QCH_S0,SYSMMU_S1_DNC_QCH_S0__QCH_EN, SYSMMU_S1_DNC_QCH_S0__CLK_REQ, SYSMMU_S1_DNC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S1_PMMU0_DNC_QCH_S0,SYSMMU_S1_PMMU0_DNC_QCH_S0__QCH_EN, SYSMMU_S1_PMMU0_DNC_QCH_S0__CLK_REQ, SYSMMU_S1_PMMU0_DNC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D_DNC_QCH,VGEN_D_DNC_QCH__QCH_EN, VGEN_D_DNC_QCH__CLK_REQ, VGEN_D_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_DNC_QCH,VGEN_LITE_D_DNC_QCH__QCH_EN, VGEN_LITE_D_DNC_QCH__CLK_REQ, VGEN_LITE_D_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DNC_QCH,CMU_DNC_QCH__QCH_EN, CMU_DNC_QCH__CLK_REQ, CMU_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DNC_QCH,D_TZPC_DNC_QCH__QCH_EN, D_TZPC_DNC_QCH__CLK_REQ, D_TZPC_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_DNC_QCH_PCLK,HTU_DNC_QCH_PCLK__QCH_EN, HTU_DNC_QCH_PCLK__CLK_REQ, HTU_DNC_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_IPDNC_DNC_QCH,LH_AXI_SI_ID_IPDNC_DNC_QCH__QCH_EN, LH_AXI_SI_ID_IPDNC_DNC_QCH__CLK_REQ, LH_AXI_SI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_DNC0_QCH,PPMU_D_DNC0_QCH__QCH_EN, PPMU_D_DNC0_QCH__CLK_REQ, PPMU_D_DNC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_DNC1_QCH,PPMU_D_DNC1_QCH__QCH_EN, PPMU_D_DNC1_QCH__CLK_REQ, PPMU_D_DNC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_IPDNC_QCH,PPMU_D_IPDNC_QCH__QCH_EN, PPMU_D_IPDNC_QCH__CLK_REQ, PPMU_D_IPDNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_DNC_QCH,SLH_AXI_MI_P_DNC_QCH__QCH_EN, SLH_AXI_MI_P_DNC_QCH__CLK_REQ, SLH_AXI_MI_P_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_GNPU0_QCH,SLH_AXI_SI_LP_DNC_GNPU0_QCH__QCH_EN, SLH_AXI_SI_LP_DNC_GNPU0_QCH__CLK_REQ, SLH_AXI_SI_LP_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_SDMA_QCH,SLH_AXI_SI_LP_DNC_SDMA_QCH__QCH_EN, SLH_AXI_SI_LP_DNC_SDMA_QCH__CLK_REQ, SLH_AXI_SI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DNC_QCH,SYSREG_DNC_QCH__QCH_EN, SYSREG_DNC_QCH__CLK_REQ, SYSREG_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_PSP_QCH,LH_AXI_MI_ID_PSP_QCH__QCH_EN, LH_AXI_MI_ID_PSP_QCH__CLK_REQ, LH_AXI_MI_ID_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D_PSP_QCH,LH_AXI_SI_D_PSP_QCH__QCH_EN, LH_AXI_SI_D_PSP_QCH__CLK_REQ, LH_AXI_SI_D_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_PSP_NOCD_CPU_QCH,RSTNSYNC_CLK_PSP_NOCD_CPU_QCH__QCH_EN, RSTNSYNC_CLK_PSP_NOCD_CPU_QCH__CLK_REQ, RSTNSYNC_CLK_PSP_NOCD_CPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_SR_CLK_PSP_PUF_QCH,RSTNSYNC_SR_CLK_PSP_PUF_QCH__QCH_EN, RSTNSYNC_SR_CLK_PSP_PUF_QCH__CLK_REQ, RSTNSYNC_SR_CLK_PSP_PUF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_PSP_QCH_S0,S2MPU_S0_PMMU0_PSP_QCH_S0__QCH_EN, S2MPU_S0_PMMU0_PSP_QCH_S0__CLK_REQ, S2MPU_S0_PMMU0_PSP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PSP_QCH_S0,S2MPU_S0_PSP_QCH_S0__QCH_EN, S2MPU_S0_PSP_QCH_S0__CLK_REQ, S2MPU_S0_PSP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_BAAW,SS_PSP_QCH_BAAW__QCH_EN, SS_PSP_QCH_BAAW__CLK_REQ, SS_PSP_QCH_BAAW__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_CM35P,SS_PSP_QCH_CM35P__QCH_EN, SS_PSP_QCH_CM35P__CLK_REQ, SS_PSP_QCH_CM35P__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_DBG,SS_PSP_QCH_DBG__QCH_EN, SS_PSP_QCH_DBG__CLK_REQ, SS_PSP_QCH_DBG__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_FPU,SS_PSP_QCH_FPU__QCH_EN, SS_PSP_QCH_FPU__CLK_REQ, SS_PSP_QCH_FPU__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_LH_D,SS_PSP_QCH_LH_D__QCH_EN, SS_PSP_QCH_LH_D__CLK_REQ, SS_PSP_QCH_LH_D__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_LH_P,SS_PSP_QCH_LH_P__QCH_EN, SS_PSP_QCH_LH_P__CLK_REQ, SS_PSP_QCH_LH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_MB_AP,SS_PSP_QCH_MB_AP__QCH_EN, SS_PSP_QCH_MB_AP__CLK_REQ, SS_PSP_QCH_MB_AP__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_MB_CP,SS_PSP_QCH_MB_CP__QCH_EN, SS_PSP_QCH_MB_CP__CLK_REQ, SS_PSP_QCH_MB_CP__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_SC,SS_PSP_QCH_SC__QCH_EN, SS_PSP_QCH_SC__CLK_REQ, SS_PSP_QCH_SC__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_SYSREG,SS_PSP_QCH_SYSREG__QCH_EN, SS_PSP_QCH_SYSREG__CLK_REQ, SS_PSP_QCH_SYSREG__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_PSP_QCH,VGEN_LITE_PSP_QCH__QCH_EN, VGEN_LITE_PSP_QCH__CLK_REQ, VGEN_LITE_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_PSP_QCH,CMU_PSP_QCH__QCH_EN, CMU_PSP_QCH__CLK_REQ, CMU_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_PSP_QCH,D_TZPC_PSP_QCH__QCH_EN, D_TZPC_PSP_QCH__CLK_REQ, D_TZPC_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_PSP_QCH,LH_AXI_SI_IP_PSP_QCH__QCH_EN, LH_AXI_SI_IP_PSP_QCH__CLK_REQ, LH_AXI_SI_IP_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_PSP_QCH,PPMU_PSP_QCH__QCH_EN, PPMU_PSP_QCH__CLK_REQ, PPMU_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RTIC_QCH,RTIC_QCH__QCH_EN, RTIC_QCH__CLK_REQ, RTIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PSP_QCH,SLH_AXI_MI_P_PSP_QCH__QCH_EN, SLH_AXI_MI_P_PSP_QCH__CLK_REQ, SLH_AXI_MI_P_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PSP_BLK_QCH,SYSREG_PSP_BLK_QCH__QCH_EN, SYSREG_PSP_BLK_QCH__CLK_REQ, SYSREG_PSP_BLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_CSTAT_RGBP_QCH,LH_AST_MI_OTF_CSTAT_RGBP_QCH__QCH_EN, LH_AST_MI_OTF_CSTAT_RGBP_QCH__CLK_REQ, LH_AST_MI_OTF_CSTAT_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_YUVP_RGBP_QCH,LH_AST_MI_OTF_YUVP_RGBP_QCH__QCH_EN, LH_AST_MI_OTF_YUVP_RGBP_QCH__CLK_REQ, LH_AST_MI_OTF_YUVP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_RGBP_YUVP_QCH,LH_AST_SI_OTF_RGBP_YUVP_QCH__QCH_EN, LH_AST_SI_OTF_RGBP_YUVP_QCH__CLK_REQ, LH_AST_SI_OTF_RGBP_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID0_RGBP_QCH,LH_AXI_SI_ID0_RGBP_QCH__QCH_EN, LH_AXI_SI_ID0_RGBP_QCH__CLK_REQ, LH_AXI_SI_ID0_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID1_RGBP_QCH,LH_AXI_SI_ID1_RGBP_QCH__QCH_EN, LH_AXI_SI_ID1_RGBP_QCH__CLK_REQ, LH_AXI_SI_ID1_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID2_RGBP_QCH,LH_AXI_SI_ID2_RGBP_QCH__QCH_EN, LH_AXI_SI_ID2_RGBP_QCH__CLK_REQ, LH_AXI_SI_ID2_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID3_RGBP_QCH,LH_AXI_SI_ID3_RGBP_QCH__QCH_EN, LH_AXI_SI_ID3_RGBP_QCH__CLK_REQ, LH_AXI_SI_ID3_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCFP_QCH,MCFP_QCH__QCH_EN, MCFP_QCH__CLK_REQ, MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RGBP_QCH,RGBP_QCH__QCH_EN, RGBP_QCH__CLK_REQ, RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RGBP_QCH_VOTF0,RGBP_QCH_VOTF0__QCH_EN, RGBP_QCH_VOTF0__CLK_REQ, RGBP_QCH_VOTF0__IGNORE_FORCE_PM_EN),
        CLK_QCH(RGBP_QCH_VOTF1,RGBP_QCH_VOTF1__QCH_EN, RGBP_QCH_VOTF1__CLK_REQ, RGBP_QCH_VOTF1__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_RGBP_QCH_S0,SYSMMU_S0_PMMU0_RGBP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_RGBP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_RGBP_QCH_S0,SYSMMU_S0_PMMU1_RGBP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_RGBP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_RGBP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU2_RGBP_QCH_S0,SYSMMU_S0_PMMU2_RGBP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU2_RGBP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU2_RGBP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU3_RGBP_QCH_S0,SYSMMU_S0_PMMU3_RGBP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU3_RGBP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU3_RGBP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_RGBP_QCH_S0,SYSMMU_S0_RGBP_QCH_S0__QCH_EN, SYSMMU_S0_RGBP_QCH_S0__CLK_REQ, SYSMMU_S0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D0_RGBP_QCH,VGEN_LITE_D0_RGBP_QCH__QCH_EN, VGEN_LITE_D0_RGBP_QCH__CLK_REQ, VGEN_LITE_D0_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D1_RGBP_QCH,VGEN_LITE_D1_RGBP_QCH__QCH_EN, VGEN_LITE_D1_RGBP_QCH__CLK_REQ, VGEN_LITE_D1_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D2_RGBP_QCH,VGEN_LITE_D2_RGBP_QCH__QCH_EN, VGEN_LITE_D2_RGBP_QCH__CLK_REQ, VGEN_LITE_D2_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_G_RGBP_QCH,LH_AST_SI_G_RGBP_QCH__QCH_EN, LH_AST_SI_G_RGBP_QCH__CLK_REQ, LH_AST_SI_G_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID0_RGBP_QCH,LH_AXI_MI_ID0_RGBP_QCH__QCH_EN, LH_AXI_MI_ID0_RGBP_QCH__CLK_REQ, LH_AXI_MI_ID0_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID1_RGBP_QCH,LH_AXI_MI_ID1_RGBP_QCH__QCH_EN, LH_AXI_MI_ID1_RGBP_QCH__CLK_REQ, LH_AXI_MI_ID1_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID2_RGBP_QCH,LH_AXI_MI_ID2_RGBP_QCH__QCH_EN, LH_AXI_MI_ID2_RGBP_QCH__CLK_REQ, LH_AXI_MI_ID2_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID3_RGBP_QCH,LH_AXI_MI_ID3_RGBP_QCH__QCH_EN, LH_AXI_MI_ID3_RGBP_QCH__CLK_REQ, LH_AXI_MI_ID3_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD0_CSIS_RGBP_QCH,LH_AXI_MI_LD0_CSIS_RGBP_QCH__QCH_EN, LH_AXI_MI_LD0_CSIS_RGBP_QCH__CLK_REQ, LH_AXI_MI_LD0_CSIS_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD0_CSTAT_RGBP_QCH,LH_AXI_MI_LD0_CSTAT_RGBP_QCH__QCH_EN, LH_AXI_MI_LD0_CSTAT_RGBP_QCH__CLK_REQ, LH_AXI_MI_LD0_CSTAT_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD1_CSIS_RGBP_QCH,LH_AXI_MI_LD1_CSIS_RGBP_QCH__QCH_EN, LH_AXI_MI_LD1_CSIS_RGBP_QCH__CLK_REQ, LH_AXI_MI_LD1_CSIS_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD1_CSTAT_RGBP_QCH,LH_AXI_MI_LD1_CSTAT_RGBP_QCH__QCH_EN, LH_AXI_MI_LD1_CSTAT_RGBP_QCH__CLK_REQ, LH_AXI_MI_LD1_CSTAT_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_ICPU_RGBP_QCH,LH_AXI_MI_LD_ICPU_RGBP_QCH__QCH_EN, LH_AXI_MI_LD_ICPU_RGBP_QCH__CLK_REQ, LH_AXI_MI_LD_ICPU_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_YUVP_RGBP_QCH,LH_AXI_MI_LD_YUVP_RGBP_QCH__QCH_EN, LH_AXI_MI_LD_YUVP_RGBP_QCH__CLK_REQ, LH_AXI_MI_LD_YUVP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D0_RGBP_NOCL0_QCH,LH_TAXI_SI_D0_RGBP_NOCL0_QCH__QCH_EN, LH_TAXI_SI_D0_RGBP_NOCL0_QCH__CLK_REQ, LH_TAXI_SI_D0_RGBP_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D1_RGBP_NOCL0_QCH,LH_TAXI_SI_D1_RGBP_NOCL0_QCH__QCH_EN, LH_TAXI_SI_D1_RGBP_NOCL0_QCH__CLK_REQ, LH_TAXI_SI_D1_RGBP_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_RGBP_QCH,CMU_RGBP_QCH__QCH_EN, CMU_RGBP_QCH__CLK_REQ, CMU_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_RGBP_QCH,D_TZPC_RGBP_QCH__QCH_EN, D_TZPC_RGBP_QCH__CLK_REQ, D_TZPC_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_RGBP_QCH,ECU_RGBP_QCH__QCH_EN, ECU_RGBP_QCH__CLK_REQ, ECU_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_RGBP_QCH,PPMU_D0_RGBP_QCH__QCH_EN, PPMU_D0_RGBP_QCH__CLK_REQ, PPMU_D0_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_RGBP_QCH,PPMU_D1_RGBP_QCH__QCH_EN, PPMU_D1_RGBP_QCH__CLK_REQ, PPMU_D1_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_RGBP_QCH,PPMU_D2_RGBP_QCH__QCH_EN, PPMU_D2_RGBP_QCH__CLK_REQ, PPMU_D2_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D3_RGBP_QCH,PPMU_D3_RGBP_QCH__QCH_EN, PPMU_D3_RGBP_QCH__CLK_REQ, PPMU_D3_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_RGBP_QCH,SLH_AXI_MI_P_RGBP_QCH__QCH_EN, SLH_AXI_MI_P_RGBP_QCH__CLK_REQ, SLH_AXI_MI_P_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_RGBP_QCH,SYSREG_RGBP_QCH__QCH_EN, SYSREG_RGBP_QCH__CLK_REQ, SYSREG_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_CAM_QCH,TREX_D_CAM_QCH__QCH_EN, TREX_D_CAM_QCH__CLK_REQ, TREX_D_CAM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_PPMU_D0_CAM_QCH,TREX_PPMU_D0_CAM_QCH__QCH_EN, TREX_PPMU_D0_CAM_QCH__CLK_REQ, TREX_PPMU_D0_CAM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_PPMU_D1_CAM_QCH,TREX_PPMU_D1_CAM_QCH__QCH_EN, TREX_PPMU_D1_CAM_QCH__CLK_REQ, TREX_PPMU_D1_CAM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_G3D_QCH,CMU_G3D_QCH__QCH_EN, CMU_G3D_QCH__CLK_REQ, CMU_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_G3D_QCH,D_TZPC_G3D_QCH__QCH_EN, D_TZPC_G3D_QCH__CLK_REQ, D_TZPC_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_G3D_QCH,ECU_G3D_QCH__QCH_EN, ECU_G3D_QCH__CLK_REQ, ECU_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_G3D_QCH,LH_AXI_SI_IP_G3D_QCH__QCH_EN, LH_AXI_SI_IP_G3D_QCH__CLK_REQ, LH_AXI_SI_IP_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_G3D_NOCP_QCH,RSTNSYNC_CLK_G3D_NOCP_QCH__QCH_EN, RSTNSYNC_CLK_G3D_NOCP_QCH__CLK_REQ, RSTNSYNC_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_SR_CLK_G3D_NOCP_QCH,RSTNSYNC_SR_CLK_G3D_NOCP_QCH__QCH_EN, RSTNSYNC_SR_CLK_G3D_NOCP_QCH__CLK_REQ, RSTNSYNC_SR_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_G3D_QCH,SLH_AXI_MI_P_G3D_QCH__QCH_EN, SLH_AXI_MI_P_G3D_QCH__CLK_REQ, SLH_AXI_MI_P_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_G3D_QCH,SYSREG_G3D_QCH__QCH_EN, SYSREG_G3D_QCH__CLK_REQ, SYSREG_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_G3D_OSCCLK_QCH,RSTNSYNC_CLK_G3D_OSCCLK_QCH__QCH_EN, RSTNSYNC_CLK_G3D_OSCCLK_QCH__CLK_REQ, RSTNSYNC_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH,RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__QCH_EN, RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__CLK_REQ, RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASB_G3D_QCH_LH0,ASB_G3D_QCH_LH0__QCH_EN, ASB_G3D_QCH_LH0__CLK_REQ, ASB_G3D_QCH_LH0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASB_G3D_QCH_LH_P,ASB_G3D_QCH_LH_P__QCH_EN, ASB_G3D_QCH_LH_P__CLK_REQ, ASB_G3D_QCH_LH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_QCH_NOCD,RSTNSYNC_QCH_NOCD__QCH_EN, RSTNSYNC_QCH_NOCD__CLK_REQ, RSTNSYNC_QCH_NOCD__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_QCH_NOCP,RSTNSYNC_QCH_NOCP__QCH_EN, RSTNSYNC_QCH_NOCP__CLK_REQ, RSTNSYNC_QCH_NOCP__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_G3DCORE_QCH,CMU_G3DCORE_QCH__QCH_EN, CMU_G3DCORE_QCH__CLK_REQ, CMU_G3DCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_G3D_QCH_PCLK,HTU_G3D_QCH_PCLK__QCH_EN, HTU_G3D_QCH_PCLK__CLK_REQ, HTU_G3D_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_G3DCORE_NOCP_QCH,RSTNSYNC_CLK_G3DCORE_NOCP_QCH__QCH_EN, RSTNSYNC_CLK_G3DCORE_NOCP_QCH__CLK_REQ, RSTNSYNC_CLK_G3DCORE_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH,RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__QCH_EN, RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__CLK_REQ, RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH,RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__QCH_EN, RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ, RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH,RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__QCH_EN, RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ, RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_G3DCORE_PLL_G3D_QCH,RSTNSYNC_CLK_G3DCORE_PLL_G3D_QCH__QCH_EN, RSTNSYNC_CLK_G3DCORE_PLL_G3D_QCH__CLK_REQ, RSTNSYNC_CLK_G3DCORE_PLL_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_QCH,RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_QCH__QCH_EN, RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_QCH__CLK_REQ, RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_G3D_QCH_CLK,HTU_G3D_QCH_CLK__QCH_EN, HTU_G3D_QCH_CLK__CLK_REQ, HTU_G3D_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH,RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH__QCH_EN, RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH__CLK_REQ, RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SECJTAG_SM_QCH,SECJTAG_SM_QCH__QCH_EN, SECJTAG_SM_QCH__CLK_REQ, SECJTAG_SM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_G_CSSYS_CPUCL0_QCH,SLH_AXI_SI_G_CSSYS_CPUCL0_QCH__QCH_EN, SLH_AXI_SI_G_CSSYS_CPUCL0_QCH__CLK_REQ, SLH_AXI_SI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BPS_CPUCL0_QCH,BPS_CPUCL0_QCH__QCH_EN, BPS_CPUCL0_QCH__CLK_REQ, BPS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_DDC_CPUCL0_QCH,BUSIF_DDC_CPUCL0_QCH__QCH_EN, BUSIF_DDC_CPUCL0_QCH__CLK_REQ, BUSIF_DDC_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CFM_CPUCL0_QCH,CFM_CPUCL0_QCH__QCH_EN, CFM_CPUCL0_QCH__CLK_REQ, CFM_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CPUCL0_GLB_QCH,CMU_CPUCL0_GLB_QCH__QCH_EN, CMU_CPUCL0_GLB_QCH__CLK_REQ, CMU_CPUCL0_GLB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CPUCL0_QCH,D_TZPC_CPUCL0_QCH__QCH_EN, D_TZPC_CPUCL0_QCH__CLK_REQ, D_TZPC_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_CPUCL0_QCH,ECU_CPUCL0_QCH__QCH_EN, ECU_CPUCL0_QCH__CLK_REQ, ECU_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH,SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN, SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ, SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_CPUCL0_QCH,SLH_AXI_MI_P_CPUCL0_QCH__QCH_EN, SLH_AXI_MI_P_CPUCL0_QCH__CLK_REQ, SLH_AXI_MI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CPUCL0_QCH,SYSREG_CPUCL0_QCH__QCH_EN, SYSREG_CPUCL0_QCH__CLK_REQ, SYSREG_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CPUCL0_QCH,CMU_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL0_QCH_PCLK,HTU_CPUCL0_QCH_PCLK__QCH_EN, HTU_CPUCL0_QCH_PCLK__CLK_REQ, HTU_CPUCL0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL0_QCH_CLK,HTU_CPUCL0_QCH_CLK__QCH_EN, HTU_CPUCL0_QCH_CLK__CLK_REQ, HTU_CPUCL0_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL1_ATB_QCH,DDC_CPUCL1_ATB_QCH__QCH_EN, DDC_CPUCL1_ATB_QCH__CLK_REQ, DDC_CPUCL1_ATB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE,DDC_QCH_GCPM_CORE__QCH_EN, DDC_QCH_GCPM_CORE__CLK_REQ, DDC_QCH_GCPM_CORE__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CPUCL1_QCH,CMU_CPUCL1_QCH__QCH_EN, CMU_CPUCL1_QCH__CLK_REQ, CMU_CPUCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_QCH_PCLK,HTU_CPUCL1_QCH_PCLK__QCH_EN, HTU_CPUCL1_QCH_PCLK__CLK_REQ, HTU_CPUCL1_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_QCH_CLK,HTU_CPUCL1_QCH_CLK__QCH_EN, HTU_CPUCL1_QCH_CLK__CLK_REQ, HTU_CPUCL1_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_ATCLK,CLUSTER0_QCH_ATCLK__QCH_EN, CLUSTER0_QCH_ATCLK__CLK_REQ, CLUSTER0_QCH_ATCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_GIC,CLUSTER0_QCH_GIC__QCH_EN, CLUSTER0_QCH_GIC__CLK_REQ, CLUSTER0_QCH_GIC__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_PCLK,CLUSTER0_QCH_PCLK__QCH_EN, CLUSTER0_QCH_PCLK__CLK_REQ, CLUSTER0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_PDBGCLK,CLUSTER0_QCH_PDBGCLK__QCH_EN, CLUSTER0_QCH_PDBGCLK__CLK_REQ, CLUSTER0_QCH_PDBGCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_SCLK,CLUSTER0_QCH_SCLK__QCH_EN, CLUSTER0_QCH_SCLK__CLK_REQ, CLUSTER0_QCH_SCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DSU_QCH,CMU_DSU_QCH__QCH_EN, CMU_DSU_QCH__CLK_REQ, CMU_DSU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_DSU_QCH_PCLK,HTU_DSU_QCH_PCLK__QCH_EN, HTU_DSU_QCH_PCLK__CLK_REQ, HTU_DSU_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_CPUCL0_QCH,LH_AXI_SI_D0_CPUCL0_QCH__QCH_EN, LH_AXI_SI_D0_CPUCL0_QCH__CLK_REQ, LH_AXI_SI_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_CPUCL0_QCH,LH_AXI_SI_D1_CPUCL0_QCH__QCH_EN, LH_AXI_SI_D1_CPUCL0_QCH__CLK_REQ, LH_AXI_SI_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRET_CLUSTER0_0_QCH,PPC_INSTRRET_CLUSTER0_0_QCH__QCH_EN, PPC_INSTRRET_CLUSTER0_0_QCH__CLK_REQ, PPC_INSTRRET_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRET_CLUSTER0_1_QCH,PPC_INSTRRET_CLUSTER0_1_QCH__QCH_EN, PPC_INSTRRET_CLUSTER0_1_QCH__CLK_REQ, PPC_INSTRRET_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRUN_CLUSTER0_0_QCH,PPC_INSTRRUN_CLUSTER0_0_QCH__QCH_EN, PPC_INSTRRUN_CLUSTER0_0_QCH__CLK_REQ, PPC_INSTRRUN_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRUN_CLUSTER0_1_QCH,PPC_INSTRRUN_CLUSTER0_1_QCH__QCH_EN, PPC_INSTRRUN_CLUSTER0_1_QCH__CLK_REQ, PPC_INSTRRUN_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_DSU_QCH_CLK,HTU_DSU_QCH_CLK__QCH_EN, HTU_DSU_QCH_CLK__CLK_REQ, HTU_DSU_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(FG_QCH,FG_QCH__QCH_EN, FG_QCH__CLK_REQ, FG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_MFC_QCH,LH_AXI_SI_D1_MFC_QCH__QCH_EN, LH_AXI_SI_D1_MFC_QCH__CLK_REQ, LH_AXI_SI_D1_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_SR_CLK_FG_SW_RESET_QCH,RSTNSYNC_SR_CLK_FG_SW_RESET_QCH__QCH_EN, RSTNSYNC_SR_CLK_FG_SW_RESET_QCH__CLK_REQ, RSTNSYNC_SR_CLK_FG_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S1_MFC_QCH_S0,SYSMMU_S1_MFC_QCH_S0__QCH_EN, SYSMMU_S1_MFC_QCH_S0__CLK_REQ, SYSMMU_S1_MFC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S1_PMMU0_MFC_QCH_S0,SYSMMU_S1_PMMU0_MFC_QCH_S0__QCH_EN, SYSMMU_S1_PMMU0_MFC_QCH_S0__CLK_REQ, SYSMMU_S1_PMMU0_MFC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_FG_QCH,VGEN_LITE_D_FG_QCH__QCH_EN, VGEN_LITE_D_FG_QCH__CLK_REQ, VGEN_LITE_D_FG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_M2M_MFC_QCH,LH_AST_MI_OTF0_M2M_MFC_QCH__QCH_EN, LH_AST_MI_OTF0_M2M_MFC_QCH__CLK_REQ, LH_AST_MI_OTF0_M2M_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_M2M_MFC_QCH,LH_AST_MI_OTF1_M2M_MFC_QCH__QCH_EN, LH_AST_MI_OTF1_M2M_MFC_QCH__CLK_REQ, LH_AST_MI_OTF1_M2M_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_MFC_QCH,LH_AXI_SI_D0_MFC_QCH__QCH_EN, LH_AXI_SI_D0_MFC_QCH__CLK_REQ, LH_AXI_SI_D0_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MFC_QCH,MFC_QCH__QCH_EN, MFC_QCH__CLK_REQ, MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MFC_QCH_VOTF,MFC_QCH_VOTF__QCH_EN, MFC_QCH_VOTF__CLK_REQ, MFC_QCH_VOTF__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH,RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH__QCH_EN, RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH__CLK_REQ, RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH,RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH__QCH_EN, RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH__CLK_REQ, RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_MFC_QCH_S0,SYSMMU_S0_MFC_QCH_S0__QCH_EN, SYSMMU_S0_MFC_QCH_S0__CLK_REQ, SYSMMU_S0_MFC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_MFC_QCH_S0,SYSMMU_S0_PMMU0_MFC_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_MFC_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_MFC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_MFC_QCH,VGEN_LITE_D_MFC_QCH__QCH_EN, VGEN_LITE_D_MFC_QCH__CLK_REQ, VGEN_LITE_D_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MFC_QCH,CMU_MFC_QCH__QCH_EN, CMU_MFC_QCH__CLK_REQ, CMU_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MFC_QCH,D_TZPC_MFC_QCH__QCH_EN, D_TZPC_MFC_QCH__CLK_REQ, D_TZPC_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MFC_QCH,ECU_MFC_QCH__QCH_EN, ECU_MFC_QCH__CLK_REQ, ECU_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_MFC_QCH,PPMU_D0_MFC_QCH__QCH_EN, PPMU_D0_MFC_QCH__CLK_REQ, PPMU_D0_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_MFC_QCH,PPMU_D1_MFC_QCH__QCH_EN, PPMU_D1_MFC_QCH__CLK_REQ, PPMU_D1_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MFC_QCH,SLH_AXI_MI_P_MFC_QCH__QCH_EN, SLH_AXI_MI_P_MFC_QCH__CLK_REQ, SLH_AXI_MI_P_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MFC_QCH,SYSREG_MFC_QCH__QCH_EN, SYSREG_MFC_QCH__CLK_REQ, SYSREG_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_ID_PMMUSWALKER_CSTAT_QCH,LH_AST_MI_ID_PMMUSWALKER_CSTAT_QCH__QCH_EN, LH_AST_MI_ID_PMMUSWALKER_CSTAT_QCH__CLK_REQ, LH_AST_MI_ID_PMMUSWALKER_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_ID_SWALKERPMMU_CSTAT_QCH,LH_AST_SI_ID_SWALKERPMMU_CSTAT_QCH__QCH_EN, LH_AST_SI_ID_SWALKERPMMU_CSTAT_QCH__CLK_REQ, LH_AST_SI_ID_SWALKERPMMU_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_CSTAT_RGBP_QCH,LH_AST_SI_OTF_CSTAT_RGBP_QCH__QCH_EN, LH_AST_SI_OTF_CSTAT_RGBP_QCH__CLK_REQ, LH_AST_SI_OTF_CSTAT_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD1_CSTAT_RGBP_QCH,LH_AXI_SI_LD1_CSTAT_RGBP_QCH__QCH_EN, LH_AXI_SI_LD1_CSTAT_RGBP_QCH__CLK_REQ, LH_AXI_SI_LD1_CSTAT_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_BYRP_QCH,SIPU_BYRP_QCH__QCH_EN, SIPU_BYRP_QCH__CLK_REQ, SIPU_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_BYRP_QCH_VOTF1,SIPU_BYRP_QCH_VOTF1__QCH_EN, SIPU_BYRP_QCH_VOTF1__CLK_REQ, SIPU_BYRP_QCH_VOTF1__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_CSTAT_QCH_S0,SYSMMU_S0_CSTAT_QCH_S0__QCH_EN, SYSMMU_S0_CSTAT_QCH_S0__CLK_REQ, SYSMMU_S0_CSTAT_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_CSTAT_QCH_S0,SYSMMU_S0_PMMU1_CSTAT_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_CSTAT_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_CSTAT_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_BYRP_QCH,VGEN_LITE_D_BYRP_QCH__QCH_EN, VGEN_LITE_D_BYRP_QCH__CLK_REQ, VGEN_LITE_D_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_ID_SWALKERPMMU_CSTAT_QCH,LH_AST_MI_ID_SWALKERPMMU_CSTAT_QCH__QCH_EN, LH_AST_MI_ID_SWALKERPMMU_CSTAT_QCH__CLK_REQ, LH_AST_MI_ID_SWALKERPMMU_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_CSIS_CSTAT_QCH,LH_AST_MI_OTF0_CSIS_CSTAT_QCH__QCH_EN, LH_AST_MI_OTF0_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_MI_OTF0_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_CSIS_CSTAT_QCH,LH_AST_MI_OTF1_CSIS_CSTAT_QCH__QCH_EN, LH_AST_MI_OTF1_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_MI_OTF1_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF2_CSIS_CSTAT_QCH,LH_AST_MI_OTF2_CSIS_CSTAT_QCH__QCH_EN, LH_AST_MI_OTF2_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_MI_OTF2_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_ID_PMMUSWALKER_CSTAT_QCH,LH_AST_SI_ID_PMMUSWALKER_CSTAT_QCH__QCH_EN, LH_AST_SI_ID_PMMUSWALKER_CSTAT_QCH__CLK_REQ, LH_AST_SI_ID_PMMUSWALKER_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD0_CSTAT_RGBP_QCH,LH_AXI_SI_LD0_CSTAT_RGBP_QCH__QCH_EN, LH_AXI_SI_LD0_CSTAT_RGBP_QCH__CLK_REQ, LH_AXI_SI_LD0_CSTAT_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_CSTAT_QCH,SIPU_CSTAT_QCH__QCH_EN, SIPU_CSTAT_QCH__CLK_REQ, SIPU_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_CSTAT_QCH_C2DS,SIPU_CSTAT_QCH_C2DS__QCH_EN, SIPU_CSTAT_QCH_C2DS__CLK_REQ, SIPU_CSTAT_QCH_C2DS__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_CSTAT_QCH_C2RD,SIPU_CSTAT_QCH_C2RD__QCH_EN, SIPU_CSTAT_QCH_C2RD__CLK_REQ, SIPU_CSTAT_QCH_C2RD__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_CSTAT_QCH_S0,SYSMMU_S0_PMMU0_CSTAT_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_CSTAT_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_CSTAT_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_CSTAT0_QCH,VGEN_LITE_D_CSTAT0_QCH__QCH_EN, VGEN_LITE_D_CSTAT0_QCH__CLK_REQ, VGEN_LITE_D_CSTAT0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_CSTAT1_QCH,VGEN_LITE_D_CSTAT1_QCH__QCH_EN, VGEN_LITE_D_CSTAT1_QCH__CLK_REQ, VGEN_LITE_D_CSTAT1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CSTAT_QCH,CMU_CSTAT_QCH__QCH_EN, CMU_CSTAT_QCH__CLK_REQ, CMU_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CSTAT_QCH,D_TZPC_CSTAT_QCH__QCH_EN, D_TZPC_CSTAT_QCH__CLK_REQ, D_TZPC_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_CSTAT_QCH,PPMU_D0_CSTAT_QCH__QCH_EN, PPMU_D0_CSTAT_QCH__CLK_REQ, PPMU_D0_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_CSTAT_QCH,PPMU_D1_CSTAT_QCH__QCH_EN, PPMU_D1_CSTAT_QCH__CLK_REQ, PPMU_D1_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_CSTAT_QCH,SLH_AXI_MI_P_CSTAT_QCH__QCH_EN, SLH_AXI_MI_P_CSTAT_QCH__CLK_REQ, SLH_AXI_MI_P_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CSTAT_QCH,SYSREG_CSTAT_QCH__QCH_EN, SYSREG_CSTAT_QCH__CLK_REQ, SYSREG_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_RGBP_YUVP_QCH,LH_AST_MI_OTF_RGBP_YUVP_QCH__QCH_EN, LH_AST_MI_OTF_RGBP_YUVP_QCH__CLK_REQ, LH_AST_MI_OTF_RGBP_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_YUVP_RGBP_QCH,LH_AST_SI_OTF_YUVP_RGBP_QCH__QCH_EN, LH_AST_SI_OTF_YUVP_RGBP_QCH__CLK_REQ, LH_AST_SI_OTF_YUVP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_YUVP_RGBP_QCH,LH_AXI_SI_LD_YUVP_RGBP_QCH__QCH_EN, LH_AXI_SI_LD_YUVP_RGBP_QCH__CLK_REQ, LH_AXI_SI_LD_YUVP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCSC_QCH,MCSC_QCH__QCH_EN, MCSC_QCH__CLK_REQ, MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCSC_QCH_C2R,MCSC_QCH_C2R__QCH_EN, MCSC_QCH_C2R__CLK_REQ, MCSC_QCH_C2R__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCSC_QCH_C2W,MCSC_QCH_C2W__QCH_EN, MCSC_QCH_C2W__CLK_REQ, MCSC_QCH_C2W__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_YUVP_QCH_S0,SYSMMU_S0_PMMU0_YUVP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_YUVP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_YUVP_QCH_S0,SYSMMU_S0_YUVP_QCH_S0__QCH_EN, SYSMMU_S0_YUVP_QCH_S0__CLK_REQ, SYSMMU_S0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D0_YUVP_QCH,VGEN_LITE_D0_YUVP_QCH__QCH_EN, VGEN_LITE_D0_YUVP_QCH__CLK_REQ, VGEN_LITE_D0_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D1_YUVP_QCH,VGEN_LITE_D1_YUVP_QCH__QCH_EN, VGEN_LITE_D1_YUVP_QCH__CLK_REQ, VGEN_LITE_D1_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(YUVP_QCH,YUVP_QCH__QCH_EN, YUVP_QCH__CLK_REQ, YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(YUVP_QCH_VOTF0,YUVP_QCH_VOTF0__QCH_EN, YUVP_QCH_VOTF0__CLK_REQ, YUVP_QCH_VOTF0__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_YUVP_QCH,CMU_YUVP_QCH__QCH_EN, CMU_YUVP_QCH__CLK_REQ, CMU_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_YUVP_QCH,D_TZPC_YUVP_QCH__QCH_EN, D_TZPC_YUVP_QCH__CLK_REQ, D_TZPC_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_YUVP_QCH,PPMU_D_YUVP_QCH__QCH_EN, PPMU_D_YUVP_QCH__CLK_REQ, PPMU_D_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_YUVP_QCH,SLH_AXI_MI_P_YUVP_QCH__QCH_EN, SLH_AXI_MI_P_YUVP_QCH__CLK_REQ, SLH_AXI_MI_P_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_YUVP_QCH,SYSREG_YUVP_QCH__QCH_EN, SYSREG_YUVP_QCH__CLK_REQ, SYSREG_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_HSI_QCH,CMU_HSI_QCH__QCH_EN, CMU_HSI_QCH__CLK_REQ, CMU_HSI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_HSI_QCH,D_TZPC_HSI_QCH__QCH_EN, D_TZPC_HSI_QCH__CLK_REQ, D_TZPC_HSI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_HSI_QCH,ECU_HSI_QCH__QCH_EN, ECU_HSI_QCH__CLK_REQ, ECU_HSI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_HSI_UFS_QCH,GPIO_HSI_UFS_QCH__QCH_EN, GPIO_HSI_UFS_QCH__CLK_REQ, GPIO_HSI_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D_HSI_QCH,LH_AXI_SI_D_HSI_QCH__QCH_EN, LH_AXI_SI_D_HSI_QCH__CLK_REQ, LH_AXI_SI_D_HSI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_HSI_QCH,PPMU_D_HSI_QCH__QCH_EN, PPMU_D_HSI_QCH__CLK_REQ, PPMU_D_HSI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_HSI_QCH_S0,S2MPU_S0_HSI_QCH_S0__QCH_EN, S2MPU_S0_HSI_QCH_S0__CLK_REQ, S2MPU_S0_HSI_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_HSI_QCH_S0,S2MPU_S0_PMMU0_HSI_QCH_S0__QCH_EN, S2MPU_S0_PMMU0_HSI_QCH_S0__CLK_REQ, S2MPU_S0_PMMU0_HSI_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_HSI_QCH,SLH_AXI_MI_P_HSI_QCH__QCH_EN, SLH_AXI_MI_P_HSI_QCH__CLK_REQ, SLH_AXI_MI_P_HSI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_HSI_QCH,SPC_HSI_QCH__QCH_EN, SPC_HSI_QCH__CLK_REQ, SPC_HSI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_HSI_QCH,SYSREG_HSI_QCH__QCH_EN, SYSREG_HSI_QCH__CLK_REQ, SYSREG_HSI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(UFS_EMBD_QCH,UFS_EMBD_QCH__QCH_EN, UFS_EMBD_QCH__CLK_REQ, UFS_EMBD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(UFS_EMBD_QCH_FMP,UFS_EMBD_QCH_FMP__QCH_EN, UFS_EMBD_QCH_FMP__CLK_REQ, UFS_EMBD_QCH_FMP__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_HSI_QCH,VGEN_LITE_HSI_QCH__QCH_EN, VGEN_LITE_HSI_QCH__CLK_REQ, VGEN_LITE_HSI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_L_QCH,GDC_L_QCH__QCH_EN, GDC_L_QCH__CLK_REQ, GDC_L_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_O_QCH,GDC_O_QCH__QCH_EN, GDC_O_QCH__CLK_REQ, GDC_O_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_ID_LM_M2M_QCH,LH_AST_MI_ID_LM_M2M_QCH__QCH_EN, LH_AST_MI_ID_LM_M2M_QCH__CLK_REQ, LH_AST_MI_ID_LM_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_ID_ML_M2M_QCH,LH_AST_SI_ID_ML_M2M_QCH__QCH_EN, LH_AST_SI_ID_ML_M2M_QCH__CLK_REQ, LH_AST_SI_ID_ML_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_M2M_MFC_QCH,LH_AST_SI_OTF0_M2M_MFC_QCH__QCH_EN, LH_AST_SI_OTF0_M2M_MFC_QCH__CLK_REQ, LH_AST_SI_OTF0_M2M_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_M2M_MFC_QCH,LH_AST_SI_OTF1_M2M_MFC_QCH__QCH_EN, LH_AST_SI_OTF1_M2M_MFC_QCH__CLK_REQ, LH_AST_SI_OTF1_M2M_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_M2M_QCH,LH_AXI_SI_D1_M2M_QCH__QCH_EN, LH_AXI_SI_D1_M2M_QCH__CLK_REQ, LH_AXI_SI_D1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_GDCL0_M2M_QCH,LH_AXI_SI_ID_GDCL0_M2M_QCH__QCH_EN, LH_AXI_SI_ID_GDCL0_M2M_QCH__CLK_REQ, LH_AXI_SI_ID_GDCL0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_GDCL1_M2M_QCH,LH_AXI_SI_ID_GDCL1_M2M_QCH__QCH_EN, LH_AXI_SI_ID_GDCL1_M2M_QCH__CLK_REQ, LH_AXI_SI_ID_GDCL1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LME_QCH,LME_QCH__QCH_EN, LME_QCH__CLK_REQ, LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_M2M_QCH_S0,SYSMMU_S0_M2M_QCH_S0__QCH_EN, SYSMMU_S0_M2M_QCH_S0__CLK_REQ, SYSMMU_S0_M2M_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_M2M_QCH_S0,SYSMMU_S0_PMMU1_M2M_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_M2M_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_M2M_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D1_M2M_QCH,VGEN_LITE_D1_M2M_QCH__QCH_EN, VGEN_LITE_D1_M2M_QCH__CLK_REQ, VGEN_LITE_D1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D2_M2M_QCH,VGEN_LITE_D2_M2M_QCH__QCH_EN, VGEN_LITE_D2_M2M_QCH__CLK_REQ, VGEN_LITE_D2_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(JPEG_QCH,JPEG_QCH__QCH_EN, JPEG_QCH__CLK_REQ, JPEG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_JPEG_M2M_QCH,LH_AXI_SI_ID_JPEG_M2M_QCH__QCH_EN, LH_AXI_SI_ID_JPEG_M2M_QCH__CLK_REQ, LH_AXI_SI_ID_JPEG_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_ID_ML_M2M_QCH,LH_AST_MI_ID_ML_M2M_QCH__QCH_EN, LH_AST_MI_ID_ML_M2M_QCH__CLK_REQ, LH_AST_MI_ID_ML_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_ID_LM_M2M_QCH,LH_AST_SI_ID_LM_M2M_QCH__QCH_EN, LH_AST_SI_ID_LM_M2M_QCH__CLK_REQ, LH_AST_SI_ID_LM_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_GDCL0_M2M_QCH,LH_AXI_MI_ID_GDCL0_M2M_QCH__QCH_EN, LH_AXI_MI_ID_GDCL0_M2M_QCH__CLK_REQ, LH_AXI_MI_ID_GDCL0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_GDCL1_M2M_QCH,LH_AXI_MI_ID_GDCL1_M2M_QCH__QCH_EN, LH_AXI_MI_ID_GDCL1_M2M_QCH__CLK_REQ, LH_AXI_MI_ID_GDCL1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_JPEG_M2M_QCH,LH_AXI_MI_ID_JPEG_M2M_QCH__QCH_EN, LH_AXI_MI_ID_JPEG_M2M_QCH__CLK_REQ, LH_AXI_MI_ID_JPEG_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_M2M_QCH,LH_AXI_SI_D0_M2M_QCH__QCH_EN, LH_AXI_SI_D0_M2M_QCH__CLK_REQ, LH_AXI_SI_D0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(M2M_QCH_S1,M2M_QCH_S1__QCH_EN, M2M_QCH_S1__CLK_REQ, M2M_QCH_S1__IGNORE_FORCE_PM_EN),
        CLK_QCH(M2M_QCH_S2,M2M_QCH_S2__QCH_EN, M2M_QCH_S2__CLK_REQ, M2M_QCH_S2__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_M2M_QCH_S0,SYSMMU_S0_PMMU0_M2M_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_M2M_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_M2M_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D0_M2M_QCH,VGEN_LITE_D0_M2M_QCH__QCH_EN, VGEN_LITE_D0_M2M_QCH__CLK_REQ, VGEN_LITE_D0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_M2M_QCH,CMU_M2M_QCH__QCH_EN, CMU_M2M_QCH__CLK_REQ, CMU_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_M2M_QCH,D_TZPC_M2M_QCH__QCH_EN, D_TZPC_M2M_QCH__CLK_REQ, D_TZPC_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_M2M_QCH,PPMU_D0_M2M_QCH__QCH_EN, PPMU_D0_M2M_QCH__CLK_REQ, PPMU_D0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_M2M_QCH,PPMU_D1_M2M_QCH__QCH_EN, PPMU_D1_M2M_QCH__CLK_REQ, PPMU_D1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_M2M_QCH,SLH_AXI_MI_P_M2M_QCH__QCH_EN, SLH_AXI_MI_P_M2M_QCH__CLK_REQ, SLH_AXI_MI_P_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_M2M_QCH,SYSREG_M2M_QCH__QCH_EN, SYSREG_M2M_QCH__CLK_REQ, SYSREG_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MMC_CARD_QCH,MMC_CARD_QCH__QCH_EN, MMC_CARD_QCH__CLK_REQ, MMC_CARD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_PERIC_QCH,CMU_PERIC_QCH__QCH_EN, CMU_PERIC_QCH__CLK_REQ, CMU_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_PERIC_QCH,D_TZPC_PERIC_QCH__QCH_EN, D_TZPC_PERIC_QCH__CLK_REQ, D_TZPC_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_PERIC_QCH_GPIO,GPIO_PERIC_QCH_GPIO__QCH_EN, GPIO_PERIC_QCH_GPIO__CLK_REQ, GPIO_PERIC_QCH_GPIO__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_PERICMMC_QCH_GPIO,GPIO_PERICMMC_QCH_GPIO__QCH_EN, GPIO_PERICMMC_QCH_GPIO__CLK_REQ, GPIO_PERICMMC_QCH_GPIO__IGNORE_FORCE_PM_EN),
        CLK_QCH(PDMA_PERIC_QCH,PDMA_PERIC_QCH__QCH_EN, PDMA_PERIC_QCH__CLK_REQ, PDMA_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_PERIC_QCH,PPMU_D_PERIC_QCH__QCH_EN, PPMU_D_PERIC_QCH__CLK_REQ, PPMU_D_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_D_PDMA_QCH,QE_D_PDMA_QCH__QCH_EN, QE_D_PDMA_QCH__CLK_REQ, QE_D_PDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_D_SPDMA_QCH,QE_D_SPDMA_QCH__QCH_EN, QE_D_SPDMA_QCH__CLK_REQ, QE_D_SPDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PERIC_QCH_S0,S2MPU_S0_PERIC_QCH_S0__QCH_EN, S2MPU_S0_PERIC_QCH_S0__CLK_REQ, S2MPU_S0_PERIC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_PERIC_QCH_S0,S2MPU_S0_PMMU0_PERIC_QCH_S0__QCH_EN, S2MPU_S0_PMMU0_PERIC_QCH_S0__CLK_REQ, S2MPU_S0_PMMU0_PERIC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_CSIS_PERIC_QCH,SLH_AXI_MI_LP_CSIS_PERIC_QCH__QCH_EN, SLH_AXI_MI_LP_CSIS_PERIC_QCH__CLK_REQ, SLH_AXI_MI_LP_CSIS_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PERIC_QCH,SLH_AXI_MI_P_PERIC_QCH__QCH_EN, SLH_AXI_MI_P_PERIC_QCH__CLK_REQ, SLH_AXI_MI_P_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_D_PERIC_QCH,SLH_AXI_SI_D_PERIC_QCH__QCH_EN, SLH_AXI_SI_D_PERIC_QCH__CLK_REQ, SLH_AXI_SI_D_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_PERIC_QCH,SPC_PERIC_QCH__QCH_EN, SPC_PERIC_QCH__CLK_REQ, SPC_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPDMA_PERIC_QCH,SPDMA_PERIC_QCH__QCH_EN, SPDMA_PERIC_QCH__CLK_REQ, SPDMA_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PERIC_QCH,SYSREG_PERIC_QCH__QCH_EN, SYSREG_PERIC_QCH__CLK_REQ, SYSREG_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(UART_DBG_QCH,UART_DBG_QCH__QCH_EN, UART_DBG_QCH__CLK_REQ, UART_DBG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI00_I2C_QCH,USI00_I2C_QCH__QCH_EN, USI00_I2C_QCH__CLK_REQ, USI00_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI00_USI_QCH,USI00_USI_QCH__QCH_EN, USI00_USI_QCH__CLK_REQ, USI00_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI01_I2C_QCH,USI01_I2C_QCH__QCH_EN, USI01_I2C_QCH__CLK_REQ, USI01_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI01_USI_QCH,USI01_USI_QCH__QCH_EN, USI01_USI_QCH__CLK_REQ, USI01_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI02_I2C_QCH,USI02_I2C_QCH__QCH_EN, USI02_I2C_QCH__CLK_REQ, USI02_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI02_USI_QCH,USI02_USI_QCH__QCH_EN, USI02_USI_QCH__CLK_REQ, USI02_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI03_I2C_QCH,USI03_I2C_QCH__QCH_EN, USI03_I2C_QCH__CLK_REQ, USI03_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI03_USI_QCH,USI03_USI_QCH__QCH_EN, USI03_USI_QCH__CLK_REQ, USI03_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI04_I2C_QCH,USI04_I2C_QCH__QCH_EN, USI04_I2C_QCH__CLK_REQ, USI04_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI04_USI_QCH,USI04_USI_QCH__QCH_EN, USI04_USI_QCH__CLK_REQ, USI04_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI05_I2C_QCH,USI05_I2C_QCH__QCH_EN, USI05_I2C_QCH__CLK_REQ, USI05_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI09_USI_OIS_QCH,USI09_USI_OIS_QCH__QCH_EN, USI09_USI_OIS_QCH__CLK_REQ, USI09_USI_OIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI10_USI_OIS_QCH,USI10_USI_OIS_QCH__QCH_EN, USI10_USI_OIS_QCH__CLK_REQ, USI10_USI_OIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D_PDMA_QCH,VGEN_D_PDMA_QCH__QCH_EN, VGEN_D_PDMA_QCH__CLK_REQ, VGEN_D_PDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D_SPDMA_QCH,VGEN_D_SPDMA_QCH__QCH_EN, VGEN_D_SPDMA_QCH__CLK_REQ, VGEN_D_SPDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_PERIC_QCH,VGEN_LITE_D_PERIC_QCH__QCH_EN, VGEN_LITE_D_PERIC_QCH__CLK_REQ, VGEN_LITE_D_PERIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C00_OIS_QCH_P,I3C00_OIS_QCH_P__QCH_EN, I3C00_OIS_QCH_P__CLK_REQ, I3C00_OIS_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C00_OIS_QCH_S,I3C00_OIS_QCH_S__QCH_EN, I3C00_OIS_QCH_S__CLK_REQ, I3C00_OIS_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(GIC_QCH,GIC_QCH__QCH_EN, GIC_QCH__CLK_REQ, GIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_GIC_PERIS_QCH,LH_AXI_MI_IP_GIC_PERIS_QCH__QCH_EN, LH_AXI_MI_IP_GIC_PERIS_QCH__CLK_REQ, LH_AXI_MI_IP_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_PERIS_QCH,CMU_PERIS_QCH__QCH_EN, CMU_PERIS_QCH__CLK_REQ, CMU_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_PERIS_QCH,D_TZPC_PERIS_QCH__QCH_EN, D_TZPC_PERIS_QCH__CLK_REQ, D_TZPC_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_GIC_PERIS_QCH,LH_AXI_SI_IP_GIC_PERIS_QCH__QCH_EN, LH_AXI_SI_IP_GIC_PERIS_QCH__CLK_REQ, LH_AXI_SI_IP_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PWM_QCH,PWM_QCH__QCH_EN, PWM_QCH__CLK_REQ, PWM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PERIS_QCH,SLH_AXI_MI_P_PERIS_QCH__QCH_EN, SLH_AXI_MI_P_PERIS_QCH__CLK_REQ, SLH_AXI_MI_P_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_PERIS_QCH,SPC_PERIS_QCH__QCH_EN, SPC_PERIS_QCH__CLK_REQ, SPC_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PERIS_QCH,SYSREG_PERIS_QCH__QCH_EN, SYSREG_PERIS_QCH__CLK_REQ, SYSREG_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TMU_QCH,TMU_QCH__QCH_EN, TMU_QCH__CLK_REQ, TMU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT0_QCH,WDT0_QCH__QCH_EN, WDT0_QCH__CLK_REQ, WDT0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT1_QCH,WDT1_QCH__QCH_EN, WDT1_QCH__CLK_REQ, WDT1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(OTP_CON_TOP_QCH,OTP_CON_TOP_QCH__QCH_EN, OTP_CON_TOP_QCH__CLK_REQ, OTP_CON_TOP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CNT,ABOX_QCH_CNT__QCH_EN, ABOX_QCH_CNT__CLK_REQ, ABOX_QCH_CNT__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CPU0,ABOX_QCH_CPU0__QCH_EN, ABOX_QCH_CPU0__CLK_REQ, ABOX_QCH_CPU0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CPU1,ABOX_QCH_CPU1__QCH_EN, ABOX_QCH_CPU1__CLK_REQ, ABOX_QCH_CPU1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CPU2,ABOX_QCH_CPU2__QCH_EN, ABOX_QCH_CPU2__CLK_REQ, ABOX_QCH_CPU2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_L2,ABOX_QCH_L2__QCH_EN, ABOX_QCH_L2__CLK_REQ, ABOX_QCH_L2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_NEON0,ABOX_QCH_NEON0__QCH_EN, ABOX_QCH_NEON0__CLK_REQ, ABOX_QCH_NEON0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_NEON1,ABOX_QCH_NEON1__QCH_EN, ABOX_QCH_NEON1__CLK_REQ, ABOX_QCH_NEON1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_NEON2,ABOX_QCH_NEON2__QCH_EN, ABOX_QCH_NEON2__CLK_REQ, ABOX_QCH_NEON2__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH,RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__QCH_EN, RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__CLK_REQ, RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH,RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__QCH_EN, RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__CLK_REQ, RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH,RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__QCH_EN, RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__CLK_REQ, RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CCLK_ASB,ABOX_QCH_CCLK_ASB__QCH_EN, ABOX_QCH_CCLK_ASB__CLK_REQ, ABOX_QCH_CCLK_ASB__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CCLK_ACP,ABOX_QCH_CCLK_ACP__QCH_EN, ABOX_QCH_CCLK_ACP__CLK_REQ, ABOX_QCH_CCLK_ACP__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__QCH_EN, RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__CLK_REQ, RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK_DSIF,ABOX_QCH_BCLK_DSIF__QCH_EN, ABOX_QCH_BCLK_DSIF__CLK_REQ, ABOX_QCH_BCLK_DSIF__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_ACLK,ABOX_QCH_ACLK__QCH_EN, ABOX_QCH_ACLK__CLK_REQ, ABOX_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_ACLK_ACP,ABOX_QCH_ACLK_ACP__QCH_EN, ABOX_QCH_ACLK_ACP__CLK_REQ, ABOX_QCH_ACLK_ACP__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_ACLK_ASB,ABOX_QCH_ACLK_ASB__QCH_EN, ABOX_QCH_ACLK_ASB__CLK_REQ, ABOX_QCH_ACLK_ASB__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_C2A0,ABOX_QCH_C2A0__QCH_EN, ABOX_QCH_C2A0__CLK_REQ, ABOX_QCH_C2A0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_C2A1,ABOX_QCH_C2A1__QCH_EN, ABOX_QCH_C2A1__CLK_REQ, ABOX_QCH_C2A1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_XCLK,ABOX_QCH_XCLK__QCH_EN, ABOX_QCH_XCLK__CLK_REQ, ABOX_QCH_XCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_AUD_QCH,CMU_AUD_QCH__QCH_EN, CMU_AUD_QCH__CLK_REQ, CMU_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_AUD0_QCH_PCLK,DMIC_AUD0_QCH_PCLK__QCH_EN, DMIC_AUD0_QCH_PCLK__CLK_REQ, DMIC_AUD0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_AUD1_QCH_PCLK,DMIC_AUD1_QCH_PCLK__QCH_EN, DMIC_AUD1_QCH_PCLK__CLK_REQ, DMIC_AUD1_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_PERIASB_AUD_QCH,LH_AXI_MI_IP_PERIASB_AUD_QCH__QCH_EN, LH_AXI_MI_IP_PERIASB_AUD_QCH__CLK_REQ, LH_AXI_MI_IP_PERIASB_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D_AUD_QCH,LH_AXI_SI_D_AUD_QCH__QCH_EN, LH_AXI_SI_D_AUD_QCH__CLK_REQ, LH_AXI_SI_D_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AUD0_QCH,MAILBOX_AUD0_QCH__QCH_EN, MAILBOX_AUD0_QCH__CLK_REQ, MAILBOX_AUD0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AUD1_QCH,MAILBOX_AUD1_QCH__QCH_EN, MAILBOX_AUD1_QCH__CLK_REQ, MAILBOX_AUD1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_AUD_QCH,PPMU_D_AUD_QCH__QCH_EN, PPMU_D_AUD_QCH__CLK_REQ, PPMU_D_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_AUD_QCH_ACLK,SERIAL_LIF_AUD_QCH_ACLK__QCH_EN, SERIAL_LIF_AUD_QCH_ACLK__CLK_REQ, SERIAL_LIF_AUD_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_AUD_QCH_PCLK,SERIAL_LIF_AUD_QCH_PCLK__QCH_EN, SERIAL_LIF_AUD_QCH_PCLK__CLK_REQ, SERIAL_LIF_AUD_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_AUD_QCH_S0,SYSMMU_S0_AUD_QCH_S0__QCH_EN, SYSMMU_S0_AUD_QCH_S0__CLK_REQ, SYSMMU_S0_AUD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_AUD_QCH_S0,SYSMMU_S0_PMMU0_AUD_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_AUD_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_AUD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_AUD_QCH,SYSREG_AUD_QCH__QCH_EN, SYSREG_AUD_QCH__CLK_REQ, SYSREG_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_AUD_QCH,VGEN_LITE_D_AUD_QCH__QCH_EN, VGEN_LITE_D_AUD_QCH__CLK_REQ, VGEN_LITE_D_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_AUD_QCH,WDT_AUD_QCH__QCH_EN, WDT_AUD_QCH__CLK_REQ, WDT_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_AUD_QCH,D_TZPC_AUD_QCH__QCH_EN, D_TZPC_AUD_QCH__CLK_REQ, D_TZPC_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_AUD_QCH,ECU_AUD_QCH__QCH_EN, ECU_AUD_QCH__CLK_REQ, ECU_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_PERIASB_AUD_QCH,LH_AXI_SI_IP_PERIASB_AUD_QCH__QCH_EN, LH_AXI_SI_IP_PERIASB_AUD_QCH__CLK_REQ, LH_AXI_SI_IP_PERIASB_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_AUD_QCH,SLH_AXI_MI_P_AUD_QCH__QCH_EN, SLH_AXI_MI_P_AUD_QCH__CLK_REQ, SLH_AXI_MI_P_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_PCMC_CLK,ABOX_QCH_PCMC_CLK__QCH_EN, ABOX_QCH_PCMC_CLK__CLK_REQ, ABOX_QCH_PCMC_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_AUD_QCH_BCLK,SERIAL_LIF_AUD_QCH_BCLK__QCH_EN, SERIAL_LIF_AUD_QCH_BCLK__CLK_REQ, SERIAL_LIF_AUD_QCH_BCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_AUD_QCH_CCLK,SERIAL_LIF_AUD_QCH_CCLK__QCH_EN, SERIAL_LIF_AUD_QCH_CCLK__CLK_REQ, SERIAL_LIF_AUD_QCH_CCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK0,ABOX_QCH_BCLK0__QCH_EN, ABOX_QCH_BCLK0__CLK_REQ, ABOX_QCH_BCLK0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK1,ABOX_QCH_BCLK1__QCH_EN, ABOX_QCH_BCLK1__CLK_REQ, ABOX_QCH_BCLK1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK2,ABOX_QCH_BCLK2__QCH_EN, ABOX_QCH_BCLK2__CLK_REQ, ABOX_QCH_BCLK2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK3,ABOX_QCH_BCLK3__QCH_EN, ABOX_QCH_BCLK3__CLK_REQ, ABOX_QCH_BCLK3__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK4,ABOX_QCH_BCLK4__QCH_EN, ABOX_QCH_BCLK4__CLK_REQ, ABOX_QCH_BCLK4__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK5,ABOX_QCH_BCLK5__QCH_EN, ABOX_QCH_BCLK5__CLK_REQ, ABOX_QCH_BCLK5__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK6,ABOX_QCH_BCLK6__QCH_EN, ABOX_QCH_BCLK6__CLK_REQ, ABOX_QCH_BCLK6__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_USB_QCH,CMU_USB_QCH__QCH_EN, CMU_USB_QCH__CLK_REQ, CMU_USB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_USB_QCH,D_TZPC_USB_QCH__QCH_EN, D_TZPC_USB_QCH__CLK_REQ, D_TZPC_USB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D_USB_QCH,LH_AXI_SI_D_USB_QCH__QCH_EN, LH_AXI_SI_D_USB_QCH__CLK_REQ, LH_AXI_SI_D_USB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_USB_QCH,PPMU_USB_QCH__QCH_EN, PPMU_USB_QCH__CLK_REQ, PPMU_USB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_USB_QCH_S0,S2MPU_S0_PMMU0_USB_QCH_S0__QCH_EN, S2MPU_S0_PMMU0_USB_QCH_S0__CLK_REQ, S2MPU_S0_PMMU0_USB_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_USB_QCH_S0,S2MPU_S0_USB_QCH_S0__QCH_EN, S2MPU_S0_USB_QCH_S0__CLK_REQ, S2MPU_S0_USB_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_USB_QCH,SLH_AXI_MI_P_USB_QCH__QCH_EN, SLH_AXI_MI_P_USB_QCH__CLK_REQ, SLH_AXI_MI_P_USB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_USB_QCH,SPC_USB_QCH__QCH_EN, SPC_USB_QCH__CLK_REQ, SPC_USB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_USB_QCH,SYSREG_USB_QCH__QCH_EN, SYSREG_USB_QCH__CLK_REQ, SYSREG_USB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB20DRD_TOP_QCH_S_EUSBCTL,USB20DRD_TOP_QCH_S_EUSBCTL__QCH_EN, USB20DRD_TOP_QCH_S_EUSBCTL__CLK_REQ, USB20DRD_TOP_QCH_S_EUSBCTL__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB20DRD_TOP_QCH_S_SUBCTRL,USB20DRD_TOP_QCH_S_SUBCTRL__QCH_EN, USB20DRD_TOP_QCH_S_SUBCTRL__CLK_REQ, USB20DRD_TOP_QCH_S_SUBCTRL__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_USB_QCH,VGEN_LITE_USB_QCH__QCH_EN, VGEN_LITE_USB_QCH__CLK_REQ, VGEN_LITE_USB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB20DRD_TOP_QCH_S_EUSBPHY,USB20DRD_TOP_QCH_S_EUSBPHY__QCH_EN, USB20DRD_TOP_QCH_S_EUSBPHY__CLK_REQ, USB20DRD_TOP_QCH_S_EUSBPHY__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB20DRD_TOP_QCH_S_LINK,USB20DRD_TOP_QCH_S_LINK__QCH_EN, USB20DRD_TOP_QCH_S_LINK__CLK_REQ, USB20DRD_TOP_QCH_S_LINK__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_CPU0,ICPU_QCH_CPU0__QCH_EN, ICPU_QCH_CPU0__CLK_REQ, ICPU_QCH_CPU0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_CPU_SI,ICPU_QCH_CPU_SI__QCH_EN, ICPU_QCH_CPU_SI__CLK_REQ, ICPU_QCH_CPU_SI__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_L2,ICPU_QCH_L2__QCH_EN, ICPU_QCH_L2__CLK_REQ, ICPU_QCH_L2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_NEON,ICPU_QCH_NEON__QCH_EN, ICPU_QCH_NEON__CLK_REQ, ICPU_QCH_NEON__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_ICPU_CORE_QCH,RSTNSYNC_CLK_ICPU_CORE_QCH__QCH_EN, RSTNSYNC_CLK_ICPU_CORE_QCH__CLK_REQ, RSTNSYNC_CLK_ICPU_CORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_ICPU_CPUPO_QCH,RSTNSYNC_CLK_ICPU_CPUPO_QCH__QCH_EN, RSTNSYNC_CLK_ICPU_CPUPO_QCH__CLK_REQ, RSTNSYNC_CLK_ICPU_CPUPO_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTNSYNC_CLK_ICPU_CPU_DBG_QCH,RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__QCH_EN, RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__CLK_REQ, RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_PERI,ICPU_QCH_PERI__QCH_EN, ICPU_QCH_PERI__CLK_REQ, ICPU_QCH_PERI__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_PERI_MI,ICPU_QCH_PERI_MI__QCH_EN, ICPU_QCH_PERI_MI__CLK_REQ, ICPU_QCH_PERI_MI__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_ICPU_QCH,LH_AXI_MI_IP_ICPU_QCH__QCH_EN, LH_AXI_MI_IP_ICPU_QCH__CLK_REQ, LH_AXI_MI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_ICPU_RGBP_QCH,LH_AXI_SI_LD_ICPU_RGBP_QCH__QCH_EN, LH_AXI_SI_LD_ICPU_RGBP_QCH__CLK_REQ, LH_AXI_SI_LD_ICPU_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_ICPU_QCH_S0,SYSMMU_S0_ICPU_QCH_S0__QCH_EN, SYSMMU_S0_ICPU_QCH_S0__CLK_REQ, SYSMMU_S0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_ICPU_QCH_S0,SYSMMU_S0_PMMU0_ICPU_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_ICPU_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_ICPU_QCH,VGEN_LITE_ICPU_QCH__QCH_EN, VGEN_LITE_ICPU_QCH__CLK_REQ, VGEN_LITE_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_ICPU_QCH,CMU_ICPU_QCH__QCH_EN, CMU_ICPU_QCH__CLK_REQ, CMU_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_ICPU_QCH,D_TZPC_ICPU_QCH__QCH_EN, D_TZPC_ICPU_QCH__CLK_REQ, D_TZPC_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_ICPU_QCH,LH_AXI_SI_IP_ICPU_QCH__QCH_EN, LH_AXI_SI_IP_ICPU_QCH__CLK_REQ, LH_AXI_SI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_ICPU_QCH,PPMU_D_ICPU_QCH__QCH_EN, PPMU_D_ICPU_QCH__CLK_REQ, PPMU_D_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_ICPU_QCH,SLH_AXI_MI_P_ICPU_QCH__QCH_EN, SLH_AXI_MI_P_ICPU_QCH__CLK_REQ, SLH_AXI_MI_P_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_ICPU_QCH,SYSREG_ICPU_QCH__QCH_EN, SYSREG_ICPU_QCH__CLK_REQ, SYSREG_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_USI_QCH,CMU_USI_QCH__QCH_EN, CMU_USI_QCH__CLK_REQ, CMU_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_USI_QCH,D_TZPC_USI_QCH__QCH_EN, D_TZPC_USI_QCH__CLK_REQ, D_TZPC_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_USI_QCH_GPIO,GPIO_USI_QCH_GPIO__QCH_EN, GPIO_USI_QCH_GPIO__CLK_REQ, GPIO_USI_QCH_GPIO__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_USI_QCH,SLH_AXI_MI_P_USI_QCH__QCH_EN, SLH_AXI_MI_P_USI_QCH__CLK_REQ, SLH_AXI_MI_P_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_USI_QCH,SYSREG_USI_QCH__QCH_EN, SYSREG_USI_QCH__CLK_REQ, SYSREG_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI06_I2C_QCH,USI06_I2C_QCH__QCH_EN, USI06_I2C_QCH__CLK_REQ, USI06_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI06_USI_QCH,USI06_USI_QCH__QCH_EN, USI06_USI_QCH__CLK_REQ, USI06_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI07_I2C_QCH,USI07_I2C_QCH__QCH_EN, USI07_I2C_QCH__CLK_REQ, USI07_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI07_USI_QCH,USI07_USI_QCH__QCH_EN, USI07_USI_QCH__CLK_REQ, USI07_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI08_I2C_QCH,USI08_I2C_QCH__QCH_EN, USI08_I2C_QCH__CLK_REQ, USI08_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_S2D_QCH,CMU_S2D_QCH__QCH_EN, CMU_S2D_QCH__CLK_REQ, CMU_S2D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH,SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__QCH_EN, SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__CLK_REQ, SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK0,DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0__QCH_EN, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0__CLK_REQ, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0__IGNORE_FORCE_PM_EN),
        CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK1,DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1__QCH_EN, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1__CLK_REQ, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1__IGNORE_FORCE_PM_EN),
        CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK2,DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2__QCH_EN, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2__CLK_REQ, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2__IGNORE_FORCE_PM_EN),
        CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK3,DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3__QCH_EN, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3__CLK_REQ, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3__IGNORE_FORCE_PM_EN),
        CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK4,DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4__QCH_EN, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4__CLK_REQ, DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4__IGNORE_FORCE_PM_EN),
};

unsigned int cmucal_option_size = 0;
struct cmucal_option cmucal_option_list[] = {
#if 0
	CLK_OPTION(CTRL_OPTION_S5E8845,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_TOP,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_ALIVE,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PMU,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_NOCL0,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_NOCL1A,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MIF,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CSIS,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CMGP,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CHUB,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CHUBVTS,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_VTS,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DBGCORE,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DPU,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_GNPU0,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_SDMA,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DNC,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PSP,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_RGBP,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_G3D,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_G3DCORE,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CPUCL0_GLB,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CPUCL0,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CPUCL1,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DSU,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MFC,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CSTAT,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_YUVP,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_HSI,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_M2M,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PERIC,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PERIS,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_AUD,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_USB,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_ICPU,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_USI,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_S2D,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
#endif
};