verilog xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim/design_1_zynq_ultra_ps_e_0_1_vip_wrapper.v" \
"../../../bd/design_1/ipshared/4c0e/src/xilinx_true_dual_port_read_first_2_clock_ram.v" \
"../../../bd/design_1/ipshared/4c0e/hdl/axi_ram.v" \
"../../../bd/design_1/ip/design_1_axi_ram_0_0/sim/design_1_axi_ram_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/sim/bd_6cc2.v" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_0/sim/bd_6cc2_one_0.v" \

sv xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_2/sim/bd_6cc2_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_3/sim/bd_6cc2_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_4/sim/bd_6cc2_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_5/sim/bd_6cc2_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_6/sim/bd_6cc2_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_7/sim/bd_6cc2_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_8/sim/bd_6cc2_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_9/sim/bd_6cc2_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_10/sim/bd_6cc2_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_11/sim/bd_6cc2_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_12/sim/bd_6cc2_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_4/sim/design_1_axi_smc_4.sv" \

verilog xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/sim/bd_68b9.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_0/sim/bd_68b9_one_0.v" \

sv xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_2/sim/bd_68b9_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_3/sim/bd_68b9_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_4/sim/bd_68b9_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_5/sim/bd_68b9_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_6/sim/bd_68b9_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_7/sim/bd_68b9_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_8/sim/bd_68b9_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_9/sim/bd_68b9_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_10/sim/bd_68b9_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_11/sim/bd_68b9_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_12/sim/bd_68b9_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_13/sim/bd_68b9_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_14/sim/bd_68b9_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_15/sim/bd_68b9_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_16/sim/bd_68b9_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_17/sim/bd_68b9_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_18/sim/bd_68b9_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_19/sim/bd_68b9_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_20/sim/bd_68b9_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_21/sim/bd_68b9_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_22/sim/bd_68b9_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_23/sim/bd_68b9_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_24/sim/bd_68b9_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_25/sim/bd_68b9_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_26/sim/bd_68b9_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/sim/design_1_axi_smc_1_1.sv" \

verilog xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../test_bram_rw.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
