## 架構圖

![image](https://github.com/f14106032ncku/CPU_vsd_2024/blob/main/architecture_ref.png)

## 控制訊號
* npl控制
![image](https://github.com/f14106032ncku/CPU_vsd_2024/blob/main/ctrl_signal_ref.png)

## 缺少的block
* TOP

---

```
            
**************************               
*                        *       |\__||  
*  Congratulations !!    *      / O.O  | 
*                        *    /_____   | 
*  Simulation PASS!!     *   /^ ^ ^ \\  |
*                        *  |^ ^ ^ ^ |w| 
**************************   \\m___m__|_|

```
