Design Assistant report for switch
Fri Dec 13 09:15:45 2024
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. High Violations
  5. Medium Violations
  6. Information only Violations
  7. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Fri Dec 13 09:15:45 2024 ;
; Revision Name                     ; switch                              ;
; Top-level Entity Name             ; switch                              ;
; Family                            ; Cyclone V                           ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 626                                 ;
; - Rule A108                       ; 312                                 ;
; - Rule R103                       ; 2                                   ;
; - Rule S102                       ; 312                                 ;
; Total Medium Violations           ; 1                                   ;
; - Rule R102                       ; 1                                   ;
; Total Information only Violations ; 60                                  ;
; - Rule T101                       ; 10                                  ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+
; Option                                                                                                                                                               ; Setting        ; To ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+
; Design Assistant mode                                                                                                                                                ; Post-Synthesis ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25             ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30             ;    ;
; Minimum number of node fan-out                                                                                                                                       ; 30             ;    ;
; Maximum number of nodes to report                                                                                                                                    ; 50             ;    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On             ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On             ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On             ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On             ;    ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On             ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On             ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On             ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On             ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On             ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On             ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On             ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On             ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On             ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On             ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On             ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On             ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On             ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On             ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On             ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On             ;    ;
; Rule A108: Design should not contain latches                                                                                                                         ; On             ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On             ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On             ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On             ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On             ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On             ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On             ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On             ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------+
; Rule name                                                                                                             ; Name                                     ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------+
; Rule A108: Design should not contain latches - Latch 1                                                                ;                                          ;
;  Latch 1                                                                                                              ; switchport:fa01|frame_out[105]~229       ;
; Rule A108: Design should not contain latches - Latch 2                                                                ;                                          ;
;  Latch 2                                                                                                              ; switchport:fa01|frame_out[106]~233       ;
; Rule A108: Design should not contain latches - Latch 3                                                                ;                                          ;
;  Latch 3                                                                                                              ; switchport:fa02|frame_out[105]~229       ;
; Rule A108: Design should not contain latches - Latch 4                                                                ;                                          ;
;  Latch 4                                                                                                              ; switchport:fa02|frame_out[106]~233       ;
; Rule A108: Design should not contain latches - Latch 5                                                                ;                                          ;
;  Latch 5                                                                                                              ; switchport:fa03|frame_out[105]~229       ;
; Rule A108: Design should not contain latches - Latch 6                                                                ;                                          ;
;  Latch 6                                                                                                              ; switchport:fa03|frame_out[106]~233       ;
; Rule A108: Design should not contain latches - Latch 7                                                                ;                                          ;
;  Latch 7                                                                                                              ; switchport:fa01|frame_out[104]~225       ;
; Rule A108: Design should not contain latches - Latch 8                                                                ;                                          ;
;  Latch 8                                                                                                              ; switchport:fa01|frame_out[107]~237       ;
; Rule A108: Design should not contain latches - Latch 9                                                                ;                                          ;
;  Latch 9                                                                                                              ; switchport:fa02|frame_out[104]~225       ;
; Rule A108: Design should not contain latches - Latch 10                                                               ;                                          ;
;  Latch 10                                                                                                             ; switchport:fa02|frame_out[107]~237       ;
; Rule A108: Design should not contain latches - Latch 11                                                               ;                                          ;
;  Latch 11                                                                                                             ; switchport:fa03|frame_out[104]~225       ;
; Rule A108: Design should not contain latches - Latch 12                                                               ;                                          ;
;  Latch 12                                                                                                             ; switchport:fa03|frame_out[107]~237       ;
; Rule A108: Design should not contain latches - Latch 13                                                               ;                                          ;
;  Latch 13                                                                                                             ; switchport:fa01|frame_out[103]~221       ;
; Rule A108: Design should not contain latches - Latch 14                                                               ;                                          ;
;  Latch 14                                                                                                             ; switchport:fa01|frame_out[108]~241       ;
; Rule A108: Design should not contain latches - Latch 15                                                               ;                                          ;
;  Latch 15                                                                                                             ; switchport:fa02|frame_out[103]~221       ;
; Rule A108: Design should not contain latches - Latch 16                                                               ;                                          ;
;  Latch 16                                                                                                             ; switchport:fa02|frame_out[108]~241       ;
; Rule A108: Design should not contain latches - Latch 17                                                               ;                                          ;
;  Latch 17                                                                                                             ; switchport:fa03|frame_out[103]~221       ;
; Rule A108: Design should not contain latches - Latch 18                                                               ;                                          ;
;  Latch 18                                                                                                             ; switchport:fa03|frame_out[108]~241       ;
; Rule A108: Design should not contain latches - Latch 19                                                               ;                                          ;
;  Latch 19                                                                                                             ; switchport:fa01|frame_out[102]~217       ;
; Rule A108: Design should not contain latches - Latch 20                                                               ;                                          ;
;  Latch 20                                                                                                             ; switchport:fa01|frame_out[109]~245       ;
; Rule A108: Design should not contain latches - Latch 21                                                               ;                                          ;
;  Latch 21                                                                                                             ; switchport:fa02|frame_out[102]~217       ;
; Rule A108: Design should not contain latches - Latch 22                                                               ;                                          ;
;  Latch 22                                                                                                             ; switchport:fa02|frame_out[109]~245       ;
; Rule A108: Design should not contain latches - Latch 23                                                               ;                                          ;
;  Latch 23                                                                                                             ; switchport:fa03|frame_out[102]~217       ;
; Rule A108: Design should not contain latches - Latch 24                                                               ;                                          ;
;  Latch 24                                                                                                             ; switchport:fa03|frame_out[109]~245       ;
; Rule A108: Design should not contain latches - Latch 25                                                               ;                                          ;
;  Latch 25                                                                                                             ; switchport:fa01|frame_out[101]~213       ;
; Rule A108: Design should not contain latches - Latch 26                                                               ;                                          ;
;  Latch 26                                                                                                             ; switchport:fa01|frame_out[110]~249       ;
; Rule A108: Design should not contain latches - Latch 27                                                               ;                                          ;
;  Latch 27                                                                                                             ; switchport:fa02|frame_out[101]~213       ;
; Rule A108: Design should not contain latches - Latch 28                                                               ;                                          ;
;  Latch 28                                                                                                             ; switchport:fa02|frame_out[110]~249       ;
; Rule A108: Design should not contain latches - Latch 29                                                               ;                                          ;
;  Latch 29                                                                                                             ; switchport:fa03|frame_out[101]~213       ;
; Rule A108: Design should not contain latches - Latch 30                                                               ;                                          ;
;  Latch 30                                                                                                             ; switchport:fa03|frame_out[110]~249       ;
; Rule A108: Design should not contain latches - Latch 31                                                               ;                                          ;
;  Latch 31                                                                                                             ; switchport:fa01|frame_out[111]~253       ;
; Rule A108: Design should not contain latches - Latch 32                                                               ;                                          ;
;  Latch 32                                                                                                             ; switchport:fa01|frame_out[112]~257       ;
; Rule A108: Design should not contain latches - Latch 33                                                               ;                                          ;
;  Latch 33                                                                                                             ; switchport:fa02|frame_out[111]~253       ;
; Rule A108: Design should not contain latches - Latch 34                                                               ;                                          ;
;  Latch 34                                                                                                             ; switchport:fa02|frame_out[112]~257       ;
; Rule A108: Design should not contain latches - Latch 35                                                               ;                                          ;
;  Latch 35                                                                                                             ; switchport:fa03|frame_out[111]~253       ;
; Rule A108: Design should not contain latches - Latch 36                                                               ;                                          ;
;  Latch 36                                                                                                             ; switchport:fa03|frame_out[112]~257       ;
; Rule A108: Design should not contain latches - Latch 37                                                               ;                                          ;
;  Latch 37                                                                                                             ; switchport:fa01|frame_out[113]~261       ;
; Rule A108: Design should not contain latches - Latch 38                                                               ;                                          ;
;  Latch 38                                                                                                             ; switchport:fa01|frame_out[114]~265       ;
; Rule A108: Design should not contain latches - Latch 39                                                               ;                                          ;
;  Latch 39                                                                                                             ; switchport:fa02|frame_out[113]~261       ;
; Rule A108: Design should not contain latches - Latch 40                                                               ;                                          ;
;  Latch 40                                                                                                             ; switchport:fa02|frame_out[114]~265       ;
; Rule A108: Design should not contain latches - Latch 41                                                               ;                                          ;
;  Latch 41                                                                                                             ; switchport:fa03|frame_out[113]~261       ;
; Rule A108: Design should not contain latches - Latch 42                                                               ;                                          ;
;  Latch 42                                                                                                             ; switchport:fa03|frame_out[114]~265       ;
; Rule A108: Design should not contain latches - Latch 43                                                               ;                                          ;
;  Latch 43                                                                                                             ; switchport:fa01|frame_out[115]~269       ;
; Rule A108: Design should not contain latches - Latch 44                                                               ;                                          ;
;  Latch 44                                                                                                             ; switchport:fa01|frame_out[116]~273       ;
; Rule A108: Design should not contain latches - Latch 45                                                               ;                                          ;
;  Latch 45                                                                                                             ; switchport:fa02|frame_out[115]~269       ;
; Rule A108: Design should not contain latches - Latch 46                                                               ;                                          ;
;  Latch 46                                                                                                             ; switchport:fa02|frame_out[116]~273       ;
; Rule A108: Design should not contain latches - Latch 47                                                               ;                                          ;
;  Latch 47                                                                                                             ; switchport:fa03|frame_out[115]~269       ;
; Rule A108: Design should not contain latches - Latch 48                                                               ;                                          ;
;  Latch 48                                                                                                             ; switchport:fa03|frame_out[116]~273       ;
; Rule A108: Design should not contain latches - Latch 49                                                               ;                                          ;
;  Latch 49                                                                                                             ; switchport:fa01|frame_out[117]~277       ;
; Rule A108: Design should not contain latches - Latch 50                                                               ;                                          ;
;  Latch 50                                                                                                             ; switchport:fa01|frame_out[118]~281       ;
; Rule A108: Design should not contain latches - Latch 51                                                               ;                                          ;
;  Latch 51                                                                                                             ; switchport:fa02|frame_out[117]~277       ;
; Rule A108: Design should not contain latches - Latch 52                                                               ;                                          ;
;  Latch 52                                                                                                             ; switchport:fa02|frame_out[118]~281       ;
; Rule A108: Design should not contain latches - Latch 53                                                               ;                                          ;
;  Latch 53                                                                                                             ; switchport:fa03|frame_out[117]~277       ;
; Rule A108: Design should not contain latches - Latch 54                                                               ;                                          ;
;  Latch 54                                                                                                             ; switchport:fa03|frame_out[118]~281       ;
; Rule A108: Design should not contain latches - Latch 55                                                               ;                                          ;
;  Latch 55                                                                                                             ; switchport:fa01|frame_out[119]~285       ;
; Rule A108: Design should not contain latches - Latch 56                                                               ;                                          ;
;  Latch 56                                                                                                             ; switchport:fa01|frame_out[120]~289       ;
; Rule A108: Design should not contain latches - Latch 57                                                               ;                                          ;
;  Latch 57                                                                                                             ; switchport:fa02|frame_out[119]~285       ;
; Rule A108: Design should not contain latches - Latch 58                                                               ;                                          ;
;  Latch 58                                                                                                             ; switchport:fa02|frame_out[120]~289       ;
; Rule A108: Design should not contain latches - Latch 59                                                               ;                                          ;
;  Latch 59                                                                                                             ; switchport:fa03|frame_out[119]~285       ;
; Rule A108: Design should not contain latches - Latch 60                                                               ;                                          ;
;  Latch 60                                                                                                             ; switchport:fa03|frame_out[120]~289       ;
; Rule A108: Design should not contain latches - Latch 61                                                               ;                                          ;
;  Latch 61                                                                                                             ; switchport:fa01|frame_out[121]~293       ;
; Rule A108: Design should not contain latches - Latch 62                                                               ;                                          ;
;  Latch 62                                                                                                             ; switchport:fa01|frame_out[122]~297       ;
; Rule A108: Design should not contain latches - Latch 63                                                               ;                                          ;
;  Latch 63                                                                                                             ; switchport:fa02|frame_out[121]~293       ;
; Rule A108: Design should not contain latches - Latch 64                                                               ;                                          ;
;  Latch 64                                                                                                             ; switchport:fa02|frame_out[122]~297       ;
; Rule A108: Design should not contain latches - Latch 65                                                               ;                                          ;
;  Latch 65                                                                                                             ; switchport:fa03|frame_out[121]~293       ;
; Rule A108: Design should not contain latches - Latch 66                                                               ;                                          ;
;  Latch 66                                                                                                             ; switchport:fa03|frame_out[122]~297       ;
; Rule A108: Design should not contain latches - Latch 67                                                               ;                                          ;
;  Latch 67                                                                                                             ; switchport:fa01|frame_out[99]~205        ;
; Rule A108: Design should not contain latches - Latch 68                                                               ;                                          ;
;  Latch 68                                                                                                             ; switchport:fa01|frame_out[100]~209       ;
; Rule A108: Design should not contain latches - Latch 69                                                               ;                                          ;
;  Latch 69                                                                                                             ; switchport:fa02|frame_out[99]~205        ;
; Rule A108: Design should not contain latches - Latch 70                                                               ;                                          ;
;  Latch 70                                                                                                             ; switchport:fa02|frame_out[100]~209       ;
; Rule A108: Design should not contain latches - Latch 71                                                               ;                                          ;
;  Latch 71                                                                                                             ; switchport:fa03|frame_out[99]~205        ;
; Rule A108: Design should not contain latches - Latch 72                                                               ;                                          ;
;  Latch 72                                                                                                             ; switchport:fa03|frame_out[100]~209       ;
; Rule A108: Design should not contain latches - Latch 73                                                               ;                                          ;
;  Latch 73                                                                                                             ; switchport:fa01|frame_out[98]~201        ;
; Rule A108: Design should not contain latches - Latch 74                                                               ;                                          ;
;  Latch 74                                                                                                             ; switchport:fa01|frame_out[123]~301       ;
; Rule A108: Design should not contain latches - Latch 75                                                               ;                                          ;
;  Latch 75                                                                                                             ; switchport:fa02|frame_out[98]~201        ;
; Rule A108: Design should not contain latches - Latch 76                                                               ;                                          ;
;  Latch 76                                                                                                             ; switchport:fa02|frame_out[123]~301       ;
; Rule A108: Design should not contain latches - Latch 77                                                               ;                                          ;
;  Latch 77                                                                                                             ; switchport:fa03|frame_out[98]~201        ;
; Rule A108: Design should not contain latches - Latch 78                                                               ;                                          ;
;  Latch 78                                                                                                             ; switchport:fa03|frame_out[123]~301       ;
; Rule A108: Design should not contain latches - Latch 79                                                               ;                                          ;
;  Latch 79                                                                                                             ; switchport:fa01|frame_out[97]~197        ;
; Rule A108: Design should not contain latches - Latch 80                                                               ;                                          ;
;  Latch 80                                                                                                             ; switchport:fa01|frame_out[124]~305       ;
; Rule A108: Design should not contain latches - Latch 81                                                               ;                                          ;
;  Latch 81                                                                                                             ; switchport:fa02|frame_out[97]~197        ;
; Rule A108: Design should not contain latches - Latch 82                                                               ;                                          ;
;  Latch 82                                                                                                             ; switchport:fa02|frame_out[124]~305       ;
; Rule A108: Design should not contain latches - Latch 83                                                               ;                                          ;
;  Latch 83                                                                                                             ; switchport:fa03|frame_out[97]~197        ;
; Rule A108: Design should not contain latches - Latch 84                                                               ;                                          ;
;  Latch 84                                                                                                             ; switchport:fa03|frame_out[124]~305       ;
; Rule A108: Design should not contain latches - Latch 85                                                               ;                                          ;
;  Latch 85                                                                                                             ; switchport:fa01|frame_out[96]~193        ;
; Rule A108: Design should not contain latches - Latch 86                                                               ;                                          ;
;  Latch 86                                                                                                             ; switchport:fa01|frame_out[125]~309       ;
; Rule A108: Design should not contain latches - Latch 87                                                               ;                                          ;
;  Latch 87                                                                                                             ; switchport:fa02|frame_out[96]~193        ;
; Rule A108: Design should not contain latches - Latch 88                                                               ;                                          ;
;  Latch 88                                                                                                             ; switchport:fa02|frame_out[125]~309       ;
; Rule A108: Design should not contain latches - Latch 89                                                               ;                                          ;
;  Latch 89                                                                                                             ; switchport:fa03|frame_out[96]~193        ;
; Rule A108: Design should not contain latches - Latch 90                                                               ;                                          ;
;  Latch 90                                                                                                             ; switchport:fa03|frame_out[125]~309       ;
; Rule A108: Design should not contain latches - Latch 91                                                               ;                                          ;
;  Latch 91                                                                                                             ; switchport:fa01|frame_out[95]~189        ;
; Rule A108: Design should not contain latches - Latch 92                                                               ;                                          ;
;  Latch 92                                                                                                             ; switchport:fa01|frame_out[126]~313       ;
; Rule A108: Design should not contain latches - Latch 93                                                               ;                                          ;
;  Latch 93                                                                                                             ; switchport:fa02|frame_out[95]~189        ;
; Rule A108: Design should not contain latches - Latch 94                                                               ;                                          ;
;  Latch 94                                                                                                             ; switchport:fa02|frame_out[126]~313       ;
; Rule A108: Design should not contain latches - Latch 95                                                               ;                                          ;
;  Latch 95                                                                                                             ; switchport:fa03|frame_out[95]~189        ;
; Rule A108: Design should not contain latches - Latch 96                                                               ;                                          ;
;  Latch 96                                                                                                             ; switchport:fa03|frame_out[126]~313       ;
; Rule A108: Design should not contain latches - Latch 97                                                               ;                                          ;
;  Latch 97                                                                                                             ; switchport:fa01|frame_out[94]~185        ;
; Rule A108: Design should not contain latches - Latch 98                                                               ;                                          ;
;  Latch 98                                                                                                             ; switchport:fa01|frame_out[127]~317       ;
; Rule A108: Design should not contain latches - Latch 99                                                               ;                                          ;
;  Latch 99                                                                                                             ; switchport:fa02|frame_out[94]~185        ;
; Rule A108: Design should not contain latches - Latch 100                                                              ;                                          ;
;  Latch 100                                                                                                            ; switchport:fa02|frame_out[127]~317       ;
; Rule A108: Design should not contain latches - Latch 101                                                              ;                                          ;
;  Latch 101                                                                                                            ; switchport:fa03|frame_out[94]~185        ;
; Rule A108: Design should not contain latches - Latch 102                                                              ;                                          ;
;  Latch 102                                                                                                            ; switchport:fa03|frame_out[127]~317       ;
; Rule A108: Design should not contain latches - Latch 103                                                              ;                                          ;
;  Latch 103                                                                                                            ; switchport:fa01|frame_out[93]~181        ;
; Rule A108: Design should not contain latches - Latch 104                                                              ;                                          ;
;  Latch 104                                                                                                            ; switchport:fa01|frame_out[128]~321       ;
; Rule A108: Design should not contain latches - Latch 105                                                              ;                                          ;
;  Latch 105                                                                                                            ; switchport:fa02|frame_out[93]~181        ;
; Rule A108: Design should not contain latches - Latch 106                                                              ;                                          ;
;  Latch 106                                                                                                            ; switchport:fa02|frame_out[128]~321       ;
; Rule A108: Design should not contain latches - Latch 107                                                              ;                                          ;
;  Latch 107                                                                                                            ; switchport:fa03|frame_out[93]~181        ;
; Rule A108: Design should not contain latches - Latch 108                                                              ;                                          ;
;  Latch 108                                                                                                            ; switchport:fa03|frame_out[128]~321       ;
; Rule A108: Design should not contain latches - Latch 109                                                              ;                                          ;
;  Latch 109                                                                                                            ; switchport:fa01|frame_out[92]~177        ;
; Rule A108: Design should not contain latches - Latch 110                                                              ;                                          ;
;  Latch 110                                                                                                            ; switchport:fa01|frame_out[129]~325       ;
; Rule A108: Design should not contain latches - Latch 111                                                              ;                                          ;
;  Latch 111                                                                                                            ; switchport:fa02|frame_out[92]~177        ;
; Rule A108: Design should not contain latches - Latch 112                                                              ;                                          ;
;  Latch 112                                                                                                            ; switchport:fa02|frame_out[129]~325       ;
; Rule A108: Design should not contain latches - Latch 113                                                              ;                                          ;
;  Latch 113                                                                                                            ; switchport:fa03|frame_out[92]~177        ;
; Rule A108: Design should not contain latches - Latch 114                                                              ;                                          ;
;  Latch 114                                                                                                            ; switchport:fa03|frame_out[129]~325       ;
; Rule A108: Design should not contain latches - Latch 115                                                              ;                                          ;
;  Latch 115                                                                                                            ; switchport:fa01|frame_out[91]~173        ;
; Rule A108: Design should not contain latches - Latch 116                                                              ;                                          ;
;  Latch 116                                                                                                            ; switchport:fa01|frame_out[130]~329       ;
; Rule A108: Design should not contain latches - Latch 117                                                              ;                                          ;
;  Latch 117                                                                                                            ; switchport:fa02|frame_out[91]~173        ;
; Rule A108: Design should not contain latches - Latch 118                                                              ;                                          ;
;  Latch 118                                                                                                            ; switchport:fa02|frame_out[130]~329       ;
; Rule A108: Design should not contain latches - Latch 119                                                              ;                                          ;
;  Latch 119                                                                                                            ; switchport:fa03|frame_out[91]~173        ;
; Rule A108: Design should not contain latches - Latch 120                                                              ;                                          ;
;  Latch 120                                                                                                            ; switchport:fa03|frame_out[130]~329       ;
; Rule A108: Design should not contain latches - Latch 121                                                              ;                                          ;
;  Latch 121                                                                                                            ; switchport:fa01|frame_out[89]~165        ;
; Rule A108: Design should not contain latches - Latch 122                                                              ;                                          ;
;  Latch 122                                                                                                            ; switchport:fa01|frame_out[90]~169        ;
; Rule A108: Design should not contain latches - Latch 123                                                              ;                                          ;
;  Latch 123                                                                                                            ; switchport:fa02|frame_out[89]~165        ;
; Rule A108: Design should not contain latches - Latch 124                                                              ;                                          ;
;  Latch 124                                                                                                            ; switchport:fa02|frame_out[90]~169        ;
; Rule A108: Design should not contain latches - Latch 125                                                              ;                                          ;
;  Latch 125                                                                                                            ; switchport:fa03|frame_out[89]~165        ;
; Rule A108: Design should not contain latches - Latch 126                                                              ;                                          ;
;  Latch 126                                                                                                            ; switchport:fa03|frame_out[90]~169        ;
; Rule A108: Design should not contain latches - Latch 127                                                              ;                                          ;
;  Latch 127                                                                                                            ; switchport:fa01|frame_out[88]~161        ;
; Rule A108: Design should not contain latches - Latch 128                                                              ;                                          ;
;  Latch 128                                                                                                            ; switchport:fa01|frame_out[131]~333       ;
; Rule A108: Design should not contain latches - Latch 129                                                              ;                                          ;
;  Latch 129                                                                                                            ; switchport:fa02|frame_out[88]~161        ;
; Rule A108: Design should not contain latches - Latch 130                                                              ;                                          ;
;  Latch 130                                                                                                            ; switchport:fa02|frame_out[131]~333       ;
; Rule A108: Design should not contain latches - Latch 131                                                              ;                                          ;
;  Latch 131                                                                                                            ; switchport:fa03|frame_out[88]~161        ;
; Rule A108: Design should not contain latches - Latch 132                                                              ;                                          ;
;  Latch 132                                                                                                            ; switchport:fa03|frame_out[131]~333       ;
; Rule A108: Design should not contain latches - Latch 133                                                              ;                                          ;
;  Latch 133                                                                                                            ; switchport:fa01|frame_out[87]~157        ;
; Rule A108: Design should not contain latches - Latch 134                                                              ;                                          ;
;  Latch 134                                                                                                            ; switchport:fa01|frame_out[132]~337       ;
; Rule A108: Design should not contain latches - Latch 135                                                              ;                                          ;
;  Latch 135                                                                                                            ; switchport:fa02|frame_out[87]~157        ;
; Rule A108: Design should not contain latches - Latch 136                                                              ;                                          ;
;  Latch 136                                                                                                            ; switchport:fa02|frame_out[132]~337       ;
; Rule A108: Design should not contain latches - Latch 137                                                              ;                                          ;
;  Latch 137                                                                                                            ; switchport:fa03|frame_out[87]~157        ;
; Rule A108: Design should not contain latches - Latch 138                                                              ;                                          ;
;  Latch 138                                                                                                            ; switchport:fa03|frame_out[132]~337       ;
; Rule A108: Design should not contain latches - Latch 139                                                              ;                                          ;
;  Latch 139                                                                                                            ; switchport:fa01|frame_out[86]~153        ;
; Rule A108: Design should not contain latches - Latch 140                                                              ;                                          ;
;  Latch 140                                                                                                            ; switchport:fa01|frame_out[133]~341       ;
; Rule A108: Design should not contain latches - Latch 141                                                              ;                                          ;
;  Latch 141                                                                                                            ; switchport:fa02|frame_out[86]~153        ;
; Rule A108: Design should not contain latches - Latch 142                                                              ;                                          ;
;  Latch 142                                                                                                            ; switchport:fa02|frame_out[133]~341       ;
; Rule A108: Design should not contain latches - Latch 143                                                              ;                                          ;
;  Latch 143                                                                                                            ; switchport:fa03|frame_out[86]~153        ;
; Rule A108: Design should not contain latches - Latch 144                                                              ;                                          ;
;  Latch 144                                                                                                            ; switchport:fa03|frame_out[133]~341       ;
; Rule A108: Design should not contain latches - Latch 145                                                              ;                                          ;
;  Latch 145                                                                                                            ; switchport:fa01|frame_out[85]~149        ;
; Rule A108: Design should not contain latches - Latch 146                                                              ;                                          ;
;  Latch 146                                                                                                            ; switchport:fa01|frame_out[134]~345       ;
; Rule A108: Design should not contain latches - Latch 147                                                              ;                                          ;
;  Latch 147                                                                                                            ; switchport:fa02|frame_out[85]~149        ;
; Rule A108: Design should not contain latches - Latch 148                                                              ;                                          ;
;  Latch 148                                                                                                            ; switchport:fa02|frame_out[134]~345       ;
; Rule A108: Design should not contain latches - Latch 149                                                              ;                                          ;
;  Latch 149                                                                                                            ; switchport:fa03|frame_out[85]~149        ;
; Rule A108: Design should not contain latches - Latch 150                                                              ;                                          ;
;  Latch 150                                                                                                            ; switchport:fa03|frame_out[134]~345       ;
; Rule A108: Design should not contain latches - Latch 151                                                              ;                                          ;
;  Latch 151                                                                                                            ; switchport:fa01|frame_out[84]~145        ;
; Rule A108: Design should not contain latches - Latch 152                                                              ;                                          ;
;  Latch 152                                                                                                            ; switchport:fa01|frame_out[135]~349       ;
; Rule A108: Design should not contain latches - Latch 153                                                              ;                                          ;
;  Latch 153                                                                                                            ; switchport:fa02|frame_out[84]~145        ;
; Rule A108: Design should not contain latches - Latch 154                                                              ;                                          ;
;  Latch 154                                                                                                            ; switchport:fa02|frame_out[135]~349       ;
; Rule A108: Design should not contain latches - Latch 155                                                              ;                                          ;
;  Latch 155                                                                                                            ; switchport:fa03|frame_out[84]~145        ;
; Rule A108: Design should not contain latches - Latch 156                                                              ;                                          ;
;  Latch 156                                                                                                            ; switchport:fa03|frame_out[135]~349       ;
; Rule A108: Design should not contain latches - Latch 157                                                              ;                                          ;
;  Latch 157                                                                                                            ; switchport:fa01|frame_out[83]~141        ;
; Rule A108: Design should not contain latches - Latch 158                                                              ;                                          ;
;  Latch 158                                                                                                            ; switchport:fa01|frame_out[136]~353       ;
; Rule A108: Design should not contain latches - Latch 159                                                              ;                                          ;
;  Latch 159                                                                                                            ; switchport:fa02|frame_out[83]~141        ;
; Rule A108: Design should not contain latches - Latch 160                                                              ;                                          ;
;  Latch 160                                                                                                            ; switchport:fa02|frame_out[136]~353       ;
; Rule A108: Design should not contain latches - Latch 161                                                              ;                                          ;
;  Latch 161                                                                                                            ; switchport:fa03|frame_out[83]~141        ;
; Rule A108: Design should not contain latches - Latch 162                                                              ;                                          ;
;  Latch 162                                                                                                            ; switchport:fa03|frame_out[136]~353       ;
; Rule A108: Design should not contain latches - Latch 163                                                              ;                                          ;
;  Latch 163                                                                                                            ; switchport:fa01|frame_out[82]~137        ;
; Rule A108: Design should not contain latches - Latch 164                                                              ;                                          ;
;  Latch 164                                                                                                            ; switchport:fa01|frame_out[137]~357       ;
; Rule A108: Design should not contain latches - Latch 165                                                              ;                                          ;
;  Latch 165                                                                                                            ; switchport:fa02|frame_out[82]~137        ;
; Rule A108: Design should not contain latches - Latch 166                                                              ;                                          ;
;  Latch 166                                                                                                            ; switchport:fa02|frame_out[137]~357       ;
; Rule A108: Design should not contain latches - Latch 167                                                              ;                                          ;
;  Latch 167                                                                                                            ; switchport:fa03|frame_out[82]~137        ;
; Rule A108: Design should not contain latches - Latch 168                                                              ;                                          ;
;  Latch 168                                                                                                            ; switchport:fa03|frame_out[137]~357       ;
; Rule A108: Design should not contain latches - Latch 169                                                              ;                                          ;
;  Latch 169                                                                                                            ; switchport:fa01|frame_out[81]~133        ;
; Rule A108: Design should not contain latches - Latch 170                                                              ;                                          ;
;  Latch 170                                                                                                            ; switchport:fa01|frame_out[138]~361       ;
; Rule A108: Design should not contain latches - Latch 171                                                              ;                                          ;
;  Latch 171                                                                                                            ; switchport:fa02|frame_out[81]~133        ;
; Rule A108: Design should not contain latches - Latch 172                                                              ;                                          ;
;  Latch 172                                                                                                            ; switchport:fa02|frame_out[138]~361       ;
; Rule A108: Design should not contain latches - Latch 173                                                              ;                                          ;
;  Latch 173                                                                                                            ; switchport:fa03|frame_out[81]~133        ;
; Rule A108: Design should not contain latches - Latch 174                                                              ;                                          ;
;  Latch 174                                                                                                            ; switchport:fa03|frame_out[138]~361       ;
; Rule A108: Design should not contain latches - Latch 175                                                              ;                                          ;
;  Latch 175                                                                                                            ; switchport:fa01|frame_out[139]~365       ;
; Rule A108: Design should not contain latches - Latch 176                                                              ;                                          ;
;  Latch 176                                                                                                            ; switchport:fa01|frame_out[140]~369       ;
; Rule A108: Design should not contain latches - Latch 177                                                              ;                                          ;
;  Latch 177                                                                                                            ; switchport:fa02|frame_out[139]~365       ;
; Rule A108: Design should not contain latches - Latch 178                                                              ;                                          ;
;  Latch 178                                                                                                            ; switchport:fa02|frame_out[140]~369       ;
; Rule A108: Design should not contain latches - Latch 179                                                              ;                                          ;
;  Latch 179                                                                                                            ; switchport:fa03|frame_out[139]~365       ;
; Rule A108: Design should not contain latches - Latch 180                                                              ;                                          ;
;  Latch 180                                                                                                            ; switchport:fa03|frame_out[140]~369       ;
; Rule A108: Design should not contain latches - Latch 181                                                              ;                                          ;
;  Latch 181                                                                                                            ; switchport:fa01|frame_out[80]~129        ;
; Rule A108: Design should not contain latches - Latch 182                                                              ;                                          ;
;  Latch 182                                                                                                            ; switchport:fa01|frame_out[141]~373       ;
; Rule A108: Design should not contain latches - Latch 183                                                              ;                                          ;
;  Latch 183                                                                                                            ; switchport:fa02|frame_out[80]~129        ;
; Rule A108: Design should not contain latches - Latch 184                                                              ;                                          ;
;  Latch 184                                                                                                            ; switchport:fa02|frame_out[141]~373       ;
; Rule A108: Design should not contain latches - Latch 185                                                              ;                                          ;
;  Latch 185                                                                                                            ; switchport:fa03|frame_out[80]~129        ;
; Rule A108: Design should not contain latches - Latch 186                                                              ;                                          ;
;  Latch 186                                                                                                            ; switchport:fa03|frame_out[141]~373       ;
; Rule A108: Design should not contain latches - Latch 187                                                              ;                                          ;
;  Latch 187                                                                                                            ; switchport:fa01|frame_out[79]~125        ;
; Rule A108: Design should not contain latches - Latch 188                                                              ;                                          ;
;  Latch 188                                                                                                            ; switchport:fa01|frame_out[142]~377       ;
; Rule A108: Design should not contain latches - Latch 189                                                              ;                                          ;
;  Latch 189                                                                                                            ; switchport:fa02|frame_out[79]~125        ;
; Rule A108: Design should not contain latches - Latch 190                                                              ;                                          ;
;  Latch 190                                                                                                            ; switchport:fa02|frame_out[142]~377       ;
; Rule A108: Design should not contain latches - Latch 191                                                              ;                                          ;
;  Latch 191                                                                                                            ; switchport:fa03|frame_out[79]~125        ;
; Rule A108: Design should not contain latches - Latch 192                                                              ;                                          ;
;  Latch 192                                                                                                            ; switchport:fa03|frame_out[142]~377       ;
; Rule A108: Design should not contain latches - Latch 193                                                              ;                                          ;
;  Latch 193                                                                                                            ; switchport:fa01|frame_out[78]~121        ;
; Rule A108: Design should not contain latches - Latch 194                                                              ;                                          ;
;  Latch 194                                                                                                            ; switchport:fa01|frame_out[143]~381       ;
; Rule A108: Design should not contain latches - Latch 195                                                              ;                                          ;
;  Latch 195                                                                                                            ; switchport:fa02|frame_out[78]~121        ;
; Rule A108: Design should not contain latches - Latch 196                                                              ;                                          ;
;  Latch 196                                                                                                            ; switchport:fa02|frame_out[143]~381       ;
; Rule A108: Design should not contain latches - Latch 197                                                              ;                                          ;
;  Latch 197                                                                                                            ; switchport:fa03|frame_out[78]~121        ;
; Rule A108: Design should not contain latches - Latch 198                                                              ;                                          ;
;  Latch 198                                                                                                            ; switchport:fa03|frame_out[143]~381       ;
; Rule A108: Design should not contain latches - Latch 199                                                              ;                                          ;
;  Latch 199                                                                                                            ; switchport:fa01|frame_out[77]~117        ;
; Rule A108: Design should not contain latches - Latch 200                                                              ;                                          ;
;  Latch 200                                                                                                            ; switchport:fa01|frame_out[144]~385       ;
; Rule A108: Design should not contain latches - Latch 201                                                              ;                                          ;
;  Latch 201                                                                                                            ; switchport:fa02|frame_out[77]~117        ;
; Rule A108: Design should not contain latches - Latch 202                                                              ;                                          ;
;  Latch 202                                                                                                            ; switchport:fa02|frame_out[144]~385       ;
; Rule A108: Design should not contain latches - Latch 203                                                              ;                                          ;
;  Latch 203                                                                                                            ; switchport:fa03|frame_out[77]~117        ;
; Rule A108: Design should not contain latches - Latch 204                                                              ;                                          ;
;  Latch 204                                                                                                            ; switchport:fa03|frame_out[144]~385       ;
; Rule A108: Design should not contain latches - Latch 205                                                              ;                                          ;
;  Latch 205                                                                                                            ; switchport:fa01|frame_out[76]~113        ;
; Rule A108: Design should not contain latches - Latch 206                                                              ;                                          ;
;  Latch 206                                                                                                            ; switchport:fa01|frame_out[145]~389       ;
; Rule A108: Design should not contain latches - Latch 207                                                              ;                                          ;
;  Latch 207                                                                                                            ; switchport:fa02|frame_out[76]~113        ;
; Rule A108: Design should not contain latches - Latch 208                                                              ;                                          ;
;  Latch 208                                                                                                            ; switchport:fa02|frame_out[145]~389       ;
; Rule A108: Design should not contain latches - Latch 209                                                              ;                                          ;
;  Latch 209                                                                                                            ; switchport:fa03|frame_out[76]~113        ;
; Rule A108: Design should not contain latches - Latch 210                                                              ;                                          ;
;  Latch 210                                                                                                            ; switchport:fa03|frame_out[145]~389       ;
; Rule A108: Design should not contain latches - Latch 211                                                              ;                                          ;
;  Latch 211                                                                                                            ; switchport:fa01|frame_out[75]~109        ;
; Rule A108: Design should not contain latches - Latch 212                                                              ;                                          ;
;  Latch 212                                                                                                            ; switchport:fa01|frame_out[146]~393       ;
; Rule A108: Design should not contain latches - Latch 213                                                              ;                                          ;
;  Latch 213                                                                                                            ; switchport:fa02|frame_out[75]~109        ;
; Rule A108: Design should not contain latches - Latch 214                                                              ;                                          ;
;  Latch 214                                                                                                            ; switchport:fa02|frame_out[146]~393       ;
; Rule A108: Design should not contain latches - Latch 215                                                              ;                                          ;
;  Latch 215                                                                                                            ; switchport:fa03|frame_out[75]~109        ;
; Rule A108: Design should not contain latches - Latch 216                                                              ;                                          ;
;  Latch 216                                                                                                            ; switchport:fa03|frame_out[146]~393       ;
; Rule A108: Design should not contain latches - Latch 217                                                              ;                                          ;
;  Latch 217                                                                                                            ; switchport:fa01|frame_out[147]~397       ;
; Rule A108: Design should not contain latches - Latch 218                                                              ;                                          ;
;  Latch 218                                                                                                            ; switchport:fa01|frame_out[148]~401       ;
; Rule A108: Design should not contain latches - Latch 219                                                              ;                                          ;
;  Latch 219                                                                                                            ; switchport:fa02|frame_out[147]~397       ;
; Rule A108: Design should not contain latches - Latch 220                                                              ;                                          ;
;  Latch 220                                                                                                            ; switchport:fa02|frame_out[148]~401       ;
; Rule A108: Design should not contain latches - Latch 221                                                              ;                                          ;
;  Latch 221                                                                                                            ; switchport:fa03|frame_out[147]~397       ;
; Rule A108: Design should not contain latches - Latch 222                                                              ;                                          ;
;  Latch 222                                                                                                            ; switchport:fa03|frame_out[148]~401       ;
; Rule A108: Design should not contain latches - Latch 223                                                              ;                                          ;
;  Latch 223                                                                                                            ; switchport:fa01|frame_out[149]~405       ;
; Rule A108: Design should not contain latches - Latch 224                                                              ;                                          ;
;  Latch 224                                                                                                            ; switchport:fa01|frame_out[150]~409       ;
; Rule A108: Design should not contain latches - Latch 225                                                              ;                                          ;
;  Latch 225                                                                                                            ; switchport:fa02|frame_out[149]~405       ;
; Rule A108: Design should not contain latches - Latch 226                                                              ;                                          ;
;  Latch 226                                                                                                            ; switchport:fa02|frame_out[150]~409       ;
; Rule A108: Design should not contain latches - Latch 227                                                              ;                                          ;
;  Latch 227                                                                                                            ; switchport:fa03|frame_out[149]~405       ;
; Rule A108: Design should not contain latches - Latch 228                                                              ;                                          ;
;  Latch 228                                                                                                            ; switchport:fa03|frame_out[150]~409       ;
; Rule A108: Design should not contain latches - Latch 229                                                              ;                                          ;
;  Latch 229                                                                                                            ; switchport:fa01|frame_out[151]~413       ;
; Rule A108: Design should not contain latches - Latch 230                                                              ;                                          ;
;  Latch 230                                                                                                            ; switchport:fa02|frame_out[32]~1          ;
; Rule A108: Design should not contain latches - Latch 231                                                              ;                                          ;
;  Latch 231                                                                                                            ; switchport:fa02|frame_out[151]~413       ;
; Rule A108: Design should not contain latches - Latch 232                                                              ;                                          ;
;  Latch 232                                                                                                            ; switchport:fa03|frame_out[32]~1          ;
; Rule A108: Design should not contain latches - Latch 233                                                              ;                                          ;
;  Latch 233                                                                                                            ; switchport:fa03|frame_out[151]~413       ;
; Rule A108: Design should not contain latches - Latch 234                                                              ;                                          ;
;  Latch 234                                                                                                            ; switchport:fa02|frame_out[33]~5          ;
; Rule A108: Design should not contain latches - Latch 235                                                              ;                                          ;
;  Latch 235                                                                                                            ; switchport:fa02|frame_out[34]~9          ;
; Rule A108: Design should not contain latches - Latch 236                                                              ;                                          ;
;  Latch 236                                                                                                            ; switchport:fa03|frame_out[33]~5          ;
; Rule A108: Design should not contain latches - Latch 237                                                              ;                                          ;
;  Latch 237                                                                                                            ; switchport:fa03|frame_out[34]~9          ;
; Rule A108: Design should not contain latches - Latch 238                                                              ;                                          ;
;  Latch 238                                                                                                            ; switchport:fa02|frame_out[35]~13         ;
; Rule A108: Design should not contain latches - Latch 239                                                              ;                                          ;
;  Latch 239                                                                                                            ; switchport:fa02|frame_out[36]~17         ;
; Rule A108: Design should not contain latches - Latch 240                                                              ;                                          ;
;  Latch 240                                                                                                            ; switchport:fa03|frame_out[35]~13         ;
; Rule A108: Design should not contain latches - Latch 241                                                              ;                                          ;
;  Latch 241                                                                                                            ; switchport:fa03|frame_out[36]~17         ;
; Rule A108: Design should not contain latches - Latch 242                                                              ;                                          ;
;  Latch 242                                                                                                            ; switchport:fa02|frame_out[37]~21         ;
; Rule A108: Design should not contain latches - Latch 243                                                              ;                                          ;
;  Latch 243                                                                                                            ; switchport:fa02|frame_out[38]~25         ;
; Rule A108: Design should not contain latches - Latch 244                                                              ;                                          ;
;  Latch 244                                                                                                            ; switchport:fa03|frame_out[37]~21         ;
; Rule A108: Design should not contain latches - Latch 245                                                              ;                                          ;
;  Latch 245                                                                                                            ; switchport:fa03|frame_out[38]~25         ;
; Rule A108: Design should not contain latches - Latch 246                                                              ;                                          ;
;  Latch 246                                                                                                            ; switchport:fa02|frame_out[39]~29         ;
; Rule A108: Design should not contain latches - Latch 247                                                              ;                                          ;
;  Latch 247                                                                                                            ; switchport:fa02|frame_out[56]~33         ;
; Rule A108: Design should not contain latches - Latch 248                                                              ;                                          ;
;  Latch 248                                                                                                            ; switchport:fa03|frame_out[39]~29         ;
; Rule A108: Design should not contain latches - Latch 249                                                              ;                                          ;
;  Latch 249                                                                                                            ; switchport:fa03|frame_out[56]~33         ;
; Rule A108: Design should not contain latches - Latch 250                                                              ;                                          ;
;  Latch 250                                                                                                            ; switchport:fa02|frame_out[57]~37         ;
; Rule A108: Design should not contain latches - Latch 251                                                              ;                                          ;
;  Latch 251                                                                                                            ; switchport:fa02|frame_out[58]~41         ;
; Rule A108: Design should not contain latches - Latch 252                                                              ;                                          ;
;  Latch 252                                                                                                            ; switchport:fa03|frame_out[57]~37         ;
; Rule A108: Design should not contain latches - Latch 253                                                              ;                                          ;
;  Latch 253                                                                                                            ; switchport:fa03|frame_out[58]~41         ;
; Rule A108: Design should not contain latches - Latch 254                                                              ;                                          ;
;  Latch 254                                                                                                            ; switchport:fa02|frame_out[59]~45         ;
; Rule A108: Design should not contain latches - Latch 255                                                              ;                                          ;
;  Latch 255                                                                                                            ; switchport:fa02|frame_out[60]~49         ;
; Rule A108: Design should not contain latches - Latch 256                                                              ;                                          ;
;  Latch 256                                                                                                            ; switchport:fa03|frame_out[59]~45         ;
; Rule A108: Design should not contain latches - Latch 257                                                              ;                                          ;
;  Latch 257                                                                                                            ; switchport:fa03|frame_out[60]~49         ;
; Rule A108: Design should not contain latches - Latch 258                                                              ;                                          ;
;  Latch 258                                                                                                            ; switchport:fa02|frame_out[61]~53         ;
; Rule A108: Design should not contain latches - Latch 259                                                              ;                                          ;
;  Latch 259                                                                                                            ; switchport:fa02|frame_out[62]~57         ;
; Rule A108: Design should not contain latches - Latch 260                                                              ;                                          ;
;  Latch 260                                                                                                            ; switchport:fa03|frame_out[61]~53         ;
; Rule A108: Design should not contain latches - Latch 261                                                              ;                                          ;
;  Latch 261                                                                                                            ; switchport:fa03|frame_out[62]~57         ;
; Rule A108: Design should not contain latches - Latch 262                                                              ;                                          ;
;  Latch 262                                                                                                            ; switchport:fa02|frame_out[63]~61         ;
; Rule A108: Design should not contain latches - Latch 263                                                              ;                                          ;
;  Latch 263                                                                                                            ; switchport:fa02|frame_out[64]~65         ;
; Rule A108: Design should not contain latches - Latch 264                                                              ;                                          ;
;  Latch 264                                                                                                            ; switchport:fa03|frame_out[63]~61         ;
; Rule A108: Design should not contain latches - Latch 265                                                              ;                                          ;
;  Latch 265                                                                                                            ; switchport:fa03|frame_out[64]~65         ;
; Rule A108: Design should not contain latches - Latch 266                                                              ;                                          ;
;  Latch 266                                                                                                            ; switchport:fa02|frame_out[65]~69         ;
; Rule A108: Design should not contain latches - Latch 267                                                              ;                                          ;
;  Latch 267                                                                                                            ; switchport:fa02|frame_out[66]~73         ;
; Rule A108: Design should not contain latches - Latch 268                                                              ;                                          ;
;  Latch 268                                                                                                            ; switchport:fa03|frame_out[65]~69         ;
; Rule A108: Design should not contain latches - Latch 269                                                              ;                                          ;
;  Latch 269                                                                                                            ; switchport:fa03|frame_out[66]~73         ;
; Rule A108: Design should not contain latches - Latch 270                                                              ;                                          ;
;  Latch 270                                                                                                            ; switchport:fa02|frame_out[67]~77         ;
; Rule A108: Design should not contain latches - Latch 271                                                              ;                                          ;
;  Latch 271                                                                                                            ; switchport:fa02|frame_out[68]~81         ;
; Rule A108: Design should not contain latches - Latch 272                                                              ;                                          ;
;  Latch 272                                                                                                            ; switchport:fa03|frame_out[67]~77         ;
; Rule A108: Design should not contain latches - Latch 273                                                              ;                                          ;
;  Latch 273                                                                                                            ; switchport:fa03|frame_out[68]~81         ;
; Rule A108: Design should not contain latches - Latch 274                                                              ;                                          ;
;  Latch 274                                                                                                            ; switchport:fa02|frame_out[69]~85         ;
; Rule A108: Design should not contain latches - Latch 275                                                              ;                                          ;
;  Latch 275                                                                                                            ; switchport:fa02|frame_out[70]~89         ;
; Rule A108: Design should not contain latches - Latch 276                                                              ;                                          ;
;  Latch 276                                                                                                            ; switchport:fa03|frame_out[69]~85         ;
; Rule A108: Design should not contain latches - Latch 277                                                              ;                                          ;
;  Latch 277                                                                                                            ; switchport:fa03|frame_out[70]~89         ;
; Rule A108: Design should not contain latches - Latch 278                                                              ;                                          ;
;  Latch 278                                                                                                            ; switchport:fa02|frame_out[71]~93         ;
; Rule A108: Design should not contain latches - Latch 279                                                              ;                                          ;
;  Latch 279                                                                                                            ; switchport:fa02|frame_out[72]~97         ;
; Rule A108: Design should not contain latches - Latch 280                                                              ;                                          ;
;  Latch 280                                                                                                            ; switchport:fa03|frame_out[71]~93         ;
; Rule A108: Design should not contain latches - Latch 281                                                              ;                                          ;
;  Latch 281                                                                                                            ; switchport:fa03|frame_out[72]~97         ;
; Rule A108: Design should not contain latches - Latch 282                                                              ;                                          ;
;  Latch 282                                                                                                            ; switchport:fa02|frame_out[73]~101        ;
; Rule A108: Design should not contain latches - Latch 283                                                              ;                                          ;
;  Latch 283                                                                                                            ; switchport:fa02|frame_out[74]~105        ;
; Rule A108: Design should not contain latches - Latch 284                                                              ;                                          ;
;  Latch 284                                                                                                            ; switchport:fa03|frame_out[73]~101        ;
; Rule A108: Design should not contain latches - Latch 285                                                              ;                                          ;
;  Latch 285                                                                                                            ; switchport:fa03|frame_out[74]~105        ;
; Rule A108: Design should not contain latches - Latch 286                                                              ;                                          ;
;  Latch 286                                                                                                            ; switchport:fa01|frame_out[68]~81         ;
; Rule A108: Design should not contain latches - Latch 287                                                              ;                                          ;
;  Latch 287                                                                                                            ; switchport:fa01|frame_out[69]~85         ;
; Rule A108: Design should not contain latches - Latch 288                                                              ;                                          ;
;  Latch 288                                                                                                            ; switchport:fa01|frame_out[67]~77         ;
; Rule A108: Design should not contain latches - Latch 289                                                              ;                                          ;
;  Latch 289                                                                                                            ; switchport:fa01|frame_out[70]~89         ;
; Rule A108: Design should not contain latches - Latch 290                                                              ;                                          ;
;  Latch 290                                                                                                            ; switchport:fa01|frame_out[66]~73         ;
; Rule A108: Design should not contain latches - Latch 291                                                              ;                                          ;
;  Latch 291                                                                                                            ; switchport:fa01|frame_out[71]~93         ;
; Rule A108: Design should not contain latches - Latch 292                                                              ;                                          ;
;  Latch 292                                                                                                            ; switchport:fa01|frame_out[65]~69         ;
; Rule A108: Design should not contain latches - Latch 293                                                              ;                                          ;
;  Latch 293                                                                                                            ; switchport:fa01|frame_out[72]~97         ;
; Rule A108: Design should not contain latches - Latch 294                                                              ;                                          ;
;  Latch 294                                                                                                            ; switchport:fa01|frame_out[64]~65         ;
; Rule A108: Design should not contain latches - Latch 295                                                              ;                                          ;
;  Latch 295                                                                                                            ; switchport:fa01|frame_out[73]~101        ;
; Rule A108: Design should not contain latches - Latch 296                                                              ;                                          ;
;  Latch 296                                                                                                            ; switchport:fa01|frame_out[63]~61         ;
; Rule A108: Design should not contain latches - Latch 297                                                              ;                                          ;
;  Latch 297                                                                                                            ; switchport:fa01|frame_out[74]~105        ;
; Rule A108: Design should not contain latches - Latch 298                                                              ;                                          ;
;  Latch 298                                                                                                            ; switchport:fa01|frame_out[62]~57         ;
; Rule A108: Design should not contain latches - Latch 299                                                              ;                                          ;
;  Latch 299                                                                                                            ; switchport:fa01|frame_out[61]~53         ;
; Rule A108: Design should not contain latches - Latch 300                                                              ;                                          ;
;  Latch 300                                                                                                            ; switchport:fa01|frame_out[60]~49         ;
; Rule A108: Design should not contain latches - Latch 301                                                              ;                                          ;
;  Latch 301                                                                                                            ; switchport:fa01|frame_out[59]~45         ;
; Rule A108: Design should not contain latches - Latch 302                                                              ;                                          ;
;  Latch 302                                                                                                            ; switchport:fa01|frame_out[58]~41         ;
; Rule A108: Design should not contain latches - Latch 303                                                              ;                                          ;
;  Latch 303                                                                                                            ; switchport:fa01|frame_out[57]~37         ;
; Rule A108: Design should not contain latches - Latch 304                                                              ;                                          ;
;  Latch 304                                                                                                            ; switchport:fa01|frame_out[56]~33         ;
; Rule A108: Design should not contain latches - Latch 305                                                              ;                                          ;
;  Latch 305                                                                                                            ; switchport:fa01|frame_out[39]~29         ;
; Rule A108: Design should not contain latches - Latch 306                                                              ;                                          ;
;  Latch 306                                                                                                            ; switchport:fa01|frame_out[38]~25         ;
; Rule A108: Design should not contain latches - Latch 307                                                              ;                                          ;
;  Latch 307                                                                                                            ; switchport:fa01|frame_out[37]~21         ;
; Rule A108: Design should not contain latches - Latch 308                                                              ;                                          ;
;  Latch 308                                                                                                            ; switchport:fa01|frame_out[36]~17         ;
; Rule A108: Design should not contain latches - Latch 309                                                              ;                                          ;
;  Latch 309                                                                                                            ; switchport:fa01|frame_out[35]~13         ;
; Rule A108: Design should not contain latches - Latch 310                                                              ;                                          ;
;  Latch 310                                                                                                            ; switchport:fa01|frame_out[34]~9          ;
; Rule A108: Design should not contain latches - Latch 311                                                              ;                                          ;
;  Latch 311                                                                                                            ; switchport:fa01|frame_out[33]~5          ;
; Rule A108: Design should not contain latches - Latch 312                                                              ;                                          ;
;  Latch 312                                                                                                            ; switchport:fa01|frame_out[32]~1          ;
; Rule R103: External reset signal should be correctly synchronized                                                     ; switchport:fa01|frame_ready              ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa01|frame_out[104]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa01|frame_out[103]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa01|frame_out[102]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa01|frame_out[101]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa01|frame_out[100]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa01|frame_out[105]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa01|frame_out[106]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa01|frame_out[107]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa01|frame_out[108]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa01|frame_out[109]~_emulated ;
; Rule R103: External reset signal should be correctly synchronized                                                     ; switchport:fa02|frame_ready              ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa02|frame_out[104]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa03|frame_out[104]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa02|frame_out[103]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa03|frame_out[103]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa02|frame_out[102]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa03|frame_out[102]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa02|frame_out[101]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa03|frame_out[101]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa02|frame_out[100]~_emulated ;
;  Reset signal destination node(s) list                                                                                ; switchport:fa03|frame_out[100]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[104]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa01|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[104]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[104]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[103]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa01|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[103]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[103]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[102]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa01|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[102]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[102]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[101]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa01|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[101]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[101]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[100]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa01|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[100]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[100]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[105]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa01|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[105]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[105]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[106]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa01|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[106]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[106]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[107]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa01|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[107]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[107]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[108]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa01|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[108]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[108]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[109]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa01|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[109]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[109]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; switchport:fa02|frame_ready              ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[110]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[110]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[110]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[98]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[98]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[98]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[97]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[97]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[97]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[96]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[96]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[96]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[95]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[95]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[95]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[94]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[94]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[94]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[93]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[93]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[93]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[92]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[92]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[92]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[91]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[91]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[91]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[90]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[90]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[90]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[88]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[88]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[88]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[87]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[87]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[87]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[86]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[86]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[86]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[85]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[85]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[85]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[84]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[84]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[84]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[83]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[83]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[83]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[82]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[82]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[82]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[81]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[81]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[81]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[80]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[80]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[80]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[99]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[99]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[99]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[79]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[79]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[79]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[78]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[78]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[78]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[77]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[77]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[77]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[76]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[76]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[76]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[75]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[75]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[75]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[74]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[74]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[74]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[136]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[136]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[136]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[138]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[138]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[138]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[139]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[139]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[139]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[140]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[140]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[140]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[141]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[141]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[141]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[142]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[142]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[142]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[143]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[143]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[143]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[144]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[144]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[144]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[146]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[146]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[146]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[147]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[147]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[147]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[148]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[148]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[148]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[150]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[150]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[150]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[130]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[130]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[130]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[131]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[131]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[131]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[132]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[132]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[132]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[133]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[133]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[133]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[134]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[134]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[134]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[135]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[135]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[135]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[124]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[124]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[124]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[125]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[125]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[125]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[126]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[126]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[126]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[127]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[127]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[127]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[128]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[128]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[128]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[129]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[129]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[129]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[117]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[117]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[117]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[118]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[118]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[118]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[119]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[119]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[119]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[120]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[120]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[120]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[122]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[122]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[122]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[123]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[123]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[123]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[111]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[111]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[111]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[112]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[112]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[112]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[113]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[113]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[113]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[114]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[114]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[114]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[115]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[115]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[115]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[116]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[116]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[116]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[67]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[67]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[67]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[66]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[66]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[66]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[65]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[65]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[65]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[64]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[64]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[64]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[63]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[63]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[63]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[62]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[62]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[62]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[73]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[73]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[73]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[72]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[72]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[72]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[71]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[71]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[71]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[70]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[70]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[70]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[69]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[69]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[69]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[68]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[68]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[68]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[61]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[61]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[61]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[60]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[60]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[60]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[59]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[59]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[59]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[58]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[58]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[58]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[57]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[57]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[57]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[56]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[56]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[56]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[39]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[39]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[39]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[38]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[38]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[38]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[37]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[37]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[37]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[36]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[36]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[36]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[35]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[35]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[35]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[34]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[34]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[34]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[121]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[121]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[121]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[137]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[137]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[137]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[145]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[145]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[145]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[149]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[149]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[149]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[151]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[151]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[151]~_emulated ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[89]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[89]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[89]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[33]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[33]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[33]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa01|frame_out[32]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa02|frame_out[32]~_emulated  ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; switchport:fa03|frame_out[32]~_emulated  ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                 ;
+---------------------------------------------------------------------------------------+---------------------------+
; Rule name                                                                             ; Name                      ;
+---------------------------------------------------------------------------------------+---------------------------+
; Rule R102: External reset signals should be synchronized using two cascaded registers ; reset                     ;
;  Reset signal destination node(s) list                                                ; SwCAM:SwCAM1|state.LOAD   ;
;  Reset signal destination node(s) list                                                ; state.LOAD                ;
;  Reset signal destination node(s) list                                                ; state.COMPLETE            ;
;  Reset signal destination node(s) list                                                ; state.RECEIVE             ;
;  Reset signal destination node(s) list                                                ; state.FORWARD             ;
;  Reset signal destination node(s) list                                                ; state.HOLD                ;
;  Reset signal destination node(s) list                                                ; state.SEARCH              ;
;  Reset signal destination node(s) list                                                ; state.ACTIVE              ;
;  Reset signal destination node(s) list                                                ; state.DECODE              ;
;  Reset signal destination node(s) list                                                ; SwCAM:SwCAM1|state.ASSIGN ;
+---------------------------------------------------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                     ;
+------------------------------------------------------------------+------------------------------------+---------+
; Rule name                                                        ; Name                               ; Fan-Out ;
+------------------------------------------------------------------+------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; buffer_frame[1848]                 ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; buffer_frame[1848]~0               ; 210     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; state.LOAD                         ; 139     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; state.COMPLETE                     ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; decode_frame[56]~0                 ; 105     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; state.ACTIVE                       ; 148     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; state.DECODE                       ; 318     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; switchport:fa01|frame_ready        ; 313     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; switchport:fa02|frame_ready        ; 625     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; SwCAM:SwCAM1|macIn[47]~0           ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa02|frame_ready        ; 625     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; state.DECODE                       ; 318     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa01|frame_ready        ; 313     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; buffer_frame[1848]~0               ; 210     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; state.ACTIVE                       ; 148     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; state.LOAD                         ; 139     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; decode_frame[56]~0                 ; 105     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; SwCAM:SwCAM1|macIn[47]~0           ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; buffer_frame[1848]                 ; 43      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; state.COMPLETE                     ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; SwCAM:SwCAM1|state.ASSIGN          ; 29      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; SwCAM:SwCAM1|state.READ            ; 26      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; SwCAM:SwCAM1|LessThan0~5           ; 24      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; SwCAM:SwCAM1|process_0~0           ; 24      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; SwCAM:SwCAM1|Selector40~1          ; 11      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; SwCAM:SwCAM1|k[4]~1                ; 10      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; state.FORWARD                      ; 10      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; fa01_DataIn[0]~0                   ; 8       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; state.HOLD                         ; 5       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; buffer_index[1]                    ; 4       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; buffer_index[0]                    ; 4       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; buffer_index[3]                    ; 4       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; temp_src_port[0]~0                 ; 4       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; buffer_index[2]                    ; 4       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa01|frame_out[148]~401 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa03|frame_out[90]~169  ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa02|frame_out[99]~205  ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa02|frame_out[112]~257 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa01|frame_out[117]~277 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa01|frame_out[71]~93   ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa02|frame_out[73]~101  ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa02|frame_out[119]~285 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa02|frame_out[120]~289 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa02|frame_out[139]~365 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa03|frame_out[105]~229 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; state.SEARCH                       ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa02|frame_out[33]~5    ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa03|frame_out[75]~109  ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa02|frame_out[140]~369 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa02|frame_out[74]~105  ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa01|frame_out[102]~217 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa01|frame_out[109]~245 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa01|frame_out[76]~113  ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa01|frame_out[145]~389 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa03|frame_out[146]~393 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa01|frame_out[86]~153  ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa01|frame_out[118]~281 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa01|frame_out[113]~261 ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa03|frame_out[83]~141  ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs         ; switchport:fa03|frame_out[136]~353 ; 3       ;
+------------------------------------------------------------------+------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Fri Dec 13 09:15:42 2024
Info: Command: quartus_drc switch -c switch
Info (119006): Selected device 5CGXFC7C7F23C8 for design "switch"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (335093): The Timing Analyzer is analyzing 312 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'switch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (308055): (High) Rule A108: Design should not contain latches. Found 312 latch(es) related to this rule.
    Critical Warning (308012): Node  "switchport:fa01|frame_out[105]~229" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[106]~233" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[105]~229" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[106]~233" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[105]~229" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[106]~233" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[104]~225" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[107]~237" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[104]~225" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[107]~237" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[104]~225" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[107]~237" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[103]~221" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[108]~241" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[103]~221" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[108]~241" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[103]~221" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[108]~241" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[102]~217" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[109]~245" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[102]~217" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[109]~245" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[102]~217" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[109]~245" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[101]~213" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[110]~249" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[101]~213" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[110]~249" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[101]~213" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[110]~249" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning (308025): (High) Rule R103: External reset signal should be correctly synchronized. Found 2 node(s) related to this rule.
    Critical Warning (308012): Node  "switchport:fa01|frame_ready" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 35
    Critical Warning (308012): Node  "switchport:fa02|frame_ready" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 35
Critical Warning (308074): (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 312 node(s) related to this rule.
    Critical Warning (308012): Node  "switchport:fa01|frame_out[104]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[104]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[104]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[103]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[103]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[103]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[102]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[102]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[102]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[101]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[101]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[101]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[100]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[100]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[100]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[105]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[105]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[105]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[106]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[106]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[106]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[107]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[107]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[107]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[108]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[108]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[108]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa01|frame_out[109]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa02|frame_out[109]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Critical Warning (308012): Node  "switchport:fa03|frame_out[109]~_emulated" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "reset" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 8
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 10 node(s) with highest fan-out.
    Info (308011): Node  "buffer_frame[1848]" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 154
    Info (308011): Node  "buffer_frame[1848]~0" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 154
    Info (308011): Node  "state.LOAD" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 76
    Info (308011): Node  "state.COMPLETE" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 76
    Info (308011): Node  "decode_frame[56]~0" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 154
    Info (308011): Node  "state.ACTIVE" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 76
    Info (308011): Node  "state.DECODE" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 76
    Info (308011): Node  "switchport:fa01|frame_ready" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 35
    Info (308011): Node  "switchport:fa02|frame_ready" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 35
    Info (308011): Node  "SwCAM:SwCAM1|macIn[47]~0" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/SwCAM.vhd Line: 110
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "switchport:fa02|frame_ready" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 35
    Info (308011): Node  "state.DECODE" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 76
    Info (308011): Node  "switchport:fa01|frame_ready" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 35
    Info (308011): Node  "buffer_frame[1848]~0" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 154
    Info (308011): Node  "state.ACTIVE" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 76
    Info (308011): Node  "state.LOAD" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 76
    Info (308011): Node  "decode_frame[56]~0" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 154
    Info (308011): Node  "SwCAM:SwCAM1|macIn[47]~0" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/SwCAM.vhd Line: 110
    Info (308011): Node  "buffer_frame[1848]" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 154
    Info (308011): Node  "state.COMPLETE" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 76
    Info (308011): Node  "SwCAM:SwCAM1|state.ASSIGN" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/SwCAM.vhd Line: 21
    Info (308011): Node  "SwCAM:SwCAM1|state.READ" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/SwCAM.vhd Line: 21
    Info (308011): Node  "SwCAM:SwCAM1|LessThan0~5" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/SwCAM.vhd Line: 130
    Info (308011): Node  "SwCAM:SwCAM1|process_0~0"
    Info (308011): Node  "SwCAM:SwCAM1|Selector40~1" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/SwCAM.vhd Line: 115
    Info (308011): Node  "SwCAM:SwCAM1|k[4]~1" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/SwCAM.vhd Line: 110
    Info (308011): Node  "state.FORWARD" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 76
    Info (308011): Node  "fa01_DataIn[0]~0" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 154
    Info (308011): Node  "state.HOLD" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 76
    Info (308011): Node  "buffer_index[1]" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 154
    Info (308011): Node  "buffer_index[0]" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 154
    Info (308011): Node  "buffer_index[3]" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 154
    Info (308011): Node  "temp_src_port[0]~0" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 154
    Info (308011): Node  "buffer_index[2]" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd Line: 154
    Info (308011): Node  "switchport:fa01|frame_out[148]~401" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Info (308011): Node  "switchport:fa03|frame_out[90]~169" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Info (308011): Node  "switchport:fa02|frame_out[99]~205" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Info (308011): Node  "switchport:fa02|frame_out[112]~257" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Info (308011): Node  "switchport:fa01|frame_out[117]~277" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Info (308011): Node  "switchport:fa01|frame_out[71]~93" File: A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switchport.vhd Line: 46
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308006): Design Assistant information: finished post-synthesis analysis of current design -- generated 60 information messages and 627 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 5041 megabytes
    Info: Processing ended: Fri Dec 13 09:15:45 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


