From 50d770a0d636ebfc77a4e46ddb1f75f91a7e11db Mon Sep 17 00:00:00 2001
From: "bo.yang" <bo.yang@amlogic.com>
Date: Mon, 8 Dec 2014 15:37:01 +0800
Subject: [PATCH 5163/5965] g9tv; add vcck dtd of n300

---
 arch/arm/boot/dts/amlogic/mesong9tv_n300.dtd | 113 +++++++++++++++++++
 1 file changed, 113 insertions(+)

diff --git a/arch/arm/boot/dts/amlogic/mesong9tv_n300.dtd b/arch/arm/boot/dts/amlogic/mesong9tv_n300.dtd
index a6713e41cde7..f5659f1da901 100755
--- a/arch/arm/boot/dts/amlogic/mesong9tv_n300.dtd
+++ b/arch/arm/boot/dts/amlogic/mesong9tv_n300.dtd
@@ -122,6 +122,106 @@
 
 
 
+/// ****************************************************************************
+///	-	Power
+//$$ MODULE="Power"
+//$$ DEVICE="dvfs"
+//$$ L2 PROP_STR = "status"
+	dvfs {
+		compatible = "amlogic, amlogic-dvfs"; /** fixed for driver, don't change */
+		#address-cells = <1>;
+		#size-cells = <0>;
+		status = "ok";
+
+//$$ L2 PROP_U32 = "dvfs_id"
+//$$ L2 PROP_U32 = "table_count"
+//$$ L2 PROP_U32 16*3 = "dvfs_table"
+	vcck_dvfs {
+		dvfs_id     = <1>;  /** must be value of (1 << n)            */
+		table_count = <14>; /** must be correct count for dvfs_table */
+		dvfs_table  = <
+			/* NOTE: frequent in this table must be ascending order */
+			/* frequent(Khz)    min_uV      max_uV                  */
+			96000		1140000		1140000
+			192000		1140000		1140000
+			312000		1140000		1140000
+			408000		1140000		1140000
+			504000		1140000		1140000
+			600000		1140000		1140000
+			720000		1140000		1140000
+			816000		1140000		1140000
+			1008000		1140000		1140000
+			1200000		1140000		1140000
+			1416000		1140000		1140000
+			1608000		1140000		1140000
+			1800000		1140000		1140000
+			1992000		1140000		1140000
+			>;
+		};
+	};
+
+//$$ DEVICE="meson_vcck_dvfs_driver"
+//$$ L2 PROP_STR = "status"
+//$$ L2 PROP_STR = "pinctrl-names"
+//$$ L2 PROP_CHOICE "meson_vcck_dvfs_pin_0_match" = "pinctrl-0"
+//$$ L2 PROP_U32 = "use_pwm"
+//$$ L2 PROP_U32 = "table_count"
+//$$ L2 PROP_U32 16*2 = "cs_voltage_table"
+	meson_vcck_dvfs_driver {
+		compatible = "amlogic, meson_vcck_dvfs";
+		dev_name = "meson_vcck_dvfs_driver";
+		status = "ok";
+		pinctrl-names = "default";
+		pinctrl-0 = <&aml_pwm_pins>;
+		use_pwm = <1>;
+		pmw_controller = "PWM_D";
+		table_count = <29>;
+		cs_voltage_table = <
+		/*
+		 * Note: This table is hardware depended, If your hardware use PWM method,
+		 * then first line in this table is PWM register value, second line is
+		 * voltage of VCCK according this PWM register value. If your platform use
+		 * constant-current source to adjust vcck voltage, then the first line should
+		 * set to 0, means not valid, member 'use_pwm' in this node should set to 0.
+		 *
+		 *  ---- This table must be in ascending order by voltage ----
+		 *
+		 *  PWM value       VCCK voltage
+		 */
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+			0x030019        1140000
+		>;
+	};
+
+
+
 /// ****************************************************************************
 ///	-	UART
 //$$ MODULE="UART"
@@ -981,6 +1081,19 @@
 		dev_name = "pinmux";
 		#pinmux-cells=<2>;
 
+		//$$ MATCH "meson_vcck_dvfs_pin_0_match" = "&aml_pwm_pins"
+		//$$ L2 PROP_U32 2 = "amlogic,setmask"
+		//$$ L2 PROP_U32 2 = "amlogic,clrmask"
+		//$$ L2 PROP_STR = "amlogic,pins"
+		aml_pwm_pins:aml_pwm_pins {
+			amlogic,setmask = <9 0x1000000>;
+			amlogic,clrmask = <3 0x10
+					   5 0x2000000
+					   9 0x1
+					   10 0x100000>;
+			amlogic,pins = "GPIOY_8";
+		};
+
 		//$$ MATCH "uart_ao_pin_match" = "&ao_uart_pins"
 		//$$ L2 PROP_U32 2 = "amlogic,setmask"
 		//$$ L2 PROP_STR 2 = "amlogic,pins"
-- 
2.19.0

