

================================================================
== Vitis HLS Report for 'Compute_CRC_Pipeline_VITIS_LOOP_92_4'
================================================================
* Date:           Tue Dec 19 07:23:47 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FPGA_simulator_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.469 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_4  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [emitter.cpp:92->emitter.cpp:502]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%crc_tmp_reversed_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crc_tmp_reversed_reload"   --->   Operation 5 'read' 'crc_tmp_reversed_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.03ns)   --->   "%store_ln92 = store i2 0, i2 %i" [emitter.cpp:92->emitter.cpp:502]   --->   Operation 6 'store' 'store_ln92' <Predicate = true> <Delay = 1.03>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc141.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_22 = load i2 %i" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 8 'load' 'i_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%icmp_ln92 = icmp_eq  i2 %i_22, i2 2" [emitter.cpp:92->emitter.cpp:502]   --->   Operation 9 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%add_ln92 = add i2 %i_22, i2 1" [emitter.cpp:92->emitter.cpp:502]   --->   Operation 10 'add' 'add_ln92' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.inc141.split.i, void %Compute_CRC.exit.exitStub" [emitter.cpp:92->emitter.cpp:502]   --->   Operation 11 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i2 %i_22" [emitter.cpp:92->emitter.cpp:502]   --->   Operation 12 'zext' 'zext_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [emitter.cpp:92->emitter.cpp:502]   --->   Operation 13 'specpipeline' 'specpipeline_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln92 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [emitter.cpp:92->emitter.cpp:502]   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [emitter.cpp:92->emitter.cpp:502]   --->   Operation 15 'specloopname' 'specloopname_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i2 %i_22" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 16 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln94, i3 0" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i4 %shl_ln" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 18 'zext' 'zext_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bit_select_i9_i = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %crc_tmp_reversed_reload_read, i16 %zext_ln94" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 19 'bitselect' 'bit_select_i9_i' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln94 = or i4 %shl_ln, i4 1" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 20 'or' 'or_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i4 %or_ln94" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 21 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bit_select_i10_i = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %crc_tmp_reversed_reload_read, i16 %zext_ln94_1" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 22 'bitselect' 'bit_select_i10_i' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln94_1 = or i4 %shl_ln, i4 2" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 23 'or' 'or_ln94_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i4 %or_ln94_1" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 24 'zext' 'zext_ln94_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bit_select_i11_i = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %crc_tmp_reversed_reload_read, i16 %zext_ln94_2" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 25 'bitselect' 'bit_select_i11_i' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln94_2 = or i4 %shl_ln, i4 3" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 26 'or' 'or_ln94_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln94_3 = zext i4 %or_ln94_2" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 27 'zext' 'zext_ln94_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bit_select_i12_i = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %crc_tmp_reversed_reload_read, i16 %zext_ln94_3" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 28 'bitselect' 'bit_select_i12_i' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln94_3 = or i4 %shl_ln, i4 4" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 29 'or' 'or_ln94_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln94_4 = zext i4 %or_ln94_3" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 30 'zext' 'zext_ln94_4' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bit_select_i13_i = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %crc_tmp_reversed_reload_read, i16 %zext_ln94_4" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 31 'bitselect' 'bit_select_i13_i' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln94_4 = or i4 %shl_ln, i4 5" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 32 'or' 'or_ln94_4' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln94_5 = zext i4 %or_ln94_4" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 33 'zext' 'zext_ln94_5' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bit_select_i14_i = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %crc_tmp_reversed_reload_read, i16 %zext_ln94_5" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 34 'bitselect' 'bit_select_i14_i' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln94_5 = or i4 %shl_ln, i4 6" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 35 'or' 'or_ln94_5' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln94_6 = zext i4 %or_ln94_5" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 36 'zext' 'zext_ln94_6' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bit_select_i15_i = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %crc_tmp_reversed_reload_read, i16 %zext_ln94_6" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 37 'bitselect' 'bit_select_i15_i' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln94_6 = or i4 %shl_ln, i4 7" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 38 'or' 'or_ln94_6' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln94_7 = zext i4 %or_ln94_6" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 39 'zext' 'zext_ln94_7' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bit_select_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %crc_tmp_reversed_reload_read, i16 %zext_ln94_7" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 40 'bitselect' 'bit_select_i_i' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln94_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %bit_select_i_i, i1 %bit_select_i15_i, i1 %bit_select_i14_i, i1 %bit_select_i13_i, i1 %bit_select_i12_i, i1 %bit_select_i11_i, i1 %bit_select_i10_i, i1 %bit_select_i9_i" [emitter.cpp:94->emitter.cpp:502]   --->   Operation 41 'bitconcatenate' 'or_ln94_i' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%list_bytes_addr = getelementptr i8 %list_bytes, i64 0, i64 %zext_ln92" [emitter.cpp:95->emitter.cpp:502]   --->   Operation 42 'getelementptr' 'list_bytes_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.42ns)   --->   "%store_ln95 = store i8 %or_ln94_i, i5 %list_bytes_addr" [emitter.cpp:95->emitter.cpp:502]   --->   Operation 43 'store' 'store_ln95' <Predicate = (!icmp_ln92)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 21> <RAM>
ST_1 : Operation 44 [1/1] (1.03ns)   --->   "%store_ln92 = store i2 %add_ln92, i2 %i" [emitter.cpp:92->emitter.cpp:502]   --->   Operation 44 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 1.03>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.inc141.i" [emitter.cpp:92->emitter.cpp:502]   --->   Operation 45 'br' 'br_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ crc_tmp_reversed_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ list_bytes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                            (alloca           ) [ 01]
crc_tmp_reversed_reload_read (read             ) [ 00]
store_ln92                   (store            ) [ 00]
br_ln0                       (br               ) [ 00]
i_22                         (load             ) [ 00]
icmp_ln92                    (icmp             ) [ 01]
add_ln92                     (add              ) [ 00]
br_ln92                      (br               ) [ 00]
zext_ln92                    (zext             ) [ 00]
specpipeline_ln92            (specpipeline     ) [ 00]
speclooptripcount_ln92       (speclooptripcount) [ 00]
specloopname_ln92            (specloopname     ) [ 00]
trunc_ln94                   (trunc            ) [ 00]
shl_ln                       (bitconcatenate   ) [ 00]
zext_ln94                    (zext             ) [ 00]
bit_select_i9_i              (bitselect        ) [ 00]
or_ln94                      (or               ) [ 00]
zext_ln94_1                  (zext             ) [ 00]
bit_select_i10_i             (bitselect        ) [ 00]
or_ln94_1                    (or               ) [ 00]
zext_ln94_2                  (zext             ) [ 00]
bit_select_i11_i             (bitselect        ) [ 00]
or_ln94_2                    (or               ) [ 00]
zext_ln94_3                  (zext             ) [ 00]
bit_select_i12_i             (bitselect        ) [ 00]
or_ln94_3                    (or               ) [ 00]
zext_ln94_4                  (zext             ) [ 00]
bit_select_i13_i             (bitselect        ) [ 00]
or_ln94_4                    (or               ) [ 00]
zext_ln94_5                  (zext             ) [ 00]
bit_select_i14_i             (bitselect        ) [ 00]
or_ln94_5                    (or               ) [ 00]
zext_ln94_6                  (zext             ) [ 00]
bit_select_i15_i             (bitselect        ) [ 00]
or_ln94_6                    (or               ) [ 00]
zext_ln94_7                  (zext             ) [ 00]
bit_select_i_i               (bitselect        ) [ 00]
or_ln94_i                    (bitconcatenate   ) [ 00]
list_bytes_addr              (getelementptr    ) [ 00]
store_ln95                   (store            ) [ 00]
store_ln92                   (store            ) [ 00]
br_ln92                      (br               ) [ 00]
ret_ln0                      (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="crc_tmp_reversed_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_tmp_reversed_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="list_bytes">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="list_bytes"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="crc_tmp_reversed_reload_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_tmp_reversed_reload_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="list_bytes_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="2" slack="0"/>
<pin id="68" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="list_bytes_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln95_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln92_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="2" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_22_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_22/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln92_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="0"/>
<pin id="87" dir="0" index="1" bw="2" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="add_ln92_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="2" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln92_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln94_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="shl_ln_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln94_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="bit_select_i9_i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i9_i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="or_ln94_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln94/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln94_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bit_select_i10_i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i10_i/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="or_ln94_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="3" slack="0"/>
<pin id="147" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln94_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln94_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="bit_select_i11_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i11_i/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="or_ln94_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln94_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln94_3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_3/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="bit_select_i12_i_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i12_i/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="or_ln94_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln94_3/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln94_4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_4/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="bit_select_i13_i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i13_i/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="or_ln94_4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln94_4/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln94_5_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_5/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="bit_select_i14_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i14_i/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="or_ln94_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln94_5/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln94_6_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_6/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="bit_select_i15_i_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i15_i/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="or_ln94_6_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln94_6/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln94_7_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_7/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="bit_select_i_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i_i/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln94_i_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="0" index="3" bw="1" slack="0"/>
<pin id="257" dir="0" index="4" bw="1" slack="0"/>
<pin id="258" dir="0" index="5" bw="1" slack="0"/>
<pin id="259" dir="0" index="6" bw="1" slack="0"/>
<pin id="260" dir="0" index="7" bw="1" slack="0"/>
<pin id="261" dir="0" index="8" bw="1" slack="0"/>
<pin id="262" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln94_i/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln92_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="0" index="1" bw="2" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="52" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="82" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="82" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="105"><net_src comp="82" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="58" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="106" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="58" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="106" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="58" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="106" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="58" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="106" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="58" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="106" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="58" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="106" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="58" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="106" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="58" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="244" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="265"><net_src comp="226" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="266"><net_src comp="208" pin="3"/><net_sink comp="252" pin=3"/></net>

<net id="267"><net_src comp="190" pin="3"/><net_sink comp="252" pin=4"/></net>

<net id="268"><net_src comp="172" pin="3"/><net_sink comp="252" pin=5"/></net>

<net id="269"><net_src comp="154" pin="3"/><net_sink comp="252" pin=6"/></net>

<net id="270"><net_src comp="136" pin="3"/><net_sink comp="252" pin=7"/></net>

<net id="271"><net_src comp="118" pin="3"/><net_sink comp="252" pin=8"/></net>

<net id="272"><net_src comp="252" pin="9"/><net_sink comp="71" pin=1"/></net>

<net id="277"><net_src comp="91" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="54" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="273" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: list_bytes | {1 }
 - Input state : 
	Port: Compute_CRC_Pipeline_VITIS_LOOP_92_4 : crc_tmp_reversed_reload | {1 }
  - Chain level:
	State 1
		store_ln92 : 1
		i_22 : 1
		icmp_ln92 : 2
		add_ln92 : 2
		br_ln92 : 3
		zext_ln92 : 2
		trunc_ln94 : 2
		shl_ln : 3
		zext_ln94 : 4
		bit_select_i9_i : 5
		or_ln94 : 4
		zext_ln94_1 : 4
		bit_select_i10_i : 5
		or_ln94_1 : 4
		zext_ln94_2 : 4
		bit_select_i11_i : 5
		or_ln94_2 : 4
		zext_ln94_3 : 4
		bit_select_i12_i : 5
		or_ln94_3 : 4
		zext_ln94_4 : 4
		bit_select_i13_i : 5
		or_ln94_4 : 4
		zext_ln94_5 : 4
		bit_select_i14_i : 5
		or_ln94_5 : 4
		zext_ln94_6 : 4
		bit_select_i15_i : 5
		or_ln94_6 : 4
		zext_ln94_7 : 4
		bit_select_i_i : 5
		or_ln94_i : 6
		list_bytes_addr : 3
		store_ln95 : 7
		store_ln92 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |             icmp_ln92_fu_85             |    0    |    10   |
|----------|-----------------------------------------|---------|---------|
|    add   |              add_ln92_fu_91             |    0    |    10   |
|----------|-----------------------------------------|---------|---------|
|   read   | crc_tmp_reversed_reload_read_read_fu_58 |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |             zext_ln92_fu_97             |    0    |    0    |
|          |             zext_ln94_fu_114            |    0    |    0    |
|          |            zext_ln94_1_fu_132           |    0    |    0    |
|          |            zext_ln94_2_fu_150           |    0    |    0    |
|   zext   |            zext_ln94_3_fu_168           |    0    |    0    |
|          |            zext_ln94_4_fu_186           |    0    |    0    |
|          |            zext_ln94_5_fu_204           |    0    |    0    |
|          |            zext_ln94_6_fu_222           |    0    |    0    |
|          |            zext_ln94_7_fu_240           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |            trunc_ln94_fu_102            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|bitconcatenate|              shl_ln_fu_106              |    0    |    0    |
|          |             or_ln94_i_fu_252            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |          bit_select_i9_i_fu_118         |    0    |    0    |
|          |         bit_select_i10_i_fu_136         |    0    |    0    |
|          |         bit_select_i11_i_fu_154         |    0    |    0    |
| bitselect|         bit_select_i12_i_fu_172         |    0    |    0    |
|          |         bit_select_i13_i_fu_190         |    0    |    0    |
|          |         bit_select_i14_i_fu_208         |    0    |    0    |
|          |         bit_select_i15_i_fu_226         |    0    |    0    |
|          |          bit_select_i_i_fu_244          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |              or_ln94_fu_126             |    0    |    0    |
|          |             or_ln94_1_fu_144            |    0    |    0    |
|          |             or_ln94_2_fu_162            |    0    |    0    |
|    or    |             or_ln94_3_fu_180            |    0    |    0    |
|          |             or_ln94_4_fu_198            |    0    |    0    |
|          |             or_ln94_5_fu_216            |    0    |    0    |
|          |             or_ln94_6_fu_234            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |    20   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_278|    2   |
+---------+--------+
|  Total  |    2   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   20   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    2   |    -   |
+-----------+--------+--------+
|   Total   |    2   |   20   |
+-----------+--------+--------+
