compar circuit finit bound poset balagop komarath jayal sarma sunil depart comput scienc engin indian institut technolog madra chennai india email baluk jayal sunil march abstract compar circuit model origin introduc studi captur problem complet admit effici parallel algorithm class complex class problem logspac ducibl compar circuit problem nlog cook class languag decid polynomi size compar circuit studi general compar circuit model work fix finit bound poset observ univers compar circuit arbitrari fix finit bound poset build compar circuit polynomi size fix finit distribut lattic character circuit restrict skew character log note uni form polynomi size boolean circuit resp skew character resp nlog indic comparison nlog log problem complement compar circuit polynomi size arbitrari fix finit lattic exact character compar circuit skew character nlog addit comparison nlog log problem lattic design prove result distribut embed distribut lattic preserv meet join addit character class famili polynomi size compar circuit fix finit bound poset consid generaliza tion boolean formula arbitrari lattic theorem extend set well polynomi size boolean formula finit fix lattic captur exact general power compar circuit techniqu involv design compar circuit finit poset lattic theori poset embed appropri lattic method establish upper bound problem indic potenti approach problem nlog log lattic theoret method support tcs phd fellowship introduct complet class problem consid evid hard design effici parallel algorithm problem comput problem class complet design effici parallel algorithm remain elus classic exampl problem includ lex maxim match problem stabl marriag problem figur compar circuit attempt captur exact bottleneck compu tation problem variant boolean circuit model mayr subramanian studi compar circuit model compar circuit sort network work valu parat gate input output output input second output input compar circuit circuit compar gate fan gate allow assum wlog gate input level graphic represent compar circuit figur represent draw set parallel line carri logic updat gate incid gate repres direct arrow gate updat valu line set resp valu line gate evalu left output circuit final design output defin model formal order studi complex theoret signific compar circuit correspond circuit problem explor compar circuit input test output wire carri class defin class languag logspac reduc compar circuit problem observ class contain algorithm describ direct reachabl prove class nlog subclass best contain current complex class spurt activ character cook class robust complex reduct compar circuit problem vari nlog character class term comput model compar circuit famili main contribut regard introduct univers compar circuit simul comput compar circuit input univers circuit comparison class interest implic correspond comput restrict exampl hard class conjectur evid problem effici paralleliz intuit strengthen cook show oracl set relat incompar class languag effici solvabl parallel algorithm addit conjectur class pairwis incompar techniqu paper studi comput power compar circuit work arbitrari fix finit bound poset famili famili finit bound poset inform valu comput element poset gate comput determinist maxim lower bound minim upper bound poset defin model formal exist univers compar circuit compar circuit irrespect lie bound poset proposit compar circuit polynomi size fix finit distribut lattic captur class theorem lead problem class design compar circuit fix finit lattic show lattic distribut lattic theoret techniqu theorem show lattic distribut general independ interest distribut compar circuit polynomi size fix finit lattic character class theorem design fix finit poset languag polynomi size compar circuit famili comput comput lub glbs exist poset enabl dedekind macneill complet complet theorem construct fix finit lattic complet poset preserv lub glbs pair element lattic perform comput potenti drawback lattic complex class captur compar circuit vari depend element lattic accept element standard tool lattic theori deriv fix constant compar circuit ith partit lattic definit polynomi size comput function compar circuit lattic captur irrespect accept element partit lattic lattic complet distribut explor possibl complet poset distribut lattic preserv exist lub glbs will arriv negat result poset complet distribut lattic preserv exist lub glbs theorem conceiv class captur famili distribut lattic finit fix lattic captur distribut motiv altern proof main theorem grow poset simpler structur argu poset famili complet famili distribut lattic preserv exist lub glbs lattic structur compar circuit fix finit bound poset captur class theorem crucial fact poset lattic element uniqu minim upper bound complet poset lattic will fail captur restrict structur compar circuit exact character class log skew compar circuit theorem note polynomi size skew boolean circuit character exact class nlog lead comparison log nlog problem problem address power polynomi size boolean circuit compar circuit general skew circuit studi general skew compar circuit arbitrari lattic lattic distribut circuit captur exact log complement fix finit fix lattic skew compar circuit character exact nlog theorem bring second comparison nlog log problem problem address power polynomi size compar circuit arbitrari lattic distribut lattic general skew compar circuit case studi general boolean formula arbitrari lattic gate comput lattic general theorem set polynomi size boolean formula finit fix lattic captur exact theorem observ compar circuit allow comput progress general structur distribut lattic arbitrari lattic poset model captur class problem progress harder parallel tabl indic indic respect citat lattic boolean distribut general poset poli size skew poli size log log nlog formula main technic contribut proof design poset correspond compar circuit captur complex class idea lattic order theori order deriv lattic construct poset embed preliminari standard definit complex theori paper standard textbook reduct paper comput logspac mention standard boolean circuit circuit basi gate allow input level defin compar circuit restrict compar circuit complex class base restrict compar circuit set line order list gate fed input boolean defin val gate updat val val val val val val order gate updat valu output circuit compar circuit problem input find output compar circuit fed input encod definit compar circuit call order list represent gate present order list mayr subramanian defin complex class set languag logspac reduc compar circuit problem cook character class languag comput uniform famili annot compar circuit annot compar circuit initi input variabl complement famili annot compar circuit languag compar circuit famili exact input variabl circuit comput skew compar circuit defin skew compar circuit altern definit compar circuit closer definit standard boolean circuit compar gate input output gate take input output compar circuit simpli circuit usual sens consist compar gate fan gate allow definit encod compar circuit dag encod standard boolean circuit easi compar circuit encod order list gate dag encod compar circuit logspac definit talk wire compar circuit gate compar gate output wire parat gate circuit gate circuit call skew input gate constant constant case annot circuit input bit compar circuit call skew compar circuit gate circuit skew complex class skewcc consist languag decid poli size skew compar circuit famili defin skewccvp circuit evalu problem skew compar circuit note order list represent compar circuit easi check gate ith gate output gate unus iff element list gate member posit greater list circuit famili log uniform exist output nth circuit famili log space input circuit paper log uniform mention lattic order theori includ basic definit terminolog standard lattic order theori requir paper detail treatment standard textbook set reflex anti symmetr transit relat denot call poset element call greatest element element call element poset call bound greatest element note finit poset convert finit bound poset element relat element poset minim upper bound element denot set exist distinct maxim lower bound element denot set exist distinct poset call lattic pair element uniqu maxim lower bound uniqu minim upper bound lattic minim upper bound maxim lower bound element join meet minim upper bound maxim lower bound uniqu lattic drop set notat describ write simpli write lattic call distribut element order embed poset poset function lattic lattic lattic meet join oper inherit case emb state technic theorem theori crucial theorem poset find lattic poset theorem dedekind macneill complet poset exist smallest lattic order emb lattic call dedekind macneill complet crucial properti dedekind macneill complet preserv meet join exist poset element poset poset dedekind macneill complet poset embed function map element element state theorem concern structur distribut lattic theorem represent theorem element finit distribut lattic repres finit set join meet oper finit distribut lattic correspond union intersect finit set repres element nth partit lattic denot lattic element partit set order refin equival element equival relat set glb intersect lub transit closur union theorem pudla finit lattic exist embed sublattic describ element partit lattic undirect graph vertex set undirect graph correspond element equival relat reachabl figur lattic undirect graph repres element relat partit lattic prove exist formula partit lattic statement partit lattic proposit exist formula dista dista strict proof case consid case element correspond ing path exact vertex partit defin dista case edg denot element partit lattic correspond undirect graph edg defin dista distg explicit literatur includ proof paper figur lattic undirect graph represent proposit exist formula gea iff addit exist formula evalu evalu proof simpli defin formula gea dista defin ident second consid formula defin map imag rest element lattic arbitrari partit edg complet partit graph partit lattic element correspond undirect graph edg complet second defin formula gea ident general finit bound poset univers circuit consid compar circuit model arbitrari fix finit bound poset boolean lattic element prove exist univers circuit model exist general univers compar circuit impli class character compar circuit famili fix finit bound poset canon complet problem compar circuit evalu problem fix finit bound poset definit compar circuit fix finit bound poset compar circuit famili finit bound poset accept famili circuit definit general boolean circuit implicit element accept element differ accept element boolean circuit accept easili convert accept complement output true compar circuit bound poset general element accept element chang power compar circuit compar circuit set line order list gate input defin output compar circuit initi assign denot val element initi gate determinist updat val val val val valu line updat gate order circuit accept val comput sequenc determinist choic finit alphabet compar circuit famili bound poset accept element decid note general circuit model gate work arbitrari bound poset will paper interest case compar circuit arbitrari bound poset lead character complex class prove univers compar circuit exist compar circuit model work arbitrari finit fix poset proposit bound poset exist univers compar circuit input compar circuit line gate simul comput determinist path output path size poli proof simpli observ construct univers circuit class general ize arbitrari bound poset gadget figur enabl disabl gate depend enabl input input complement resp greatest element enabl input gate activ enabl input gate act pass gate line label retain origin valu simul singl gate circuit univers circuit gadget number line input gadget set circuit simul gate number gate definit defin complex class set languag accept poli size compar circuit famili finit bound poset accept element figur condit compar gadget complex class chang accept element simpli write refer complex class note bound poset element simul boolean lattic element definit finit bound poset compar circuit evalua tion problem ccvp defin set tupl input determinist path output compar circuit proposit general correspond theorem boolean parat circuit proposit languag ccvp complet finit bound poset proof problem ccvp trivial hard class logspac uniform circuit famili input output tupl run uniform algorithm fact ccvp proposit input ccvp problem encod binari string form bit string view block bit ith block exact set bit encod fact ith gate bit prior bit encod initi valu line encod logspac equival order list represent call string form valid bit string valid pair string check logspac valid fix logspac uniform compar circuit lattic take bit string input output iff input valid string total length input uniform machin input write descript pair satisfi compar circuit lattic compar circuit distribut lattic simpli class theorem finit distribut lattic arbitrari element proof represent theorem finit distribut lattic element iso morphic lattic element subset order inclus join meet oper origin finit distribut lattic correspond set union set inter oper lattic will simul circuit arbitrari finit distribut lattic size circuit lattic origin circuit replac line invari maintain origin circuit carri line carri characterist vector set correspond element gate origin circuit replac gate circuit correct fact meet join oper origin circuit correspond set union set intersect turn correspond oper characterist vector consid compar circuit fix finit lattic note character class term boolean circuit fan gate requir fact mayr primari motiv introduc class studi fan restrict circuit compar circuit freedom comput lattic oppos boolean lattic element fan restrict irrelev figur poset simul lemma describ fix finit lattic compar circuit captur clear class captur compar circuit lattic independ accept element theorem exist lattic captur irrespect accept element lemma lattic figur note maximum element lattic proof will reduc problem mcvp plete compar circuit problem finit lattic figur input mcvp wire add compar circuit initi line correspond input wire set poset figur compar circuit simul level level fashion maintain invari line carri depend carri will compar circuit simul level gate fan proof easi induct gate simul meet join oper gadget figur implement fan oper idea gate gadget implement oper rest gate gadget copi result oper line correspond output wire gate reader verifi element satisfi meet join ident figur ident copi output line label ident implement boolean oper gate figur requir comput add gate carri result oper ident copi result boolean oper ident convert copi origin ident convert second copi origin lattic figur simpli dedekind macneill complet dedekind macneill complet preserv exist meet join comput perform lattic lattic observ poli time evalu nth compar circuit compar circuit famili languag theorem consid partit lattic embed lattic complex class remain unchang chang accept element figur lattic simul figur copi theorem exist constant proof exist finit lattic languag exist compar circuit famili decid accept reject theorem exist constant embed remain accept element chang complex fact will design compar circuit famili accept reject element map embed exist circuit famili decid accept reject will construct circuit famili accept reject maximum minimum element output circuit circuit famili construct comput construct circuit famili accept reject reduc languag mcvp appli construct lemma comput output circuit requir circuit famili comput exist finit distribut lattic poset figur embed lattic preserv exist meet join theorem embed ccn cccn ccn cccn varn figur poset simul theorem poset figur embed distribut lattic preserv meet join proof proof contradict assum embed exist represent theorem element poset figur label finit set lub glb oper embed distribut lattic correspond union intersect set will denot set label element poset figur correspond uppercas letter label goal prove suppos contradict exist conclud contradict incompar compar circuit bound poset consid general form compar circuit consid parat circuit fix finit bound poset complex class exact class theorem poset arbitrari element exist finit poset var figur nondeterministc generat proof prove exist poset accept element poset figur will reduc complet problem csat ccvp assum wlog circuit gate note poset poset proof theorem repres hexagon figur element mark insid hexagon element mark figur contain ensur implement oper simul mcvp well input csat problem valu carri wire will repres proof theorem trivial simul input variabl input variabl handl determinist generat line correspond wire attach input gate ensur determinist generat valu input variabl valu generat consist ensur generat determinist complement generat fan oper implement proof theorem note minim upper bound element var poset valu stand determinist generat resp variabl minim upper bound element determinist generat thing remain correspond variabl consist generat determinist ensur line carri determinist path carri sequenc meet join ident describ implement comput figur generat consist determinist fashion ident ident enabl determinist generat note generat point will convert implement boolean oper var ident convert note origin generat will destroy sequenc oper ident ensur origin generat determinist restor restor ident generat carri skew compar circuit studi skew compar circuit defin preliminari skewcc exact class log recal class nlog character set languag comput logpsac uniform boolean circuit skew gate result draw parallel problem nlog log problem skewcc distribut lattic character exact log consid canon complet problem class log languag consist tupl direct graph vertex degre direct path variant problem set variant call degre constraint appli easi log neighbour algorithm check reachabl theorem skewcc log proof skewcc will prove log reduc reduct observ reduc languag skewccvp logspac reduct uniform algorithm reduc skewccvp instanc skewccvp wire add vertex graph vertex correspond output wire destin vertex add sourc vertex edg vertex correspond input wire add edg graph consid compar gate input wire output wire output wire case gate output assum wlog input wire add edg add edg graph gate output add edg clear path output observ vertex correspond wire reachabl wire correspond carri vertic degre reduct implement logspac log poli size layer branch program decid will design skew compar circuit simul state read edg label direct state edg label direct state gadget figur simul gadget correspond state truth tabl gadget tabl tabl assum line carri initi label will input gate gadget evalu input reach state clear gate gadget evalu label input reach resp circuit state introduc state layer layer layer order add gate gadget correspond state order note line annot gadget gadget valu requir annot line correspond accept state output initi line correspond state start state initi correspond start state circuit skew circuit gate gadget skew establish correct observ claim hold circuit output input path start state accept state input complet correct proof prove claim claim circuit output input path start state accept state input proof ith block includ gadget correspond state layer will prove general claim gate includ ith block evalu consid line correspond state layer will will correspond state layer reach input will prove induct layer number base case start state layer initi base case true induct assum claim true state layer reach state reach truth tabl tabl clear gadget state evalu will truth tabl clear valu line correspond state layer remain notic gate block incid gate remain block number state number line number gate poli size truth tabl gadget bps gadget simul bps construct theorem preserv skew circuit corollari corollari distribut lattic element skewcc log turn skew compar circuit work arbitrari fix finit lattic arbitrari lattic poli size skew compar circuit famili captur class nlog theorem skewcc nlog constant theorem proof nlog skewcc class nlog defin set languag comput logspac uniform boolean circuit gate skew appli reduct theorem skew circuit skew compar circuit reduct theorem preserv skew circuit skewcc nlog describ nlog evalu algorithm circuit problem skewccvp skew compar circuit decid nlog circuit output consid undirect graph represent partit vertex set graph induc maxim cliqu graph edg induc graph consid valu carri wire circuit undirect graph repres element partit lattic statement wire edg interpret equival defin proof path edg graph correspond element circuit path input gate output gate satisfi properti input gate gate path input input gate gate easi proof path output element edg proof path verifi logspac read fashion call proof path partial start input gate prove claim claim circuit output greater equal iff exist span tree edg exist proof path proof direct trivial start partit cut vertex set will exist edg cross cut proof path output gate edg cross cut output wire assum partial proof path cross cut consid gate current partial proof path start gate extend partial path includ input wire gate input gate wire gate exist path edg path contain valu input wire gate edg path cross cut extend partial path includ input wire gate partial proof path cross cut continu process will proof path edg cross cut appli procedur recurs valid path edg span tree requir proof path claim nlog algorithm check output greater equal simpli guess span tree constant size guess proof path verifi read fashion check nlog output strict greater guess addit edg nlog conlog check nlog output check output equal check output formula lattic well languag decid poli size formula famili class languag decid log depth boolean circuit bound fan gate modifi definit defin formula finit bound poset denot formula lattic class languag decid poli size formula famili accept element languag comput poli size formula famili fix finit lattic class proof boolean case work depth reduc arbitrari formula poli size boolean formula poli size log depth depth reduct identifi separ vertex tree evalu separ compon smaller circuit parallel argument extend case finit lattic well main theorem theorem finit lattic arbitrari element formula proof lattic element lattic sublattic close complement class chang acceptor poli size formula famili embed formula famili correspond will construct log depth poli size formula famili comput languag will denot formula famili tree separ tree correspond will construct formula comput root assum comput node appli comput formula lub formula construct appli recurs log depth poli size formula equival suppos correct formula root formula output correspond output formula root actual origin formula greater equal formula monoton lub glb topmost lub will output correct final formula log depth poli size formula constant depth construct circuit encod element binari replac gate constant size circuit comput lub glb discuss conclus studi comput power compar circuit bound poset provid altern character log nlog term compar circuit natur open problem approach dichotomi respect lattic structur concret design compar circuit fix lattic power languag note exist sublattic suffici condit distribut theorem manag will dichotomi context nlog log open problem first will interest dichotomi theorem hold respect lattic structur second note upper bound nlog case skew compar circuit finit lattic embedd partit lattic power skew compar circuit general finit poset unclear clear comput languag cook propos question membership test cfls character term distribut lattic lead concret approach prove design lattic decid membership test cfls show lattic distribut refer arora barak comput complex modern approach cambridg univers press stephen cook yuval filmus dai tri man complex compar circuit problem acm tran comput theori august brian davey hilari priestley introduct lattic order cambridg univers press cambridg bernhard ganter sergei kuznetsov stepwis construct dedekind macneill complet conceptu structur theori tool applic intern confer enc icc montpelli franc august proceed berlin springer ernst mayr ashok subramanian complex circuit network stabil comput syst sci time hardwar complex tradeoff boolean function proceed hawaii symp system scienc pavel pudla finit lattic embed finit partit lattic algebra universali ashok subramanian comput complex circuit network stabil problem phd thesi stanford usa compar circuit grow lattic general compar circuit model allow comput lattic grow size input size lattic polynomi size input lattic comput uniform machin languag comput circuit class freedom chang lattic size input captur class structur simpler lattic conceiv class captur famili distribut lattic finit lattic captur distribut formal definit compar circuit grow poset lattic famili captur class will simpler lattic embed famili distribut lattic theorem definit compar circuit grow bound poset compar circuit famili grow bound poset famili accept set famili circuit compar circuit set line order list gate input defin output compar circuit initi assign denot val element initi gate determinist updat val val val val valu line updat gate order circuit accept iff val comput sequenc determinist choic finit alphabet compar circuit famili grow bound poset famili accept decid iff correct decid circuit famili call uniform exist input run poli time output lattic famili captur theorem compar circuit famili complet poset famili figur captur class proof sketch construct compar circuit poset famili figur layer circuit gate input level element poset correspond logic valu ith level circuit proof lemma sequenc lub glbs creat copi logic ith level convert correspond level prove complet poset element element complet consist order pair set element poset greater equal element note poset complet element exist algorithm comput complet poli time uniform compar circuit famili figur grow poset famili simul prove grow lattic famili embed distribut lattic theorem poset figur embed distribut lattic proof sketch proof proof theorem label proof theorem impli turn impli contradict 