strict digraph "" {
	node [label="\N"];
	"1013:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b382f290>",
		fillcolor=lightcyan,
		label="1013:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1013:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f83b382f1d0>",
		fillcolor=springgreen,
		label="1013:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1013:CA" -> "1013:IF"	 [cond="[]",
		lineno=None];
	"1008:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8391e56190>",
		fillcolor=springgreen,
		label="1008:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1008:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8391e56ed0>",
		fillcolor=firebrick,
		label="1008:NS
StateCount <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8391e56ed0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1008:IF" -> "1008:NS"	 [cond="['StateCount']",
		label="(StateCount == 1)",
		lineno=1008];
	"1012:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b5090>",
		fillcolor=firebrick,
		label="1012:NS
StateLeftinQ <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b5090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_997:AL"	 [def_var="['StateLeftinQ', 'Divided_2_clk', 'StateCount']",
		label="Leaf_997:AL"];
	"1012:NS" -> "Leaf_997:AL"	 [cond="[]",
		lineno=None];
	"1011:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f83b37b5290>",
		fillcolor=linen,
		label="1011:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1011:CS" -> "1013:CA"	 [cond="['TxEndFrmIn', 'TxBufferEmpty']",
		label="{ TxEndFrmIn, TxBufferEmpty }",
		lineno=1011];
	"1012:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37b53d0>",
		fillcolor=lightcyan,
		label="1012:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1011:CS" -> "1012:CA"	 [cond="['TxEndFrmIn', 'TxBufferEmpty']",
		label="{ TxEndFrmIn, TxBufferEmpty }",
		lineno=1011];
	"1008:NS" -> "Leaf_997:AL"	 [cond="[]",
		lineno=None];
	"1007:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f83b37b5710>",
		fillcolor=springgreen,
		label="1007:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1007:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b5650>",
		fillcolor=firebrick,
		label="1007:NS
StateCount <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b5650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1007:IF" -> "1007:NS"	 [cond="['StateCount']",
		label="(StateCount == 0)",
		lineno=1007];
	"1006:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f83b37b5c90>",
		fillcolor=linen,
		label="1006:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1008:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37b5890>",
		fillcolor=lightcyan,
		label="1008:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1006:CS" -> "1008:CA"	 [cond="['TxStartFrmIn', 'TxEndFrmIn']",
		label="{ TxStartFrmIn, TxEndFrmIn }",
		lineno=1006];
	"1007:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f83b37b5d90>",
		fillcolor=lightcyan,
		label="1007:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1006:CS" -> "1007:CA"	 [cond="['TxStartFrmIn', 'TxEndFrmIn']",
		label="{ TxStartFrmIn, TxEndFrmIn }",
		lineno=1006];
	"1008:CA" -> "1008:IF"	 [cond="[]",
		lineno=None];
	"997:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f83b37b5990>",
		clk_sens=True,
		fillcolor=gold,
		label="997:AL",
		sens="['MTxClk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['StateLeftinQ', 'TxBufferEmpty', 'StateCount', 'TxStartFrmIn', 'MTxClk', 'Divided_2_clk', 'TxEndFrmIn']"];
	"998:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f83b37b5a90>",
		fillcolor=turquoise,
		label="998:BL
Divided_2_clk <= MTxClk ^ Divided_2_clk;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b5ad0>]",
		style=filled,
		typ=Block];
	"997:AL" -> "998:BL"	 [cond="[]",
		lineno=None];
	"1013:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b382fb90>",
		fillcolor=firebrick,
		label="1013:NS
StateLeftinQ <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b382fb90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1013:IF" -> "1013:NS"	 [cond="['StateLeftinQ']",
		label="(StateLeftinQ == 1)",
		lineno=1013];
	"1007:NS" -> "Leaf_997:AL"	 [cond="[]",
		lineno=None];
	"1013:NS" -> "Leaf_997:AL"	 [cond="[]",
		lineno=None];
	"1012:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f83b37b5450>",
		fillcolor=springgreen,
		label="1012:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1012:CA" -> "1012:IF"	 [cond="[]",
		lineno=None];
	"998:BL" -> "1011:CS"	 [cond="[]",
		lineno=None];
	"998:BL" -> "1006:CS"	 [cond="[]",
		lineno=None];
	"1007:CA" -> "1007:IF"	 [cond="[]",
		lineno=None];
	"1012:IF" -> "1012:NS"	 [cond="['StateLeftinQ']",
		label="(StateLeftinQ == 0)",
		lineno=1012];
}
