vhdl work "D:\AAST\5th semester\Digital Systems Design\Xilinx VHDL projects\Elevator\up_counter_4_bit.vhd"
vhdl work "D:\AAST\5th semester\Digital Systems Design\Xilinx VHDL projects\Elevator\clock_divider.vhd"
vhdl work "D:\AAST\5th semester\Digital Systems Design\Xilinx VHDL projects\Elevator\Timer.vhd"
