###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID eecs2420p06.engin.umich.edu)
#  Generated on:      Fri Mar 24 00:08:12 2023
#  Design:            PE_top
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
###############################################################
Path 1: MET Hold Check with Pin buff_mult_arr0/clk_r_REG82_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG82_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: pe_in_pk_PE_state__1_           (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.110
  Arrival Time                  0.202
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.112
     +--------------------------------------------------------------------------------------------------+ 
     |           Instance            |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                               |                         |           |       |  Time   |   Time   | 
     |-------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                               | pe_in_pk_PE_state__1_ v |           |       |   0.112 |    0.020 | 
     | buff_mult_arr0/U13            | AN v -> Y v             | NOR2BX1TR | 0.090 |   0.202 |    0.110 | 
     | buff_mult_arr0/clk_r_REG82_S1 | D v                     | DFFQX1TR  | 0.000 |   0.202 |    0.110 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG631_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG631_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__5_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.194
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__0__5_ v |           |       |   0.107 |    0.011 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U9          | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.194 |    0.098 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | D v                 | DFFQX1TR  | 0.000 |   0.194 |    0.098 | 
     | 1_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin buff_mult_arr0/clk_r_REG83_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG83_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: pe_in_pk_PE_state__2_           (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.206
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.112
     +--------------------------------------------------------------------------------------------------+ 
     |           Instance            |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                               |                         |           |       |  Time   |   Time   | 
     |-------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                               | pe_in_pk_PE_state__2_ v |           |       |   0.112 |    0.015 | 
     | buff_mult_arr0/U14            | AN v -> Y v             | NOR2BX1TR | 0.094 |   0.206 |    0.109 | 
     | buff_mult_arr0/clk_r_REG83_S1 | D v                     | DFFQX1TR  | 0.000 |   0.206 |    0.109 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG474_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG474_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__3_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.194
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__1__3_ v |           |       |   0.106 |    0.009 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U7          | AN v -> Y v         | NOR2BX1TR | 0.088 |   0.194 |    0.097 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | D v                 | DFFQX1TR  | 0.000 |   0.194 |    0.097 | 
     | 4_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG471_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG471_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__4_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.194
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__1__4_ v |           |       |   0.106 |    0.008 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U8          | AN v -> Y v         | NOR2BX1TR | 0.088 |   0.194 |    0.097 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | D v                 | DFFQX1TR  | 0.000 |   0.194 |    0.097 | 
     | 1_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin buff_mult_arr0/clk_r_REG81_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG81_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: pe_in_pk_PE_state__0_           (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.207
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.112
     +--------------------------------------------------------------------------------------------------+ 
     |           Instance            |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                               |                         |           |       |  Time   |   Time   | 
     |-------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                               | pe_in_pk_PE_state__0_ v |           |       |   0.112 |    0.015 | 
     | buff_mult_arr0/U12            | AN v -> Y v             | NOR2BX1TR | 0.094 |   0.207 |    0.109 | 
     | buff_mult_arr0/clk_r_REG81_S1 | D v                     | DFFQX1TR  | 0.000 |   0.207 |    0.109 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG463_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG463_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__5_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.195
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__1__5_ v |           |       |   0.106 |    0.008 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U9          | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.195 |    0.097 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | D v                 | DFFQX1TR  | 0.000 |   0.195 |    0.097 | 
     | 3_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG487_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG487_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__1_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.195
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__1__1_ v |           |       |   0.106 |    0.008 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U5          | AN v -> Y v         | NOR2BX1TR | 0.088 |   0.195 |    0.097 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | D v                 | DFFQX1TR  | 0.000 |   0.195 |    0.097 | 
     | 7_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG624_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG624_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__6_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.196
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__0__6_ v |           |       |   0.108 |    0.009 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U10         | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.196 |    0.098 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG62 | D v                 | DFFQX1TR  | 0.000 |   0.196 |    0.098 | 
     | 4_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG455_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG455_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__6_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.195
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__1__6_ v |           |       |   0.106 |    0.007 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U10         | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.195 |    0.096 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG45 | D v                 | DFFQX1TR  | 0.000 |   0.195 |    0.096 | 
     | 5_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG485_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG485_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__2_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.196
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__1__2_ v |           |       |   0.107 |    0.008 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U6          | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.196 |    0.097 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | D v                 | DFFQX1TR  | 0.000 |   0.196 |    0.097 | 
     | 5_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG288_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG288_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__1_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.197
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__3__1_ v |           |       |   0.109 |    0.010 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U5          | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.197 |    0.097 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG28 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.097 | 
     | 8_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG309_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG309_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__4_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.197
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__3__4_ v |           |       |   0.110 |    0.010 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U8          | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.197 |    0.097 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.097 | 
     | 9_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG655_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG655_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__1_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.199
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__0__1_ v |           |       |   0.109 |    0.009 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U5          | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.199 |    0.099 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | D v                 | DFFQX1TR  | 0.000 |   0.199 |    0.099 | 
     | 5_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG310_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG310_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__5_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.197
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__3__5_ v |           |       |   0.110 |    0.010 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U9          | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.197 |    0.097 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.097 | 
     | 0_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG641_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__7_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.198
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__0__7_ v |           |       |   0.107 |    0.007 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U11         | AN v -> Y v         | NOR2BX1TR | 0.091 |   0.198 |    0.097 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | D v                 | DFFQX1TR  | 0.000 |   0.198 |    0.097 | 
     | 1_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG642_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG642_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__3_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.199
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__0__3_ v |           |       |   0.108 |    0.007 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U7          | AN v -> Y v         | NOR2BX1TR | 0.091 |   0.199 |    0.098 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | D v                 | DFFQX1TR  | 0.000 |   0.199 |    0.098 | 
     | 2_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG429_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG429_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__0_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.198
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__1__0_ v |           |       |   0.107 |    0.006 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U4          | AN v -> Y v         | NOR2BX1TR | 0.091 |   0.198 |    0.097 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG42 | D v                 | DFFQX1TR  | 0.000 |   0.198 |    0.097 | 
     | 9_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG261_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG261_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__0_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.198
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__3__0_ v |           |       |   0.109 |    0.008 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U4          | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.198 |    0.097 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | D v                 | DFFQX1TR  | 0.000 |   0.198 |    0.097 | 
     | 1_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG598_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG598_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__0_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.201
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.111
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__0__0_ v |           |       |   0.111 |    0.009 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U4          | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.201 |    0.099 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG59 | D v                 | DFFQX1TR  | 0.000 |   0.201 |    0.099 | 
     | 8_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG299_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG299_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__2_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.199
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__3__2_ v |           |       |   0.110 |    0.007 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U6          | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.199 |    0.097 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | D v                 | DFFQX1TR  | 0.000 |   0.199 |    0.097 | 
     | 9_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG300_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__3_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.200
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__3__3_ v |           |       |   0.110 |    0.007 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U7          | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.200 |    0.097 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | D v                 | DFFQX1TR  | 0.000 |   0.200 |    0.097 | 
     | 0_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_
REG473_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG473_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__7_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.200
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__1__7_ v |           |       |   0.107 |    0.003 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/U11         | AN v -> Y v         | NOR2BX1TR | 0.093 |   0.200 |    0.096 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | D v                 | DFFQX1TR  | 0.000 |   0.200 |    0.096 | 
     | 3_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG317_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG317_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__6_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.201
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__3__6_ v |           |       |   0.110 |    0.005 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U10         | AN v -> Y v         | NOR2BX1TR | 0.091 |   0.201 |    0.096 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | D v                 | DFFQX1TR  | 0.000 |   0.201 |    0.096 | 
     | 7_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG142_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG142_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__4_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.202
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__2__4_ v |           |       |   0.109 |    0.003 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U8          | AN v -> Y v         | NOR2BX1TR | 0.093 |   0.202 |    0.096 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | D v                 | DFFQX1TR  | 0.000 |   0.202 |    0.096 | 
     | 2_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG143_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__5_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.203
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__2__5_ v |           |       |   0.110 |    0.003 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U9          | AN v -> Y v         | NOR2BX1TR | 0.093 |   0.203 |    0.096 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | D v                 | DFFQX1TR  | 0.000 |   0.203 |    0.096 | 
     | 3_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG133_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG133_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__3_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.203
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__2__3_ v |           |       |   0.109 |    0.002 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U7          | AN v -> Y v         | NOR2BX1TR | 0.094 |   0.203 |    0.095 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | D v                 | DFFQX1TR  | 0.000 |   0.203 |    0.095 | 
     | 3_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG150_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG150_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__6_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.203
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__2__6_ v |           |       |   0.110 |    0.002 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U10         | AN v -> Y v         | NOR2BX1TR | 0.093 |   0.203 |    0.096 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | D v                 | DFFQX1TR  | 0.000 |   0.203 |    0.096 | 
     | 0_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG653_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG653_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__2_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.204
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__0__2_ v |           |       |   0.107 |   -0.001 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U6          | AN v -> Y v         | NOR2BX1TR | 0.097 |   0.204 |    0.096 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | D v                 | DFFQX1TR  | 0.000 |   0.204 |    0.096 | 
     | 3_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_
REG639_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG639_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__4_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.206
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__0__4_ v |           |       |   0.108 |   -0.002 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/U8          | AN v -> Y v         | NOR2BX1TR | 0.098 |   0.206 |    0.096 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | D v                 | DFFQX1TR  | 0.000 |   0.206 |    0.096 | 
     | 9_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG151_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG151_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__7_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.205
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__2__7_ v |           |       |   0.110 |    0.000 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U11         | AN v -> Y v         | NOR2BX1TR | 0.095 |   0.205 |    0.095 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | D v                 | DFFQX1TR  | 0.000 |   0.205 |    0.095 | 
     | 1_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG132_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG132_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__2_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.205
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__2__2_ v |           |       |   0.109 |   -0.002 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U6          | AN v -> Y v         | NOR2BX1TR | 0.096 |   0.205 |    0.094 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | D v                 | DFFQX1TR  | 0.000 |   0.205 |    0.094 | 
     | 2_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_
REG318_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG318_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__7_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.208
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.112
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__3__7_ v |           |       |   0.112 |    0.000 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/U11         | AN v -> Y v         | NOR2BX1TR | 0.095 |   0.208 |    0.096 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | D v                 | DFFQX1TR  | 0.000 |   0.208 |    0.096 | 
     | 8_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG595_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG595_S1/
D (v) checked with  leading edge of 'clk'
Beginpoint: reset                                                               
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.215
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |            |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------+-------+---------+----------| 
     |                                                    | reset v    |          |       |   0.129 |    0.014 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR | 0.079 |   0.209 |    0.094 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v        | DFFQX1TR | 0.006 |   0.215 |    0.100 | 
     | 0/clk_r_REG595_S1                                  |            |          |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG120_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG120_S1/D (v) 
checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__1_                                        (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.209
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__2__1_ v |           |       |   0.108 |   -0.010 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U5          | AN v -> Y v         | NOR2BX1TR | 0.102 |   0.209 |    0.092 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG12 | D v                 | DFFQX1TR  | 0.000 |   0.209 |    0.092 | 
     | 0_S1                                               |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG259_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG259_S1/
D (v) checked with  leading edge of 'clk'
Beginpoint: reset                                                               
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.216
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |            |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------+-------+---------+----------| 
     |                                                    | reset v    |          |       |   0.129 |    0.011 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR | 0.079 |   0.209 |    0.090 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v        | DFFQX1TR | 0.008 |   0.216 |    0.098 | 
     | 0/clk_r_REG259_S1                                  |            |          |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_
REG84_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84_S1/D (v) checked 
with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__0_                                       (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.215
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_A__2__0_ v |           |       |   0.107 |   -0.016 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/U4          | AN v -> Y v         | NOR2BX1TR | 0.108 |   0.215 |    0.091 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84 | D v                 | DFFQX1TR  | 0.000 |   0.215 |    0.091 | 
     | _S1                                                |                     |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin buff_mult_arr0/clk_r_REG75_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG75_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.297
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |            |           |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+---------+----------| 
     |                               | reset ^    |           |       |   0.164 |   -0.031 | 
     | PLACEDFE_OFC50_reset          | A ^ -> Y ^ | BUFX16TR  | 0.088 |   0.251 |    0.057 | 
     | buff_mult_arr0/U6             | B ^ -> Y v | NOR2BX1TR | 0.046 |   0.297 |    0.103 | 
     | buff_mult_arr0/clk_r_REG75_S1 | D v        | DFFQX1TR  | 0.000 |   0.297 |    0.103 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG427_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG427_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG426_S1/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.272
  Slack Time                    0.199
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |          |       |   0.001 |   -0.198 | 
     | 0/clk_r_REG426_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.272 |    0.074 | 
     | 0/clk_r_REG426_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.272 |    0.074 | 
     | 0/clk_r_REG427_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin buff_mult_arr0/clk_r_REG77_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG77_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.302
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |            |           |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+---------+----------| 
     |                               | reset ^    |           |       |   0.164 |   -0.037 | 
     | PLACEDFE_OFC50_reset          | A ^ -> Y ^ | BUFX16TR  | 0.088 |   0.251 |    0.051 | 
     | buff_mult_arr0/U8             | B ^ -> Y v | NOR2BX1TR | 0.050 |   0.301 |    0.101 | 
     | buff_mult_arr0/clk_r_REG77_S1 | D v        | DFFQX1TR  | 0.000 |   0.302 |    0.101 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG163_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG163_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG256_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.317
  Slack Time                    0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.205 | 
     | _r_REG256_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.274 |    0.064 | 
     | _r_REG256_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A1 ^ -> Y v | AOI22X1TR | 0.043 |   0.317 |    0.107 | 
     | 2                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.317 |    0.107 | 
     | _r_REG163_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG203_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG203_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG194_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.319
  Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.204 | 
     | _r_REG194_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.280 |    0.069 | 
     | _r_REG194_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.039 |   0.319 |    0.108 | 
     | 8                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.319 |    0.108 | 
     | _r_REG203_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG235_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG235_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG231_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.321
  Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.199 | 
     | _r_REG231_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.268 |   0.282 |    0.069 | 
     | _r_REG231_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U19 | A1 ^ -> Y v | AOI22X1TR | 0.040 |   0.321 |    0.108 | 
     | 5                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.321 |    0.108 | 
     | _r_REG235_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG246_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG246_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG242_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.321
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.200 | 
     | _r_REG242_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.266 |   0.279 |    0.066 | 
     | _r_REG242_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A1 ^ -> Y v | AOI22X1TR | 0.042 |   0.321 |    0.108 | 
     | 9                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.321 |    0.108 | 
     | _r_REG246_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG717_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG717_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG715_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.311
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.210 | 
     | _r_REG715_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.271 |    0.057 | 
     | _r_REG715_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.041 |   0.311 |    0.097 | 
     | 0                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.311 |    0.097 | 
     | _r_REG717_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG247_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG247_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG237_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.321
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.207 | 
     | _r_REG237_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.271 |    0.057 | 
     | _r_REG237_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | B1 ^ -> Y v | AOI22X1TR | 0.051 |   0.321 |    0.107 | 
     | 4                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.321 |    0.107 | 
     | _r_REG247_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG347_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG347_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG345_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.322
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.201 | 
     | _r_REG345_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.261 |   0.275 |    0.061 | 
     | _r_REG345_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | B1 ^ -> Y v | AOI22X1TR | 0.048 |   0.322 |    0.108 | 
     | 7                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.322 |    0.108 | 
     | _r_REG347_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG402_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG402_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG398_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.321
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.202 | 
     | _r_REG398_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.266 |   0.278 |    0.064 | 
     | _r_REG398_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.042 |   0.321 |    0.107 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.321 |    0.107 | 
     | _r_REG402_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/
clk_r_REG571_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG571_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG567_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.316
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.008 |   -0.207 | 
     | _r_REG567_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.265 |   0.273 |    0.058 | 
     | _r_REG567_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.043 |   0.316 |    0.101 | 
     | 7                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.316 |    0.101 | 
     | _r_REG571_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG328_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG328_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG412_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.322
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.201 | 
     | _r_REG412_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.263 |   0.277 |    0.062 | 
     | _r_REG412_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U18 | A1 ^ -> Y v | AOI22X1TR | 0.045 |   0.322 |    0.107 | 
     | 2                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.322 |    0.107 | 
     | _r_REG328_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 51: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG718_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG718_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG711_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.313
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.210 | 
     | _r_REG711_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.266 |   0.270 |    0.056 | 
     | _r_REG711_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.042 |   0.313 |    0.098 | 
     | 9                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.313 |    0.098 | 
     | _r_REG718_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 52: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG424_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG424_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG420_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.323
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.201 | 
     | _r_REG420_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.268 |   0.282 |    0.066 | 
     | _r_REG420_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.042 |   0.323 |    0.108 | 
     | 9                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.323 |    0.108 | 
     | _r_REG424_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 53: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/
clk_r_REG560_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG560_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG556_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.317
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.008 |   -0.208 | 
     | _r_REG556_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.268 |   0.276 |    0.060 | 
     | _r_REG556_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.041 |   0.317 |    0.101 | 
     | 9                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.317 |    0.101 | 
     | _r_REG560_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 54: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG380_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG380_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG376_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.322
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.202 | 
     | _r_REG376_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.263 |   0.277 |    0.061 | 
     | _r_REG376_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.045 |   0.322 |    0.106 | 
     | 7                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.322 |    0.106 | 
     | _r_REG380_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 55: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG325_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG325_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG357_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.323
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.202 | 
     | _r_REG357_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.278 |    0.062 | 
     | _r_REG357_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.045 |   0.323 |    0.107 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.323 |    0.107 | 
     | _r_REG325_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 56: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/
clk_r_REG538_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG538_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG534_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.317
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.211 | 
     | _r_REG534_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.274 |    0.058 | 
     | _r_REG534_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U22 | A1 ^ -> Y v | AOI22X1TR | 0.043 |   0.317 |    0.101 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.317 |    0.101 | 
     | _r_REG538_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 57: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG158_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG158_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG201_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.323
  Slack Time                    0.217
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.212 | 
     | _r_REG201_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.271 |   0.276 |    0.059 | 
     | _r_REG201_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.323 |    0.106 | 
     | 2                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.323 |    0.106 | 
     | _r_REG158_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 58: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG213_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG213_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG209_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.325
  Slack Time                    0.217
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.203 | 
     | _r_REG209_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.286 |    0.069 | 
     | _r_REG209_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.039 |   0.325 |    0.108 | 
     | 7                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.325 |    0.108 | 
     | _r_REG213_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 59: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG728_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG728_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG726_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.315
  Slack Time                    0.217
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.213 | 
     | _r_REG726_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.277 |    0.059 | 
     | _r_REG726_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.038 |   0.315 |    0.098 | 
     | 8                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.315 |    0.098 | 
     | _r_REG728_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 60: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG359_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG359_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG350_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.326
  Slack Time                    0.217
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.203 | 
     | _r_REG350_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.271 |   0.286 |    0.069 | 
     | _r_REG350_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.041 |   0.326 |    0.109 | 
     | 4                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.326 |    0.109 | 
     | _r_REG359_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 61: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG414_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG414_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG405_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.325
  Slack Time                    0.217
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.204 | 
     | _r_REG405_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.282 |    0.065 | 
     | _r_REG405_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.042 |   0.325 |    0.107 | 
     | 0                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.325 |    0.107 | 
     | _r_REG414_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 62: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG369_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG369_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG365_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.325
  Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.205 | 
     | _r_REG365_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.285 |    0.067 | 
     | _r_REG365_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.040 |   0.325 |    0.107 | 
     | 9                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.325 |    0.107 | 
     | _r_REG369_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 63: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG381_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG381_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG372_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.326
  Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.204 | 
     | _r_REG372_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.271 |   0.285 |    0.067 | 
     | _r_REG372_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.041 |   0.326 |    0.108 | 
     | 6                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.326 |    0.108 | 
     | _r_REG381_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 64: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG413_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG413_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG409_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.325
  Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.205 | 
     | _r_REG409_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.283 |    0.065 | 
     | _r_REG409_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.042 |   0.325 |    0.107 | 
     | 1                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.325 |    0.107 | 
     | _r_REG413_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 65: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG214_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG214_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG205_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.326
  Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.204 | 
     | _r_REG205_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.283 |    0.065 | 
     | _r_REG205_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.043 |   0.326 |    0.108 | 
     | 2                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.326 |    0.108 | 
     | _r_REG214_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 66: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG164_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG164_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG179_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.326
  Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.205 | 
     | _r_REG179_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.280 |    0.062 | 
     | _r_REG179_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U17 | A1 ^ -> Y v | AOI22X1TR | 0.045 |   0.326 |    0.107 | 
     | 6                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.326 |    0.107 | 
     | _r_REG164_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 67: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG192_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG192_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG182_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.326
  Slack Time                    0.219
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.212 | 
     | _r_REG182_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.273 |    0.055 | 
     | _r_REG182_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | B1 ^ -> Y v | AOI22X1TR | 0.053 |   0.326 |    0.107 | 
     | 4                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.326 |    0.107 | 
     | _r_REG192_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 68: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG706_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG706_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG704_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.316
  Slack Time                    0.219
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.216 | 
     | _r_REG704_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.273 |    0.054 | 
     | _r_REG704_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.043 |   0.316 |    0.097 | 
     | 2                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.316 |    0.097 | 
     | _r_REG706_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 69: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG425_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG425_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG416_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.327
  Slack Time                    0.220
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.206 | 
     | _r_REG416_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.268 |   0.282 |    0.062 | 
     | _r_REG416_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.045 |   0.327 |    0.107 | 
     | 8                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.327 |    0.107 | 
     | _r_REG425_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 70: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG761_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG761_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG759_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.319
  Slack Time                    0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.217 | 
     | _r_REG759_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.277 |    0.056 | 
     | _r_REG759_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.042 |   0.319 |    0.098 | 
     | 2                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.319 |    0.098 | 
     | _r_REG761_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 71: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG348_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG348_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG339_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.327
  Slack Time                    0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.206 | 
     | _r_REG339_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.266 |   0.280 |    0.060 | 
     | _r_REG339_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.327 |    0.107 | 
     | 6                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.327 |    0.107 | 
     | _r_REG348_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 72: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG392_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG392_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG383_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.329
  Slack Time                    0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.207 | 
     | _r_REG383_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.284 |    0.063 | 
     | _r_REG383_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.045 |   0.329 |    0.108 | 
     | 4                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.329 |    0.108 | 
     | _r_REG392_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 73: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG729_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG729_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG722_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.318
  Slack Time                    0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.216 | 
     | _r_REG722_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.275 |    0.054 | 
     | _r_REG722_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.043 |   0.318 |    0.097 | 
     | 7                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.318 |    0.097 | 
     | _r_REG729_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 74: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG667_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG667_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG738_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.316
  Slack Time                    0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.217 | 
     | _r_REG738_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.268 |    0.047 | 
     | _r_REG738_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U16 | A1 ^ -> Y v | AOI22X1TR | 0.048 |   0.316 |    0.095 | 
     | 8                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.316 |    0.095 | 
     | _r_REG667_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 75: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG739_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG739_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG737_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.320
  Slack Time                    0.222
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.218 | 
     | _r_REG737_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.276 |    0.054 | 
     | _r_REG737_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.044 |   0.320 |    0.097 | 
     | 6                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.320 |    0.097 | 
     | _r_REG739_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 76: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG224_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG224_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG220_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.330
  Slack Time                    0.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.209 | 
     | _r_REG220_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.285 |    0.062 | 
     | _r_REG220_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.044 |   0.330 |    0.107 | 
     | 1                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.330 |    0.107 | 
     | _r_REG224_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 77: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG181_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG181_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG172_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.331
  Slack Time                    0.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.006 |   -0.217 | 
     | _r_REG172_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.280 |   0.286 |    0.063 | 
     | _r_REG172_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U17 | A1 ^ -> Y v | AOI22X1TR | 0.044 |   0.331 |    0.107 | 
     | 2                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.331 |    0.107 | 
     | _r_REG181_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 78: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/
clk_r_REG561_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG561_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG552_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.322
  Slack Time                    0.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.216 | 
     | _r_REG552_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.276 |    0.053 | 
     | _r_REG552_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.046 |   0.322 |    0.099 | 
     | 8                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.322 |    0.099 | 
     | _r_REG561_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 79: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG670_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG670_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG705_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.318
  Slack Time                    0.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.003 |   -0.220 | 
     | _r_REG705_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.267 |    0.043 | 
     | _r_REG705_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U18 | A1 ^ -> Y v | AOI22X1TR | 0.051 |   0.318 |    0.095 | 
     | 0                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.318 |    0.095 | 
     | _r_REG670_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 80: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG684_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG684_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG682_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.320
  Slack Time                    0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.220 | 
     | _r_REG682_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.274 |    0.050 | 
     | _r_REG682_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.046 |   0.320 |    0.096 | 
     | 0                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.320 |    0.096 | 
     | _r_REG684_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 81: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG391_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG391_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG387_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.331
  Slack Time                    0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.210 | 
     | _r_REG387_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.288 |    0.064 | 
     | _r_REG387_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.043 |   0.331 |    0.108 | 
     | 5                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.331 |    0.108 | 
     | _r_REG391_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 82: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG225_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG225_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG215_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.331
  Slack Time                    0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.217 | 
     | _r_REG215_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.276 |    0.052 | 
     | _r_REG215_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U19 | B1 ^ -> Y v | AOI22X1TR | 0.055 |   0.331 |    0.107 | 
     | 6                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.331 |    0.107 | 
     | _r_REG225_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 83: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG165_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG165_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG190_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.331
  Slack Time                    0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.210 | 
     | _r_REG190_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.284 |    0.060 | 
     | _r_REG190_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U17 | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.331 |    0.107 | 
     | 0                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.331 |    0.107 | 
     | _r_REG165_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 84: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG260_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG260_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG259_S1/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.315
  Slack Time                    0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |          |       |   0.006 |   -0.218 | 
     | 0/clk_r_REG259_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR | 0.308 |   0.315 |    0.090 | 
     | 0/clk_r_REG259_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.315 |    0.090 | 
     | 0/clk_r_REG260_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 85: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/
clk_r_REG527_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG527_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG523_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.324
  Slack Time                    0.225
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.219 | 
     | _r_REG523_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.276 |   0.282 |    0.057 | 
     | _r_REG523_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.042 |   0.324 |    0.099 | 
     | 9                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.324 |    0.099 | 
     | _r_REG527_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 86: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG257_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG257_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG255_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.329
  Slack Time                    0.225
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.212 | 
     | _r_REG255_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.262 |   0.275 |    0.050 | 
     | _r_REG255_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | B1 ^ -> Y v | AOI22X1TR | 0.054 |   0.329 |    0.104 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.329 |    0.104 | 
     | _r_REG257_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 87: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG191_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG191_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG187_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.332
  Slack Time                    0.225
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.211 | 
     | _r_REG187_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.287 |    0.062 | 
     | _r_REG187_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U17 | A1 ^ -> Y v | AOI22X1TR | 0.045 |   0.332 |    0.107 | 
     | 1                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.332 |    0.107 | 
     | _r_REG191_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 88: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG750_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG750_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG748_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.323
  Slack Time                    0.225
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.221 | 
     | _r_REG748_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.276 |   0.280 |    0.055 | 
     | _r_REG748_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.043 |   0.323 |    0.098 | 
     | 4                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.323 |    0.098 | 
     | _r_REG750_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 89: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/
clk_r_REG516_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG516_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG512_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.324
  Slack Time                    0.225
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.220 | 
     | _r_REG512_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.276 |   0.281 |    0.056 | 
     | _r_REG512_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.043 |   0.324 |    0.099 | 
     | 1                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.324 |    0.099 | 
     | _r_REG516_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 90: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG330_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG330_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG390_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.332
  Slack Time                    0.225
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.211 | 
     | _r_REG390_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.285 |    0.060 | 
     | _r_REG390_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U65 | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.332 |    0.107 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.332 |    0.107 | 
     | _r_REG330_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 91: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/
clk_r_REG582_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG582_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG580_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.323
  Slack Time                    0.225
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.220 | 
     | _r_REG580_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.263 |   0.268 |    0.043 | 
     | _r_REG580_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | B1 ^ -> Y v | AOI22X1TR | 0.055 |   0.323 |    0.098 | 
     | 5                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.323 |    0.098 | 
     | _r_REG582_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 92: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG696_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG696_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG689_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.322
  Slack Time                    0.225
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.222 | 
     | _r_REG689_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.273 |    0.048 | 
     | _r_REG689_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U19 | A1 ^ -> Y v | AOI22X1TR | 0.048 |   0.322 |    0.096 | 
     | 7                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.322 |    0.096 | 
     | _r_REG696_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 93: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG740_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG740_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG732_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.322
  Slack Time                    0.226
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.221 | 
     | _r_REG732_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.261 |   0.266 |    0.040 | 
     | _r_REG732_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | B1 ^ -> Y v | AOI22X1TR | 0.056 |   0.322 |    0.096 | 
     | 5                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.322 |    0.096 | 
     | _r_REG740_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 94: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG370_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG370_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG361_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.334
  Slack Time                    0.226
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.212 | 
     | _r_REG361_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.275 |   0.289 |    0.063 | 
     | _r_REG361_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.045 |   0.334 |    0.108 | 
     | 8                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.334 |    0.108 | 
     | _r_REG370_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 95: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG764_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG764_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG763_S1/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.316
  Slack Time                    0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |          |       |   0.004 |   -0.224 | 
     | 0/clk_r_REG763_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR | 0.312 |   0.316 |    0.089 | 
     | 0/clk_r_REG763_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.316 |    0.089 | 
     | 0/clk_r_REG764_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 96: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG668_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG668_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG727_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.321
  Slack Time                    0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.223 | 
     | _r_REG727_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.262 |   0.266 |    0.039 | 
     | _r_REG727_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U17 | A1 ^ -> Y v | AOI22X1TR | 0.055 |   0.321 |    0.094 | 
     | 2                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.321 |    0.094 | 
     | _r_REG668_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 97: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG202_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG202_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG198_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.335
  Slack Time                    0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.214 | 
     | _r_REG198_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.278 |   0.291 |    0.064 | 
     | _r_REG198_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.044 |   0.335 |    0.107 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.335 |    0.107 | 
     | _r_REG202_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 98: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/
clk_r_REG662_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG662_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG694_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.323
  Slack Time                    0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.003 |   -0.224 | 
     | _r_REG694_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.268 |   0.271 |    0.043 | 
     | _r_REG694_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U18 | A1 ^ -> Y v | AOI22X1TR | 0.052 |   0.323 |    0.095 | 
     | 9                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.323 |    0.095 | 
     | _r_REG662_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 99: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/
clk_r_REG236_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG236_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG227_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.335
  Slack Time                    0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.215 | 
     | _r_REG227_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.276 |   0.290 |    0.061 | 
     | _r_REG227_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U19 | A1 ^ -> Y v | AOI22X1TR | 0.046 |   0.335 |    0.107 | 
     | 0                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.335 |    0.107 | 
     | _r_REG236_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 100: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG593_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG593_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG589_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.329
  Slack Time                    0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.221 | 
     | _r_REG589_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.275 |   0.282 |    0.053 | 
     | _r_REG589_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.329 |    0.100 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.329 |    0.100 | 
     | _r_REG593_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 101: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG358_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG358_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG354_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.336
  Slack Time                    0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.214 | 
     | _r_REG354_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.278 |   0.292 |    0.064 | 
     | _r_REG354_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.044 |   0.336 |    0.108 | 
     | 5                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.336 |    0.108 | 
     | _r_REG358_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 102: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG615_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG615_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG613_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.325
  Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |          |       |   0.003 |   -0.225 | 
     | 0/clk_r_REG613_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.277 |    0.048 | 
     | 0/clk_r_REG613_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR | 0.048 |   0.325 |    0.097 | 
     | 0/U111                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.325 |    0.097 | 
     | 0/clk_r_REG615_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 103: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG572_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG572_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG563_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.329
  Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.006 |   -0.222 | 
     | _r_REG563_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.280 |    0.051 | 
     | _r_REG563_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.049 |   0.329 |    0.100 | 
     | 6                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.329 |    0.100 | 
     | _r_REG572_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 104: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG665_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG665_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG760_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.324
  Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.003 |   -0.226 | 
     | _r_REG760_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.272 |    0.043 | 
     | _r_REG760_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U19 | A1 ^ -> Y v | AOI22X1TR | 0.052 |   0.324 |    0.095 | 
     | 6                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.324 |    0.095 | 
     | _r_REG665_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 105: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG329_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG329_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG401_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.333
  Slack Time                    0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.216 | 
     | _r_REG401_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.265 |   0.279 |    0.049 | 
     | _r_REG401_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U18 | A1 ^ -> Y v | AOI22X1TR | 0.054 |   0.333 |    0.104 | 
     | 6                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.333 |    0.104 | 
     | _r_REG329_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 106: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG549_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG549_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG545_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.328
  Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.008 |   -0.222 | 
     | _r_REG545_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.281 |    0.051 | 
     | _r_REG545_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U22 | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.328 |    0.099 | 
     | 1                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.328 |    0.099 | 
     | _r_REG549_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 107: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG707_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG707_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG700_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.327
  Slack Time                    0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.225 | 
     | _r_REG700_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.279 |   0.284 |    0.054 | 
     | _r_REG700_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.043 |   0.327 |    0.097 | 
     | 1                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.327 |    0.097 | 
     | _r_REG707_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 108: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG258_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG258_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG249_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.336
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.218 | 
     | _r_REG249_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.285 |    0.055 | 
     | _r_REG249_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U17 | A1 ^ -> Y v | AOI22X1TR | 0.051 |   0.336 |    0.106 | 
     | 8                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.336 |    0.106 | 
     | _r_REG258_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 109: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG403_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG403_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG394_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.336
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.217 | 
     | _r_REG394_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.271 |   0.285 |    0.055 | 
     | _r_REG394_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.051 |   0.336 |    0.105 | 
     | 2                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.336 |    0.105 | 
     | _r_REG403_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 110: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG695_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG695_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG693_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.326
  Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.227 | 
     | _r_REG693_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.275 |   0.279 |    0.048 | 
     | _r_REG693_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U19 | A1 ^ -> Y v | AOI22X1TR | 0.048 |   0.326 |    0.095 | 
     | 8                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.326 |    0.095 | 
     | _r_REG695_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 111: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG517_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG517_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG508_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.328
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.224 | 
     | _r_REG508_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.265 |   0.272 |    0.041 | 
     | _r_REG508_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.056 |   0.328 |    0.097 | 
     | 0                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.328 |    0.097 | 
     | _r_REG517_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 112: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG161_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG161_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG234_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.337
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.219 | 
     | _r_REG234_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.276 |   0.289 |    0.057 | 
     | _r_REG234_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U19 | A1 ^ -> Y v | AOI22X1TR | 0.048 |   0.337 |    0.106 | 
     | 4                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.337 |    0.106 | 
     | _r_REG161_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 113: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG596_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG596_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG595_S1/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.323
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |          |       |   0.007 |   -0.225 | 
     | 0/clk_r_REG595_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR | 0.316 |   0.323 |    0.091 | 
     | 0/clk_r_REG595_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.323 |    0.091 | 
     | 0/clk_r_REG596_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 114: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG762_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG762_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG755_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.327
  Slack Time                    0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.227 | 
     | _r_REG755_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.278 |    0.046 | 
     | _r_REG755_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.050 |   0.327 |    0.095 | 
     | 1                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.327 |    0.095 | 
     | _r_REG762_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 115: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG446_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG446_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG444_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.332
  Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |          |       |   0.002 |   -0.232 | 
     | 0/clk_r_REG444_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.277 |    0.043 | 
     | 0/clk_r_REG444_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR | 0.055 |   0.332 |    0.098 | 
     | 0/U118                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.332 |    0.098 | 
     | 0/clk_r_REG446_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 116: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG664_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG664_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG683_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.329
  Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.230 | 
     | _r_REG683_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.277 |   0.281 |    0.047 | 
     | _r_REG683_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U3  | A1 ^ -> Y v | AOI22X1TR | 0.048 |   0.329 |    0.095 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.329 |    0.095 | 
     | _r_REG664_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 117: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG496_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG496_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG515_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.330
  Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.230 | 
     | _r_REG515_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.277 |    0.042 | 
     | _r_REG515_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.053 |   0.330 |    0.095 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.330 |    0.095 | 
     | _r_REG496_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 118: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG501_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG501_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG537_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.332
  Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.230 | 
     | _r_REG537_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.273 |    0.039 | 
     | _r_REG537_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U19 | A1 ^ -> Y v | AOI22X1TR | 0.059 |   0.332 |    0.097 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.332 |    0.097 | 
     | _r_REG501_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 119: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG669_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG669_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG716_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.326
  Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.003 |   -0.232 | 
     | _r_REG716_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.267 |    0.032 | 
     | _r_REG716_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U17 | A1 ^ -> Y v | AOI22X1TR | 0.059 |   0.326 |    0.091 | 
     | 6                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.326 |    0.091 | 
     | _r_REG669_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 120: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG428_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG428_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG426_S1/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.330
  Slack Time                    0.235
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |          |       |   0.001 |   -0.235 | 
     | 0/clk_r_REG426_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.272 |    0.037 | 
     | 0/clk_r_REG426_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | INVX1TR  | 0.058 |   0.330 |    0.095 | 
     | 0/PLACEDFE_DBTC0_n255                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.330 |    0.095 | 
     | 0/clk_r_REG428_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 121: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG436_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG436_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG435_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.336
  Slack Time                    0.236
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.001 |   -0.234 | 
     | 0/clk_r_REG435_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.273 |    0.038 | 
     | 0/clk_r_REG435_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | XNOR2X1TR | 0.063 |   0.336 |    0.100 | 
     | 0/U139                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.336 |    0.100 | 
     | 0/clk_r_REG436_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 122: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG180_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG180_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG176_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.341
  Slack Time                    0.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.223 | 
     | _r_REG176_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.287 |    0.051 | 
     | _r_REG176_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U17 | A1 ^ -> Y v | AOI22X1TR | 0.054 |   0.341 |    0.105 | 
     | 7                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.341 |    0.105 | 
     | _r_REG180_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 123: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG498_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG498_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG570_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.335
  Slack Time                    0.238
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.233 | 
     | _r_REG570_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.271 |   0.276 |    0.038 | 
     | _r_REG570_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U19 | A1 ^ -> Y v | AOI22X1TR | 0.059 |   0.335 |    0.097 | 
     | 9                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.335 |    0.097 | 
     | _r_REG498_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 124: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG685_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG685_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG678_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.333
  Slack Time                    0.238
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.234 | 
     | _r_REG678_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.278 |    0.039 | 
     | _r_REG678_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U19 | A1 ^ -> Y v | AOI22X1TR | 0.055 |   0.333 |    0.094 | 
     | 9                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.333 |    0.094 | 
     | _r_REG685_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 125: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG666_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG666_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG749_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.330
  Slack Time                    0.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.236 | 
     | _r_REG749_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.267 |    0.027 | 
     | _r_REG749_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U18 | A1 ^ -> Y v | AOI22X1TR | 0.063 |   0.330 |    0.090 | 
     | 5                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.330 |    0.090 | 
     | _r_REG666_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 126: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG499_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG499_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG559_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.336
  Slack Time                    0.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.235 | 
     | _r_REG559_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.277 |    0.037 | 
     | _r_REG559_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U59 | A1 ^ -> Y v | AOI22X1TR | 0.059 |   0.336 |    0.096 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.336 |    0.096 | 
     | _r_REG499_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 127: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG160_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG160_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG223_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.345
  Slack Time                    0.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.228 | 
     | _r_REG223_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.284 |    0.041 | 
     | _r_REG223_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.061 |   0.345 |    0.103 | 
     | 0                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.345 |    0.103 | 
     | _r_REG160_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 128: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG503_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG503_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG526_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.340
  Slack Time                    0.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.239 | 
     | _r_REG526_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.279 |    0.035 | 
     | _r_REG526_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U18 | A1 ^ -> Y v | AOI22X1TR | 0.061 |   0.340 |    0.096 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.340 |    0.096 | 
     | _r_REG503_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 129: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG594_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG594_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG585_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.336
  Slack Time                    0.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.236 | 
     | _r_REG585_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.276 |    0.032 | 
     | _r_REG585_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | A1 ^ -> Y v | AOI22X1TR | 0.059 |   0.336 |    0.092 | 
     | 2                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.336 |    0.092 | 
     | _r_REG594_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 130: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG275_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG275_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG272_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.336
  Slack Time                    0.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |          |       |   0.002 |   -0.242 | 
     | 0/clk_r_REG272_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.281 |    0.037 | 
     | 0/clk_r_REG272_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR | 0.054 |   0.336 |    0.092 | 
     | 0/U16                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.336 |    0.092 | 
     | 0/clk_r_REG275_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 131: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG159_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG159_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG212_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.345
  Slack Time                    0.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.230 | 
     | _r_REG212_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.281 |    0.037 | 
     | _r_REG212_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.063 |   0.344 |    0.100 | 
     | 6                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.345 |    0.100 | 
     | _r_REG159_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 132: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG106_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG106_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG104_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.341
  Slack Time                    0.246
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |          |       |   0.007 |   -0.238 | 
     | 0/clk_r_REG104_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.288 |    0.042 | 
     | 0/clk_r_REG104_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR | 0.053 |   0.341 |    0.096 | 
     | 0/U107                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.341 |    0.096 | 
     | 0/clk_r_REG106_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 133: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG539_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG539_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG530_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.341
  Slack Time                    0.246
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.008 |   -0.238 | 
     | _r_REG530_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.277 |   0.285 |    0.039 | 
     | _r_REG530_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U22 | A1 ^ -> Y v | AOI22X1TR | 0.056 |   0.341 |    0.095 | 
     | 2                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.341 |    0.095 | 
     | _r_REG539_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 134: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG751_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG751_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG743_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.338
  Slack Time                    0.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.242 | 
     | _r_REG743_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.265 |   0.269 |    0.022 | 
     | _r_REG743_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U20 | B1 ^ -> Y v | AOI22X1TR | 0.069 |   0.338 |    0.091 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.338 |    0.091 | 
     | _r_REG751_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 135: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG331_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG331_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG379_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.349
  Slack Time                    0.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.233 | 
     | _r_REG379_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.286 |    0.039 | 
     | _r_REG379_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U19 | A1 ^ -> Y v | AOI22X1TR | 0.062 |   0.348 |    0.101 | 
     | 2                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.349 |    0.101 | 
     | _r_REG331_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 136: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG458_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG458_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG465_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.342
  Slack Time                    0.250
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.001 |   -0.249 | 
     | 0/clk_r_REG465_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.277 |   0.278 |    0.028 | 
     | 0/clk_r_REG465_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI32X1TR | 0.064 |   0.342 |    0.093 | 
     | 0/U186                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.342 |    0.093 | 
     | 0/clk_r_REG458_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 137: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG327_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG327_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG423_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.357
  Slack Time                    0.251
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.237 | 
     | _r_REG423_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.279 |   0.293 |    0.042 | 
     | _r_REG423_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U64 | B0 ^ -> Y v | AOI22X1TR | 0.065 |   0.357 |    0.107 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.357 |    0.107 | 
     | _r_REG327_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 138: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG167_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG167_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.342
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.141
     = Beginpoint Arrival Time            0.241
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__2_ v |           |       |   0.241 |   -0.011 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | A v -> Y ^              | NAND2X1TR | 0.102 |   0.342 |    0.091 | 
     | 3                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   0.342 |    0.091 | 
     | _r_REG167_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 139: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG550_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG550_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG540_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.345
  Slack Time                    0.252
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.245 | 
     | _r_REG540_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.266 |   0.274 |    0.021 | 
     | _r_REG540_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U22 | B1 ^ -> Y v | AOI22X1TR | 0.071 |   0.344 |    0.092 | 
     | 0                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.345 |    0.092 | 
     | _r_REG550_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 140: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG332_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG332_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG368_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.353
  Slack Time                    0.253
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.239 | 
     | _r_REG368_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.288 |    0.035 | 
     | _r_REG368_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U19 | A1 ^ -> Y v | AOI22X1TR | 0.065 |   0.353 |    0.100 | 
     | 6                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.353 |    0.100 | 
     | _r_REG332_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 141: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG605_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG605_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG604_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.351
  Slack Time                    0.253
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |           |       |   0.003 |   -0.250 | 
     | 0/clk_r_REG604_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.286 |   0.289 |    0.036 | 
     | 0/clk_r_REG604_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | XNOR2X1TR | 0.063 |   0.351 |    0.099 | 
     | 0/U160                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.351 |    0.099 | 
     | 0/clk_r_REG605_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 142: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG86_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG86_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG85_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.354
  Slack Time                    0.253
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.007 |   -0.246 | 
     | 0/clk_r_REG85_S2                                   |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.283 |   0.291 |    0.038 | 
     | 0/clk_r_REG85_S2                                   |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | XNOR2X1TR | 0.063 |   0.354 |    0.100 | 
     | 0/U146                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.354 |    0.100 | 
     | 0/clk_r_REG86_S3                                   |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 143: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG497_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG497_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG592_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.349
  Slack Time                    0.254
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.248 | 
     | _r_REG592_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.280 |   0.285 |    0.032 | 
     | _r_REG592_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.063 |   0.349 |    0.095 | 
     | 7                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.349 |    0.095 | 
     | _r_REG497_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 144: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG500_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG548_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.348
  Slack Time                    0.254
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.249 | 
     | _r_REG548_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.279 |    0.024 | 
     | _r_REG548_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U60 | B0 ^ -> Y v | AOI22X1TR | 0.070 |   0.348 |    0.094 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.348 |    0.094 | 
     | _r_REG500_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 145: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG583_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG583_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG573_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.347
  Slack Time                    0.256
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.248 | 
     | _r_REG573_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.271 |    0.015 | 
     | _r_REG573_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U21 | B1 ^ -> Y v | AOI22X1TR | 0.076 |   0.347 |    0.091 | 
     | 4                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.347 |    0.092 | 
     | _r_REG583_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 146: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG162_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG162_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG245_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.355
  Slack Time                    0.256
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.242 | 
     | _r_REG245_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.287 |    0.031 | 
     | _r_REG245_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U18 | A1 ^ -> Y v | AOI22X1TR | 0.068 |   0.355 |    0.099 | 
     | 8                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.355 |    0.099 | 
     | _r_REG162_S1                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 147: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG528_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG528_S2/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG519_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.350
  Slack Time                    0.258
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.251 | 
     | _r_REG519_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.268 |   0.276 |    0.018 | 
     | _r_REG519_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U20 | A1 ^ -> Y v | AOI22X1TR | 0.074 |   0.350 |    0.092 | 
     | 8                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v         | DFFQX1TR  | 0.000 |   0.350 |    0.092 | 
     | _r_REG528_S2                                       |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 148: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG334_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG334_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.352
  Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.141
     = Beginpoint Arrival Time            0.241
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__2_ v |           |       |   0.241 |   -0.019 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U63 | B v -> Y ^              | NAND2X1TR | 0.112 |   0.352 |    0.093 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   0.352 |    0.093 | 
     | _r_REG334_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 149: MET Hold Check with Pin buff_mult_arr0/clk_r_REG79_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG79_S1/D (^) checked with  leading edge of 
'clk'
Beginpoint: buff_mult_arr0/clk_r_REG82_S1/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.352
  Slack Time                    0.262
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/clk_r_REG82_S1 | CK ^        |           |       |   0.014 |   -0.248 | 
     | buff_mult_arr0/clk_r_REG82_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.247 |   0.261 |   -0.002 | 
     | buff_mult_arr0/U10            | AN ^ -> Y ^ | NOR2BX1TR | 0.091 |   0.352 |    0.090 | 
     | buff_mult_arr0/clk_r_REG79_S1 | D ^         | DFFQX1TR  | 0.000 |   0.352 |    0.090 | 
     +--------------------------------------------------------------------------------------+ 
Path 150: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG597_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG597_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG595_S1/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.363
  Slack Time                    0.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |          |       |   0.007 |   -0.256 | 
     | 0/clk_r_REG595_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.318 |   0.325 |    0.062 | 
     | 0/clk_r_REG595_S1                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR  | 0.038 |   0.363 |    0.100 | 
     | 0/U27                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.363 |    0.100 | 
     | 0/clk_r_REG597_S2                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 151: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG263_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG263_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG262_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.360
  Slack Time                    0.265
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |           |       |   0.002 |   -0.263 | 
     | 0/clk_r_REG262_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.289 |   0.291 |    0.025 | 
     | 0/clk_r_REG262_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | XNOR2X1TR | 0.069 |   0.360 |    0.095 | 
     | 0/U163                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.360 |    0.095 | 
     | 0/clk_r_REG263_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 152: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG494_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG494_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.350
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.141
     = Beginpoint Arrival Time            0.241
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__2_ v |           |       |   0.241 |   -0.025 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U80 | A v -> Y ^              | NAND2X1TR | 0.109 |   0.350 |    0.084 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   0.350 |    0.084 | 
     | _r_REG494_S1                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 153: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG671_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG671_S2/D 
(^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_                                            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.349
  Slack Time                    0.269
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.141
     = Beginpoint Arrival Time            0.241
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                                    |                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__2_ v |           |       |   0.241 |   -0.028 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U18 | A v -> Y ^              | NAND2X1TR | 0.108 |   0.349 |    0.080 | 
     | 1                                                  |                         |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^                     | DFFQX1TR  | 0.000 |   0.349 |    0.080 | 
     | _r_REG671_S2                                       |                         |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 154: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG434_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG434_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG460_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.366
  Slack Time                    0.271
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.002 |   -0.269 | 
     | 0/clk_r_REG460_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.247 |   0.248 |   -0.023 | 
     | 0/clk_r_REG460_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | XOR2X1TR  | 0.076 |   0.325 |    0.053 | 
     | 0/U33                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | XNOR2X1TR | 0.041 |   0.366 |    0.095 | 
     | 0/U34                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.366 |    0.095 | 
     | 0/clk_r_REG434_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 155: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG763_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG763_S1/
D (v) checked with  leading edge of 'clk'
Beginpoint: reset                                                               
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.359
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |   -0.151 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.079 |   0.209 |   -0.072 | 
     | PLACEDFE_OFC52_reset                               | A v -> Y v | CLKBUFX2TR | 0.150 |   0.359 |    0.078 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v        | DFFQX1TR   | 0.000 |   0.359 |    0.078 | 
     | 0/clk_r_REG763_S1                                  |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 156: MET Hold Check with Pin accumulation0/clk_r_REG70_S2/CK 
Endpoint:   accumulation0/clk_r_REG70_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: adder0/clk_r_REG69_S1/Q        (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.364
  Slack Time                    0.282
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | adder0/clk_r_REG69_S1        | CK ^        |          |       |   0.005 |   -0.277 | 
     | adder0/clk_r_REG69_S1        | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.270 |   -0.011 | 
     | accumulation0/U25            | A ^ -> Y ^  | AND2X1TR | 0.094 |   0.364 |    0.083 | 
     | accumulation0/clk_r_REG70_S2 | D ^         | DFFQX1TR | 0.000 |   0.364 |    0.083 | 
     +------------------------------------------------------------------------------------+ 
Path 157: MET Hold Check with Pin accumulation0/clk_r_REG63_S3/CK 
Endpoint:   accumulation0/clk_r_REG63_S3/D (v) checked with  leading edge of 
'clk'
Beginpoint: adder0/clk_r_REG74_S1/Q        (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.386
  Slack Time                    0.285
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | adder0/clk_r_REG74_S1        | CK ^        |           |       |   0.004 |   -0.282 | 
     | adder0/clk_r_REG74_S1        | CK ^ -> Q ^ | DFFHQX4TR | 0.123 |   0.127 |   -0.159 | 
     | accumulation0/U39            | A ^ -> Y v  | NAND2X1TR | 0.063 |   0.190 |   -0.095 | 
     | accumulation0/U7             | B0 v -> Y ^ | OAI21X1TR | 0.067 |   0.257 |   -0.028 | 
     | accumulation0/U62            | A ^ -> Y v  | XNOR2X1TR | 0.040 |   0.297 |    0.012 | 
     | accumulation0/U5             | A v -> Y v  | AND2X2TR  | 0.088 |   0.386 |    0.100 | 
     | accumulation0/clk_r_REG63_S3 | D v         | DFFQX1TR  | 0.000 |   0.386 |    0.100 | 
     +-------------------------------------------------------------------------------------+ 
Path 158: MET Hold Check with Pin accumulation0/clk_r_REG68_S2/CK 
Endpoint:   accumulation0/clk_r_REG68_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: adder0/clk_r_REG67_S1/Q        (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.371
  Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | adder0/clk_r_REG67_S1        | CK ^        |          |       |   0.005 |   -0.283 | 
     | adder0/clk_r_REG67_S1        | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.282 |   -0.006 | 
     | accumulation0/U26            | A ^ -> Y ^  | AND2X1TR | 0.090 |   0.371 |    0.084 | 
     | accumulation0/clk_r_REG68_S2 | D ^         | DFFQX1TR | 0.000 |   0.371 |    0.084 | 
     +------------------------------------------------------------------------------------+ 
Path 159: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG492_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG492_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG492_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.373
  Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.281 | 
     | _r_REG492_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.264 |   -0.023 | 
     | _r_REG492_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.373 |    0.085 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.373 |    0.085 | 
     | _r_REG492_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 160: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG657_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG657_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG657_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.371
  Slack Time                    0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.284 | 
     | _r_REG657_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.264 |   -0.024 | 
     | _r_REG657_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.107 |   0.371 |    0.082 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.371 |    0.082 | 
     | _r_REG657_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 161: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG353_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG353_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG353_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.382
  Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.014 |   -0.276 | 
     | _r_REG353_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR    | 0.280 |   0.294 |    0.004 | 
     | _r_REG353_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U67 | B ^ -> Y v  | NAND2X1TR   | 0.042 |   0.335 |    0.046 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U97 | B0 v -> Y ^ | OAI2BB1X1TR | 0.047 |   0.382 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR    | 0.000 |   0.382 |    0.092 | 
     | _r_REG353_S1                                       |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 162: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG448_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG448_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG444_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.393
  Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.002 |   -0.288 | 
     | 0/clk_r_REG444_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.292 |   0.294 |    0.004 | 
     | 0/clk_r_REG444_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | AN v -> Y v | NOR3BX1TR | 0.099 |   0.393 |    0.103 | 
     | 0/U137                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.393 |    0.103 | 
     | 0/clk_r_REG448_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 163: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG614_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG614_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG613_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.371
  Slack Time                    0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |          |       |   0.003 |   -0.287 | 
     | 0/clk_r_REG613_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.277 |   -0.014 | 
     | 0/clk_r_REG613_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y ^  | AND2X1TR | 0.094 |   0.371 |    0.080 | 
     | 0/U56                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX2TR | 0.000 |   0.371 |    0.080 | 
     | 0/clk_r_REG614_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 164: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG581_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG581_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG581_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.374
  Slack Time                    0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.005 |   -0.286 | 
     | _r_REG581_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR    | 0.252 |   0.257 |   -0.033 | 
     | _r_REG581_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U35 | A ^ -> Y v  | INVX1TR     | 0.044 |   0.302 |    0.011 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B0 v -> Y ^ | AOI2BB2X1TR | 0.072 |   0.374 |    0.083 | 
     | 9                                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR    | 0.000 |   0.374 |    0.083 | 
     | _r_REG581_S1                                       |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 165: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG237_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG237_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG237_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.378
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.286 | 
     | _r_REG237_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.271 |   -0.022 | 
     | _r_REG237_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.107 |   0.378 |    0.085 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.378 |    0.085 | 
     | _r_REG237_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 166: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG617_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG617_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG613_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.393
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |           |       |   0.003 |   -0.289 | 
     | 0/clk_r_REG613_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.291 |   0.295 |    0.002 | 
     | 0/clk_r_REG613_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | AN v -> Y v | NOR3BX1TR | 0.098 |   0.393 |    0.100 | 
     | 0/U158                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.393 |    0.100 | 
     | 0/clk_r_REG617_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 167: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG555_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG555_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG555_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.377
  Slack Time                    0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.288 | 
     | _r_REG555_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.265 |   -0.029 | 
     | _r_REG555_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U6  | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.377 |    0.083 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.377 |    0.083 | 
     | _r_REG555_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 168: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG219_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG219_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG219_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.376
  Slack Time                    0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.289 | 
     | _r_REG219_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.264 |   -0.030 | 
     | _r_REG219_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U5  | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.376 |    0.082 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.376 |    0.082 | 
     | _r_REG219_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 169: MET Hold Check with Pin accumulation0/clk_r_REG50_S2/CK 
Endpoint:   accumulation0/clk_r_REG50_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: adder0/clk_r_REG49_S1/Q        (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.376
  Slack Time                    0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | adder0/clk_r_REG49_S1        | CK ^        |          |       |   0.005 |   -0.289 | 
     | adder0/clk_r_REG49_S1        | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.275 |   -0.019 | 
     | accumulation0/U27            | A ^ -> Y ^  | AND2X1TR | 0.101 |   0.376 |    0.082 | 
     | accumulation0/clk_r_REG50_S2 | D ^         | DFFQX1TR | 0.000 |   0.376 |    0.082 | 
     +------------------------------------------------------------------------------------+ 
Path 170: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG713_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG713_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG713_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.376
  Slack Time                    0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.290 | 
     | _r_REG713_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.265 |   -0.029 | 
     | _r_REG713_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.376 |    0.082 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.376 |    0.082 | 
     | _r_REG713_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 171: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG255_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG255_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG255_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.386
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.282 | 
     | _r_REG255_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.275 |   -0.020 | 
     | _r_REG255_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.386 |    0.091 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.091 | 
     | _r_REG255_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 172: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG197_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG197_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG197_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.378
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.290 | 
     | _r_REG197_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.267 |   -0.028 | 
     | _r_REG197_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.378 |    0.083 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.378 |    0.083 | 
     | _r_REG197_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 173: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG211_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG211_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG211_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.387
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.282 | 
     | _r_REG211_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.278 |   -0.017 | 
     | _r_REG211_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.387 |    0.092 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.092 | 
     | _r_REG211_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 174: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG345_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG345_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG345_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.387
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.282 | 
     | _r_REG345_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.275 |   -0.020 | 
     | _r_REG345_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U32 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.387 |    0.091 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.091 | 
     | _r_REG345_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 175: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG338_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG338_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG338_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.386
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.282 | 
     | _r_REG338_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.276 |   -0.020 | 
     | _r_REG338_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.386 |    0.091 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.091 | 
     | _r_REG338_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 176: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG732_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG732_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG732_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.378
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.291 | 
     | _r_REG732_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.266 |   -0.029 | 
     | _r_REG732_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.378 |    0.082 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.378 |    0.082 | 
     | _r_REG732_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 177: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG196_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG196_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG196_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.379
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.290 | 
     | _r_REG196_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.272 |   -0.024 | 
     | _r_REG196_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.107 |   0.379 |    0.084 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.379 |    0.084 | 
     | _r_REG196_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 178: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG708_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG708_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG708_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.379
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.291 | 
     | _r_REG708_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.270 |   -0.026 | 
     | _r_REG708_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.379 |    0.083 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.379 |    0.083 | 
     | _r_REG708_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 179: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG756_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG756_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG756_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.378
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.292 | 
     | _r_REG756_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.269 |   -0.027 | 
     | _r_REG756_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U99 | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.378 |    0.082 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.378 |    0.082 | 
     | _r_REG756_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 180: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG727_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG727_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG727_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.377
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.292 | 
     | _r_REG727_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.266 |   -0.030 | 
     | _r_REG727_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.377 |    0.081 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.377 |    0.081 | 
     | _r_REG727_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 181: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG567_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG567_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG567_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.382
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.008 |   -0.289 | 
     | _r_REG567_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.273 |   -0.024 | 
     | _r_REG567_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.382 |    0.086 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.382 |    0.086 | 
     | _r_REG567_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 182: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG661_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG661_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG661_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.378
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.293 | 
     | _r_REG661_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.268 |   -0.029 | 
     | _r_REG661_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.378 |    0.082 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.378 |    0.082 | 
     | _r_REG661_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 183: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG676_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG676_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG676_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.379
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.292 | 
     | _r_REG676_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.266 |   -0.031 | 
     | _r_REG676_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U87 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.379 |    0.082 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.379 |    0.082 | 
     | _r_REG676_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 184: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG185_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG185_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG185_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.379
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.292 | 
     | _r_REG185_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.268 |   -0.029 | 
     | _r_REG185_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U88 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.379 |    0.082 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.379 |    0.082 | 
     | _r_REG185_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 185: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG401_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG401_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG401_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.388
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.284 | 
     | _r_REG401_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.279 |   -0.018 | 
     | _r_REG401_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.388 |    0.091 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.091 | 
     | _r_REG401_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 186: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG398_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG398_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG398_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.388
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.285 | 
     | _r_REG398_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.278 |   -0.019 | 
     | _r_REG398_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U51 | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.388 |    0.091 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.091 | 
     | _r_REG398_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 187: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG445_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG445_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG444_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.374
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |          |       |   0.002 |   -0.296 | 
     | 0/clk_r_REG444_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.277 |   -0.020 | 
     | 0/clk_r_REG444_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | AND2X1TR | 0.097 |   0.374 |    0.077 | 
     | 0/U67                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX2TR | 0.000 |   0.374 |    0.077 | 
     | 0/clk_r_REG445_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 188: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG510_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG510_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG510_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.381
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.292 | 
     | _r_REG510_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.266 |   -0.031 | 
     | _r_REG510_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.381 |    0.083 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.083 | 
     | _r_REG510_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 189: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG346_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG346_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG346_S1/Q 
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.405
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.013 |   -0.284 | 
     | _r_REG346_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q v | DFFQX1TR    | 0.284 |   0.298 |    0.000 | 
     | _r_REG346_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U38 | A v -> Y ^  | INVX1TR     | 0.063 |   0.361 |    0.063 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B0 ^ -> Y v | AOI2BB2X1TR | 0.044 |   0.405 |    0.108 | 
     | 7                                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR    | 0.000 |   0.405 |    0.108 | 
     | _r_REG346_S1                                       |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 190: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG580_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG580_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG580_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.381
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.292 | 
     | _r_REG580_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.268 |   -0.029 | 
     | _r_REG580_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.381 |    0.083 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.083 | 
     | _r_REG580_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 191: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG746_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG746_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG746_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.380
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.294 | 
     | _r_REG746_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.271 |   -0.027 | 
     | _r_REG746_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.380 |    0.082 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.380 |    0.082 | 
     | _r_REG746_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 192: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG716_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG716_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG716_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.379
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.003 |   -0.295 | 
     | _r_REG716_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.267 |   -0.031 | 
     | _r_REG716_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.379 |    0.081 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.379 |    0.081 | 
     | _r_REG716_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 193: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG703_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG703_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG703_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.378
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.002 |   -0.296 | 
     | _r_REG703_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.263 |   -0.035 | 
     | _r_REG703_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.378 |    0.079 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.378 |    0.079 | 
     | _r_REG703_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 194: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG357_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG357_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG357_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.390
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.284 | 
     | _r_REG357_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.278 |   -0.020 | 
     | _r_REG357_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U68 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.390 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.092 | 
     | _r_REG357_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 195: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG154_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG154_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG154_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.381
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.293 | 
     | _r_REG154_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.270 |   -0.028 | 
     | _r_REG154_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.381 |    0.083 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.083 | 
     | _r_REG154_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 196: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG175_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG175_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG175_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.382
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.293 | 
     | _r_REG175_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.270 |   -0.028 | 
     | _r_REG175_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U4  | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.382 |    0.083 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.382 |    0.083 | 
     | _r_REG175_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 197: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG680_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG680_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG680_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.381
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.295 | 
     | _r_REG680_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.270 |   -0.029 | 
     | _r_REG680_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U91 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.381 |    0.082 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.082 | 
     | _r_REG680_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 198: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG174_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG174_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG174_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.381
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.294 | 
     | _r_REG174_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.269 |   -0.030 | 
     | _r_REG174_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.381 |    0.082 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.082 | 
     | _r_REG174_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 199: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG378_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG378_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG378_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.391
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.285 | 
     | _r_REG378_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.278 |   -0.021 | 
     | _r_REG378_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U6  | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.391 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.092 | 
     | _r_REG378_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 200: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG705_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG705_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG705_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.380
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.003 |   -0.296 | 
     | _r_REG705_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.267 |   -0.032 | 
     | _r_REG705_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.380 |    0.081 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.380 |    0.081 | 
     | _r_REG705_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 201: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG540_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG540_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG540_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.385
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.292 | 
     | _r_REG540_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.274 |   -0.025 | 
     | _r_REG540_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.385 |    0.085 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.385 |    0.085 | 
     | _r_REG540_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 202: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG252_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG252_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG252_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.383
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.294 | 
     | _r_REG252_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.273 |   -0.027 | 
     | _r_REG252_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U6  | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.383 |    0.084 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.383 |    0.084 | 
     | _r_REG252_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 203: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG207_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG207_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG207_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.382
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.294 | 
     | _r_REG207_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.270 |   -0.030 | 
     | _r_REG207_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.382 |    0.083 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.382 |    0.083 | 
     | _r_REG207_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 204: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG679_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG679_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG679_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.381
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.296 | 
     | _r_REG679_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.268 |   -0.031 | 
     | _r_REG679_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U90 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.381 |    0.081 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.081 | 
     | _r_REG679_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 205: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG355_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG355_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG355_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.391
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.285 | 
     | _r_REG355_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.280 |   -0.020 | 
     | _r_REG355_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U61 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.391 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.092 | 
     | _r_REG355_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 206: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG393_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG393_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG393_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.391
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.286 | 
     | _r_REG393_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.277 |   -0.022 | 
     | _r_REG393_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.391 |    0.092 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.092 | 
     | _r_REG393_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 207: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG382_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG382_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG382_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.391
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.286 | 
     | _r_REG382_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.279 |   -0.021 | 
     | _r_REG382_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.391 |    0.092 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.092 | 
     | _r_REG382_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 208: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG323_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG323_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG323_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.392
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.286 | 
     | _r_REG323_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.280 |   -0.019 | 
     | _r_REG323_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.392 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.092 | 
     | _r_REG323_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 209: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG712_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG712_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG712_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.381
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.296 | 
     | _r_REG712_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.271 |   -0.029 | 
     | _r_REG712_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.381 |    0.082 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.082 | 
     | _r_REG712_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 210: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG320_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG320_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG320_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.391
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.286 | 
     | _r_REG320_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.276 |   -0.024 | 
     | _r_REG320_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.391 |    0.091 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.091 | 
     | _r_REG320_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 211: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG177_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG177_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG177_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.383
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.295 | 
     | _r_REG177_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.274 |   -0.026 | 
     | _r_REG177_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U28 | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.383 |    0.083 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.383 |    0.083 | 
     | _r_REG177_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 212: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG674_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.379
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.001 |   -0.299 | 
     | _r_REG674_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.266 |   -0.034 | 
     | _r_REG674_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.379 |    0.079 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.379 |    0.079 | 
     | _r_REG674_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 213: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG714_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG714_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG714_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.381
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.297 | 
     | _r_REG714_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.269 |   -0.031 | 
     | _r_REG714_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.381 |    0.081 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.081 | 
     | _r_REG714_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 214: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG276_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG276_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG272_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.397
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |           |       |   0.002 |   -0.299 | 
     | 0/clk_r_REG272_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.295 |   0.296 |   -0.004 | 
     | 0/clk_r_REG272_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | AN v -> Y v | NOR3BX1TR | 0.100 |   0.397 |    0.097 | 
     | 0/U161                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.397 |    0.097 | 
     | 0/clk_r_REG276_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 215: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG400_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG400_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG400_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.392
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.286 | 
     | _r_REG400_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.279 |   -0.022 | 
     | _r_REG400_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U4  | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.392 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.092 | 
     | _r_REG400_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 216: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG730_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG730_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG730_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.383
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.296 | 
     | _r_REG730_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.271 |   -0.029 | 
     | _r_REG730_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.383 |    0.083 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.383 |    0.083 | 
     | _r_REG730_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 217: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG738_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG738_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG738_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.381
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.297 | 
     | _r_REG738_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.268 |   -0.033 | 
     | _r_REG738_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.381 |    0.081 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.081 | 
     | _r_REG738_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 218: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG511_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG511_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG511_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.383
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.296 | 
     | _r_REG511_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.267 |   -0.034 | 
     | _r_REG511_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U3  | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.383 |    0.082 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.383 |    0.082 | 
     | _r_REG511_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 219: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG218_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG218_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG218_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.383
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.296 | 
     | _r_REG218_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.271 |   -0.029 | 
     | _r_REG218_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.383 |    0.083 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.383 |    0.083 | 
     | _r_REG218_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 220: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG344_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG344_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG344_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.392
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.287 | 
     | _r_REG344_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.279 |   -0.021 | 
     | _r_REG344_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U45 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.392 |    0.091 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.091 | 
     | _r_REG344_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 221: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG240_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG240_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG240_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.383
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.296 | 
     | _r_REG240_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.270 |   -0.031 | 
     | _r_REG240_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.383 |    0.083 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.383 |    0.083 | 
     | _r_REG240_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 222: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG241_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG241_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG241_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.385
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.296 | 
     | _r_REG241_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.277 |   -0.023 | 
     | _r_REG241_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U8  | B1 ^ -> Y ^ | AO22X1TR | 0.107 |   0.385 |    0.084 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.385 |    0.084 | 
     | _r_REG241_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 223: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG702_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG702_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG702_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.383
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.297 | 
     | _r_REG702_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.270 |   -0.031 | 
     | _r_REG702_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.383 |    0.082 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.383 |    0.082 | 
     | _r_REG702_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 224: MET Hold Check with Pin accumulation0/clk_r_REG53_S3/CK 
Endpoint:   accumulation0/clk_r_REG53_S3/D (v) checked with  leading edge of 
'clk'
Beginpoint: adder0/clk_r_REG74_S1/Q        (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.401
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | adder0/clk_r_REG74_S1        | CK ^        |           |       |   0.004 |   -0.297 | 
     | adder0/clk_r_REG74_S1        | CK ^ -> Q ^ | DFFHQX4TR | 0.123 |   0.127 |   -0.174 | 
     | accumulation0/U39            | A ^ -> Y v  | NAND2X1TR | 0.063 |   0.190 |   -0.111 | 
     | accumulation0/U68            | B v -> Y ^  | NAND2X1TR | 0.072 |   0.262 |   -0.039 | 
     | accumulation0/U69            | B ^ -> Y v  | XNOR2X1TR | 0.052 |   0.314 |    0.013 | 
     | accumulation0/U22            | A v -> Y v  | AND2X2TR  | 0.087 |   0.401 |    0.101 | 
     | accumulation0/clk_r_REG53_S3 | D v         | DFFQX1TR  | 0.000 |   0.401 |    0.101 | 
     +-------------------------------------------------------------------------------------+ 
Path 225: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG711_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG711_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG711_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.383
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.296 | 
     | _r_REG711_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.270 |   -0.030 | 
     | _r_REG711_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.383 |    0.082 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.383 |    0.082 | 
     | _r_REG711_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 226: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG230_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG230_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG230_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.384
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.295 | 
     | _r_REG230_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.270 |   -0.030 | 
     | _r_REG230_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.384 |    0.083 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.384 |    0.083 | 
     | _r_REG230_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 227: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG686_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG686_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG686_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.384
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.296 | 
     | _r_REG686_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.274 |   -0.027 | 
     | _r_REG686_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U56 | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.384 |    0.083 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.384 |    0.083 | 
     | _r_REG686_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 228: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG749_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG749_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG749_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.382
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.297 | 
     | _r_REG749_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.267 |   -0.034 | 
     | _r_REG749_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.382 |    0.081 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.382 |    0.081 | 
     | _r_REG749_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 229: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG242_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG242_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG242_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.392
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.288 | 
     | _r_REG242_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.279 |   -0.022 | 
     | _r_REG242_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.392 |    0.091 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.091 | 
     | _r_REG242_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 230: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG199_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG199_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG199_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.384
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.296 | 
     | _r_REG199_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.274 |   -0.027 | 
     | _r_REG199_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.384 |    0.083 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.384 |    0.083 | 
     | _r_REG199_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 231: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG591_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG591_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG591_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.386
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.294 | 
     | _r_REG591_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.274 |   -0.027 | 
     | _r_REG591_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.386 |    0.085 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.085 | 
     | _r_REG591_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 232: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG522_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG522_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG522_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.384
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.297 | 
     | _r_REG522_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.270 |   -0.031 | 
     | _r_REG522_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U25 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.384 |    0.082 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.384 |    0.082 | 
     | _r_REG522_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 233: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG212_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG212_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG212_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.393
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.287 | 
     | _r_REG212_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.281 |   -0.020 | 
     | _r_REG212_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.393 |    0.092 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.092 | 
     | _r_REG212_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 234: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG215_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG215_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG215_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.387
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.295 | 
     | _r_REG215_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.276 |   -0.026 | 
     | _r_REG215_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.387 |    0.085 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.085 | 
     | _r_REG215_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 235: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG754_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG754_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG754_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.385
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.297 | 
     | _r_REG754_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.277 |   -0.024 | 
     | _r_REG754_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U97 | B1 ^ -> Y ^ | AO22X1TR | 0.107 |   0.385 |    0.083 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.385 |    0.083 | 
     | _r_REG754_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 236: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG399_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG399_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG399_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.394
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.288 | 
     | _r_REG399_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.281 |   -0.021 | 
     | _r_REG399_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U34 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.394 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.092 | 
     | _r_REG399_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 237: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG691_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG691_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG691_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.384
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.297 | 
     | _r_REG691_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.273 |   -0.029 | 
     | _r_REG691_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U75 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.384 |    0.083 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.384 |    0.083 | 
     | _r_REG691_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 238: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG556_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG556_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG556_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.387
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.008 |   -0.295 | 
     | _r_REG556_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.276 |   -0.026 | 
     | _r_REG556_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.387 |    0.085 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.085 | 
     | _r_REG556_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 239: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG319_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG319_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG319_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.395
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.288 | 
     | _r_REG319_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.283 |   -0.020 | 
     | _r_REG319_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.395 |    0.093 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.093 | 
     | _r_REG319_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 240: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG108_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG108_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG104_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.403
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.007 |   -0.295 | 
     | 0/clk_r_REG104_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR  | 0.296 |   0.304 |    0.002 | 
     | 0/clk_r_REG104_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | AN v -> Y v | NOR3BX1TR | 0.099 |   0.403 |    0.101 | 
     | 0/U144                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.403 |    0.101 | 
     | 0/clk_r_REG108_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 241: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG254_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG254_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG254_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.385
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.297 | 
     | _r_REG254_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.273 |   -0.029 | 
     | _r_REG254_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U7  | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.385 |    0.083 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.385 |    0.083 | 
     | _r_REG254_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 242: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG535_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG535_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG535_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.383
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.003 |   -0.299 | 
     | _r_REG535_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.268 |   -0.034 | 
     | _r_REG535_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.383 |    0.081 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.383 |    0.081 | 
     | _r_REG535_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 243: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG200_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG200_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG200_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.394
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.289 | 
     | _r_REG200_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.284 |   -0.018 | 
     | _r_REG200_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.394 |    0.092 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.092 | 
     | _r_REG200_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 244: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG513_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG513_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG513_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.385
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.297 | 
     | _r_REG513_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.273 |   -0.029 | 
     | _r_REG513_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.385 |    0.083 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.385 |    0.083 | 
     | _r_REG513_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 245: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG250_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG250_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG250_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.385
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.297 | 
     | _r_REG250_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.273 |   -0.029 | 
     | _r_REG250_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.385 |    0.083 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.385 |    0.083 | 
     | _r_REG250_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 246: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG507_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG507_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG507_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.388
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.295 | 
     | _r_REG507_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.274 |   -0.029 | 
     | _r_REG507_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.388 |    0.085 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.085 | 
     | _r_REG507_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 247: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG508_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG508_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG508_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.387
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.295 | 
     | _r_REG508_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.272 |   -0.030 | 
     | _r_REG508_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.387 |    0.085 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.085 | 
     | _r_REG508_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 248: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG544_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG544_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG544_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.386
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.297 | 
     | _r_REG544_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.274 |   -0.028 | 
     | _r_REG544_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U27 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.386 |    0.084 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.084 | 
     | _r_REG544_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 249: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG531_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG531_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG531_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.387
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.296 | 
     | _r_REG531_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.276 |   -0.027 | 
     | _r_REG531_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.387 |    0.085 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.085 | 
     | _r_REG531_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 250: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG170_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG170_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG170_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.385
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.298 | 
     | _r_REG170_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.271 |   -0.032 | 
     | _r_REG170_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.385 |    0.083 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.385 |    0.083 | 
     | _r_REG170_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 251: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG577_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG577_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG577_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.385
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.298 | 
     | _r_REG577_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.270 |   -0.033 | 
     | _r_REG577_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U26 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.385 |    0.082 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.385 |    0.082 | 
     | _r_REG577_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 252: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG690_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG690_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG690_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.384
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.299 | 
     | _r_REG690_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.273 |   -0.030 | 
     | _r_REG690_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U69 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.384 |    0.082 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.384 |    0.082 | 
     | _r_REG690_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 253: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG339_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG339_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG339_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.395
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.289 | 
     | _r_REG339_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.280 |   -0.023 | 
     | _r_REG339_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U69 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.395 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.092 | 
     | _r_REG339_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 254: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG417_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG417_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG417_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.394
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.290 | 
     | _r_REG417_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.280 |   -0.023 | 
     | _r_REG417_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.394 |    0.091 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.091 | 
     | _r_REG417_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 255: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG179_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG179_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG179_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.394
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.290 | 
     | _r_REG179_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.280 |   -0.023 | 
     | _r_REG179_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.394 |    0.091 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.091 | 
     | _r_REG179_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 256: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG232_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG232_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG232_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.387
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.298 | 
     | _r_REG232_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.276 |   -0.027 | 
     | _r_REG232_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.387 |    0.084 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.084 | 
     | _r_REG232_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 257: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG248_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG248_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG248_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.394
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.290 | 
     | _r_REG248_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.279 |   -0.024 | 
     | _r_REG248_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.394 |    0.091 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.091 | 
     | _r_REG248_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 258: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG405_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG405_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG405_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.395
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.289 | 
     | _r_REG405_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.282 |   -0.021 | 
     | _r_REG405_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.395 |    0.092 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.092 | 
     | _r_REG405_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 259: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG365_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG365_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG365_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.394
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.291 | 
     | _r_REG365_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.285 |   -0.019 | 
     | _r_REG365_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U7  | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.394 |    0.091 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.091 | 
     | _r_REG365_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 260: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG573_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG573_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG573_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.388
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.296 | 
     | _r_REG573_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.271 |   -0.033 | 
     | _r_REG573_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.388 |    0.085 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.085 | 
     | _r_REG573_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 261: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG412_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG412_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG412_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.394
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.290 | 
     | _r_REG412_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.277 |   -0.027 | 
     | _r_REG412_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.394 |    0.090 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.090 | 
     | _r_REG412_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 262: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG656_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG656_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG656_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.386
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.299 | 
     | _r_REG656_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.274 |   -0.029 | 
     | _r_REG656_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.386 |    0.082 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.082 | 
     | _r_REG656_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 263: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG489_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG489_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG489_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.388
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.297 | 
     | _r_REG489_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.272 |   -0.031 | 
     | _r_REG489_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.388 |    0.084 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.084 | 
     | _r_REG489_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 264: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG105_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG105_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG104_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.387
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |          |       |   0.007 |   -0.296 | 
     | 0/clk_r_REG104_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.288 |   -0.016 | 
     | 0/clk_r_REG104_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y ^  | AND2X1TR | 0.099 |   0.387 |    0.083 | 
     | 0/U51                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.083 | 
     | 0/clk_r_REG105_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 265: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG376_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG376_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG376_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.395
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.289 | 
     | _r_REG376_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.277 |   -0.027 | 
     | _r_REG376_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U9  | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.395 |    0.091 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.091 | 
     | _r_REG376_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 266: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG519_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG519_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG519_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.389
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.296 | 
     | _r_REG519_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.276 |   -0.028 | 
     | _r_REG519_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U95 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.389 |    0.085 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.085 | 
     | _r_REG519_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 267: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG586_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG586_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG586_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.388
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.298 | 
     | _r_REG586_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.275 |   -0.028 | 
     | _r_REG586_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.388 |    0.084 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.084 | 
     | _r_REG586_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 268: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG226_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG226_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG226_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.396
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.290 | 
     | _r_REG226_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.286 |   -0.018 | 
     | _r_REG226_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.396 |    0.092 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.092 | 
     | _r_REG226_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 269: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG506_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG506_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG506_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.387
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.298 | 
     | _r_REG506_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.272 |   -0.032 | 
     | _r_REG506_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.387 |    0.083 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.083 | 
     | _r_REG506_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 270: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG363_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG363_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG363_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.396
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.290 | 
     | _r_REG363_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.282 |   -0.022 | 
     | _r_REG363_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.396 |    0.092 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.092 | 
     | _r_REG363_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 271: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG735_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG735_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG735_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.386
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.300 | 
     | _r_REG735_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.273 |   -0.031 | 
     | _r_REG735_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.386 |    0.082 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.082 | 
     | _r_REG735_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 272: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG273_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG273_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG272_S2/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.399
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |          |       |   0.002 |   -0.302 | 
     | 0/clk_r_REG272_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR | 0.295 |   0.296 |   -0.008 | 
     | 0/clk_r_REG272_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A v -> Y v  | AND2X2TR | 0.102 |   0.399 |    0.095 | 
     | 0/U20                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.399 |    0.095 | 
     | 0/clk_r_REG273_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 273: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG721_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG721_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG721_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.386
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.299 | 
     | _r_REG721_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.271 |   -0.034 | 
     | _r_REG721_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.386 |    0.082 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.082 | 
     | _r_REG721_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 274: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG356_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG356_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG356_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.396
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.290 | 
     | _r_REG356_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.283 |   -0.021 | 
     | _r_REG356_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U62 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.396 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.092 | 
     | _r_REG356_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 275: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG182_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG182_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG182_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.388
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.298 | 
     | _r_REG182_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.273 |   -0.031 | 
     | _r_REG182_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U77 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.388 |    0.084 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.084 | 
     | _r_REG182_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 276: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG660_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG660_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG660_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.386
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.300 | 
     | _r_REG660_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.272 |   -0.032 | 
     | _r_REG660_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.386 |    0.082 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.082 | 
     | _r_REG660_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 277: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG389_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG389_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG389_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.396
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.290 | 
     | _r_REG389_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.280 |   -0.025 | 
     | _r_REG389_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U5  | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.396 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.092 | 
     | _r_REG389_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 278: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG274_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG274_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG297_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.402
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |          |       |   0.002 |   -0.302 | 
     | 0/clk_r_REG297_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.259 |   -0.046 | 
     | 0/clk_r_REG297_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y ^  | AND2X2TR | 0.104 |   0.363 |    0.058 | 
     | 0/U24                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | NOR3X1TR | 0.039 |   0.402 |    0.098 | 
     | 0/U160                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.402 |    0.098 | 
     | 0/clk_r_REG274_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 279: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG189_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG189_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.396
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.291 | 
     | _r_REG189_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.281 |   -0.024 | 
     | _r_REG189_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U99 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.396 |    0.091 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.091 | 
     | _r_REG189_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 280: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG745_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG745_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG745_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.387
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.301 | 
     | _r_REG745_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.277 |   -0.028 | 
     | _r_REG745_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.387 |    0.082 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.082 | 
     | _r_REG745_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 281: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG675_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG675_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG675_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.387
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.300 | 
     | _r_REG675_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.273 |   -0.032 | 
     | _r_REG675_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U86 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.387 |    0.082 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.082 | 
     | _r_REG675_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 282: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG525_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG525_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG525_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.388
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.299 | 
     | _r_REG525_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.274 |   -0.031 | 
     | _r_REG525_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.388 |    0.083 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.083 | 
     | _r_REG525_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 283: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG352_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG352_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG352_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.397
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.291 | 
     | _r_REG352_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.286 |   -0.018 | 
     | _r_REG352_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.397 |    0.093 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.093 | 
     | _r_REG352_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 284: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG195_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG195_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG195_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.388
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.300 | 
     | _r_REG195_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.275 |   -0.029 | 
     | _r_REG195_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.388 |    0.083 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.083 | 
     | _r_REG195_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 285: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG505_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG505_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG505_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.389
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.298 | 
     | _r_REG505_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.274 |   -0.031 | 
     | _r_REG505_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.389 |    0.084 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.084 | 
     | _r_REG505_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 286: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG173_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG173_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG173_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.387
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.300 | 
     | _r_REG173_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.272 |   -0.033 | 
     | _r_REG173_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.387 |    0.082 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.082 | 
     | _r_REG173_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 287: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG383_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG383_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG383_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.397
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.291 | 
     | _r_REG383_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.284 |   -0.021 | 
     | _r_REG383_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.397 |    0.092 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.092 | 
     | _r_REG383_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 288: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG547_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG547_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG547_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.390
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.298 | 
     | _r_REG547_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.276 |   -0.029 | 
     | _r_REG547_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.390 |    0.085 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.085 | 
     | _r_REG547_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 289: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG409_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG409_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG409_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.396
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.292 | 
     | _r_REG409_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.283 |   -0.022 | 
     | _r_REG409_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U50 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.396 |    0.091 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.091 | 
     | _r_REG409_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 290: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG554_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.387
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.299 | 
     | _r_REG554_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.270 |   -0.035 | 
     | _r_REG554_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.387 |    0.082 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.082 | 
     | _r_REG554_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 291: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG372_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG372_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG372_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.397
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.291 | 
     | _r_REG372_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.285 |   -0.020 | 
     | _r_REG372_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.397 |    0.092 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.092 | 
     | _r_REG372_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 292: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG186_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG186_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG186_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.389
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.300 | 
     | _r_REG186_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.277 |   -0.028 | 
     | _r_REG186_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U27 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.389 |    0.083 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.083 | 
     | _r_REG186_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 293: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG249_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG249_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG249_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.397
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.292 | 
     | _r_REG249_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.285 |   -0.020 | 
     | _r_REG249_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.397 |    0.091 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.091 | 
     | _r_REG249_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 294: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG709_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG709_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG709_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.388
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.301 | 
     | _r_REG709_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.274 |   -0.031 | 
     | _r_REG709_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.388 |    0.082 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.082 | 
     | _r_REG709_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 295: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG704_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG704_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG704_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.387
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.302 | 
     | _r_REG704_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.273 |   -0.033 | 
     | _r_REG704_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.387 |    0.081 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.081 | 
     | _r_REG704_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 296: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG360_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG360_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG360_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.397
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.292 | 
     | _r_REG360_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.282 |   -0.024 | 
     | _r_REG360_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.397 |    0.092 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.092 | 
     | _r_REG360_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 297: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG155_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG155_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG155_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.388
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.300 | 
     | _r_REG155_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.274 |   -0.032 | 
     | _r_REG155_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U30 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.388 |    0.083 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.083 | 
     | _r_REG155_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 298: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG552_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG552_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG552_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.390
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.298 | 
     | _r_REG552_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.276 |   -0.029 | 
     | _r_REG552_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.390 |    0.085 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.085 | 
     | _r_REG552_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 299: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG753_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG753_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG753_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.388
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.301 | 
     | _r_REG753_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.274 |   -0.031 | 
     | _r_REG753_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U96 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.388 |    0.082 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.082 | 
     | _r_REG753_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 300: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG416_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG416_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG416_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.397
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.292 | 
     | _r_REG416_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.282 |   -0.024 | 
     | _r_REG416_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.397 |    0.092 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.092 | 
     | _r_REG416_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 301: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG234_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG234_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG234_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.397
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.293 | 
     | _r_REG234_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.289 |   -0.017 | 
     | _r_REG234_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.397 |    0.092 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.092 | 
     | _r_REG234_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 302: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG169_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG169_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG169_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.389
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.300 | 
     | _r_REG169_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.275 |   -0.031 | 
     | _r_REG169_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.389 |    0.083 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.083 | 
     | _r_REG169_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 303: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG514_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG514_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG514_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.389
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.300 | 
     | _r_REG514_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.273 |   -0.033 | 
     | _r_REG514_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.389 |    0.083 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.083 | 
     | _r_REG514_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 304: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG245_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG245_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG245_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.397
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.293 | 
     | _r_REG245_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.287 |   -0.019 | 
     | _r_REG245_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.397 |    0.092 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.092 | 
     | _r_REG245_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 305: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG373_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG373_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG373_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.398
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.292 | 
     | _r_REG373_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.285 |   -0.020 | 
     | _r_REG373_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.398 |    0.092 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.092 | 
     | _r_REG373_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 306: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG752_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG752_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG752_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.388
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.302 | 
     | _r_REG752_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.274 |   -0.032 | 
     | _r_REG752_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U95 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.388 |    0.082 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.082 | 
     | _r_REG752_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 307: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG415_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG415_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG415_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.397
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.292 | 
     | _r_REG415_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.284 |   -0.022 | 
     | _r_REG415_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.397 |    0.091 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.091 | 
     | _r_REG415_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 308: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG256_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG256_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG256_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.389
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.301 | 
     | _r_REG256_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.274 |   -0.032 | 
     | _r_REG256_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.389 |    0.083 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.083 | 
     | _r_REG256_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 309: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG701_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG701_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG701_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.387
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.003 |   -0.303 | 
     | _r_REG701_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.273 |   -0.033 | 
     | _r_REG701_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.387 |    0.081 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.081 | 
     | _r_REG701_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 310: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG420_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG420_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG420_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.398
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.292 | 
     | _r_REG420_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.282 |   -0.024 | 
     | _r_REG420_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U49 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.398 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.092 | 
     | _r_REG420_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 311: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG697_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG697_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG697_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.389
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.302 | 
     | _r_REG697_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.277 |   -0.029 | 
     | _r_REG697_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.389 |    0.083 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.083 | 
     | _r_REG697_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 312: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG251_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG251_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG251_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.389
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.301 | 
     | _r_REG251_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.276 |   -0.030 | 
     | _r_REG251_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.389 |    0.083 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.083 | 
     | _r_REG251_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 313: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG411_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG411_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG411_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.397
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.293 | 
     | _r_REG411_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.283 |   -0.023 | 
     | _r_REG411_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U3  | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.397 |    0.091 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.091 | 
     | _r_REG411_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 314: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG153_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG153_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG153_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.389
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.301 | 
     | _r_REG153_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.276 |   -0.031 | 
     | _r_REG153_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.389 |    0.083 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.083 | 
     | _r_REG153_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 315: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG569_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG569_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG569_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.390
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.301 | 
     | _r_REG569_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.277 |   -0.030 | 
     | _r_REG569_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.390 |    0.083 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.083 | 
     | _r_REG569_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 316: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG491_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG491_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG491_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.390
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.300 | 
     | _r_REG491_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.273 |   -0.034 | 
     | _r_REG491_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U8  | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.390 |    0.084 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.084 | 
     | _r_REG491_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 317: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG534_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG534_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG534_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.389
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.301 | 
     | _r_REG534_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.274 |   -0.032 | 
     | _r_REG534_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.389 |    0.083 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.083 | 
     | _r_REG534_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 318: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG589_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG589_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG589_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.392
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.299 | 
     | _r_REG589_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.282 |   -0.025 | 
     | _r_REG589_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.392 |    0.086 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.086 | 
     | _r_REG589_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 319: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG518_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG518_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG518_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.392
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.299 | 
     | _r_REG518_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.279 |   -0.028 | 
     | _r_REG518_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U91 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.392 |    0.085 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.085 | 
     | _r_REG518_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 320: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG447_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG447_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG444_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.387
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |          |       |   0.002 |   -0.305 | 
     | 0/clk_r_REG444_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.277 |   -0.029 | 
     | 0/clk_r_REG444_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR | 0.055 |   0.332 |    0.025 | 
     | 0/U118                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | NOR2X1TR | 0.055 |   0.387 |    0.080 | 
     | 0/U121                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX4TR | 0.000 |   0.387 |    0.080 | 
     | 0/clk_r_REG447_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 321: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG229_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG229_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG229_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.390
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.301 | 
     | _r_REG229_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.275 |   -0.032 | 
     | _r_REG229_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.390 |    0.083 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.083 | 
     | _r_REG229_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 322: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG689_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG689_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG689_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.388
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.303 | 
     | _r_REG689_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.273 |   -0.033 | 
     | _r_REG689_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U65 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.388 |    0.081 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.081 | 
     | _r_REG689_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 323: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG743_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG743_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG743_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.388
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.302 | 
     | _r_REG743_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.269 |   -0.037 | 
     | _r_REG743_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.388 |    0.081 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.081 | 
     | _r_REG743_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 324: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG349_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG349_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG349_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.399
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.292 | 
     | _r_REG349_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.285 |   -0.022 | 
     | _r_REG349_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.399 |    0.092 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.092 | 
     | _r_REG349_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 325: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG755_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG755_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG755_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.389
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.302 | 
     | _r_REG755_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.278 |   -0.029 | 
     | _r_REG755_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U98 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.389 |    0.082 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.082 | 
     | _r_REG755_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 326: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG206_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG206_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG206_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.390
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.302 | 
     | _r_REG206_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.278 |   -0.029 | 
     | _r_REG206_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.390 |    0.083 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.083 | 
     | _r_REG206_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 327: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG221_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG221_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG221_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.390
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.302 | 
     | _r_REG221_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.275 |   -0.032 | 
     | _r_REG221_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U29 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.390 |    0.083 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.083 | 
     | _r_REG221_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 328: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG574_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG574_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG574_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.392
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.300 | 
     | _r_REG574_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.279 |   -0.028 | 
     | _r_REG574_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.392 |    0.085 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.085 | 
     | _r_REG574_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 329: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG575_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG575_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG575_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.392
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.301 | 
     | _r_REG575_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.280 |   -0.027 | 
     | _r_REG575_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.392 |    0.085 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.085 | 
     | _r_REG575_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 330: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG588_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG588_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG588_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.389
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.302 | 
     | _r_REG588_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.271 |   -0.036 | 
     | _r_REG588_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U4  | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.389 |    0.082 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.082 | 
     | _r_REG588_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 331: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG543_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG543_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG543_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.390
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.302 | 
     | _r_REG543_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.271 |   -0.036 | 
     | _r_REG543_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.390 |    0.082 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.082 | 
     | _r_REG543_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 332: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG585_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG585_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG585_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.392
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.300 | 
     | _r_REG585_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.276 |   -0.031 | 
     | _r_REG585_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.392 |    0.085 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.085 | 
     | _r_REG585_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 333: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG123_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG123_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG122_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.386
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |          |       |   0.006 |   -0.301 | 
     | 0/clk_r_REG122_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.254 |   0.260 |   -0.047 | 
     | 0/clk_r_REG122_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^  | AND2X1TR | 0.125 |   0.386 |    0.078 | 
     | 0/U21                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.078 | 
     | 0/clk_r_REG123_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 334: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG710_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG710_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG710_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.390
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.303 | 
     | _r_REG710_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.277 |   -0.030 | 
     | _r_REG710_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.390 |    0.082 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.082 | 
     | _r_REG710_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 335: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG388_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG388_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG388_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.400
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.293 | 
     | _r_REG388_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.284 |   -0.023 | 
     | _r_REG388_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U8  | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.400 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.092 | 
     | _r_REG388_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 336: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG336_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG336_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG336_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.399
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.294 | 
     | _r_REG336_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.286 |   -0.021 | 
     | _r_REG336_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.399 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.092 | 
     | _r_REG336_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 337: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG364_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG364_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG364_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.399
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.294 | 
     | _r_REG364_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.283 |   -0.025 | 
     | _r_REG364_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.399 |    0.092 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.092 | 
     | _r_REG364_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 338: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG536_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG536_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG536_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.391
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.302 | 
     | _r_REG536_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.275 |   -0.033 | 
     | _r_REG536_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.391 |    0.083 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.083 | 
     | _r_REG536_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 339: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG422_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG422_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG422_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.399
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.294 | 
     | _r_REG422_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.284 |   -0.023 | 
     | _r_REG422_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U33 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.399 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.092 | 
     | _r_REG422_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 340: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG694_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG694_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG694_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.388
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.003 |   -0.304 | 
     | _r_REG694_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.271 |   -0.037 | 
     | _r_REG694_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U84 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.388 |    0.081 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.081 | 
     | _r_REG694_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 341: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG367_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG367_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG367_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.398
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.012 |   -0.296 | 
     | _r_REG367_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.287 |   -0.021 | 
     | _r_REG367_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U35 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.398 |    0.090 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.090 | 
     | _r_REG367_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 342: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG156_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG156_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG156_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.399
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.295 | 
     | _r_REG156_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.284 |   -0.023 | 
     | _r_REG156_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.399 |    0.091 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.091 | 
     | _r_REG156_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 343: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG231_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG231_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG231_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.399
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.294 | 
     | _r_REG231_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.282 |   -0.026 | 
     | _r_REG231_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.399 |    0.091 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.091 | 
     | _r_REG231_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 344: MET Hold Check with Pin buff_mult_arr0/clk_r_REG78_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG78_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: buff_mult_arr0/clk_r_REG81_S1/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.411
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/clk_r_REG81_S1 | CK ^        |           |       |   0.014 |   -0.294 | 
     | buff_mult_arr0/clk_r_REG81_S1 | CK ^ -> Q v | DFFQX1TR  | 0.275 |   0.289 |   -0.019 | 
     | buff_mult_arr0/U9             | AN v -> Y v | NOR2BX1TR | 0.122 |   0.411 |    0.103 | 
     | buff_mult_arr0/clk_r_REG78_S1 | D v         | DFFQX1TR  | 0.000 |   0.411 |    0.103 | 
     +--------------------------------------------------------------------------------------+ 
Path 345: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG208_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG208_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG208_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.391
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.303 | 
     | _r_REG208_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.276 |   -0.031 | 
     | _r_REG208_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.391 |    0.083 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.083 | 
     | _r_REG208_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 346: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG205_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG205_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG205_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.399
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.294 | 
     | _r_REG205_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.283 |   -0.025 | 
     | _r_REG205_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.399 |    0.091 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.091 | 
     | _r_REG205_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 347: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG244_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG244_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG244_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.400
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.294 | 
     | _r_REG244_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.286 |   -0.022 | 
     | _r_REG244_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.400 |    0.092 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.092 | 
     | _r_REG244_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 348: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG243_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG243_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG243_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.391
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.303 | 
     | _r_REG243_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.275 |   -0.033 | 
     | _r_REG243_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U9  | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.391 |    0.082 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.082 | 
     | _r_REG243_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 349: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG227_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG227_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG227_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.400
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.295 | 
     | _r_REG227_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.290 |   -0.019 | 
     | _r_REG227_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.400 |    0.092 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.092 | 
     | _r_REG227_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 350: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG193_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG193_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG193_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.392
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.302 | 
     | _r_REG193_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.275 |   -0.033 | 
     | _r_REG193_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.392 |    0.084 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.084 | 
     | _r_REG193_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 351: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG394_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG394_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG394_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.400
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.294 | 
     | _r_REG394_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.285 |   -0.023 | 
     | _r_REG394_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.400 |    0.092 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.092 | 
     | _r_REG394_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 352: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG677_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG677_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG677_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.390
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.304 | 
     | _r_REG677_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.272 |   -0.036 | 
     | _r_REG677_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U88 | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.390 |    0.082 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.082 | 
     | _r_REG677_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 353: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG616_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG616_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG613_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.385
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |          |       |   0.003 |   -0.305 | 
     | 0/clk_r_REG613_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.277 |   -0.032 | 
     | 0/clk_r_REG613_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR | 0.048 |   0.325 |    0.017 | 
     | 0/U111                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | NOR2X1TR | 0.060 |   0.385 |    0.076 | 
     | 0/U116                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX4TR | 0.000 |   0.385 |    0.076 | 
     | 0/clk_r_REG616_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 354: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG699_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG699_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG699_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.391
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.304 | 
     | _r_REG699_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.275 |   -0.034 | 
     | _r_REG699_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.391 |    0.082 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.082 | 
     | _r_REG699_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 355: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG176_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG176_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG176_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.400
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.296 | 
     | _r_REG176_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.287 |   -0.021 | 
     | _r_REG176_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.400 |    0.091 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.091 | 
     | _r_REG176_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 356: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG190_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG190_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG190_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.401
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.295 | 
     | _r_REG190_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.284 |   -0.025 | 
     | _r_REG190_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.401 |    0.092 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.092 | 
     | _r_REG190_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 357: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG204_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG204_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG204_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.400
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.295 | 
     | _r_REG204_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.288 |   -0.021 | 
     | _r_REG204_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.400 |    0.092 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.092 | 
     | _r_REG204_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 358: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG758_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG758_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG758_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.390
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.305 | 
     | _r_REG758_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.275 |   -0.034 | 
     | _r_REG758_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.390 |    0.081 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.081 | 
     | _r_REG758_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 359: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG599_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG599_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG598_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.404
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG59 | CK ^        |           |       |   0.004 |   -0.305 | 
     | 8_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG59 | CK ^ -> Q ^ | DFFQX1TR  | 0.329 |   0.332 |    0.023 | 
     | 8_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A2 ^ -> Y v | AOI32X1TR | 0.072 |   0.404 |    0.095 | 
     | 0/U118                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.404 |    0.095 | 
     | 0/clk_r_REG599_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 360: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG379_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG379_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG379_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.401
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.295 | 
     | _r_REG379_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.286 |   -0.023 | 
     | _r_REG379_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.401 |    0.092 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.092 | 
     | _r_REG379_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 361: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG239_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.401
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.295 | 
     | _r_REG239_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.288 |   -0.021 | 
     | _r_REG239_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.401 |    0.092 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.092 | 
     | _r_REG239_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 362: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG760_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG760_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG760_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.389
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.003 |   -0.306 | 
     | _r_REG760_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.272 |   -0.037 | 
     | _r_REG760_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.389 |    0.080 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.080 | 
     | _r_REG760_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 363: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG759_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG759_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG759_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.391
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.305 | 
     | _r_REG759_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.277 |   -0.033 | 
     | _r_REG759_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.391 |    0.082 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.082 | 
     | _r_REG759_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 364: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG515_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG515_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG515_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.392
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.304 | 
     | _r_REG515_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.277 |   -0.032 | 
     | _r_REG515_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.392 |    0.082 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.082 | 
     | _r_REG515_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 365: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG568_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG568_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG568_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.393
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.304 | 
     | _r_REG568_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.278 |   -0.031 | 
     | _r_REG568_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.393 |    0.083 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.083 | 
     | _r_REG568_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 366: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG520_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG520_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG520_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.394
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.303 | 
     | _r_REG520_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.279 |   -0.030 | 
     | _r_REG520_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U98 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.394 |    0.084 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.084 | 
     | _r_REG520_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 367: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG350_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG350_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG350_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.401
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.295 | 
     | _r_REG350_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.286 |   -0.024 | 
     | _r_REG350_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U66 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.401 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.092 | 
     | _r_REG350_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 368: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG548_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG548_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG548_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.392
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.304 | 
     | _r_REG548_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.279 |   -0.031 | 
     | _r_REG548_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.392 |    0.083 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.083 | 
     | _r_REG548_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 369: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG557_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG557_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG557_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.393
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.304 | 
     | _r_REG557_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.280 |   -0.029 | 
     | _r_REG557_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.393 |    0.084 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.084 | 
     | _r_REG557_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 370: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG645_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG645_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG652_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.383
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |          |       |   0.003 |   -0.306 | 
     | 0/clk_r_REG652_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.255 |   0.258 |   -0.051 | 
     | 0/clk_r_REG652_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y ^  | AND2X1TR | 0.124 |   0.383 |    0.073 | 
     | 0/U3                                               |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX4TR | 0.000 |   0.383 |    0.073 | 
     | 0/clk_r_REG645_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 371: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG533_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG533_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG533_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.391
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.305 | 
     | _r_REG533_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.270 |   -0.040 | 
     | _r_REG533_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U7  | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.391 |    0.081 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.081 | 
     | _r_REG533_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 372: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG223_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG223_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG223_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.401
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.295 | 
     | _r_REG223_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.284 |   -0.026 | 
     | _r_REG223_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.401 |    0.092 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.092 | 
     | _r_REG223_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 373: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG542_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG542_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG542_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.393
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.304 | 
     | _r_REG542_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.280 |   -0.030 | 
     | _r_REG542_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.393 |    0.083 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.083 | 
     | _r_REG542_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 374: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG421_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG421_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG421_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.401
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.296 | 
     | _r_REG421_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.286 |   -0.023 | 
     | _r_REG421_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U46 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.401 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.092 | 
     | _r_REG421_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 375: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG733_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG733_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG733_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.392
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.305 | 
     | _r_REG733_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.279 |   -0.031 | 
     | _r_REG733_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.392 |    0.082 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.082 | 
     | _r_REG733_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 376: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG168_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG168_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG168_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.400
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.297 | 
     | _r_REG168_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.285 |   -0.025 | 
     | _r_REG168_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.400 |    0.090 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.090 | 
     | _r_REG168_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 377: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG390_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG390_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG390_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.401
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.296 | 
     | _r_REG390_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.285 |   -0.025 | 
     | _r_REG390_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.401 |    0.091 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.091 | 
     | _r_REG390_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 378: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG578_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG578_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG578_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.393
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.305 | 
     | _r_REG578_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.278 |   -0.032 | 
     | _r_REG578_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.393 |    0.083 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.083 | 
     | _r_REG578_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 379: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG366_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG366_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG366_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.402
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.296 | 
     | _r_REG366_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.291 |   -0.019 | 
     | _r_REG366_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U44 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.402 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.092 | 
     | _r_REG366_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 380: MET Hold Check with Pin buff_mult_arr0/clk_r_REG80_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG80_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: buff_mult_arr0/clk_r_REG83_S1/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.413
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/clk_r_REG83_S1 | CK ^        |           |       |   0.014 |   -0.296 | 
     | buff_mult_arr0/clk_r_REG83_S1 | CK ^ -> Q v | DFFQX1TR  | 0.277 |   0.292 |   -0.019 | 
     | buff_mult_arr0/U11            | AN v -> Y v | NOR2BX1TR | 0.122 |   0.413 |    0.103 | 
     | buff_mult_arr0/clk_r_REG80_S1 | D v         | DFFQX1TR  | 0.000 |   0.413 |    0.103 | 
     +--------------------------------------------------------------------------------------+ 
Path 381: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG723_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG723_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG723_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.391
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.306 | 
     | _r_REG723_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.274 |   -0.036 | 
     | _r_REG723_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.391 |    0.081 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.081 | 
     | _r_REG723_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 382: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG529_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG529_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG529_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.394
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.304 | 
     | _r_REG529_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.279 |   -0.032 | 
     | _r_REG529_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.394 |    0.084 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.084 | 
     | _r_REG529_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 383: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG188_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG188_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG188_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.393
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.305 | 
     | _r_REG188_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.277 |   -0.033 | 
     | _r_REG188_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U3  | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.393 |    0.082 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.082 | 
     | _r_REG188_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 384: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG724_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG724_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG724_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.392
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.306 | 
     | _r_REG724_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.275 |   -0.036 | 
     | _r_REG724_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.392 |    0.081 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.081 | 
     | _r_REG724_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 385: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG504_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG504_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG504_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.396
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.303 | 
     | _r_REG504_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.284 |   -0.026 | 
     | _r_REG504_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.396 |    0.086 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.086 | 
     | _r_REG504_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 386: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG201_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG201_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG201_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.393
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.306 | 
     | _r_REG201_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.276 |   -0.034 | 
     | _r_REG201_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.393 |    0.082 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.082 | 
     | _r_REG201_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 387: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG722_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG722_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG722_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.392
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.306 | 
     | _r_REG722_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.275 |   -0.035 | 
     | _r_REG722_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.392 |    0.081 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.081 | 
     | _r_REG722_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 388: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG715_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG715_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG715_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.391
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.306 | 
     | _r_REG715_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.271 |   -0.040 | 
     | _r_REG715_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.391 |    0.081 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.081 | 
     | _r_REG715_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 389: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG737_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG737_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG737_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.392
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.306 | 
     | _r_REG737_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.276 |   -0.034 | 
     | _r_REG737_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.392 |    0.082 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.082 | 
     | _r_REG737_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 390: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG187_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG187_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG187_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.402
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.297 | 
     | _r_REG187_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.287 |   -0.024 | 
     | _r_REG187_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U94 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.402 |    0.091 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.091 | 
     | _r_REG187_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 391: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG335_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG335_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG335_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.403
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.296 | 
     | _r_REG335_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.289 |   -0.021 | 
     | _r_REG335_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.403 |    0.092 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.092 | 
     | _r_REG335_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 392: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG341_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG341_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG341_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.401
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.297 | 
     | _r_REG341_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.284 |   -0.027 | 
     | _r_REG341_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.401 |    0.091 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.091 | 
     | _r_REG341_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 393: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG736_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG736_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG736_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.393
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.306 | 
     | _r_REG736_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.279 |   -0.031 | 
     | _r_REG736_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.393 |    0.082 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.082 | 
     | _r_REG736_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 394: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG579_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG579_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG579_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.393
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.306 | 
     | _r_REG579_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.277 |   -0.034 | 
     | _r_REG579_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.393 |    0.082 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.082 | 
     | _r_REG579_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 395: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG418_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG418_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG418_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.402
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.297 | 
     | _r_REG418_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.288 |   -0.023 | 
     | _r_REG418_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.402 |    0.092 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.092 | 
     | _r_REG418_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 396: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG343_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG343_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG343_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.402
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.297 | 
     | _r_REG343_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.286 |   -0.025 | 
     | _r_REG343_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U48 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.402 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.092 | 
     | _r_REG343_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 397: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG351_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG351_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG351_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.403
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.297 | 
     | _r_REG351_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.286 |   -0.025 | 
     | _r_REG351_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.403 |    0.092 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.092 | 
     | _r_REG351_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 398: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG217_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG217_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG217_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.393
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.306 | 
     | _r_REG217_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.274 |   -0.037 | 
     | _r_REG217_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.393 |    0.082 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.082 | 
     | _r_REG217_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 399: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG253_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG253_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG253_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.402
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.298 | 
     | _r_REG253_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.286 |   -0.025 | 
     | _r_REG253_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.402 |    0.091 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.091 | 
     | _r_REG253_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 400: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG673_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG673_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG673_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.392
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.003 |   -0.308 | 
     | _r_REG673_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.279 |   -0.032 | 
     | _r_REG673_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.392 |    0.081 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.081 | 
     | _r_REG673_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 401: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG386_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG386_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG386_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.402
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.297 | 
     | _r_REG386_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.283 |   -0.028 | 
     | _r_REG386_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.402 |    0.091 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.091 | 
     | _r_REG386_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 402: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG545_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG545_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG545_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.396
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.008 |   -0.304 | 
     | _r_REG545_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.281 |   -0.030 | 
     | _r_REG545_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.396 |    0.085 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.085 | 
     | _r_REG545_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 403: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG688_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG688_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG688_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.392
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.307 | 
     | _r_REG688_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.272 |   -0.039 | 
     | _r_REG688_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U62 | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.392 |    0.081 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.081 | 
     | _r_REG688_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 404: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG198_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG198_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG198_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.403
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.298 | 
     | _r_REG198_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.291 |   -0.020 | 
     | _r_REG198_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.403 |    0.092 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.092 | 
     | _r_REG198_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 405: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG375_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG375_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.404
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.297 | 
     | _r_REG375_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.289 |   -0.022 | 
     | _r_REG375_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.404 |    0.092 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.092 | 
     | _r_REG375_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 406: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG209_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG209_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG209_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.403
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.298 | 
     | _r_REG209_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.286 |   -0.026 | 
     | _r_REG209_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.403 |    0.091 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.091 | 
     | _r_REG209_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 407: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG404_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG404_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG404_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.403
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.298 | 
     | _r_REG404_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.287 |   -0.024 | 
     | _r_REG404_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.403 |    0.091 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.091 | 
     | _r_REG404_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 408: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG725_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG725_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG725_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.393
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.308 | 
     | _r_REG725_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.276 |   -0.036 | 
     | _r_REG725_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.393 |    0.081 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.081 | 
     | _r_REG725_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 409: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG698_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG698_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG698_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.394
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.307 | 
     | _r_REG698_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.278 |   -0.033 | 
     | _r_REG698_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.394 |    0.082 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.082 | 
     | _r_REG698_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 410: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG477_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG477_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG476_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.390
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |          |       |   0.002 |   -0.310 | 
     | 0/clk_r_REG476_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.256 |   0.258 |   -0.054 | 
     | 0/clk_r_REG476_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y ^  | AND2X1TR | 0.132 |   0.390 |    0.078 | 
     | 0/U46                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.078 | 
     | 0/clk_r_REG477_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 411: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG693_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG693_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG693_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.394
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.308 | 
     | _r_REG693_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.279 |   -0.033 | 
     | _r_REG693_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U81 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.394 |    0.082 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.082 | 
     | _r_REG693_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 412: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG337_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG337_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG337_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.403
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.298 | 
     | _r_REG337_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.287 |   -0.025 | 
     | _r_REG337_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.403 |    0.092 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.092 | 
     | _r_REG337_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 413: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG406_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG406_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG406_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.404
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.299 | 
     | _r_REG406_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.291 |   -0.021 | 
     | _r_REG406_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.404 |    0.092 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.092 | 
     | _r_REG406_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 414: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG368_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG368_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG368_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.403
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.298 | 
     | _r_REG368_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.288 |   -0.024 | 
     | _r_REG368_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.403 |    0.091 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.091 | 
     | _r_REG368_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 415: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG374_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG374_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG374_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.404
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.298 | 
     | _r_REG374_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.288 |   -0.024 | 
     | _r_REG374_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.404 |    0.092 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.092 | 
     | _r_REG374_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 416: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG682_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG682_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG682_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.392
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.308 | 
     | _r_REG682_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.274 |   -0.038 | 
     | _r_REG682_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U93 | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.392 |    0.080 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.080 | 
     | _r_REG682_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 417: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG387_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG387_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG387_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.404
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.298 | 
     | _r_REG387_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.288 |   -0.024 | 
     | _r_REG387_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U52 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.404 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.092 | 
     | _r_REG387_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 418: MET Early External Delay Assertion 
Endpoint:   pe_out_pk_data__7_             (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG55_S3/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.312
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG55_S3 | CK ^                 |          |       |   0.005 |   -0.307 | 
     | accumulation0/clk_r_REG55_S3 | CK ^ -> Q ^          | DFFQX1TR | 0.307 |   0.312 |   -0.000 | 
     |                              | pe_out_pk_data__7_ ^ |          | 0.000 |   0.312 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 419: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG397_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG397_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG397_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.403
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.299 | 
     | _r_REG397_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.283 |   -0.029 | 
     | _r_REG397_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.403 |    0.091 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.091 | 
     | _r_REG397_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 420: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG512_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG512_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG512_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.395
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.307 | 
     | _r_REG512_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.281 |   -0.031 | 
     | _r_REG512_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.395 |    0.083 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.083 | 
     | _r_REG512_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 421: MET Early External Delay Assertion 
Endpoint:   pe_out_pk_PE_state__0_         (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG70_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.312
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |           Arc            |   Cell   | Delay | Arrival | Required | 
     |                              |                          |          |       |  Time   |   Time   | 
     |------------------------------+--------------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG70_S2 | CK ^                     |          |       |   0.005 |   -0.307 | 
     | accumulation0/clk_r_REG70_S2 | CK ^ -> Q ^              | DFFQX1TR | 0.307 |   0.312 |   -0.000 | 
     |                              | pe_out_pk_PE_state__0_ ^ |          | 0.000 |   0.312 |    0.000 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 422: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG532_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG532_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG532_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.396
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.306 | 
     | _r_REG532_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.281 |   -0.031 | 
     | _r_REG532_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.396 |    0.084 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.084 | 
     | _r_REG532_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 423: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG565_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG565_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG565_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.396
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.306 | 
     | _r_REG565_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.277 |   -0.036 | 
     | _r_REG565_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.396 |    0.083 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.083 | 
     | _r_REG565_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 424: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG385_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG385_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG385_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.405
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.298 | 
     | _r_REG385_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.289 |   -0.024 | 
     | _r_REG385_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.405 |    0.092 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.092 | 
     | _r_REG385_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 425: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG678_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG678_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG678_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.394
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.308 | 
     | _r_REG678_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.278 |   -0.035 | 
     | _r_REG678_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U89 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.394 |    0.082 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.082 | 
     | _r_REG678_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 426: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG419_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG419_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG419_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.405
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.299 | 
     | _r_REG419_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.293 |   -0.020 | 
     | _r_REG419_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.405 |    0.092 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.092 | 
     | _r_REG419_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 427: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG220_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG220_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG220_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.404
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.299 | 
     | _r_REG220_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.285 |   -0.027 | 
     | _r_REG220_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.404 |    0.091 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.091 | 
     | _r_REG220_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 428: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG509_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG509_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG509_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.397
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.306 | 
     | _r_REG509_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.279 |   -0.033 | 
     | _r_REG509_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.397 |    0.084 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.084 | 
     | _r_REG509_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 429: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG734_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG734_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG734_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.395
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.308 | 
     | _r_REG734_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.282 |   -0.031 | 
     | _r_REG734_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.395 |    0.082 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.082 | 
     | _r_REG734_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 430: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG564_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG564_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG564_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.396
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.307 | 
     | _r_REG564_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.278 |   -0.035 | 
     | _r_REG564_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.396 |    0.083 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.083 | 
     | _r_REG564_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 431: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG371_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.405
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.298 | 
     | _r_REG371_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.286 |   -0.027 | 
     | _r_REG371_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.405 |    0.092 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.092 | 
     | _r_REG371_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 432: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG523_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG523_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG523_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.396
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.308 | 
     | _r_REG523_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.282 |   -0.031 | 
     | _r_REG523_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.396 |    0.083 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.083 | 
     | _r_REG523_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 433: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG488_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG488_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG488_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.398
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.306 | 
     | _r_REG488_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.279 |   -0.034 | 
     | _r_REG488_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.398 |    0.085 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.085 | 
     | _r_REG488_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 434: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG741_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG741_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG741_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.396
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.309 | 
     | _r_REG741_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.283 |   -0.030 | 
     | _r_REG741_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.396 |    0.083 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.083 | 
     | _r_REG741_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 435: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG384_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG384_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG384_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.406
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.299 | 
     | _r_REG384_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.292 |   -0.021 | 
     | _r_REG384_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.406 |    0.092 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.092 | 
     | _r_REG384_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 436: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG361_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG361_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG361_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.405
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.299 | 
     | _r_REG361_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.289 |   -0.024 | 
     | _r_REG361_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.405 |    0.092 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.092 | 
     | _r_REG361_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 437: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG377_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG377_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG377_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.405
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.299 | 
     | _r_REG377_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.290 |   -0.023 | 
     | _r_REG377_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U43 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.405 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.092 | 
     | _r_REG377_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 438: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG222_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG222_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG222_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.404
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.300 | 
     | _r_REG222_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.284 |   -0.029 | 
     | _r_REG222_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.404 |    0.091 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.091 | 
     | _r_REG222_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 439: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG537_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG537_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG537_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.395
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.309 | 
     | _r_REG537_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.273 |   -0.040 | 
     | _r_REG537_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.395 |    0.081 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.081 | 
     | _r_REG537_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 440: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG587_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG587_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG587_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.397
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.308 | 
     | _r_REG587_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.275 |   -0.039 | 
     | _r_REG587_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.397 |    0.083 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.083 | 
     | _r_REG587_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 441: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG553_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG553_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG553_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.398
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.308 | 
     | _r_REG553_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.284 |   -0.029 | 
     | _r_REG553_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.398 |    0.084 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.084 | 
     | _r_REG553_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 442: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG726_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG726_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG726_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.395
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.310 | 
     | _r_REG726_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.277 |   -0.037 | 
     | _r_REG726_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.395 |    0.081 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.081 | 
     | _r_REG726_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 443: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG493_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG493_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG493_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.399
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.307 | 
     | _r_REG493_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.281 |   -0.033 | 
     | _r_REG493_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.399 |    0.085 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.085 | 
     | _r_REG493_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 444: MET Hold Check with Pin accumulation0/clk_r_REG66_S2/CK 
Endpoint:   accumulation0/clk_r_REG66_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG66_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.397
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG66_S2 | CK ^        |          |       |   0.005 |   -0.309 | 
     | accumulation0/clk_r_REG66_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.282 |   -0.033 | 
     | accumulation0/U3             | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.397 |    0.083 | 
     | accumulation0/clk_r_REG66_S2 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.083 | 
     +------------------------------------------------------------------------------------+ 
Path 445: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG570_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG570_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG570_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.396
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.309 | 
     | _r_REG570_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.276 |   -0.038 | 
     | _r_REG570_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.396 |    0.082 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.082 | 
     | _r_REG570_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 446: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG342_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG342_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG342_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.405
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.301 | 
     | _r_REG342_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.285 |   -0.029 | 
     | _r_REG342_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.405 |    0.091 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.091 | 
     | _r_REG342_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 447: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG184_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG184_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG184_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.397
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.310 | 
     | _r_REG184_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.282 |   -0.033 | 
     | _r_REG184_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U85 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.397 |    0.082 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.082 | 
     | _r_REG184_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 448: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG171_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG171_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG171_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.399
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.308 | 
     | _r_REG171_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.281 |   -0.034 | 
     | _r_REG171_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.399 |    0.084 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.084 | 
     | _r_REG171_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 449: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG559_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG559_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG559_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.397
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.310 | 
     | _r_REG559_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.277 |   -0.038 | 
     | _r_REG559_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.397 |    0.082 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.082 | 
     | _r_REG559_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 450: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG541_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG541_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG541_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.400
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.307 | 
     | _r_REG541_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.283 |   -0.032 | 
     | _r_REG541_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.400 |    0.085 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.085 | 
     | _r_REG541_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 451: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG683_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG683_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG683_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.396
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.311 | 
     | _r_REG683_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.281 |   -0.034 | 
     | _r_REG683_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U94 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.396 |    0.081 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.081 | 
     | _r_REG683_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 452: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG576_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG576_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG576_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.399
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.309 | 
     | _r_REG576_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.282 |   -0.033 | 
     | _r_REG576_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.399 |    0.084 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.084 | 
     | _r_REG576_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 453: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG720_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG720_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG720_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.395
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.311 | 
     | _r_REG720_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.275 |   -0.041 | 
     | _r_REG720_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.395 |    0.080 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.080 | 
     | _r_REG720_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 454: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG757_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG757_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG757_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.397
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.311 | 
     | _r_REG757_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.278 |   -0.037 | 
     | _r_REG757_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.397 |    0.081 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.081 | 
     | _r_REG757_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 455: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG566_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG566_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG566_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.398
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.311 | 
     | _r_REG566_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.281 |   -0.035 | 
     | _r_REG566_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U5  | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.398 |    0.082 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.082 | 
     | _r_REG566_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 456: MET Early External Delay Assertion 
Endpoint:   pe_out_pk_PE_state__1_         (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG68_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.316
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |           Arc            |   Cell   | Delay | Arrival | Required | 
     |                              |                          |          |       |  Time   |   Time   | 
     |------------------------------+--------------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG68_S2 | CK ^                     |          |       |   0.005 |   -0.311 | 
     | accumulation0/clk_r_REG68_S2 | CK ^ -> Q ^              | DFFQX1TR | 0.311 |   0.316 |   -0.000 | 
     |                              | pe_out_pk_PE_state__1_ ^ |          | 0.000 |   0.316 |    0.000 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 457: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG521_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG521_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG521_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.400
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.310 | 
     | _r_REG521_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.285 |   -0.031 | 
     | _r_REG521_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.400 |    0.083 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.083 | 
     | _r_REG521_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 458: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG526_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG526_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG526_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.399
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.311 | 
     | _r_REG526_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.279 |   -0.038 | 
     | _r_REG526_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.399 |    0.083 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.083 | 
     | _r_REG526_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 459: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG747_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG747_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG747_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.397
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.313 | 
     | _r_REG747_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.276 |   -0.040 | 
     | _r_REG747_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.397 |    0.081 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.081 | 
     | _r_REG747_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 460: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG659_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG659_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG659_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.398
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.313 | 
     | _r_REG659_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.283 |   -0.034 | 
     | _r_REG659_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.398 |    0.082 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.082 | 
     | _r_REG659_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 461: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG178_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG178_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG178_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.406
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.304 | 
     | _r_REG178_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.282 |   -0.035 | 
     | _r_REG178_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.124 |   0.406 |    0.090 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.090 | 
     | _r_REG178_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 462: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG692_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG692_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG692_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.398
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.313 | 
     | _r_REG692_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.278 |   -0.038 | 
     | _r_REG692_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U78 | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.398 |    0.081 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.081 | 
     | _r_REG692_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 463: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG558_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG558_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG558_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.399
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.312 | 
     | _r_REG558_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.280 |   -0.037 | 
     | _r_REG558_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.399 |    0.082 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.082 | 
     | _r_REG558_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 464: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG592_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG592_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG592_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.400
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.312 | 
     | _r_REG592_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.285 |   -0.032 | 
     | _r_REG592_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.400 |    0.083 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.083 | 
     | _r_REG592_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 465: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG408_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.408
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.304 | 
     | _r_REG408_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.288 |   -0.029 | 
     | _r_REG408_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.408 |    0.091 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.408 |    0.091 | 
     | _r_REG408_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 466: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG410_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG410_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG410_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.408
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.304 | 
     | _r_REG410_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.287 |   -0.030 | 
     | _r_REG410_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U47 | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.408 |    0.091 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.408 |    0.091 | 
     | _r_REG410_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 467: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG157_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG157_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG157_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.407
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.304 | 
     | _r_REG157_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.287 |   -0.030 | 
     | _r_REG157_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.407 |    0.090 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.090 | 
     | _r_REG157_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 468: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG172_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG172_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG172_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.401
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.311 | 
     | _r_REG172_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.286 |   -0.031 | 
     | _r_REG172_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.401 |    0.084 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.084 | 
     | _r_REG172_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 469: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG228_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG228_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG228_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.400
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.312 | 
     | _r_REG228_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.283 |   -0.034 | 
     | _r_REG228_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.400 |    0.083 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.083 | 
     | _r_REG228_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 470: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG681_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG681_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG681_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.399
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.314 | 
     | _r_REG681_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.283 |   -0.034 | 
     | _r_REG681_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U92 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.399 |    0.082 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.082 | 
     | _r_REG681_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 471: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG423_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG423_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG423_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.409
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.304 | 
     | _r_REG423_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.293 |   -0.025 | 
     | _r_REG423_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.409 |    0.091 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.409 |    0.091 | 
     | _r_REG423_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 472: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG490_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG490_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG490_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.402
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.311 | 
     | _r_REG490_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.285 |   -0.033 | 
     | _r_REG490_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U17 | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.402 |    0.085 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.085 | 
     | _r_REG490_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 473: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG562_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG562_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG562_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.401
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.312 | 
     | _r_REG562_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.277 |   -0.041 | 
     | _r_REG562_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.124 |   0.401 |    0.082 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.082 | 
     | _r_REG562_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 474: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG216_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG216_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG216_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.403
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.312 | 
     | _r_REG216_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.286 |   -0.032 | 
     | _r_REG216_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.403 |    0.084 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.084 | 
     | _r_REG216_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 475: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG194_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG194_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG194_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.403
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.312 | 
     | _r_REG194_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.280 |   -0.039 | 
     | _r_REG194_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.123 |   0.403 |    0.084 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.084 | 
     | _r_REG194_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 476: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG658_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG658_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG658_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.401
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.315 | 
     | _r_REG658_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.284 |   -0.035 | 
     | _r_REG658_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.401 |    0.082 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.082 | 
     | _r_REG658_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 477: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG546_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG546_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG546_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.402
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.313 | 
     | _r_REG546_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.284 |   -0.035 | 
     | _r_REG546_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.402 |    0.083 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.083 | 
     | _r_REG546_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 478: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG530_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG530_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG530_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.404
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.008 |   -0.311 | 
     | _r_REG530_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.285 |   -0.034 | 
     | _r_REG530_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.404 |    0.085 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.085 | 
     | _r_REG530_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 479: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG687_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG687_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG687_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.401
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.315 | 
     | _r_REG687_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.280 |   -0.039 | 
     | _r_REG687_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U59 | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.401 |    0.082 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.082 | 
     | _r_REG687_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 480: MET Early External Delay Assertion 
Endpoint:   pe_out_pk_data__6_             (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG57_S3/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.319
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG57_S3 | CK ^                 |          |       |   0.005 |   -0.314 | 
     | accumulation0/clk_r_REG57_S3 | CK ^ -> Q v          | DFFQX1TR | 0.314 |   0.319 |   -0.000 | 
     |                              | pe_out_pk_data__6_ v |          | 0.000 |   0.319 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 481: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG354_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG354_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG354_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.412
  Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.306 | 
     | _r_REG354_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.292 |   -0.028 | 
     | _r_REG354_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U60 | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.412 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.412 |    0.092 | 
     | _r_REG354_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 482: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG362_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG362_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG362_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.412
  Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.306 | 
     | _r_REG362_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.294 |   -0.027 | 
     | _r_REG362_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.412 |    0.092 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.412 |    0.092 | 
     | _r_REG362_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 483: MET Hold Check with Pin accumulation0/clk_r_REG56_S2/CK 
Endpoint:   accumulation0/clk_r_REG56_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG56_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.406
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG56_S2 | CK ^        |          |       |   0.005 |   -0.316 | 
     | accumulation0/clk_r_REG56_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.305 |   0.310 |   -0.010 | 
     | accumulation0/U59            | B1 ^ -> Y ^ | AO22X4TR | 0.095 |   0.406 |    0.085 | 
     | accumulation0/clk_r_REG56_S2 | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.085 | 
     +------------------------------------------------------------------------------------+ 
Path 484: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG748_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG748_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG748_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.402
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.316 | 
     | _r_REG748_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.280 |   -0.041 | 
     | _r_REG748_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.402 |    0.081 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.081 | 
     | _r_REG748_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 485: MET Early External Delay Assertion 
Endpoint:   pe_out_pk_PE_state__2_         (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG50_S2/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.321
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |           Arc            |   Cell   | Delay | Arrival | Required | 
     |                              |                          |          |       |  Time   |   Time   | 
     |------------------------------+--------------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG50_S2 | CK ^                     |          |       |   0.005 |   -0.316 | 
     | accumulation0/clk_r_REG50_S2 | CK ^ -> Q v              | DFFQX1TR | 0.316 |   0.321 |   -0.000 | 
     |                              | pe_out_pk_PE_state__2_ v |          | 0.000 |   0.321 |    0.000 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 486: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG563_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG563_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG563_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.403
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.314 | 
     | _r_REG563_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.280 |   -0.041 | 
     | _r_REG563_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.124 |   0.403 |    0.083 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.083 | 
     | _r_REG563_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 487: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG584_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG584_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG584_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.406
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.314 | 
     | _r_REG584_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.285 |   -0.036 | 
     | _r_REG584_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.406 |    0.084 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.084 | 
     | _r_REG584_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 488: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG340_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG340_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG340_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.412
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.309 | 
     | _r_REG340_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.292 |   -0.031 | 
     | _r_REG340_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.412 |    0.090 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.412 |    0.090 | 
     | _r_REG340_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 489: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG603_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG603_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG628_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.420
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |           |       |   0.003 |   -0.319 | 
     | 0/clk_r_REG628_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.256 |   0.259 |   -0.063 | 
     | 0/clk_r_REG628_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | XOR2X1TR  | 0.042 |   0.301 |   -0.021 | 
     | 0/U70                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | XNOR2X1TR | 0.071 |   0.372 |    0.050 | 
     | 0/U34                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | XNOR2X1TR | 0.048 |   0.420 |    0.098 | 
     | 0/U33                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.420 |    0.098 | 
     | 0/clk_r_REG603_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 490: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG407_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG407_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG407_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.413
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.309 | 
     | _r_REG407_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.293 |   -0.030 | 
     | _r_REG407_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.413 |    0.091 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.413 |    0.091 | 
     | _r_REG407_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 491: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG183_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG183_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG183_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.406
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.006 |   -0.316 | 
     | _r_REG183_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.287 |   -0.036 | 
     | _r_REG183_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U82 | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.406 |    0.084 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.084 | 
     | _r_REG183_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 492: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG551_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG551_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG551_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.408
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.316 | 
     | _r_REG551_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.286 |   -0.037 | 
     | _r_REG551_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.408 |    0.085 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.408 |    0.085 | 
     | _r_REG551_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 493: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG742_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG742_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG742_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.404
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.319 | 
     | _r_REG742_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.282 |   -0.041 | 
     | _r_REG742_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.404 |    0.081 | 
     | 5                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.081 | 
     | _r_REG742_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 494: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG430_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG430_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG429_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.018
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.407
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG42 | CK ^        |           |       |   0.003 |   -0.320 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG42 | CK ^ -> Q ^ | DFFQX1TR  | 0.304 |   0.307 |   -0.016 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A2 ^ -> Y v | AOI32X1TR | 0.099 |   0.407 |    0.083 | 
     | 0/U123                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.407 |    0.084 | 
     | 0/clk_r_REG430_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 495: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG238_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG238_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG238_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.408
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.007 |   -0.316 | 
     | _r_REG238_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.282 |   0.290 |   -0.034 | 
     | _r_REG238_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.408 |    0.085 | 
     | 0                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.408 |    0.085 | 
     | _r_REG238_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 496: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG731_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG731_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG731_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.404
  Slack Time                    0.324
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.319 | 
     | _r_REG731_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.278 |   -0.046 | 
     | _r_REG731_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U11 | B1 ^ -> Y ^ | AO22X1TR | 0.127 |   0.404 |    0.080 | 
     | 4                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.080 | 
     | _r_REG731_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 497: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG700_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG700_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG700_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.405
  Slack Time                    0.324
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.319 | 
     | _r_REG700_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.284 |   -0.040 | 
     | _r_REG700_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.405 |    0.081 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.081 | 
     | _r_REG700_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 498: MET Early External Delay Assertion 
Endpoint:   pe_out_pk_data__4_             (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG61_S3/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.324
  Slack Time                    0.324
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG61_S3 | CK ^                 |          |       |   0.005 |   -0.319 | 
     | accumulation0/clk_r_REG61_S3 | CK ^ -> Q v          | DFFQX1TR | 0.318 |   0.324 |   -0.000 | 
     |                              | pe_out_pk_data__4_ v |          | 0.000 |   0.324 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 499: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG719_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG719_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG719_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.405
  Slack Time                    0.324
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.320 | 
     | _r_REG719_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.281 |   -0.043 | 
     | _r_REG719_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.124 |   0.405 |    0.081 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.081 | 
     | _r_REG719_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 500: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG152_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG152_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG152_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.415
  Slack Time                    0.324
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.013 |   -0.311 | 
     | _r_REG152_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.284 |   0.297 |   -0.027 | 
     | _r_REG152_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U15 | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.415 |    0.091 | 
     | 6                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.415 |    0.091 | 
     | _r_REG152_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 501: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG107_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG107_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG104_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.406
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |          |       |   0.007 |   -0.317 | 
     | 0/clk_r_REG104_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.288 |   -0.037 | 
     | 0/clk_r_REG104_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR | 0.053 |   0.341 |    0.016 | 
     | 0/U107                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | NOR2X1TR | 0.064 |   0.406 |    0.081 | 
     | 0/U117                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.081 | 
     | 0/clk_r_REG107_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 502: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG438_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG438_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.102
  Arrival Time                  0.428
  Slack Time                    0.326
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |   -0.325 | 
     | 0/clk_r_REG475_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.268 |   0.269 |   -0.057 | 
     | 0/clk_r_REG475_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.042 |   0.311 |   -0.015 | 
     | 0/U114                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.080 |   0.391 |    0.065 | 
     | 0/U115                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2X1TR   | 0.037 |   0.428 |    0.102 | 
     | 0/U122                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.428 |    0.102 | 
     | 0/clk_r_REG438_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 503: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG322_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG322_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG322_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.419
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.313 | 
     | _r_REG322_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.285 |   0.299 |   -0.028 | 
     | _r_REG322_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.419 |    0.092 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.419 |    0.092 | 
     | _r_REG322_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 504: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG524_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG524_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG524_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.410
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.323 | 
     | _r_REG524_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.282 |   -0.046 | 
     | _r_REG524_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.128 |   0.410 |    0.082 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.082 | 
     | _r_REG524_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 505: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG396_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG396_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG396_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.420
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.315 | 
     | _r_REG396_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.287 |   0.301 |   -0.028 | 
     | _r_REG396_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.420 |    0.091 | 
     | 3                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.420 |    0.091 | 
     | _r_REG396_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 506: MET Early External Delay Assertion 
Endpoint:   pe_out_pk_data__5_             (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG59_S3/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.328
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG59_S3 | CK ^                 |          |       |   0.005 |   -0.323 | 
     | accumulation0/clk_r_REG59_S3 | CK ^ -> Q v          | DFFQX1TR | 0.323 |   0.328 |   -0.000 | 
     |                              | pe_out_pk_data__5_ v |          | 0.000 |   0.328 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 507: MET Early External Delay Assertion 
Endpoint:   pe_out_pk_data__3_             (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG63_S3/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.328
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG63_S3 | CK ^                 |          |       |   0.005 |   -0.323 | 
     | accumulation0/clk_r_REG63_S3 | CK ^ -> Q v          | DFFQX1TR | 0.323 |   0.328 |   -0.000 | 
     |                              | pe_out_pk_data__3_ v |          | 0.000 |   0.328 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 508: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG437_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG437_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.429
  Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |   -0.327 | 
     | 0/clk_r_REG475_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.268 |   0.269 |   -0.059 | 
     | 0/clk_r_REG475_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.042 |   0.311 |   -0.017 | 
     | 0/U114                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.080 |   0.391 |    0.063 | 
     | 0/U115                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR    | 0.038 |   0.429 |    0.101 | 
     | 0/U116                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.429 |    0.101 | 
     | 0/clk_r_REG437_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 509: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG502_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG502_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG581_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.429
  Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^         |             |       |   0.005 |   -0.324 | 
     | _r_REG581_S1                                       |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^  | DFFQX1TR    | 0.252 |   0.257 |   -0.071 | 
     | _r_REG581_S1                                       |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U35 | A ^ -> Y v   | INVX1TR     | 0.044 |   0.302 |   -0.027 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U58 | A0N v -> Y v | AOI2BB2X1TR | 0.127 |   0.429 |    0.100 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D v          | DFFQX1TR    | 0.000 |   0.429 |    0.100 | 
     | _r_REG502_S1                                       |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 510: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG610_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG610_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.432
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.003 |   -0.327 | 
     | 0/clk_r_REG635_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.279 |   0.282 |   -0.048 | 
     | 0/clk_r_REG635_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR   | 0.048 |   0.329 |   -0.000 | 
     | 0/U53                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.071 |   0.400 |    0.070 | 
     | 0/U67                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR    | 0.032 |   0.432 |    0.103 | 
     | 0/U55                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.432 |    0.103 | 
     | 0/clk_r_REG610_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 511: MET Early External Delay Assertion 
Endpoint:   pe_out_pk_data__2_             (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG53_S3/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.330
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG53_S3 | CK ^                 |          |       |   0.005 |   -0.324 | 
     | accumulation0/clk_r_REG53_S3 | CK ^ -> Q v          | DFFQX1TR | 0.324 |   0.329 |   -0.000 | 
     |                              | pe_out_pk_data__2_ v |          | 0.000 |   0.330 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 512: MET Hold Check with Pin accumulation0/clk_r_REG58_S2/CK 
Endpoint:   accumulation0/clk_r_REG58_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG58_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.415
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG58_S2 | CK ^        |          |       |   0.005 |   -0.325 | 
     | accumulation0/clk_r_REG58_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.313 |   0.318 |   -0.012 | 
     | accumulation0/U67            | B1 ^ -> Y ^ | AO22X4TR | 0.097 |   0.415 |    0.085 | 
     | accumulation0/clk_r_REG58_S2 | D ^         | DFFQX1TR | 0.000 |   0.415 |    0.085 | 
     +------------------------------------------------------------------------------------+ 
Path 513: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG454_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG454_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG429_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.425
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG42 | CK ^        |            |       |   0.003 |   -0.327 | 
     | 9_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG42 | CK ^ -> Q v | DFFQX1TR   | 0.308 |   0.311 |   -0.019 | 
     | 9_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | CLKINVX2TR | 0.058 |   0.369 |    0.038 | 
     | 0/U19                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI211X1TR | 0.056 |   0.425 |    0.094 | 
     | 0/U69                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   0.425 |    0.094 | 
     | 0/clk_r_REG454_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 514: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG609_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG609_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.102
  Arrival Time                  0.433
  Slack Time                    0.331
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.003 |   -0.328 | 
     | 0/clk_r_REG635_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.279 |   0.282 |   -0.050 | 
     | 0/clk_r_REG635_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR   | 0.048 |   0.329 |   -0.002 | 
     | 0/U53                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.071 |   0.400 |    0.069 | 
     | 0/U67                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR   | 0.033 |   0.433 |    0.102 | 
     | 0/U65                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.433 |    0.102 | 
     | 0/clk_r_REG609_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 515: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG441_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG441_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG479_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.432
  Slack Time                    0.331
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.001 |   -0.330 | 
     | 0/clk_r_REG479_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.275 |   0.277 |   -0.055 | 
     | 0/clk_r_REG479_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR   | 0.045 |   0.322 |   -0.009 | 
     | 0/U66                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.077 |   0.399 |    0.068 | 
     | 0/U91                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR    | 0.034 |   0.432 |    0.101 | 
     | 0/U71                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.432 |    0.101 | 
     | 0/clk_r_REG441_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 516: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG321_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG321_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG321_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.423
  Slack Time                    0.331
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.317 | 
     | _r_REG321_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.289 |   0.304 |   -0.028 | 
     | _r_REG321_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U16 | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.423 |    0.092 | 
     | 8                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.423 |    0.092 | 
     | _r_REG321_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 517: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG286_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG286_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG261_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.422
  Slack Time                    0.331
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^        |            |       |   0.002 |   -0.329 | 
     | 1_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^ -> Q v | DFFQX1TR   | 0.299 |   0.301 |   -0.031 | 
     | 1_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A v -> Y ^  | CLKINVX2TR | 0.058 |   0.359 |    0.028 | 
     | 0/U17                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI211X1TR | 0.063 |   0.422 |    0.091 | 
     | 0/U113                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   0.422 |    0.091 | 
     | 0/clk_r_REG286_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 518: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG210_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG210_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG210_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.414
  Slack Time                    0.332
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.326 | 
     | _r_REG210_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.285 |   0.290 |   -0.042 | 
     | _r_REG210_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.123 |   0.414 |    0.082 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.414 |    0.082 | 
     | _r_REG210_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 519: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG101_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG101_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG126_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.433
  Slack Time                    0.332
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.006 |   -0.326 | 
     | 0/clk_r_REG126_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.280 |   0.286 |   -0.046 | 
     | 0/clk_r_REG126_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR   | 0.045 |   0.331 |   -0.001 | 
     | 0/U61                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.073 |   0.404 |    0.072 | 
     | 0/U73                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR    | 0.029 |   0.433 |    0.101 | 
     | 0/U56                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.433 |    0.101 | 
     | 0/clk_r_REG101_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 520: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/
buffer0/clk_r_REG233_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG233_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG233_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.422
  Slack Time                    0.332
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.318 | 
     | _r_REG233_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.289 |   -0.043 | 
     | _r_REG233_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U13 | B1 ^ -> Y ^ | AO22X1TR | 0.132 |   0.422 |    0.090 | 
     | 1                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.422 |    0.090 | 
     | _r_REG233_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 521: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG744_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG744_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG744_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.412
  Slack Time                    0.332
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.328 | 
     | _r_REG744_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.279 |   -0.053 | 
     | _r_REG744_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.133 |   0.412 |    0.080 | 
     | 7                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.412 |    0.080 | 
     | _r_REG744_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 522: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/
buffer0/clk_r_REG590_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG590_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG590_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.413
  Slack Time                    0.332
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.005 |   -0.327 | 
     | _r_REG590_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.282 |   -0.050 | 
     | _r_REG590_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U12 | B1 ^ -> Y ^ | AO22X1TR | 0.130 |   0.413 |    0.081 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.413 |    0.081 | 
     | _r_REG590_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 523: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG395_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG395_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG395_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.423
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.319 | 
     | _r_REG395_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.282 |   0.295 |   -0.037 | 
     | _r_REG395_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.127 |   0.423 |    0.090 | 
     | 2                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.423 |    0.090 | 
     | _r_REG395_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 524: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG266_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG266_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG289_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.431
  Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |   -0.332 | 
     | 0/clk_r_REG289_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.271 |   0.273 |   -0.061 | 
     | 0/clk_r_REG289_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.045 |   0.318 |   -0.016 | 
     | 0/U103                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.079 |   0.397 |    0.063 | 
     | 0/U104                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2X1TR   | 0.034 |   0.431 |    0.097 | 
     | 0/U110                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.431 |    0.097 | 
     | 0/clk_r_REG266_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 525: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG333_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG333_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG344_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.443
  Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.014 |   -0.320 | 
     | _r_REG344_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR    | 0.266 |   0.279 |   -0.055 | 
     | _r_REG344_S1                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U17 | A1 ^ -> Y v | AOI22X1TR   | 0.047 |   0.326 |   -0.008 | 
     | 5                                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U17 | B v -> Y ^  | NAND2X1TR   | 0.072 |   0.399 |    0.065 | 
     | 6                                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U17 | B1 ^ -> Y v | AOI2BB2X1TR | 0.045 |   0.443 |    0.109 | 
     | 8                                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v         | DFFQX1TR    | 0.000 |   0.443 |    0.109 | 
     | _r_REG333_S1                                       |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 526: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/
buffer0/clk_r_REG672_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG672_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG672_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.416
  Slack Time                    0.335
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.004 |   -0.331 | 
     | _r_REG672_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.293 |   0.296 |   -0.038 | 
     | _r_REG672_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U14 | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.416 |    0.081 | 
     | 9                                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.416 |    0.081 | 
     | _r_REG672_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 527: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG607_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG607_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG643_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.102
  Arrival Time                  0.438
  Slack Time                    0.336
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.003 |   -0.333 | 
     | 0/clk_r_REG643_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.268 |   0.271 |   -0.065 | 
     | 0/clk_r_REG643_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.046 |   0.317 |   -0.019 | 
     | 0/U107                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.085 |   0.402 |    0.066 | 
     | 0/U108                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2X1TR   | 0.037 |   0.438 |    0.102 | 
     | 0/U117                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.438 |    0.102 | 
     | 0/clk_r_REG607_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 528: MET Early External Delay Assertion 
Endpoint:   pe_out_pk_data__1_             (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG65_S3/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.336
  Slack Time                    0.336
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG65_S3 | CK ^                 |          |       |   0.005 |   -0.331 | 
     | accumulation0/clk_r_REG65_S3 | CK ^ -> Q v          | DFFQX1TR | 0.331 |   0.336 |   -0.000 | 
     |                              | pe_out_pk_data__1_ v |          | 0.000 |   0.336 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 529: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG440_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG440_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG479_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.436
  Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.001 |   -0.335 | 
     | 0/clk_r_REG479_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.275 |   0.277 |   -0.060 | 
     | 0/clk_r_REG479_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR   | 0.045 |   0.322 |   -0.015 | 
     | 0/U66                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.077 |   0.399 |    0.062 | 
     | 0/U91                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR   | 0.037 |   0.436 |    0.100 | 
     | 0/U72                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.436 |    0.100 | 
     | 0/clk_r_REG440_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 530: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG270_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG270_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG277_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.433
  Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |   -0.336 | 
     | 0/clk_r_REG277_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.273 |   0.275 |   -0.062 | 
     | 0/clk_r_REG277_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR   | 0.051 |   0.327 |   -0.011 | 
     | 0/U142                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.072 |   0.398 |    0.061 | 
     | 0/U143                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR   | 0.035 |   0.433 |    0.096 | 
     | 0/U164                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.433 |    0.096 | 
     | 0/clk_r_REG270_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 531: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG100_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG100_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG126_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.438
  Slack Time                    0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.006 |   -0.332 | 
     | 0/clk_r_REG126_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.280 |   0.286 |   -0.052 | 
     | 0/clk_r_REG126_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR   | 0.045 |   0.331 |   -0.006 | 
     | 0/U61                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.073 |   0.404 |    0.066 | 
     | 0/U73                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR   | 0.034 |   0.438 |    0.100 | 
     | 0/U57                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.438 |    0.100 | 
     | 0/clk_r_REG100_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 532: MET Early External Delay Assertion 
Endpoint:   pe_out_pk_data__0_             (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG52_S3/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.338
  Slack Time                    0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |         Arc          |   Cell   | Delay | Arrival | Required | 
     |                              |                      |          |       |  Time   |   Time   | 
     |------------------------------+----------------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG52_S3 | CK ^                 |          |       |   0.005 |   -0.333 | 
     | accumulation0/clk_r_REG52_S3 | CK ^ -> Q v          | DFFQX1TR | 0.332 |   0.337 |   -0.000 | 
     |                              | pe_out_pk_data__0_ v |          | 0.000 |   0.338 |    0.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 533: MET Hold Check with Pin accumulation0/clk_r_REG51_S2/CK 
Endpoint:   accumulation0/clk_r_REG51_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG51_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.422
  Slack Time                    0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG51_S2 | CK ^        |          |       |   0.005 |   -0.333 | 
     | accumulation0/clk_r_REG51_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.298 |   0.303 |   -0.035 | 
     | accumulation0/U4             | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.422 |    0.083 | 
     | accumulation0/clk_r_REG51_S2 | D ^         | DFFQX1TR | 0.000 |   0.422 |    0.083 | 
     +------------------------------------------------------------------------------------+ 
Path 534: MET Hold Check with Pin adder0/clk_r_REG67_S1/CK 
Endpoint:   adder0/clk_r_REG67_S1/D         (v) checked with  leading edge of 
'clk'
Beginpoint: buff_mult_arr0/clk_r_REG76_S1/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.437
  Slack Time                    0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/clk_r_REG76_S1 | CK ^        |           |       |   0.007 |   -0.331 | 
     | buff_mult_arr0/clk_r_REG76_S1 | CK ^ -> Q v | DFFQX1TR  | 0.314 |   0.321 |   -0.017 | 
     | adder0/U87                    | AN v -> Y v | NOR2BX1TR | 0.116 |   0.437 |    0.099 | 
     | adder0/clk_r_REG67_S1         | D v         | DFFQX1TR  | 0.000 |   0.437 |    0.099 | 
     +--------------------------------------------------------------------------------------+ 
Path 535: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/
buffer0/clk_r_REG324_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/D 
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.431
  Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |          |       |   0.014 |   -0.325 | 
     | _r_REG324_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR | 0.291 |   0.306 |   -0.033 | 
     | _r_REG324_S1                                       |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | B1 ^ -> Y ^ | AO22X1TR | 0.125 |   0.431 |    0.092 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D ^         | DFFQX1TR | 0.000 |   0.431 |    0.092 | 
     | _r_REG324_S1                                       |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 536: MET Hold Check with Pin adder0/clk_r_REG49_S1/CK 
Endpoint:   adder0/clk_r_REG49_S1/D         (v) checked with  leading edge of 
'clk'
Beginpoint: buff_mult_arr0/clk_r_REG77_S1/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.438
  Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/clk_r_REG77_S1 | CK ^        |           |       |   0.007 |   -0.332 | 
     | buff_mult_arr0/clk_r_REG77_S1 | CK ^ -> Q v | DFFQX1TR  | 0.313 |   0.321 |   -0.019 | 
     | adder0/U88                    | AN v -> Y v | NOR2BX1TR | 0.117 |   0.438 |    0.099 | 
     | adder0/clk_r_REG49_S1         | D v         | DFFQX1TR  | 0.000 |   0.438 |    0.099 | 
     +--------------------------------------------------------------------------------------+ 
Path 537: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG269_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG269_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG306_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.436
  Slack Time                    0.340
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |   -0.338 | 
     | 0/clk_r_REG306_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.271 |   0.273 |   -0.067 | 
     | 0/clk_r_REG306_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR   | 0.048 |   0.320 |   -0.020 | 
     | 0/U80                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.081 |   0.401 |    0.061 | 
     | 0/U81                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR    | 0.035 |   0.436 |    0.096 | 
     | 0/U39                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.436 |    0.096 | 
     | 0/clk_r_REG269_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 538: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG271_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG271_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG277_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.436
  Slack Time                    0.340
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |   -0.338 | 
     | 0/clk_r_REG277_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.273 |   0.275 |   -0.065 | 
     | 0/clk_r_REG277_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR   | 0.051 |   0.327 |   -0.014 | 
     | 0/U142                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.072 |   0.398 |    0.058 | 
     | 0/U143                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR    | 0.038 |   0.436 |    0.096 | 
     | 0/U151                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.436 |    0.096 | 
     | 0/clk_r_REG271_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 539: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG166_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG166_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG191_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.437
  Slack Time                    0.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.327 | 
     | _r_REG191_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.246 |   0.260 |   -0.080 | 
     | _r_REG191_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U65 | A2 ^ -> Y v | AOI32X4TR | 0.176 |   0.436 |    0.096 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.001 |   0.437 |    0.097 | 
     | 0/clk_r_REG166_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 540: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG612_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG612_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG618_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.443
  Slack Time                    0.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.006 |   -0.334 | 
     | 0/clk_r_REG618_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.279 |   0.285 |   -0.056 | 
     | 0/clk_r_REG618_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR   | 0.051 |   0.336 |   -0.004 | 
     | 0/U148                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.075 |   0.411 |    0.071 | 
     | 0/U149                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR    | 0.032 |   0.443 |    0.103 | 
     | 0/U157                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.443 |    0.103 | 
     | 0/clk_r_REG612_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 541: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG265_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG265_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG289_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.438
  Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |   -0.341 | 
     | 0/clk_r_REG289_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.271 |   0.273 |   -0.070 | 
     | 0/clk_r_REG289_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.045 |   0.318 |   -0.025 | 
     | 0/U103                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.079 |   0.397 |    0.054 | 
     | 0/U104                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR    | 0.041 |   0.438 |    0.095 | 
     | 0/U105                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.438 |    0.095 | 
     | 0/clk_r_REG265_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 542: MET Hold Check with Pin accumulation0/clk_r_REG62_S2/CK 
Endpoint:   accumulation0/clk_r_REG62_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG62_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.427
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG62_S2 | CK ^        |          |       |   0.005 |   -0.339 | 
     | accumulation0/clk_r_REG62_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.304 |   0.309 |   -0.035 | 
     | accumulation0/U15            | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.427 |    0.083 | 
     | accumulation0/clk_r_REG62_S2 | D ^         | DFFQX1TR | 0.000 |   0.427 |    0.083 | 
     +------------------------------------------------------------------------------------+ 
Path 543: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG606_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG606_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG643_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.444
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.003 |   -0.341 | 
     | 0/clk_r_REG643_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.268 |   0.271 |   -0.073 | 
     | 0/clk_r_REG643_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.046 |   0.317 |   -0.027 | 
     | 0/U107                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.085 |   0.402 |    0.057 | 
     | 0/U108                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR    | 0.043 |   0.444 |    0.100 | 
     | 0/U109                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.444 |    0.100 | 
     | 0/clk_r_REG606_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 544: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG268_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG268_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG306_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.440
  Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |   -0.344 | 
     | 0/clk_r_REG306_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.271 |   0.273 |   -0.072 | 
     | 0/clk_r_REG306_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR   | 0.048 |   0.320 |   -0.025 | 
     | 0/U80                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.081 |   0.401 |    0.056 | 
     | 0/U81                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR   | 0.039 |   0.440 |    0.094 | 
     | 0/U62                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.440 |    0.094 | 
     | 0/clk_r_REG268_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 545: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG442_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG442_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG449_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.446
  Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.001 |   -0.344 | 
     | 0/clk_r_REG449_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.287 |   0.288 |   -0.058 | 
     | 0/clk_r_REG449_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR   | 0.050 |   0.338 |   -0.008 | 
     | 0/U143                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.077 |   0.414 |    0.069 | 
     | 0/U144                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR    | 0.032 |   0.446 |    0.101 | 
     | 0/U150                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.446 |    0.101 | 
     | 0/clk_r_REG442_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 546: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG652_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG652_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG653_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.439
  Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^        |           |       |   0.004 |   -0.342 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^ -> Q ^ | DFFQX1TR  | 0.295 |   0.298 |   -0.047 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y ^  | OR2X2TR   | 0.090 |   0.389 |    0.043 | 
     | 0/U25                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI32X1TR | 0.051 |   0.439 |    0.094 | 
     | 0/U168                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.439 |    0.094 | 
     | 0/clk_r_REG652_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 547: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG495_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG495_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG503_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.436
  Slack Time                    0.346
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.008 |   -0.338 | 
     | _r_REG503_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.263 |   0.271 |   -0.075 | 
     | _r_REG503_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U81 | B1 ^ -> Y v | AOI32X4TR | 0.164 |   0.435 |    0.089 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.001 |   0.436 |    0.090 | 
     | 0/clk_r_REG495_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 548: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG98_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG98_S3/
D  (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG121_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.447
  Slack Time                    0.346
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.006 |   -0.340 | 
     | 0/clk_r_REG121_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.275 |   0.281 |   -0.065 | 
     | 0/clk_r_REG121_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.046 |   0.327 |   -0.019 | 
     | 0/U103                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.084 |   0.411 |    0.065 | 
     | 0/U104                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2X1TR   | 0.036 |   0.447 |    0.101 | 
     | 0/U118                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.447 |    0.101 | 
     | 0/clk_r_REG98_S3                                   |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 549: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG97_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG97_S3/
D  (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG121_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.447
  Slack Time                    0.347
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.006 |   -0.341 | 
     | 0/clk_r_REG121_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.275 |   0.281 |   -0.066 | 
     | 0/clk_r_REG121_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.046 |   0.327 |   -0.020 | 
     | 0/U103                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.084 |   0.411 |    0.064 | 
     | 0/U104                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X1TR    | 0.036 |   0.447 |    0.100 | 
     | 0/U105                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.447 |    0.100 | 
     | 0/clk_r_REG97_S3                                   |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 550: MET Hold Check with Pin accumulation0/clk_r_REG60_S2/CK 
Endpoint:   accumulation0/clk_r_REG60_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG60_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.430
  Slack Time                    0.347
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG60_S2 | CK ^        |          |       |   0.005 |   -0.342 | 
     | accumulation0/clk_r_REG60_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.300 |   0.305 |   -0.043 | 
     | accumulation0/U76            | B1 ^ -> Y ^ | AO22X1TR | 0.125 |   0.430 |    0.083 | 
     | accumulation0/clk_r_REG60_S2 | D ^         | DFFQX1TR | 0.000 |   0.430 |    0.083 | 
     +------------------------------------------------------------------------------------+ 
Path 551: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG297_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG297_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG299_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.439
  Slack Time                    0.348
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | CK ^        |           |       |   0.002 |   -0.345 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.064 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y ^  | OR2X1TR   | 0.101 |   0.385 |    0.038 | 
     | 0/U52                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI32X1TR | 0.054 |   0.439 |    0.092 | 
     | 0/U173                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.439 |    0.092 | 
     | 0/clk_r_REG297_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 552: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG115_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG115_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG147_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.440
  Slack Time                    0.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.013 |   -0.336 | 
     | 0/clk_r_REG147_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.259 |   0.271 |   -0.078 | 
     | 0/clk_r_REG147_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | XOR2X1TR  | 0.043 |   0.314 |   -0.035 | 
     | 0/U24                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | XNOR2X1TR | 0.067 |   0.381 |    0.032 | 
     | 0/U168                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | XNOR2X1TR | 0.059 |   0.439 |    0.091 | 
     | 0/U28                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.440 |    0.091 | 
     | 0/clk_r_REG115_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 553: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG623_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG598_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.445
  Slack Time                    0.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG59 | CK ^        |            |       |   0.004 |   -0.346 | 
     | 8_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG59 | CK ^ -> Q v | DFFQX1TR   | 0.320 |   0.324 |   -0.025 | 
     | 8_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | CLKINVX2TR | 0.064 |   0.388 |    0.039 | 
     | 0/U20                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI211X1TR | 0.057 |   0.445 |    0.096 | 
     | 0/U23                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   0.445 |    0.096 | 
     | 0/clk_r_REG623_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 554: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG611_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG611_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG618_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.451
  Slack Time                    0.350
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.006 |   -0.344 | 
     | 0/clk_r_REG618_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.279 |   0.285 |   -0.065 | 
     | 0/clk_r_REG618_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR   | 0.051 |   0.336 |   -0.014 | 
     | 0/U148                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.075 |   0.411 |    0.061 | 
     | 0/U149                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR   | 0.039 |   0.451 |    0.101 | 
     | 0/U161                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.451 |    0.101 | 
     | 0/clk_r_REG611_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 555: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG663_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG663_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG662_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.439
  Slack Time                    0.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.347 | 
     | _r_REG662_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.260 |   0.264 |   -0.088 | 
     | _r_REG662_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U45 | B1 ^ -> Y v | AOI32X4TR | 0.172 |   0.436 |    0.085 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.003 |   0.439 |    0.087 | 
     | 0/clk_r_REG663_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 556: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG443_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG443_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG449_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.451
  Slack Time                    0.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.001 |   -0.351 | 
     | 0/clk_r_REG449_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.287 |   0.288 |   -0.064 | 
     | 0/clk_r_REG449_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR   | 0.050 |   0.338 |   -0.015 | 
     | 0/U143                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.077 |   0.414 |    0.062 | 
     | 0/U144                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR   | 0.037 |   0.451 |    0.099 | 
     | 0/U149                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.451 |    0.099 | 
     | 0/clk_r_REG443_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 557: MET Hold Check with Pin accumulation0/clk_r_REG54_S2/CK 
Endpoint:   accumulation0/clk_r_REG54_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG54_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.435
  Slack Time                    0.354
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG54_S2 | CK ^        |          |       |   0.005 |   -0.349 | 
     | accumulation0/clk_r_REG54_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.295 |   0.300 |   -0.054 | 
     | accumulation0/U16            | B1 ^ -> Y ^ | AO22X1TR | 0.135 |   0.435 |    0.081 | 
     | accumulation0/clk_r_REG54_S2 | D ^         | DFFQX1TR | 0.000 |   0.435 |    0.081 | 
     +------------------------------------------------------------------------------------+ 
Path 558: MET Hold Check with Pin adder0/clk_r_REG69_S1/CK 
Endpoint:   adder0/clk_r_REG69_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.452
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.164 |   -0.191 | 
     | PLACEDFE_OFC50_reset  | A ^ -> Y ^ | BUFX16TR   | 0.088 |   0.251 |   -0.103 | 
     | PLACEDFE_OFC52_reset  | A ^ -> Y ^ | CLKBUFX2TR | 0.148 |   0.399 |    0.045 | 
     | adder0/U86            | B ^ -> Y v | NOR2BX1TR  | 0.052 |   0.451 |    0.097 | 
     | adder0/clk_r_REG69_S1 | D v        | DFFQX1TR   | 0.000 |   0.452 |    0.097 | 
     +------------------------------------------------------------------------------+ 
Path 559: MET Hold Check with Pin accumulation0/clk_r_REG64_S2/CK 
Endpoint:   accumulation0/clk_r_REG64_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG64_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.438
  Slack Time                    0.355
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | accumulation0/clk_r_REG64_S2 | CK ^        |          |       |   0.005 |   -0.350 | 
     | accumulation0/clk_r_REG64_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.310 |   0.315 |   -0.040 | 
     | accumulation0/U8             | B1 ^ -> Y ^ | AO22X1TR | 0.123 |   0.438 |    0.083 | 
     | accumulation0/clk_r_REG64_S2 | D ^         | DFFQX1TR | 0.000 |   0.438 |    0.083 | 
     +------------------------------------------------------------------------------------+ 
Path 560: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG326_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG326_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG358_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.449
  Slack Time                    0.359
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.344 | 
     | _r_REG358_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.255 |   0.269 |   -0.089 | 
     | _r_REG358_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | A2 ^ -> Y v | AOI32X4TR | 0.177 |   0.447 |    0.088 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.002 |   0.449 |    0.090 | 
     | 0/clk_r_REG326_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 561: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG280_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG280_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG287_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.459
  Slack Time                    0.361
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |           |       |   0.006 |   -0.354 | 
     | 0/clk_r_REG287_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.276 |   0.283 |   -0.078 | 
     | 0/clk_r_REG287_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | XOR2X1TR  | 0.079 |   0.361 |    0.000 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y v  | XNOR2X1TR | 0.098 |   0.459 |    0.098 | 
     | 0/U30                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.459 |    0.098 | 
     | 0/clk_r_REG280_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 562: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG432_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG432_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG459_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.456
  Slack Time                    0.362
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |           |       |   0.002 |   -0.360 | 
     | 0/clk_r_REG459_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.266 |   -0.096 | 
     | 0/clk_r_REG459_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | AOI21X1TR | 0.057 |   0.323 |   -0.039 | 
     | 0/U3                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | XOR2X1TR  | 0.095 |   0.418 |    0.056 | 
     | 0/U1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | XNOR2X1TR | 0.038 |   0.456 |    0.094 | 
     | 0/U18                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.456 |    0.094 | 
     | 0/clk_r_REG432_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 563: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG629_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG629_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG624_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.459
  Slack Time                    0.362
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG62 | CK ^        |            |       |   0.003 |   -0.359 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG62 | CK ^ -> Q ^ | DFFQX1TR   | 0.303 |   0.306 |   -0.056 | 
     | 4_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | NOR3X1TR   | 0.064 |   0.370 |    0.008 | 
     | 0/U98                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | CLKINVX1TR | 0.051 |   0.421 |    0.059 | 
     | 0/U57                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI31X1TR  | 0.038 |   0.459 |    0.097 | 
     | 0/U99                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   0.459 |    0.097 | 
     | 0/clk_r_REG629_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 564: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG451_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG480_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.458
  Slack Time                    0.363
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^         |             |       |   0.002 |   -0.361 | 
     | 0/clk_r_REG480_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^  | DFFQX1TR    | 0.275 |   0.276 |   -0.087 | 
     | 0/clk_r_REG480_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v   | XOR2X1TR    | 0.063 |   0.339 |   -0.024 | 
     | 0/U146                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0N v -> Y v | OAI2BB1X1TR | 0.119 |   0.458 |    0.095 | 
     | 0/U159                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v          | DFFQX1TR    | 0.000 |   0.458 |    0.095 | 
     | 0/clk_r_REG451_S3                                  |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 565: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG112_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG112_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG119_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.460
  Slack Time                    0.363
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.005 |   -0.358 | 
     | 0/clk_r_REG119_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.278 |   0.284 |   -0.079 | 
     | 0/clk_r_REG119_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | XOR2X1TR  | 0.078 |   0.361 |   -0.002 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v  | XNOR2X1TR | 0.099 |   0.460 |    0.097 | 
     | 0/U159                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.460 |    0.097 | 
     | 0/clk_r_REG112_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 566: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG484_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG484_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG485_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.455
  Slack Time                    0.364
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^        |           |       |   0.002 |   -0.362 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.080 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | OR2X1TR   | 0.109 |   0.394 |    0.030 | 
     | 0/U98                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI32X1TR | 0.061 |   0.455 |    0.091 | 
     | 0/U68                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.455 |    0.091 | 
     | 0/clk_r_REG484_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 567: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG601_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG601_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG637_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.465
  Slack Time                    0.365
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |           |       |   0.003 |   -0.362 | 
     | 0/clk_r_REG637_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.273 |   -0.092 | 
     | 0/clk_r_REG637_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI21X1TR | 0.061 |   0.334 |   -0.031 | 
     | 0/U104                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y ^  | XOR2X1TR  | 0.091 |   0.425 |    0.060 | 
     | 0/U59                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | XNOR2X1TR | 0.040 |   0.465 |    0.100 | 
     | 0/U162                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.465 |    0.100 | 
     | 0/clk_r_REG601_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 568: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG622_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG622_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.065
  Arrival Time                  0.435
  Slack Time                    0.370
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |          |       |   0.003 |   -0.366 | 
     | 0/clk_r_REG623_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.244 |   0.248 |   -0.122 | 
     | 0/clk_r_REG623_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y ^ | OA21XLTR | 0.187 |   0.435 |    0.065 | 
     | 0/U18                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.435 |    0.065 | 
     | 0/clk_r_REG622_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 569: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG283_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG283_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG314_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.462
  Slack Time                    0.370
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |           |       |   0.014 |   -0.356 | 
     | 0/clk_r_REG314_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.278 |   -0.092 | 
     | 0/clk_r_REG314_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | XOR2X1TR  | 0.044 |   0.322 |   -0.048 | 
     | 0/U167                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A v -> Y ^  | XNOR2X1TR | 0.074 |   0.396 |    0.026 | 
     | 0/U170                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | XNOR2X1TR | 0.065 |   0.462 |    0.091 | 
     | 0/U172                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.462 |    0.092 | 
     | 0/clk_r_REG283_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 570: MET Hold Check with Pin accumulation0/clk_r_REG61_S3/CK 
Endpoint:   accumulation0/clk_r_REG61_S3/D (v) checked with  leading edge of 
'clk'
Beginpoint: adder0/clk_r_REG74_S1/Q        (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.472
  Slack Time                    0.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | adder0/clk_r_REG74_S1        | CK ^        |           |       |   0.004 |   -0.369 | 
     | adder0/clk_r_REG74_S1        | CK ^ -> Q ^ | DFFHQX4TR | 0.123 |   0.127 |   -0.246 | 
     | accumulation0/U35            | A ^ -> Y v  | NOR2X1TR  | 0.048 |   0.175 |   -0.197 | 
     | accumulation0/U37            | A v -> Y ^  | NOR2X2TR  | 0.062 |   0.237 |   -0.135 | 
     | accumulation0/U42            | A0 ^ -> Y v | AOI21X2TR | 0.053 |   0.290 |   -0.082 | 
     | accumulation0/U65            | A v -> Y v  | XOR2X1TR  | 0.089 |   0.379 |    0.007 | 
     | accumulation0/U24            | A v -> Y v  | AND2X2TR  | 0.093 |   0.472 |    0.100 | 
     | accumulation0/clk_r_REG61_S3 | D v         | DFFQX1TR  | 0.000 |   0.472 |    0.100 | 
     +-------------------------------------------------------------------------------------+ 
Path 571: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG315_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG315_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG317_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.481
  Slack Time                    0.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.002 |   -0.370 | 
     | 7_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q ^ | DFFQX1TR  | 0.313 |   0.316 |   -0.057 | 
     | 7_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | NOR3X1TR  | 0.066 |   0.382 |    0.009 | 
     | 0/U27                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A v -> Y ^  | INVX1TR   | 0.055 |   0.437 |    0.065 | 
     | 0/U19                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI31X1TR | 0.044 |   0.481 |    0.108 | 
     | 0/U65                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.481 |    0.108 | 
     | 0/clk_r_REG315_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 572: MET Hold Check with Pin adder0/clk_r_REG71_S1/CK 
Endpoint:   adder0/clk_r_REG71_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.466
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.164 |   -0.211 | 
     | PLACEDFE_OFC50_reset  | A ^ -> Y ^ | BUFX16TR   | 0.088 |   0.251 |   -0.123 | 
     | PLACEDFE_OFC52_reset  | A ^ -> Y ^ | CLKBUFX2TR | 0.148 |   0.399 |    0.025 | 
     | adder0/U8             | A ^ -> Y v | INVX1TR    | 0.067 |   0.466 |    0.091 | 
     | adder0/clk_r_REG71_S1 | D v        | DFFQX1TR   | 0.000 |   0.466 |    0.091 | 
     +------------------------------------------------------------------------------+ 
Path 573: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG461_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG461_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG455_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.473
  Slack Time                    0.377
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG45 | CK ^        |           |       |   0.002 |   -0.375 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG45 | CK ^ -> Q ^ | DFFQX1TR  | 0.313 |   0.315 |   -0.062 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NOR3X1TR  | 0.066 |   0.381 |    0.004 | 
     | 0/U56                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | INVX1TR   | 0.054 |   0.435 |    0.057 | 
     | 0/U22                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI31X1TR | 0.039 |   0.473 |    0.096 | 
     | 0/U196                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.473 |    0.096 | 
     | 0/clk_r_REG461_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 574: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG281_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG281_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG294_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.475
  Slack Time                    0.378
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^         |             |       |   0.006 |   -0.372 | 
     | 0/clk_r_REG294_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^  | DFFQX1TR    | 0.285 |   0.291 |   -0.087 | 
     | 0/clk_r_REG294_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v   | XOR2X1TR    | 0.067 |   0.358 |   -0.020 | 
     | 0/U145                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0N v -> Y v | OAI2BB1X1TR | 0.118 |   0.475 |    0.097 | 
     | 0/U166                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v          | DFFQX1TR    | 0.000 |   0.475 |    0.097 | 
     | 0/clk_r_REG281_S3                                  |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 575: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG102_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG102_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG109_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.479
  Slack Time                    0.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.014 |   -0.365 | 
     | 0/clk_r_REG109_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.307 |   0.321 |   -0.058 | 
     | 0/clk_r_REG109_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR   | 0.054 |   0.376 |   -0.003 | 
     | 0/U148                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.069 |   0.445 |    0.066 | 
     | 0/U149                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR    | 0.034 |   0.479 |    0.100 | 
     | 0/U158                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.479 |    0.100 | 
     | 0/clk_r_REG102_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 576: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG453_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG453_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG454_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.065
  Arrival Time                  0.444
  Slack Time                    0.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |          |       |   0.003 |   -0.376 | 
     | 0/clk_r_REG454_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.249 |   0.251 |   -0.128 | 
     | 0/clk_r_REG454_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y ^ | OA21XLTR | 0.193 |   0.444 |    0.065 | 
     | 0/U23                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.444 |    0.065 | 
     | 0/clk_r_REG453_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 577: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG285_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG285_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG286_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.060
  Arrival Time                  0.439
  Slack Time                    0.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |          |       |   0.002 |   -0.377 | 
     | 0/clk_r_REG286_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.243 |   0.245 |   -0.134 | 
     | 0/clk_r_REG286_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y ^ | OA21XLTR | 0.194 |   0.439 |    0.060 | 
     | 0/U15                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR | 0.000 |   0.439 |    0.060 | 
     | 0/clk_r_REG285_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 578: MET Hold Check with Pin accumulation0/clk_r_REG52_S3/CK 
Endpoint:   accumulation0/clk_r_REG52_S3/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                          (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.472
  Slack Time                    0.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                              |            |            |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+---------+----------| 
     |                              | reset ^    |            |       |   0.164 |   -0.216 | 
     | PLACEDFE_OFC50_reset         | A ^ -> Y ^ | BUFX16TR   | 0.088 |   0.251 |   -0.128 | 
     | PLACEDFE_OFC52_reset         | A ^ -> Y ^ | CLKBUFX2TR | 0.148 |   0.399 |    0.020 | 
     | accumulation0/U70            | B ^ -> Y v | NOR2BX1TR  | 0.072 |   0.472 |    0.092 | 
     | accumulation0/clk_r_REG52_S3 | D v        | DFFQX1TR   | 0.000 |   0.472 |    0.093 | 
     +-------------------------------------------------------------------------------------+ 
Path 579: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG118_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG118_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG120_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.468
  Slack Time                    0.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG12 | CK ^        |            |       |   0.001 |   -0.379 | 
     | 0_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG12 | CK ^ -> Q v | DFFQX1TR   | 0.378 |   0.379 |   -0.001 | 
     | 0_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI211X1TR | 0.089 |   0.468 |    0.089 | 
     | 0/U119                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR   | 0.000 |   0.468 |    0.089 | 
     | 0/clk_r_REG118_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 580: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG113_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG113_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG127_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.481
  Slack Time                    0.380
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^         |             |       |   0.006 |   -0.374 | 
     | 0/clk_r_REG127_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^  | DFFQX1TR    | 0.277 |   0.283 |   -0.097 | 
     | 0/clk_r_REG127_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v   | XOR2X1TR    | 0.072 |   0.354 |   -0.026 | 
     | 0/U151                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0N v -> Y v | OAI2BB1X1TR | 0.126 |   0.481 |    0.101 | 
     | 0/U161                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v          | DFFQX1TR    | 0.000 |   0.481 |    0.101 | 
     | 0/clk_r_REG113_S3                                  |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 581: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG103_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG103_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG109_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.483
  Slack Time                    0.384
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.014 |   -0.370 | 
     | 0/clk_r_REG109_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.307 |   0.321 |   -0.063 | 
     | 0/clk_r_REG109_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR   | 0.054 |   0.376 |   -0.008 | 
     | 0/U148                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI2BB1X1TR | 0.069 |   0.445 |    0.061 | 
     | 0/U149                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | NAND2X1TR   | 0.038 |   0.483 |    0.099 | 
     | 0/U157                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.483 |    0.099 | 
     | 0/clk_r_REG103_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 582: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG431_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG431_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG459_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.467
  Slack Time                    0.388
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.002 |   -0.387 | 
     | 0/clk_r_REG459_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.264 |   0.266 |   -0.122 | 
     | 0/clk_r_REG459_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | AOI21X1TR   | 0.057 |   0.323 |   -0.065 | 
     | 0/U3                                               |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.067 |   0.391 |    0.002 | 
     | 0/U160                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y ^ | AO21X1TR    | 0.076 |   0.467 |    0.079 | 
     | 0/U70                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.467 |    0.079 | 
     | 0/clk_r_REG431_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 583: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG620_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG648_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.102
  Arrival Time                  0.493
  Slack Time                    0.392
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^         |             |       |   0.003 |   -0.389 | 
     | 0/clk_r_REG648_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^  | DFFQX1TR    | 0.284 |   0.286 |   -0.105 | 
     | 0/clk_r_REG648_S2                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v   | XOR2X1TR    | 0.075 |   0.362 |   -0.030 | 
     | 0/U151                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0N v -> Y v | OAI2BB1X1TR | 0.132 |   0.493 |    0.102 | 
     | 0/U164                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v          | DFFQX1TR    | 0.000 |   0.493 |    0.102 | 
     | 0/clk_r_REG620_S3                                  |              |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 584: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG638_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG638_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG639_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.490
  Slack Time                    0.399
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^        |           |       |   0.003 |   -0.396 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^ -> Q ^ | DFFQX1TR  | 0.308 |   0.312 |   -0.088 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | NOR3X1TR  | 0.064 |   0.376 |   -0.023 | 
     | 0/U136                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | INVX1TR   | 0.059 |   0.435 |    0.035 | 
     | 0/U58                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI31X1TR | 0.055 |   0.490 |    0.091 | 
     | 0/U137                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.490 |    0.091 | 
     | 0/clk_r_REG638_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 585: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG314_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG314_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG318_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.508
  Slack Time                    0.400
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.002 |   -0.398 | 
     | 8_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q v | DFFQX1TR  | 0.340 |   0.342 |   -0.058 | 
     | 8_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.108 |   0.450 |    0.050 | 
     | 0/U195                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.058 |   0.508 |    0.108 | 
     | 0/U196                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.508 |    0.108 | 
     | 0/clk_r_REG314_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 586: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG600_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG600_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG637_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.487
  Slack Time                    0.404
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |             |       |   0.003 |   -0.401 | 
     | 0/clk_r_REG637_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.270 |   0.273 |   -0.131 | 
     | 0/clk_r_REG637_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI21X1TR   | 0.061 |   0.334 |   -0.070 | 
     | 0/U104                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.067 |   0.401 |   -0.003 | 
     | 0/U105                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y ^ | AO21X1TR    | 0.087 |   0.487 |    0.084 | 
     | 0/U64                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.487 |    0.084 | 
     | 0/clk_r_REG600_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 587: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG608_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG608_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG728_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.489
  Slack Time                    0.405
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.402 | 
     | _r_REG728_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.245 |   0.248 |   -0.157 | 
     | _r_REG728_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U48 | A2 ^ -> Y v | AOI32X4TR | 0.167 |   0.415 |    0.010 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.074 |   0.489 |    0.084 | 
     | 0/U212                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.489 |    0.084 | 
     | 0/clk_r_REG608_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 588: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG278_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG278_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG261_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.506
  Slack Time                    0.407
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^        |            |       |   0.002 |   -0.404 | 
     | 1_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^ -> Q ^ | DFFQX1TR   | 0.287 |   0.289 |   -0.118 | 
     | 1_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX2TR | 0.066 |   0.355 |   -0.052 | 
     | 0/U17                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A v -> Y ^  | NAND2X1TR  | 0.099 |   0.454 |    0.047 | 
     | 0/U91                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR  | 0.052 |   0.506 |    0.100 | 
     | 0/U200                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR   | 0.000 |   0.506 |    0.100 | 
     | 0/clk_r_REG278_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 589: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG433_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG433_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG459_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.500
  Slack Time                    0.407
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |          |       |   0.002 |   -0.406 | 
     | 0/clk_r_REG459_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.266 |   -0.141 | 
     | 0/clk_r_REG459_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y ^  | OR2X2TR  | 0.090 |   0.356 |   -0.052 | 
     | 0/U110                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | XOR2X1TR | 0.054 |   0.410 |    0.003 | 
     | 0/U111                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR | 0.090 |   0.500 |    0.093 | 
     | 0/U112                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.500 |    0.093 | 
     | 0/clk_r_REG433_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 590: MET Hold Check with Pin buff_mult_arr0/clk_r_REG76_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG76_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: buff_mult_arr0/clk_r_REG79_S1/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.494
  Slack Time                    0.407
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/clk_r_REG79_S1 | CK ^        |           |       |   0.014 |   -0.393 | 
     | buff_mult_arr0/clk_r_REG79_S1 | CK ^ -> Q v | DFFQX1TR  | 0.318 |   0.332 |   -0.075 | 
     | buff_mult_arr0/U7             | AN v -> Y v | NOR2BX1TR | 0.161 |   0.493 |    0.086 | 
     | buff_mult_arr0/clk_r_REG76_S1 | D v         | DFFQX1TR  | 0.000 |   0.494 |    0.086 | 
     +--------------------------------------------------------------------------------------+ 
Path 591: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG602_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG602_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG633_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.503
  Slack Time                    0.408
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |          |       |   0.003 |   -0.405 | 
     | 0/clk_r_REG633_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.287 |   0.290 |   -0.118 | 
     | 0/clk_r_REG633_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | INVX2TR  | 0.035 |   0.325 |   -0.083 | 
     | 0/U9                                               |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y ^  | XOR2X1TR | 0.130 |   0.455 |    0.047 | 
     | 0/U74                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | XOR2X1TR | 0.049 |   0.503 |    0.095 | 
     | 0/U113                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.503 |    0.095 | 
     | 0/clk_r_REG602_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 592: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG287_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG287_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG288_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.502
  Slack Time                    0.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG28 | CK ^        |           |       |   0.002 |   -0.406 | 
     | 8_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG28 | CK ^ -> Q ^ | DFFQX1TR  | 0.411 |   0.413 |    0.005 | 
     | 8_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | AOI22X1TR | 0.089 |   0.502 |    0.094 | 
     | 0/U199                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.502 |    0.094 | 
     | 0/clk_r_REG287_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 593: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG282_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG282_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG308_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.518
  Slack Time                    0.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |          |       |   0.014 |   -0.395 | 
     | 0/clk_r_REG308_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.285 |   -0.124 | 
     | 0/clk_r_REG308_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y ^  | OR2X2TR  | 0.091 |   0.376 |   -0.033 | 
     | 0/U26                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | XOR2X1TR | 0.056 |   0.431 |    0.022 | 
     | 0/U108                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR | 0.087 |   0.518 |    0.109 | 
     | 0/U109                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.518 |    0.109 | 
     | 0/clk_r_REG282_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 594: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG618_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG618_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG718_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.494
  Slack Time                    0.410
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.406 | 
     | _r_REG718_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.248 |   0.253 |   -0.158 | 
     | _r_REG718_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U47 | A0 ^ -> Y v | AOI32X4TR | 0.164 |   0.416 |    0.006 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.078 |   0.494 |    0.084 | 
     | 0/U196                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.494 |    0.084 | 
     | 0/clk_r_REG618_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 595: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG117_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG117_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG166_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.490
  Slack Time                    0.412
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.007 |   -0.405 | 
     | 0/clk_r_REG166_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.276 |   -0.136 | 
     | 0/clk_r_REG166_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | NAND3X1TR | 0.045 |   0.321 |   -0.091 | 
     | 0/U116                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y v | OA21XLTR  | 0.169 |   0.490 |    0.078 | 
     | 0/U19                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.490 |    0.078 | 
     | 0/clk_r_REG117_S3                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 596: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG111_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG111_S3/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG141_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.497
  Slack Time                    0.414
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |             |       |   0.006 |   -0.408 | 
     | 0/clk_r_REG141_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR    | 0.266 |   0.272 |   -0.142 | 
     | 0/clk_r_REG141_S2                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI21X1TR   | 0.070 |   0.342 |   -0.072 | 
     | 0/U5                                               |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB1X1TR | 0.067 |   0.410 |   -0.004 | 
     | 0/U101                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y ^ | AO21X1TR    | 0.088 |   0.497 |    0.083 | 
     | 0/U63                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR    | 0.000 |   0.497 |    0.083 | 
     | 0/clk_r_REG111_S3                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 597: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG470_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG470_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG471_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.505
  Slack Time                    0.416
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |           |       |   0.002 |   -0.414 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q ^ | DFFQX1TR  | 0.315 |   0.316 |   -0.099 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NOR3X1TR  | 0.073 |   0.389 |   -0.026 | 
     | 0/U63                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | INVX1TR   | 0.061 |   0.450 |    0.035 | 
     | 0/U82                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI31X1TR | 0.055 |   0.505 |    0.089 | 
     | 0/U126                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.505 |    0.089 | 
     | 0/clk_r_REG470_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 598: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG279_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG279_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG287_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.516
  Slack Time                    0.418
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^        |          |       |   0.006 |   -0.412 | 
     | 0/clk_r_REG287_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.283 |   -0.135 | 
     | 0/clk_r_REG287_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | XOR2X1TR | 0.079 |   0.361 |   -0.057 | 
     | 0/U96                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y v | AO21X1TR | 0.154 |   0.516 |    0.098 | 
     | 0/U78                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.516 |    0.098 | 
     | 0/clk_r_REG279_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 599: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG303_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG303_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG309_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.508
  Slack Time                    0.418
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^        |           |       |   0.002 |   -0.416 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^ -> Q ^ | DFFQX1TR  | 0.315 |   0.317 |   -0.100 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B ^ -> Y v  | NOR3X1TR  | 0.067 |   0.385 |   -0.033 | 
     | 0/U40                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A v -> Y ^  | INVX1TR   | 0.065 |   0.450 |    0.032 | 
     | 0/U60                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI31X1TR | 0.057 |   0.508 |    0.090 | 
     | 0/U130                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.508 |    0.090 | 
     | 0/clk_r_REG303_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 600: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG284_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG284_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG261_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.518
  Slack Time                    0.425
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^        |           |       |   0.002 |   -0.423 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^ -> Q v | DFFQX1TR  | 0.299 |   0.301 |   -0.124 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X1TR | 0.155 |   0.456 |    0.031 | 
     | 0/U89                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR | 0.062 |   0.518 |    0.093 | 
     | 0/U137                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.518 |    0.093 | 
     | 0/clk_r_REG284_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 601: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG619_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG619_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG670_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.508
  Slack Time                    0.426
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.422 | 
     | _r_REG670_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.263 |   0.267 |   -0.159 | 
     | _r_REG670_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U46 | B1 ^ -> Y v | AOI32X4TR | 0.157 |   0.424 |   -0.002 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.085 |   0.508 |    0.082 | 
     | 0/U194                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.508 |    0.082 | 
     | 0/clk_r_REG619_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 602: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG130_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG130_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG132_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.524
  Slack Time                    0.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^        |           |       |   0.001 |   -0.426 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^ -> Q ^ | DFFQX1TR  | 0.350 |   0.352 |   -0.075 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y ^  | OR2X1TR   | 0.117 |   0.468 |    0.041 | 
     | 0/U46                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI32X1TR | 0.055 |   0.524 |    0.097 | 
     | 0/U170                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.524 |    0.097 | 
     | 0/clk_r_REG130_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 603: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG114_S3/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG114_S3/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG141_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.519
  Slack Time                    0.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |          |       |   0.006 |   -0.421 | 
     | 0/clk_r_REG141_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.272 |   -0.155 | 
     | 0/clk_r_REG141_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y ^  | OR2X2TR  | 0.089 |   0.361 |   -0.066 | 
     | 0/U99                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | XOR2X1TR | 0.054 |   0.415 |   -0.012 | 
     | 0/U113                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y v  | XOR2X1TR | 0.104 |   0.519 |    0.092 | 
     | 0/U114                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR | 0.000 |   0.519 |    0.092 | 
     | 0/clk_r_REG114_S3                                  |             |          |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 604: MET Hold Check with Pin accumulation0/clk_r_REG59_S3/CK 
Endpoint:   accumulation0/clk_r_REG59_S3/D (v) checked with  leading edge of 
'clk'
Beginpoint: adder0/clk_r_REG74_S1/Q        (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.531
  Slack Time                    0.431
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | adder0/clk_r_REG74_S1        | CK ^        |           |       |   0.004 |   -0.427 | 
     | adder0/clk_r_REG74_S1        | CK ^ -> Q ^ | DFFHQX4TR | 0.123 |   0.127 |   -0.304 | 
     | accumulation0/U35            | A ^ -> Y v  | NOR2X1TR  | 0.048 |   0.175 |   -0.256 | 
     | accumulation0/U37            | A v -> Y ^  | NOR2X2TR  | 0.062 |   0.237 |   -0.193 | 
     | accumulation0/U42            | A0 ^ -> Y v | AOI21X2TR | 0.053 |   0.290 |   -0.140 | 
     | accumulation0/U45            | A0 v -> Y ^ | OAI21X2TR | 0.111 |   0.401 |   -0.029 | 
     | accumulation0/U12            | A ^ -> Y v  | XNOR2X1TR | 0.041 |   0.442 |    0.011 | 
     | accumulation0/U72            | A v -> Y v  | AND2X2TR  | 0.089 |   0.531 |    0.100 | 
     | accumulation0/clk_r_REG59_S3 | D v         | DFFQX1TR  | 0.000 |   0.531 |    0.100 | 
     +-------------------------------------------------------------------------------------+ 
Path 605: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG435_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG435_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG498_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.507
  Slack Time                    0.431
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.008 |   -0.423 | 
     | _r_REG498_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.266 |   0.274 |   -0.157 | 
     | _r_REG498_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U86 | B1 ^ -> Y v | AOI32X4TR | 0.154 |   0.428 |   -0.002 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.079 |   0.507 |    0.077 | 
     | 0/U132                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.507 |    0.077 | 
     | 0/clk_r_REG435_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 606: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG604_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG604_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG739_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.511
  Slack Time                    0.432
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.428 | 
     | _r_REG739_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.255 |   0.259 |   -0.173 | 
     | _r_REG739_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U51 | A2 ^ -> Y v | AOI32X4TR | 0.172 |   0.431 |   -0.001 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.080 |   0.511 |    0.079 | 
     | 0/U143                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.511 |    0.079 | 
     | 0/clk_r_REG604_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 607: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG262_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG262_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG261_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.525
  Slack Time                    0.433
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^        |           |       |   0.002 |   -0.430 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^ -> Q v | DFFQX1TR  | 0.299 |   0.301 |   -0.132 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X1TR | 0.155 |   0.456 |    0.023 | 
     | 0/U89                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR | 0.070 |   0.525 |    0.093 | 
     | 0/U135                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.525 |    0.093 | 
     | 0/clk_r_REG262_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 608: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG277_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG277_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG261_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.525
  Slack Time                    0.433
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^        |           |       |   0.002 |   -0.431 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^ -> Q v | DFFQX1TR  | 0.299 |   0.301 |   -0.132 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X1TR | 0.155 |   0.456 |    0.023 | 
     | 0/U89                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR | 0.069 |   0.525 |    0.092 | 
     | 0/U132                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.525 |    0.092 | 
     | 0/clk_r_REG277_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 609: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG109_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG109_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG159_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.524
  Slack Time                    0.436
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.422 | 
     | _r_REG159_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.275 |   0.289 |   -0.147 | 
     | _r_REG159_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U68 | B1 ^ -> Y v | AOI32X1TR | 0.117 |   0.406 |   -0.030 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.118 |   0.524 |    0.088 | 
     | 0/U53                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.524 |    0.088 | 
     | 0/clk_r_REG109_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 610: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG449_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG449_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.513
  Slack Time                    0.436
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.429 | 
     | _r_REG500_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.255 |   0.262 |   -0.175 | 
     | _r_REG500_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U57 | B ^ -> Y v  | NAND2X1TR | 0.131 |   0.392 |   -0.044 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.121 |   0.513 |    0.077 | 
     | 0/U204                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.513 |    0.077 | 
     | 0/clk_r_REG449_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 611: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG628_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG628_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG641_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.529
  Slack Time                    0.436
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^        |           |       |   0.003 |   -0.433 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^ -> Q v | DFFQX1TR  | 0.341 |   0.345 |   -0.092 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.115 |   0.460 |    0.023 | 
     | 0/U189                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.070 |   0.529 |    0.093 | 
     | 0/U190                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.529 |    0.093 | 
     | 0/clk_r_REG628_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 612: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG630_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG630_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG624_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.510
  Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG62 | CK ^        |           |       |   0.003 |   -0.434 | 
     | 4_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG62 | CK ^ -> Q ^ | DFFQX1TR  | 0.303 |   0.306 |   -0.131 | 
     | 4_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 ^ -> Y v | AOI31X1TR | 0.110 |   0.417 |   -0.021 | 
     | 0/U169                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.093 |   0.510 |    0.073 | 
     | 0/U172                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.510 |    0.073 | 
     | 0/clk_r_REG630_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 613: MET Hold Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D                        
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG603_S3/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.534
  Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |          |       |   0.006 |   -0.431 | 
     | 0/clk_r_REG603_S3                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.264 |   -0.173 | 
     | 0/clk_r_REG603_S3                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR | 0.110 |   0.374 |   -0.063 | 
     | 0/U166                                             |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X2TR | 0.054 |   0.428 |   -0.009 | 
     | 0/U167                                             |             |          |       |         |          | 
     | adder0/U60                                         | C v -> Y v  | XOR3X2TR | 0.106 |   0.534 |    0.097 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4         | D v         | DFFQX1TR | 0.000 |   0.534 |    0.097 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 614: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG460_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG460_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG473_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.530
  Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |           |       |   0.002 |   -0.435 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q v | DFFQX1TR  | 0.345 |   0.347 |   -0.090 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.121 |   0.468 |    0.030 | 
     | 0/U198                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.062 |   0.530 |    0.093 | 
     | 0/U36                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.530 |    0.093 | 
     | 0/clk_r_REG460_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 615: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG444_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG444_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG583_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.516
  Slack Time                    0.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.433 | 
     | _r_REG583_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.251 |   0.256 |   -0.182 | 
     | _r_REG583_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U85 | A0 ^ -> Y v | AOI32X4TR | 0.176 |   0.432 |   -0.006 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.084 |   0.516 |    0.078 | 
     | 0/U206                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.516 |    0.078 | 
     | 0/clk_r_REG444_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 616: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG267_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG267_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG261_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.529
  Slack Time                    0.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^        |           |       |   0.002 |   -0.435 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^ -> Q v | DFFQX1TR  | 0.299 |   0.301 |   -0.137 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X1TR | 0.155 |   0.456 |    0.018 | 
     | 0/U89                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR | 0.073 |   0.529 |    0.091 | 
     | 0/U213                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.529 |    0.091 | 
     | 0/clk_r_REG267_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 617: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG99_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG99_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG160_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.520
  Slack Time                    0.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.425 | 
     | _r_REG160_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.287 |   -0.152 | 
     | _r_REG160_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U67 | B1 ^ -> Y v | AOI32X1TR | 0.109 |   0.396 |   -0.042 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.124 |   0.520 |    0.082 | 
     | 0/U205                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.520 |    0.082 | 
     | 0/clk_r_REG99_S2                                   |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 618: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG313_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG313_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG317_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.522
  Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.002 |   -0.437 | 
     | 7_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q ^ | DFFQX1TR  | 0.313 |   0.316 |   -0.123 | 
     | 7_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 ^ -> Y v | AOI31X1TR | 0.119 |   0.435 |   -0.004 | 
     | 0/U74                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.087 |   0.522 |    0.082 | 
     | 0/U198                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.522 |    0.082 | 
     | 0/clk_r_REG313_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 619: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG119_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG119_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG203_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.512
  Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.425 | 
     | _r_REG203_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.255 |   0.269 |   -0.170 | 
     | _r_REG203_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U66 | A0 ^ -> Y v | AOI32X1TR | 0.121 |   0.390 |   -0.049 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.122 |   0.512 |    0.072 | 
     | 0/U189                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.512 |    0.072 | 
     | 0/clk_r_REG119_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 620: MET Hold Check with Pin accumulation0/clk_r_REG55_S3/CK 
Endpoint:   accumulation0/clk_r_REG55_S3/D (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG56_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.542
  Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | accumulation0/clk_r_REG56_S2 | CK ^        |           |       |   0.005 |   -0.434 | 
     | accumulation0/clk_r_REG56_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.305 |   0.310 |   -0.129 | 
     | accumulation0/U51            | B ^ -> Y v  | NAND2X1TR | 0.072 |   0.382 |   -0.057 | 
     | accumulation0/U9             | B v -> Y ^  | NAND2X4TR | 0.052 |   0.434 |   -0.005 | 
     | accumulation0/U52            | B ^ -> Y v  | XNOR2X4TR | 0.044 |   0.478 |    0.039 | 
     | accumulation0/U54            | A v -> Y v  | AND2X6TR  | 0.064 |   0.542 |    0.103 | 
     | accumulation0/clk_r_REG55_S3 | D v         | DFFQX1TR  | 0.000 |   0.542 |    0.103 | 
     +-------------------------------------------------------------------------------------+ 
Path 621: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG462_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG462_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG473_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.533
  Slack Time                    0.441
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |           |       |   0.002 |   -0.439 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q v | DFFQX1TR  | 0.345 |   0.347 |   -0.094 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.129 |   0.476 |    0.035 | 
     | 0/U169                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.057 |   0.533 |    0.092 | 
     | 0/U173                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.533 |    0.092 | 
     | 0/clk_r_REG462_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 622: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG312_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG312_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG318_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.548
  Slack Time                    0.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.002 |   -0.440 | 
     | 8_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q v | DFFQX1TR  | 0.340 |   0.342 |   -0.100 | 
     | 8_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.141 |   0.483 |    0.041 | 
     | 0/U194                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.065 |   0.548 |    0.106 | 
     | 0/U201                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.548 |    0.106 | 
     | 0/clk_r_REG312_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 623: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG311_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG311_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG317_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.533
  Slack Time                    0.443
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.002 |   -0.441 | 
     | 7_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q ^ | DFFQX1TR  | 0.313 |   0.316 |   -0.127 | 
     | 7_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR | 0.128 |   0.444 |    0.000 | 
     | 0/U66                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR  | 0.089 |   0.533 |    0.090 | 
     | 0/U202                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.533 |    0.090 | 
     | 0/clk_r_REG311_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 624: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG621_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG621_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG761_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.523
  Slack Time                    0.444
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.005 |   -0.439 | 
     | _r_REG761_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.254 |   0.258 |   -0.185 | 
     | _r_REG761_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U52 | A2 ^ -> Y v | AOI32X4TR | 0.174 |   0.432 |   -0.012 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.091 |   0.523 |    0.079 | 
     | 0/U145                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.523 |    0.079 | 
     | 0/clk_r_REG621_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 625: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG316_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG316_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG318_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.546
  Slack Time                    0.444
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.002 |   -0.442 | 
     | 8_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q v | DFFQX1TR  | 0.340 |   0.342 |   -0.102 | 
     | 8_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.133 |   0.475 |    0.031 | 
     | 0/U174                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.072 |   0.546 |    0.102 | 
     | 0/U177                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.546 |    0.103 | 
     | 0/clk_r_REG316_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 626: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG148_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG148_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG150_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.543
  Slack Time                    0.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | CK ^        |           |       |   0.002 |   -0.443 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | CK ^ -> Q ^ | DFFQX1TR  | 0.360 |   0.362 |   -0.083 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | NOR3X1TR  | 0.079 |   0.441 |   -0.004 | 
     | 0/U84                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | INVX1TR   | 0.060 |   0.501 |    0.056 | 
     | 0/U16                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI31X1TR | 0.042 |   0.543 |    0.098 | 
     | 0/U85                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.543 |    0.098 | 
     | 0/clk_r_REG148_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 627: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG613_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG613_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG751_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.523
  Slack Time                    0.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.441 | 
     | _r_REG751_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.250 |   0.254 |   -0.191 | 
     | _r_REG751_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U50 | A0 ^ -> Y v | AOI32X4TR | 0.167 |   0.421 |   -0.024 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.102 |   0.523 |    0.078 | 
     | 0/U198                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.523 |    0.078 | 
     | 0/clk_r_REG613_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 628: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG272_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG272_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG261_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.535
  Slack Time                    0.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^        |           |       |   0.002 |   -0.444 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG26 | CK ^ -> Q v | DFFQX1TR  | 0.299 |   0.301 |   -0.145 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X1TR | 0.155 |   0.456 |    0.010 | 
     | 0/U89                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR | 0.080 |   0.535 |    0.089 | 
     | 0/U61                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.535 |    0.089 | 
     | 0/clk_r_REG272_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 629: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG626_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG626_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG624_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.517
  Slack Time                    0.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG62 | CK ^        |           |       |   0.003 |   -0.443 | 
     | 4_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG62 | CK ^ -> Q ^ | DFFQX1TR  | 0.303 |   0.306 |   -0.140 | 
     | 4_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 ^ -> Y v | AOI31X1TR | 0.110 |   0.417 |   -0.029 | 
     | 0/U169                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.101 |   0.517 |    0.071 | 
     | 0/U199                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.517 |    0.071 | 
     | 0/clk_r_REG626_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 630: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG627_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG627_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG624_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.520
  Slack Time                    0.449
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG62 | CK ^        |           |       |   0.003 |   -0.446 | 
     | 4_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG62 | CK ^ -> Q ^ | DFFQX1TR  | 0.303 |   0.306 |   -0.143 | 
     | 4_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 ^ -> Y v | AOI31X1TR | 0.110 |   0.417 |   -0.032 | 
     | 0/U169                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.103 |   0.520 |    0.071 | 
     | 0/U192                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.520 |    0.071 | 
     | 0/clk_r_REG627_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 631: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG136_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG136_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG142_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.548
  Slack Time                    0.451
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^        |           |       |   0.002 |   -0.449 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^ -> Q ^ | DFFQX1TR  | 0.370 |   0.372 |   -0.079 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | NOR3X1TR  | 0.078 |   0.450 |   -0.001 | 
     | 0/U65                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | INVX1TR   | 0.054 |   0.504 |    0.053 | 
     | 0/U52                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI31X1TR | 0.044 |   0.548 |    0.097 | 
     | 0/U134                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.548 |    0.097 | 
     | 0/clk_r_REG136_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 632: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG625_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG625_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG624_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.531
  Slack Time                    0.453
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG62 | CK ^        |           |       |   0.003 |   -0.450 | 
     | 4_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG62 | CK ^ -> Q ^ | DFFQX1TR  | 0.303 |   0.306 |   -0.147 | 
     | 4_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR | 0.133 |   0.439 |   -0.014 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR  | 0.092 |   0.531 |    0.078 | 
     | 0/U200                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.531 |    0.078 | 
     | 0/clk_r_REG625_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 633: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG147_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG147_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG151_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.560
  Slack Time                    0.454
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | CK ^        |           |       |   0.002 |   -0.452 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | CK ^ -> Q v | DFFQX1TR  | 0.369 |   0.371 |   -0.083 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.126 |   0.497 |    0.043 | 
     | 0/U186                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.062 |   0.560 |    0.105 | 
     | 0/U26                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.560 |    0.105 | 
     | 0/clk_r_REG147_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 634: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG456_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG456_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG455_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.532
  Slack Time                    0.455
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG45 | CK ^        |           |       |   0.002 |   -0.453 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG45 | CK ^ -> Q ^ | DFFQX1TR  | 0.313 |   0.315 |   -0.140 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR | 0.130 |   0.445 |   -0.010 | 
     | 0/U172                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR  | 0.087 |   0.532 |    0.077 | 
     | 0/U208                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.532 |    0.077 | 
     | 0/clk_r_REG456_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 635: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG654_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG654_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG653_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.535
  Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^        |           |       |   0.004 |   -0.452 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^ -> Q ^ | DFFQX1TR  | 0.295 |   0.298 |   -0.158 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.154 |   0.452 |   -0.004 | 
     | 0/U90                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | INVX1TR   | 0.083 |   0.535 |    0.079 | 
     | 0/U21                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.535 |    0.079 | 
     | 0/clk_r_REG654_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 636: MET Hold Check with Pin accumulation0/clk_r_REG65_S3/CK 
Endpoint:   accumulation0/clk_r_REG65_S3/D (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG66_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.551
  Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                              |             |            |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+---------+----------| 
     | accumulation0/clk_r_REG66_S2 | CK ^        |            |       |   0.005 |   -0.451 | 
     | accumulation0/clk_r_REG66_S2 | CK ^ -> Q ^ | DFFQX1TR   | 0.276 |   0.282 |   -0.174 | 
     | accumulation0/U14            | A ^ -> S v  | AFHCINX2TR | 0.157 |   0.439 |   -0.017 | 
     | accumulation0/U21            | A v -> Y v  | AND2X1TR   | 0.112 |   0.551 |    0.095 | 
     | accumulation0/clk_r_REG65_S3 | D v         | DFFQX1TR   | 0.000 |   0.551 |    0.095 | 
     +--------------------------------------------------------------------------------------+ 
Path 637: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG459_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG459_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG455_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.070
  Arrival Time                  0.528
  Slack Time                    0.458
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG45 | CK ^        |           |       |   0.002 |   -0.456 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG45 | CK ^ -> Q ^ | DFFQX1TR  | 0.313 |   0.315 |   -0.143 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | AOI31X1TR | 0.114 |   0.430 |   -0.028 | 
     | 0/U39                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.099 |   0.528 |    0.070 | 
     | 0/U200                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.528 |    0.070 | 
     | 0/clk_r_REG459_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 638: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG298_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG298_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG299_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.540
  Slack Time                    0.462
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | CK ^        |            |       |   0.002 |   -0.460 | 
     | 9_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | CK ^ -> Q ^ | DFFQX1TR   | 0.282 |   0.284 |   -0.178 | 
     | 9_S1                                               |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR  | 0.179 |   0.463 |    0.001 | 
     | 0/U85                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A v -> Y ^  | CLKINVX1TR | 0.077 |   0.540 |    0.077 | 
     | 0/U64                                              |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR   | 0.000 |   0.540 |    0.077 | 
     | 0/clk_r_REG298_S2                                  |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 639: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG439_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG439_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG429_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.555
  Slack Time                    0.464
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG42 | CK ^        |           |       |   0.003 |   -0.460 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG42 | CK ^ -> Q v | DFFQX1TR  | 0.308 |   0.311 |   -0.152 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X1TR | 0.179 |   0.491 |    0.027 | 
     | 0/U127                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR | 0.064 |   0.555 |    0.091 | 
     | 0/U219                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.555 |    0.091 | 
     | 0/clk_r_REG439_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 640: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG486_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG486_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG485_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.541
  Slack Time                    0.464
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^        |           |       |   0.002 |   -0.462 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.180 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.161 |   0.445 |   -0.019 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | INVX1TR   | 0.096 |   0.541 |    0.077 | 
     | 0/U20                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.541 |    0.077 | 
     | 0/clk_r_REG486_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 641: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG452_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG452_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG497_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.541
  Slack Time                    0.464
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.457 | 
     | _r_REG497_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.258 |   0.265 |   -0.199 | 
     | _r_REG497_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U33 | B ^ -> Y v  | NAND2X1TR | 0.138 |   0.404 |   -0.060 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.138 |   0.541 |    0.077 | 
     | 0/U134                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.541 |    0.077 | 
     | 0/clk_r_REG452_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 642: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG110_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG110_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG203_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.556
  Slack Time                    0.464
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |             |       |   0.014 |   -0.450 | 
     | _r_REG203_S2                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR    | 0.255 |   0.269 |   -0.195 | 
     | _r_REG203_S2                                       |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U66 | A0 ^ -> Y v | AOI32X1TR   | 0.121 |   0.390 |   -0.074 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI2BB2X1TR | 0.107 |   0.496 |    0.032 | 
     | 0/U190                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI21X1TR   | 0.059 |   0.556 |    0.091 | 
     | 0/U191                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR    | 0.000 |   0.556 |    0.092 | 
     | 0/clk_r_REG110_S2                                  |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 643: MET Hold Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D                         
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG115_S3/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.570
  Slack Time                    0.464
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |          |       |   0.006 |   -0.459 | 
     | 0/clk_r_REG115_S3                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.255 |   0.261 |   -0.203 | 
     | 0/clk_r_REG115_S3                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^  | XOR2X1TR | 0.112 |   0.374 |   -0.091 | 
     | 0/U39                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR | 0.070 |   0.444 |   -0.021 | 
     | 0/U41                                              |             |          |       |         |          | 
     | adder0/U27                                         | B v -> Y ^  | XOR2X4TR | 0.080 |   0.524 |    0.059 | 
     | adder0/U24                                         | B ^ -> Y v  | XOR2X2TR | 0.047 |   0.570 |    0.106 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4          | D v         | DFFQX4TR | 0.000 |   0.570 |    0.106 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 644: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG457_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG457_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG455_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.068
  Arrival Time                  0.536
  Slack Time                    0.468
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG45 | CK ^        |           |       |   0.002 |   -0.466 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG45 | CK ^ -> Q ^ | DFFQX1TR  | 0.313 |   0.315 |   -0.152 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | AOI31X1TR | 0.114 |   0.430 |   -0.038 | 
     | 0/U39                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.106 |   0.536 |    0.068 | 
     | 0/U207                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.536 |    0.068 | 
     | 0/clk_r_REG457_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 645: MET Hold Check with Pin adder0/clk_r_REG73_S1/CK 
Endpoint:   adder0/clk_r_REG73_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.571
  Slack Time                    0.472
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.164 |   -0.308 | 
     | PLACEDFE_OFC50_reset  | A ^ -> Y ^ | BUFX16TR   | 0.088 |   0.251 |   -0.221 | 
     | PLACEDFE_OFC52_reset  | A ^ -> Y ^ | CLKBUFX2TR | 0.148 |   0.399 |   -0.073 | 
     | adder0/U8             | A ^ -> Y v | INVX1TR    | 0.067 |   0.466 |   -0.006 | 
     | adder0/U54            | B v -> Y v | AND2X2TR   | 0.105 |   0.571 |    0.099 | 
     | adder0/clk_r_REG73_S1 | D v        | DFFQX1TR   | 0.000 |   0.571 |    0.099 | 
     +------------------------------------------------------------------------------+ 
Path 646: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG304_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG304_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG310_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.581
  Slack Time                    0.473
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.002 |   -0.471 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q v | DFFQX1TR  | 0.388 |   0.390 |   -0.083 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.133 |   0.523 |    0.050 | 
     | 0/U207                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.058 |   0.581 |    0.108 | 
     | 0/U208                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.581 |    0.108 | 
     | 0/clk_r_REG304_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 647: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG116_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG116_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84_S1/Q             
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.581
  Slack Time                    0.476
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84 | CK ^        |           |       |   0.001 |   -0.474 | 
     | _S1                                                |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG84 | CK ^ -> Q v | DFFQX1TR  | 0.335 |   0.336 |   -0.139 | 
     | _S1                                                |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X1TR | 0.175 |   0.511 |    0.036 | 
     | 0/U86                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR | 0.070 |   0.581 |    0.105 | 
     | 0/U64                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.581 |    0.105 | 
     | 0/clk_r_REG116_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 648: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG149_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG149_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG151_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.573
  Slack Time                    0.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | CK ^        |           |       |   0.002 |   -0.476 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | CK ^ -> Q v | DFFQX1TR  | 0.369 |   0.371 |   -0.107 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.142 |   0.513 |    0.035 | 
     | 0/U171                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.060 |   0.573 |    0.095 | 
     | 0/U173                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.573 |    0.095 | 
     | 0/clk_r_REG149_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 649: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG144_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG144_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG191_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.576
  Slack Time                    0.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.465 | 
     | _r_REG191_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.246 |   0.260 |   -0.218 | 
     | _r_REG191_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U65 | A2 ^ -> Y v | AOI32X4TR | 0.176 |   0.436 |   -0.042 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR   | 0.100 |   0.536 |    0.057 | 
     | 0/U3                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR  | 0.040 |   0.576 |    0.097 | 
     | 0/U193                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.576 |    0.097 | 
     | 0/clk_r_REG144_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 650: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG134_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG134_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG191_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.576
  Slack Time                    0.479
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.465 | 
     | _r_REG191_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.246 |   0.260 |   -0.219 | 
     | _r_REG191_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U65 | A2 ^ -> Y v | AOI32X4TR | 0.176 |   0.436 |   -0.043 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR   | 0.100 |   0.536 |    0.057 | 
     | 0/U3                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR  | 0.041 |   0.576 |    0.097 | 
     | 0/U207                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.576 |    0.097 | 
     | 0/clk_r_REG134_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 651: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG104_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG104_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG162_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.559
  Slack Time                    0.480
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.466 | 
     | _r_REG162_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.287 |   -0.192 | 
     | _r_REG162_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U70 | B1 ^ -> Y v | AOI32X1TR | 0.119 |   0.406 |   -0.073 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.152 |   0.559 |    0.079 | 
     | 0/U54                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.559 |    0.079 | 
     | 0/clk_r_REG104_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 652: MET Hold Check with Pin adder0/clk_r_REG74_S1/CK 
Endpoint:   adder0/clk_r_REG74_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.580
  Slack Time                    0.481
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell     | Delay | Arrival | Required | 
     |                       |            |             |       |  Time   |   Time   | 
     |-----------------------+------------+-------------+-------+---------+----------| 
     |                       | reset v    |             |       |   0.129 |   -0.351 | 
     | PLACEDFE_OFC50_reset  | A v -> Y v | BUFX16TR    | 0.079 |   0.209 |   -0.272 | 
     | PLACEDFE_OFC52_reset  | A v -> Y v | CLKBUFX2TR  | 0.150 |   0.359 |   -0.122 | 
     | adder0/U8             | A v -> Y ^ | INVX1TR     | 0.111 |   0.470 |   -0.011 | 
     | adder0/U63            | B ^ -> Y ^ | CLKAND2X3TR | 0.110 |   0.580 |    0.099 | 
     | adder0/clk_r_REG74_S1 | D ^        | DFFHQX4TR   | 0.000 |   0.580 |    0.099 | 
     +-------------------------------------------------------------------------------+ 
Path 653: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG637_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG637_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG639_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.556
  Slack Time                    0.482
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^        |           |       |   0.003 |   -0.479 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^ -> Q ^ | DFFQX1TR  | 0.308 |   0.312 |   -0.170 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI31X1TR | 0.159 |   0.471 |   -0.011 | 
     | 0/U183                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.086 |   0.556 |    0.074 | 
     | 0/U185                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.556 |    0.074 | 
     | 0/clk_r_REG637_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 654: MET Hold Check with Pin adder0/clk_r_REG72_S1/CK 
Endpoint:   adder0/clk_r_REG72_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.583
  Slack Time                    0.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.164
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.164 |   -0.320 | 
     | PLACEDFE_OFC50_reset  | A ^ -> Y ^ | BUFX16TR   | 0.088 |   0.251 |   -0.233 | 
     | PLACEDFE_OFC52_reset  | A ^ -> Y ^ | CLKBUFX2TR | 0.148 |   0.399 |   -0.085 | 
     | adder0/U8             | A ^ -> Y v | INVX1TR    | 0.067 |   0.466 |   -0.018 | 
     | adder0/U30            | B v -> Y v | AND2X1TR   | 0.117 |   0.583 |    0.099 | 
     | adder0/clk_r_REG72_S1 | D v        | DFFQX1TR   | 0.000 |   0.583 |    0.099 | 
     +------------------------------------------------------------------------------+ 
Path 655: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG85_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG85_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG235_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.566
  Slack Time                    0.486
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.472 | 
     | _r_REG235_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.252 |   0.265 |   -0.220 | 
     | _r_REG235_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U71 | A2 ^ -> Y v | AOI32X1TR | 0.153 |   0.418 |   -0.067 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI21X1TR | 0.147 |   0.566 |    0.080 | 
     | 0/U55                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.566 |    0.080 | 
     | 0/clk_r_REG85_S2                                   |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 656: MET Hold Check with Pin accumulation0/clk_r_REG57_S3/CK 
Endpoint:   accumulation0/clk_r_REG57_S3/D (v) checked with  leading edge of 
'clk'
Beginpoint: accumulation0/clk_r_REG58_S2/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.589
  Slack Time                    0.486
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | accumulation0/clk_r_REG58_S2 | CK ^        |           |       |   0.005 |   -0.481 | 
     | accumulation0/clk_r_REG58_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.313 |   0.318 |   -0.168 | 
     | accumulation0/U49            | B ^ -> Y v  | NAND2X1TR | 0.088 |   0.406 |   -0.080 | 
     | accumulation0/U34            | B v -> Y ^  | NAND2X1TR | 0.078 |   0.483 |   -0.003 | 
     | accumulation0/U31            | A ^ -> Y v  | XOR2X2TR  | 0.039 |   0.522 |    0.036 | 
     | accumulation0/U33            | A v -> Y v  | AND2X6TR  | 0.067 |   0.589 |    0.103 | 
     | accumulation0/clk_r_REG57_S3 | D v         | DFFQX1TR  | 0.000 |   0.589 |    0.103 | 
     +-------------------------------------------------------------------------------------+ 
Path 657: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG450_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG450_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG429_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.576
  Slack Time                    0.488
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG42 | CK ^        |           |       |   0.003 |   -0.485 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG42 | CK ^ -> Q v | DFFQX1TR  | 0.308 |   0.311 |   -0.177 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X1TR | 0.179 |   0.491 |    0.003 | 
     | 0/U127                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI21X1TR | 0.086 |   0.576 |    0.088 | 
     | 0/U202                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.576 |    0.088 | 
     | 0/clk_r_REG450_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 658: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG139_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG139_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG191_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.586
  Slack Time                    0.493
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.479 | 
     | _r_REG191_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.246 |   0.260 |   -0.233 | 
     | _r_REG191_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U65 | A2 ^ -> Y v | AOI32X4TR | 0.176 |   0.436 |   -0.057 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.084 |   0.520 |    0.027 | 
     | 0/U194                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.066 |   0.586 |    0.093 | 
     | 0/U196                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.586 |    0.093 | 
     | 0/clk_r_REG139_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 659: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG466_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG466_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG471_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.569
  Slack Time                    0.495
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |           |       |   0.002 |   -0.493 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q ^ | DFFQX1TR  | 0.315 |   0.316 |   -0.179 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI31X1TR | 0.164 |   0.480 |   -0.015 | 
     | 0/U191                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.089 |   0.569 |    0.074 | 
     | 0/U220                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.569 |    0.074 | 
     | 0/clk_r_REG466_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 660: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG634_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG639_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.569
  Slack Time                    0.497
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^        |           |       |   0.003 |   -0.494 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^ -> Q ^ | DFFQX1TR  | 0.308 |   0.312 |   -0.185 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI31X1TR | 0.159 |   0.471 |   -0.026 | 
     | 0/U183                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.098 |   0.569 |    0.072 | 
     | 0/U213                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.569 |    0.072 | 
     | 0/clk_r_REG634_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 661: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG633_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG633_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG639_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.570
  Slack Time                    0.498
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^        |           |       |   0.003 |   -0.494 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^ -> Q ^ | DFFQX1TR  | 0.308 |   0.312 |   -0.186 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI31X1TR | 0.159 |   0.471 |   -0.027 | 
     | 0/U183                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.099 |   0.570 |    0.072 | 
     | 0/U205                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.570 |    0.072 | 
     | 0/clk_r_REG633_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 662: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG305_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG305_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG309_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.588
  Slack Time                    0.502
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^        |           |       |   0.002 |   -0.500 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^ -> Q ^ | DFFQX1TR  | 0.315 |   0.317 |   -0.185 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI31X1TR | 0.168 |   0.486 |   -0.017 | 
     | 0/U189                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.102 |   0.588 |    0.085 | 
     | 0/U206                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.588 |    0.085 | 
     | 0/clk_r_REG305_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 663: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG464_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG464_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG463_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.593
  Slack Time                    0.503
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | CK ^        |           |       |   0.002 |   -0.501 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG46 | CK ^ -> Q v | DFFQX1TR  | 0.393 |   0.395 |   -0.108 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.133 |   0.528 |    0.025 | 
     | 0/U213                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.065 |   0.593 |    0.090 | 
     | 0/U214                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.593 |    0.090 | 
     | 0/clk_r_REG464_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 664: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG308_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG308_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG309_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.588
  Slack Time                    0.503
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^        |           |       |   0.002 |   -0.501 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^ -> Q ^ | DFFQX1TR  | 0.315 |   0.317 |   -0.186 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI31X1TR | 0.168 |   0.486 |   -0.017 | 
     | 0/U189                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.102 |   0.588 |    0.085 | 
     | 0/U191                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.588 |    0.085 | 
     | 0/clk_r_REG308_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 665: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG472_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG472_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG503_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.595
  Slack Time                    0.503
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.008 |   -0.496 | 
     | _r_REG503_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.263 |   0.271 |   -0.233 | 
     | _r_REG503_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U81 | B1 ^ -> Y v | AOI32X4TR | 0.164 |   0.435 |   -0.069 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR   | 0.112 |   0.547 |    0.043 | 
     | 0/U4                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR  | 0.049 |   0.595 |    0.092 | 
     | 0/U221                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.595 |    0.092 | 
     | 0/clk_r_REG472_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 666: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG467_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG467_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG471_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.578
  Slack Time                    0.505
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |           |       |   0.002 |   -0.503 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q ^ | DFFQX1TR  | 0.315 |   0.316 |   -0.188 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI31X1TR | 0.164 |   0.480 |   -0.025 | 
     | 0/U191                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.097 |   0.578 |    0.073 | 
     | 0/U210                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.578 |    0.073 | 
     | 0/clk_r_REG467_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 667: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG636_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG636_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG639_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.577
  Slack Time                    0.505
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^        |           |       |   0.003 |   -0.502 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG63 | CK ^ -> Q ^ | DFFQX1TR  | 0.308 |   0.312 |   -0.193 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI31X1TR | 0.159 |   0.471 |   -0.034 | 
     | 0/U183                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.106 |   0.577 |    0.072 | 
     | 0/U187                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.577 |    0.072 | 
     | 0/clk_r_REG636_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 668: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG301_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG301_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG358_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.598
  Slack Time                    0.506
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.492 | 
     | _r_REG358_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.255 |   0.269 |   -0.237 | 
     | _r_REG358_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | A2 ^ -> Y v | AOI32X4TR | 0.177 |   0.447 |   -0.059 | 
     | 3                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR   | 0.094 |   0.541 |    0.035 | 
     | 0/U3                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR  | 0.056 |   0.598 |    0.092 | 
     | 0/U215                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.598 |    0.092 | 
     | 0/clk_r_REG301_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 669: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG468_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG468_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG471_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.579
  Slack Time                    0.506
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |           |       |   0.002 |   -0.504 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q ^ | DFFQX1TR  | 0.315 |   0.316 |   -0.190 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI31X1TR | 0.164 |   0.480 |   -0.026 | 
     | 0/U191                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.099 |   0.579 |    0.073 | 
     | 0/U195                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.579 |    0.073 | 
     | 0/clk_r_REG468_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 670: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG640_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG640_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG662_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.602
  Slack Time                    0.508
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.503 | 
     | _r_REG662_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.260 |   0.264 |   -0.244 | 
     | _r_REG662_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U45 | B1 ^ -> Y v | AOI32X4TR | 0.172 |   0.436 |   -0.071 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A v -> Y ^  | INVX2TR   | 0.120 |   0.556 |    0.048 | 
     | 0/U2                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y v  | NOR2X1TR  | 0.046 |   0.602 |    0.094 | 
     | 0/U214                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.602 |    0.094 | 
     | 0/clk_r_REG640_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 671: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG145_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG145_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG151_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.603
  Slack Time                    0.508
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | CK ^        |           |       |   0.002 |   -0.506 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | CK ^ -> Q v | DFFQX1TR  | 0.369 |   0.371 |   -0.137 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.163 |   0.534 |    0.026 | 
     | 0/U185                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.070 |   0.603 |    0.095 | 
     | 0/U192                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.603 |    0.095 | 
     | 0/clk_r_REG145_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 672: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG146_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG146_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG151_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.602
  Slack Time                    0.509
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | CK ^        |           |       |   0.002 |   -0.507 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG15 | CK ^ -> Q v | DFFQX1TR  | 0.369 |   0.371 |   -0.138 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.163 |   0.535 |    0.026 | 
     | 0/U172                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.068 |   0.602 |    0.094 | 
     | 0/U188                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.602 |    0.094 | 
     | 0/clk_r_REG146_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 673: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG632_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG632_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG718_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.602
  Slack Time                    0.510
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.505 | 
     | _r_REG718_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.248 |   0.253 |   -0.257 | 
     | _r_REG718_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U47 | A0 ^ -> Y v | AOI32X4TR | 0.164 |   0.416 |   -0.093 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.116 |   0.533 |    0.023 | 
     | 0/U206                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.069 |   0.602 |    0.092 | 
     | 0/U207                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.602 |    0.092 | 
     | 0/clk_r_REG632_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 674: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG291_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG291_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG369_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.614
  Slack Time                    0.510
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.498 | 
     | _r_REG369_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.253 |   0.265 |   -0.245 | 
     | _r_REG369_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | A2 ^ -> Y v | AOI32X1TR | 0.130 |   0.396 |   -0.115 | 
     | 4                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.150 |   0.545 |    0.035 | 
     | 0/U87                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 ^ -> Y v | OAI22X1TR | 0.068 |   0.614 |    0.104 | 
     | 0/U188                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.614 |    0.104 | 
     | 0/clk_r_REG291_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 675: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG469_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG469_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG471_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.583
  Slack Time                    0.512
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |           |       |   0.002 |   -0.510 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q ^ | DFFQX1TR  | 0.315 |   0.316 |   -0.195 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI31X1TR | 0.164 |   0.480 |   -0.032 | 
     | 0/U191                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.103 |   0.583 |    0.071 | 
     | 0/U193                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.583 |    0.071 | 
     | 0/clk_r_REG469_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 676: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG650_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG650_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG653_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.594
  Slack Time                    0.517
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^        |           |       |   0.004 |   -0.513 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^ -> Q ^ | DFFQX1TR  | 0.295 |   0.298 |   -0.218 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.154 |   0.452 |   -0.065 | 
     | 0/U90                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.142 |   0.594 |    0.077 | 
     | 0/U175                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.594 |    0.077 | 
     | 0/clk_r_REG650_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 677: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG646_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG646_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG653_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.595
  Slack Time                    0.518
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^        |           |       |   0.004 |   -0.514 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^ -> Q ^ | DFFQX1TR  | 0.295 |   0.298 |   -0.220 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.154 |   0.452 |   -0.066 | 
     | 0/U90                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.143 |   0.595 |    0.077 | 
     | 0/U181                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.595 |    0.077 | 
     | 0/clk_r_REG646_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 678: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG644_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG642_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.612
  Slack Time                    0.519
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^        |           |       |   0.003 |   -0.515 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG64 | CK ^ -> Q v | DFFQX1TR  | 0.412 |   0.416 |   -0.103 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.136 |   0.552 |    0.033 | 
     | 0/U208                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.060 |   0.612 |    0.093 | 
     | 0/U210                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.612 |    0.093 | 
     | 0/clk_r_REG644_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 679: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG475_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG475_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG485_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.594
  Slack Time                    0.521
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^        |           |       |   0.002 |   -0.519 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.237 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.161 |   0.445 |   -0.075 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.149 |   0.594 |    0.074 | 
     | 0/U222                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.594 |    0.074 | 
     | 0/clk_r_REG475_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 680: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG122_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG122_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG191_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.615
  Slack Time                    0.521
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.507 | 
     | _r_REG191_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.246 |   0.260 |   -0.261 | 
     | _r_REG191_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U65 | A2 ^ -> Y v | AOI32X4TR | 0.176 |   0.436 |   -0.085 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.112 |   0.548 |    0.027 | 
     | 0/U201                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.067 |   0.615 |    0.094 | 
     | 0/U203                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.615 |    0.094 | 
     | 0/clk_r_REG122_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 681: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG307_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG307_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG309_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.603
  Slack Time                    0.522
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^        |           |       |   0.002 |   -0.519 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^ -> Q ^ | DFFQX1TR  | 0.315 |   0.317 |   -0.204 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI31X1TR | 0.168 |   0.486 |   -0.036 | 
     | 0/U189                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.118 |   0.603 |    0.082 | 
     | 0/U193                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.603 |    0.082 | 
     | 0/clk_r_REG307_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 682: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG124_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG124_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG203_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.621
  Slack Time                    0.522
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.508 | 
     | _r_REG203_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.255 |   0.269 |   -0.253 | 
     | _r_REG203_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U66 | A0 ^ -> Y v | AOI32X1TR | 0.121 |   0.390 |   -0.132 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.147 |   0.537 |    0.015 | 
     | 0/U81                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 ^ -> Y v | OAI22X1TR | 0.083 |   0.621 |    0.099 | 
     | 0/U182                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.621 |    0.099 | 
     | 0/clk_r_REG124_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 683: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG635_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG662_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.611
  Slack Time                    0.523
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.519 | 
     | _r_REG662_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.260 |   0.264 |   -0.259 | 
     | _r_REG662_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U45 | B1 ^ -> Y v | AOI32X4TR | 0.172 |   0.436 |   -0.087 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.103 |   0.540 |    0.017 | 
     | 0/U201                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.072 |   0.611 |    0.088 | 
     | 0/U203                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.611 |    0.088 | 
     | 0/clk_r_REG635_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 684: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG479_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG479_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG485_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.598
  Slack Time                    0.526
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^        |           |       |   0.002 |   -0.524 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.242 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.161 |   0.445 |   -0.081 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.153 |   0.598 |    0.072 | 
     | 0/U183                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.598 |    0.072 | 
     | 0/clk_r_REG479_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 685: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG465_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG465_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG471_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.069
  Arrival Time                  0.596
  Slack Time                    0.527
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^        |           |       |   0.002 |   -0.525 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG47 | CK ^ -> Q ^ | DFFQX1TR  | 0.315 |   0.316 |   -0.211 | 
     | 1_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 ^ -> Y v | AOI31X1TR | 0.164 |   0.480 |   -0.047 | 
     | 0/U191                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y ^ | OAI22X1TR | 0.116 |   0.596 |    0.069 | 
     | 0/U212                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.596 |    0.069 | 
     | 0/clk_r_REG465_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 686: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG648_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG648_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG653_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.600
  Slack Time                    0.528
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^        |           |       |   0.004 |   -0.524 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^ -> Q ^ | DFFQX1TR  | 0.295 |   0.298 |   -0.230 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.154 |   0.452 |   -0.076 | 
     | 0/U90                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.149 |   0.600 |    0.072 | 
     | 0/U177                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.600 |    0.072 | 
     | 0/clk_r_REG648_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 687: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG302_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG302_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG310_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.618
  Slack Time                    0.529
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.002 |   -0.526 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q v | DFFQX1TR  | 0.388 |   0.390 |   -0.138 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.152 |   0.542 |    0.014 | 
     | 0/U204                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.076 |   0.618 |    0.089 | 
     | 0/U214                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.618 |    0.089 | 
     | 0/clk_r_REG302_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 688: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG290_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG290_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.620
  Slack Time                    0.529
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^        |           |       |   0.002 |   -0.527 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^ -> Q v | DFFQX1TR  | 0.404 |   0.407 |   -0.123 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.151 |   0.558 |    0.028 | 
     | 0/U209                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.062 |   0.620 |    0.091 | 
     | 0/U211                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.620 |    0.091 | 
     | 0/clk_r_REG290_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 689: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG476_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG476_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG485_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.603
  Slack Time                    0.531
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^        |           |       |   0.002 |   -0.529 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.247 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.161 |   0.445 |   -0.085 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.158 |   0.603 |    0.073 | 
     | 0/U217                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.603 |    0.073 | 
     | 0/clk_r_REG476_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 690: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG306_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG306_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG310_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.619
  Slack Time                    0.531
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^        |           |       |   0.002 |   -0.528 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG31 | CK ^ -> Q v | DFFQX1TR  | 0.388 |   0.390 |   -0.140 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.153 |   0.543 |    0.012 | 
     | 0/U203                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.076 |   0.619 |    0.088 | 
     | 0/U205                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.619 |    0.088 | 
     | 0/clk_r_REG306_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 691: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG137_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG137_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG159_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.628
  Slack Time                    0.532
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.518 | 
     | _r_REG159_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.275 |   0.289 |   -0.243 | 
     | _r_REG159_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U68 | B1 ^ -> Y v | AOI32X1TR | 0.117 |   0.406 |   -0.126 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.155 |   0.561 |    0.029 | 
     | 0/U199                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.067 |   0.628 |    0.095 | 
     | 0/U200                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.628 |    0.095 | 
     | 0/clk_r_REG137_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 692: MET Hold Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4/D                         
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG440_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.639
  Slack Time                    0.533
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |            |       |   0.005 |   -0.528 | 
     | 0/clk_r_REG440_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR   | 0.289 |   0.294 |   -0.239 | 
     | 0/clk_r_REG440_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NAND2BX1TR | 0.064 |   0.358 |   -0.175 | 
     | 0/U140                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | XOR2X1TR   | 0.036 |   0.394 |   -0.139 | 
     | 0/U142                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR   | 0.090 |   0.484 |   -0.048 | 
     | 0/U55                                              |             |            |       |         |          | 
     | adder0/U57                                         | CI ^ -> S ^ | ADDFX2TR   | 0.121 |   0.605 |    0.072 | 
     | adder0/U13                                         | B ^ -> Y v  | NOR2X1TR   | 0.034 |   0.639 |    0.106 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4          | D v         | DFFQX4TR   | 0.000 |   0.639 |    0.106 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 693: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG643_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG643_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG653_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.608
  Slack Time                    0.535
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^        |           |       |   0.004 |   -0.532 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^ -> Q ^ | DFFQX1TR  | 0.295 |   0.298 |   -0.237 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.154 |   0.452 |   -0.083 | 
     | 0/U90                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.157 |   0.608 |    0.073 | 
     | 0/U215                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.608 |    0.073 | 
     | 0/clk_r_REG643_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 694: MET Hold Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG89_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG89_S4/D                         
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG440_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.640
  Slack Time                    0.536
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |            |       |   0.005 |   -0.530 | 
     | 0/clk_r_REG440_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR   | 0.289 |   0.294 |   -0.241 | 
     | 0/clk_r_REG440_S3                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NAND2BX1TR | 0.064 |   0.358 |   -0.177 | 
     | 0/U140                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y v  | XOR2X1TR   | 0.036 |   0.394 |   -0.141 | 
     | 0/U142                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NOR2X1TR   | 0.090 |   0.484 |   -0.051 | 
     | 0/U55                                              |             |            |       |         |          | 
     | adder0/U57                                         | CI ^ -> S ^ | ADDFX2TR   | 0.121 |   0.605 |    0.069 | 
     | adder0/U29                                         | B ^ -> Y v  | NAND2X1TR  | 0.035 |   0.640 |    0.105 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG89_S4          | D v         | DFFQX1TR   | 0.000 |   0.640 |    0.105 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 695: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG294_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG294_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG299_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.613
  Slack Time                    0.536
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | CK ^        |           |       |   0.002 |   -0.533 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.252 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.179 |   0.463 |   -0.073 | 
     | 0/U85                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.150 |   0.613 |    0.077 | 
     | 0/U183                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.613 |    0.077 | 
     | 0/clk_r_REG294_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 696: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG295_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG295_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG300_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.643
  Slack Time                    0.540
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^        |           |       |   0.002 |   -0.537 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG30 | CK ^ -> Q v | DFFQX1TR  | 0.404 |   0.407 |   -0.133 | 
     | 0_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.162 |   0.569 |    0.029 | 
     | 0/U179                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B1 ^ -> Y v | OAI22X1TR | 0.074 |   0.643 |    0.103 | 
     | 0/U180                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.643 |    0.103 | 
     | 0/clk_r_REG295_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 697: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG292_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG292_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG299_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.615
  Slack Time                    0.542
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | CK ^        |           |       |   0.002 |   -0.540 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.258 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.179 |   0.463 |   -0.079 | 
     | 0/U85                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.152 |   0.615 |    0.073 | 
     | 0/U187                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.615 |    0.073 | 
     | 0/clk_r_REG292_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 698: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG293_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG293_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG299_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.615
  Slack Time                    0.543
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | CK ^        |           |       |   0.002 |   -0.541 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.259 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.179 |   0.463 |   -0.080 | 
     | 0/U85                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.153 |   0.615 |    0.073 | 
     | 0/U186                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.615 |    0.073 | 
     | 0/clk_r_REG293_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 699: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG131_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG131_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG132_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.626
  Slack Time                    0.544
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^        |           |       |   0.001 |   -0.543 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG13 | CK ^ -> Q ^ | DFFQX1TR  | 0.350 |   0.352 |   -0.192 | 
     | 2_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.178 |   0.530 |   -0.014 | 
     | 0/U77                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A v -> Y ^  | INVX1TR   | 0.096 |   0.626 |    0.082 | 
     | 0/U15                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.626 |    0.082 | 
     | 0/clk_r_REG131_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 700: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG289_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG289_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG299_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.615
  Slack Time                    0.545
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | CK ^        |           |       |   0.002 |   -0.542 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG29 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.260 | 
     | 9_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.179 |   0.463 |   -0.082 | 
     | 0/U85                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.152 |   0.615 |    0.071 | 
     | 0/U216                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.615 |    0.071 | 
     | 0/clk_r_REG289_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 701: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG647_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG647_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG653_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.616
  Slack Time                    0.545
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^        |           |       |   0.004 |   -0.542 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^ -> Q ^ | DFFQX1TR  | 0.295 |   0.298 |   -0.247 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.154 |   0.452 |   -0.094 | 
     | 0/U90                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.164 |   0.616 |    0.071 | 
     | 0/U180                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.616 |    0.071 | 
     | 0/clk_r_REG647_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 702: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG478_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG478_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG485_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.069
  Arrival Time                  0.617
  Slack Time                    0.547
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^        |           |       |   0.002 |   -0.545 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.263 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.161 |   0.445 |   -0.102 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.171 |   0.617 |    0.069 | 
     | 0/U184                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.617 |    0.069 | 
     | 0/clk_r_REG478_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 703: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG121_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG121_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG164_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.640
  Slack Time                    0.548
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.534 | 
     | _r_REG164_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.288 |   -0.260 | 
     | _r_REG164_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U69 | B1 ^ -> Y v | AOI32X1TR | 0.119 |   0.407 |   -0.141 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.169 |   0.577 |    0.029 | 
     | 0/U202                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.064 |   0.640 |    0.092 | 
     | 0/U208                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.640 |    0.092 | 
     | 0/clk_r_REG121_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 704: MET Hold Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4/D                         
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG259_S1/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.655
  Slack Time                    0.549
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |            |       |   0.006 |   -0.543 | 
     | 0/clk_r_REG259_S1                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR   | 0.305 |   0.312 |   -0.238 | 
     | 0/clk_r_REG259_S1                                  |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^  | OR2X4TR    | 0.091 |   0.403 |   -0.146 | 
     | 0/U139                                             |             |            |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A ^ -> Y v  | CLKINVX6TR | 0.037 |   0.440 |   -0.110 | 
     | 0/U140                                             |             |            |       |         |          | 
     | adder0/U55                                         | B v -> S ^  | CMPR22X4TR | 0.043 |   0.483 |   -0.067 | 
     | adder0/U9                                          | B ^ -> Y v  | NAND2X1TR  | 0.052 |   0.534 |   -0.015 | 
     | adder0/U37                                         | B0 v -> Y ^ | OAI21X2TR  | 0.073 |   0.608 |    0.058 | 
     | adder0/U3                                          | A1 ^ -> Y v | AOI21X1TR  | 0.047 |   0.655 |    0.106 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4          | D v         | DFFQX4TR   | 0.000 |   0.655 |    0.106 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 705: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG649_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG649_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG670_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.643
  Slack Time                    0.554
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.004 |   -0.551 | 
     | _r_REG670_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.263 |   0.267 |   -0.287 | 
     | _r_REG670_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U46 | B1 ^ -> Y v | AOI32X4TR | 0.157 |   0.424 |   -0.130 | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.135 |   0.559 |    0.004 | 
     | 0/U94                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B1 ^ -> Y v | OAI22X1TR | 0.085 |   0.643 |    0.089 | 
     | 0/U182                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.643 |    0.089 | 
     | 0/clk_r_REG649_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 706: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG141_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG141_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.651
  Slack Time                    0.555
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^        |           |       |   0.002 |   -0.553 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^ -> Q v | DFFQX1TR  | 0.416 |   0.418 |   -0.137 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.172 |   0.590 |    0.035 | 
     | 0/U69                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.061 |   0.651 |    0.097 | 
     | 0/U50                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.651 |    0.097 | 
     | 0/clk_r_REG141_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 707: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG128_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG128_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG160_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.649
  Slack Time                    0.557
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.543 | 
     | _r_REG160_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.287 |   -0.270 | 
     | _r_REG160_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U67 | B1 ^ -> Y v | AOI32X1TR | 0.109 |   0.396 |   -0.160 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.176 |   0.572 |    0.015 | 
     | 0/U174                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.077 |   0.649 |    0.092 | 
     | 0/U175                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.649 |    0.092 | 
     | 0/clk_r_REG128_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 708: MET Hold Check with Pin buff_mult_arr0/genblk1_0__buffer_mult0/MULT_
single0/clk_r_REG651_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG651_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG653_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.652
  Slack Time                    0.559
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^        |           |       |   0.004 |   -0.555 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG65 | CK ^ -> Q ^ | DFFQX1TR  | 0.295 |   0.298 |   -0.260 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.154 |   0.452 |   -0.107 | 
     | 0/U90                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A0 v -> Y v | AO21X1TR  | 0.200 |   0.652 |    0.093 | 
     | 0/U19                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.652 |    0.093 | 
     | 0/clk_r_REG651_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 709: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG482_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG482_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG485_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.067
  Arrival Time                  0.629
  Slack Time                    0.562
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^        |           |       |   0.002 |   -0.560 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.278 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.161 |   0.445 |   -0.117 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.183 |   0.629 |    0.067 | 
     | 0/U177                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.629 |    0.067 | 
     | 0/clk_r_REG482_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 710: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG138_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG138_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG160_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.658
  Slack Time                    0.563
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.550 | 
     | _r_REG160_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.287 |   -0.277 | 
     | _r_REG160_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U67 | B1 ^ -> Y v | AOI32X1TR | 0.109 |   0.396 |   -0.167 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.192 |   0.588 |    0.024 | 
     | 0/U197                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y v | OAI22X1TR | 0.070 |   0.658 |    0.094 | 
     | 0/U198                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.658 |    0.094 | 
     | 0/clk_r_REG138_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 711: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG480_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG480_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG485_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.066
  Arrival Time                  0.631
  Slack Time                    0.565
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^        |           |       |   0.002 |   -0.563 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.281 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.161 |   0.445 |   -0.119 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.185 |   0.631 |    0.066 | 
     | 0/U179                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.631 |    0.066 | 
     | 0/clk_r_REG480_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 712: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG481_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG481_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.651
  Slack Time                    0.566
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.007 |   -0.559 | 
     | _r_REG500_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.255 |   0.262 |   -0.304 | 
     | _r_REG500_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U57 | B ^ -> Y v  | NAND2X1TR | 0.131 |   0.392 |   -0.173 | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.178 |   0.570 |    0.005 | 
     | 0/U176                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI22X1TR | 0.081 |   0.651 |    0.085 | 
     | 0/U185                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.651 |    0.085 | 
     | 0/clk_r_REG481_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 713: MET Hold Check with Pin buff_mult_arr0/genblk1_1__buffer_mult0/MULT_
single0/clk_r_REG483_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG483_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG485_S1/Q            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.657
  Slack Time                    0.567
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^        |           |       |   0.002 |   -0.565 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/clk_r_REG48 | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.284 |   -0.283 | 
     | 5_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 ^ -> Y v | OAI21X1TR | 0.161 |   0.445 |   -0.121 | 
     | 0/U96                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A0 v -> Y v | AO21X1TR  | 0.212 |   0.657 |    0.091 | 
     | 0/U35                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.657 |    0.091 | 
     | 0/clk_r_REG483_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 714: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG296_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG296_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG369_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.657
  Slack Time                    0.567
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.554 | 
     | _r_REG369_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.253 |   0.265 |   -0.301 | 
     | _r_REG369_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U10 | A2 ^ -> Y v | AOI32X1TR | 0.130 |   0.396 |   -0.171 | 
     | 4                                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.150 |   0.545 |   -0.021 | 
     | 0/U87                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | B0 ^ -> Y ^ | AO21X1TR  | 0.111 |   0.657 |    0.090 | 
     | 0/U1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.657 |    0.090 | 
     | 0/clk_r_REG296_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 715: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG127_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG127_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG160_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.658
  Slack Time                    0.567
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.553 | 
     | _r_REG160_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.287 |   -0.281 | 
     | _r_REG160_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U67 | B1 ^ -> Y v | AOI32X1TR | 0.109 |   0.396 |   -0.171 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.176 |   0.572 |    0.005 | 
     | 0/U174                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 ^ -> Y v | OAI22X1TR | 0.086 |   0.658 |    0.090 | 
     | 0/U177                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.658 |    0.090 | 
     | 0/clk_r_REG127_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 716: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG135_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG135_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG164_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.662
  Slack Time                    0.570
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.556 | 
     | _r_REG164_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.288 |   -0.282 | 
     | _r_REG164_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U69 | B1 ^ -> Y v | AOI32X1TR | 0.119 |   0.407 |   -0.163 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.184 |   0.591 |    0.022 | 
     | 0/U195                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.071 |   0.662 |    0.092 | 
     | 0/U206                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.662 |    0.093 | 
     | 0/clk_r_REG135_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 717: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG129_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG129_S2/
D (^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG203_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.657
  Slack Time                    0.570
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.556 | 
     | _r_REG203_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.255 |   0.269 |   -0.301 | 
     | _r_REG203_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U66 | A0 ^ -> Y v | AOI32X1TR | 0.121 |   0.390 |   -0.180 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | OAI22X1TR | 0.147 |   0.537 |   -0.033 | 
     | 0/U81                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 ^ -> Y ^ | AO21X1TR  | 0.119 |   0.657 |    0.087 | 
     | 0/U25                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D ^         | DFFQX1TR  | 0.000 |   0.657 |    0.087 | 
     | 0/clk_r_REG129_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 718: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG140_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG140_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/Q            
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.668
  Slack Time                    0.574
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^        |           |       |   0.002 |   -0.572 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG14 | CK ^ -> Q v | DFFQX1TR  | 0.416 |   0.418 |   -0.156 | 
     | 3_S1                                               |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A0 v -> Y ^ | AOI22X1TR | 0.179 |   0.597 |    0.023 | 
     | 0/U183                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.071 |   0.668 |    0.094 | 
     | 0/U184                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.668 |    0.094 | 
     | 0/clk_r_REG140_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 719: MET Hold Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4/D                         
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG764_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.681
  Slack Time                    0.576
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |           |       |   0.003 |   -0.573 | 
     | 0/clk_r_REG764_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.297 |   0.301 |   -0.275 | 
     | 0/clk_r_REG764_S2                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y ^  | OR2X2TR   | 0.155 |   0.456 |   -0.120 | 
     | 0/U16                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X2TR  | 0.062 |   0.518 |   -0.058 | 
     | 0/U41                                              |             |           |       |         |          | 
     | adder0/U14                                         | B v -> Y ^  | XOR2X1TR  | 0.124 |   0.642 |    0.066 | 
     | adder0/U64                                         | B ^ -> Y v  | NAND2X1TR | 0.039 |   0.681 |    0.105 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG93_S4          | D v         | DFFQX1TR  | 0.000 |   0.681 |    0.105 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 720: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG125_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG125_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG235_S2/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.672
  Slack Time                    0.577
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.014 |   -0.564 | 
     | _r_REG235_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.252 |   0.265 |   -0.312 | 
     | _r_REG235_S2                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U71 | A2 ^ -> Y v | AOI32X1TR | 0.153 |   0.418 |   -0.159 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.186 |   0.604 |    0.027 | 
     | 0/U176                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B1 ^ -> Y v | OAI22X1TR | 0.068 |   0.672 |    0.095 | 
     | 0/U181                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.672 |    0.095 | 
     | 0/clk_r_REG125_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 721: MET Hold Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG96_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG96_S4/D                         
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG103_S3/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.102
  Arrival Time                  0.689
  Slack Time                    0.586
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^         |             |       |   0.006 |   -0.580 | 
     | 0/clk_r_REG103_S3                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^  | DFFQX1TR    | 0.282 |   0.289 |   -0.298 | 
     | 0/clk_r_REG103_S3                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v   | NAND2X1TR   | 0.042 |   0.331 |   -0.255 | 
     | 0/U141                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^   | XNOR2X1TR   | 0.087 |   0.418 |   -0.169 | 
     | 0/U23                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^   | AND2X2TR    | 0.111 |   0.529 |   -0.057 | 
     | 0/U22                                              |              |             |       |         |          | 
     | adder0/U17                                         | A1N ^ -> Y ^ | OAI2BB1X1TR | 0.119 |   0.648 |    0.062 | 
     | adder0/U16                                         | B ^ -> Y v   | NOR2X1TR    | 0.040 |   0.689 |    0.102 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG96_S4          | D v          | DFFQX1TR    | 0.000 |   0.689 |    0.102 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 722: MET Hold Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG95_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG95_S4/D                         
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG103_S3/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.102
  Arrival Time                  0.690
  Slack Time                    0.587
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                    |              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^         |             |       |   0.006 |   -0.581 | 
     | 0/clk_r_REG103_S3                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^  | DFFQX1TR    | 0.282 |   0.289 |   -0.299 | 
     | 0/clk_r_REG103_S3                                  |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v   | NAND2X1TR   | 0.042 |   0.331 |   -0.257 | 
     | 0/U141                                             |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^   | XNOR2X1TR   | 0.087 |   0.418 |   -0.170 | 
     | 0/U23                                              |              |             |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^   | AND2X2TR    | 0.111 |   0.529 |   -0.058 | 
     | 0/U22                                              |              |             |       |         |          | 
     | adder0/U17                                         | A1N ^ -> Y ^ | OAI2BB1X1TR | 0.119 |   0.648 |    0.061 | 
     | adder0/U73                                         | B ^ -> Y v   | NAND2X1TR   | 0.042 |   0.690 |    0.102 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG95_S4          | D v          | DFFQX1TR    | 0.000 |   0.690 |    0.102 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 723: MET Hold Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG90_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG90_S4/D                         
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG103_S3/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.699
  Slack Time                    0.594
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.006 |   -0.588 | 
     | 0/clk_r_REG103_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.289 |   -0.305 | 
     | 0/clk_r_REG103_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2X1TR | 0.042 |   0.331 |   -0.263 | 
     | 0/U141                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | XNOR2X1TR | 0.087 |   0.418 |   -0.176 | 
     | 0/U23                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^  | AND2X2TR  | 0.111 |   0.529 |   -0.065 | 
     | 0/U22                                              |             |           |       |         |          | 
     | adder0/U34                                         | B ^ -> Y v  | XOR2X2TR  | 0.059 |   0.589 |   -0.005 | 
     | adder0/U33                                         | A v -> Y ^  | XOR2X2TR  | 0.074 |   0.663 |    0.069 | 
     | adder0/U72                                         | A ^ -> Y v  | NAND2X1TR | 0.036 |   0.699 |    0.105 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG90_S4          | D v         | DFFQX1TR  | 0.000 |   0.699 |    0.105 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 724: MET Hold Check with Pin buff_mult_arr0/genblk1_2__buffer_mult0/MULT_
single0/clk_r_REG126_S2/CK 
Endpoint:   buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG126_S2/
D (v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG163_S1/Q    
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.700
  Slack Time                    0.608
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^        |           |       |   0.013 |   -0.594 | 
     | _r_REG163_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk | CK ^ -> Q ^ | DFFQX1TR  | 0.289 |   0.302 |   -0.306 | 
     | _r_REG163_S1                                       |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U38 | B ^ -> Y v  | NAND2X1TR | 0.134 |   0.435 |   -0.172 | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B0 v -> Y ^ | AOI22X1TR | 0.189 |   0.624 |    0.017 | 
     | 0/U178                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | A1 ^ -> Y v | OAI22X1TR | 0.075 |   0.700 |    0.092 | 
     | 0/U180                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | D v         | DFFQX1TR  | 0.000 |   0.700 |    0.092 | 
     | 0/clk_r_REG126_S2                                  |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 725: MET Hold Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D                         
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG764_S2/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.724
  Slack Time                    0.619
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^        |          |       |   0.003 |   -0.615 | 
     | 0/clk_r_REG764_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR | 0.297 |   0.301 |   -0.318 | 
     | 0/clk_r_REG764_S2                                  |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | A ^ -> Y ^  | OR2X2TR  | 0.155 |   0.456 |   -0.163 | 
     | 0/U16                                              |             |          |       |         |          | 
     | buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single | B ^ -> Y v  | NOR2X2TR | 0.062 |   0.518 |   -0.101 | 
     | 0/U41                                              |             |          |       |         |          | 
     | adder0/U14                                         | B v -> Y v  | XOR2X1TR | 0.111 |   0.629 |    0.010 | 
     | adder0/U15                                         | B v -> Y v  | OR2X4TR  | 0.095 |   0.724 |    0.105 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4          | D v         | DFFQX1TR | 0.000 |   0.724 |    0.105 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 726: MET Hold Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D                         
(^) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG103_S3/
Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.008
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.734
  Slack Time                    0.647
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^        |           |       |   0.006 |   -0.640 | 
     | 0/clk_r_REG103_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | CK ^ -> Q ^ | DFFQX1TR  | 0.282 |   0.289 |   -0.358 | 
     | 0/clk_r_REG103_S3                                  |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2X1TR | 0.042 |   0.331 |   -0.316 | 
     | 0/U141                                             |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B v -> Y ^  | XNOR2X1TR | 0.087 |   0.418 |   -0.229 | 
     | 0/U23                                              |             |           |       |         |          | 
     | buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single | B ^ -> Y ^  | AND2X2TR  | 0.111 |   0.529 |   -0.117 | 
     | 0/U22                                              |             |           |       |         |          | 
     | adder0/U34                                         | B ^ -> Y v  | XOR2X2TR  | 0.059 |   0.589 |   -0.058 | 
     | adder0/U33                                         | A v -> Y ^  | XOR2X2TR  | 0.074 |   0.663 |    0.016 | 
     | adder0/U10                                         | A ^ -> Y ^  | OR2X2TR   | 0.072 |   0.734 |    0.088 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4          | D ^         | DFFQX1TR  | 0.000 |   0.734 |    0.088 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 727: MET Hold Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/MULT_
single0/clk_r_REG426_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG426_S1/
D (v) checked with  leading edge of 'clk'
Beginpoint: reset                                                               
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.055
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.046
  Arrival Time                  0.716
  Slack Time                    0.671
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                    | reset v    |            |       |   0.129 |   -0.541 | 
     | PLACEDFE_OFC50_reset                               | A v -> Y v | BUFX16TR   | 0.079 |   0.209 |   -0.462 | 
     | buff_mult_arr0/PLACEDFE_OFC51_reset                | A v -> Y v | CLKBUFX2TR | 0.224 |   0.432 |   -0.238 | 
     | buff_mult_arr0/PLACEDFE_OFC55_reset                | A v -> Y v | CLKBUFX2TR | 0.284 |   0.716 |    0.045 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single | D v        | DFFQX1TR   | 0.000 |   0.716 |    0.046 | 
     | 0/clk_r_REG426_S1                                  |            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 

