// Seed: 1544262795
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wor id_6,
    input wire id_7,
    output uwire id_8,
    input supply1 id_9,
    output tri id_10,
    input wire id_11,
    input supply0 id_12,
    input uwire id_13,
    input wor id_14#(
        .id_17(1),
        .id_18(1 - -1),
        .id_19(1)
    ),
    output logic id_15
);
  logic id_20;
  final id_15 <= 1;
  assign id_20 = (1);
  or primCall (id_15, id_12, id_5, id_3);
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
  wire id_21;
endmodule
