Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a7ac812a622d4530a0621f9dce70deb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fulladder_8bit_tb_behav xil_defaultlib.fulladder_8bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture and2_arch of entity xil_defaultlib.and2 [and2_default]
Compiling architecture fulladder_arch of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture real_fulladder_arc of entity xil_defaultlib.real_fulladder [real_fulladder_default]
Compiling architecture fulladder_8bit_arch of entity xil_defaultlib.fulladder_8bit [fulladder_8bit_default]
Compiling architecture fulladder_8bit_tb_arch of entity xil_defaultlib.fulladder_8bit_tb
Built simulation snapshot fulladder_8bit_tb_behav
