OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/amit/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/seq_detector/runs/RUN_2025.05.06_16.09.42/tmp/routing/22-global.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Propagating all clocks
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _15_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.24 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.08    0.32    0.56 ^ _15_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[0] (net)
                  0.08    0.00    0.56 ^ _08_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.02    0.03    0.59 v _08_/Y (sky130_fd_sc_hd__inv_2)
                                         _03_ (net)
                  0.02    0.00    0.59 v _10_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.08    0.68 ^ _10_/Y (sky130_fd_sc_hd__o21ai_1)
                                         next_state[1] (net)
                  0.06    0.00    0.68 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.18 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net6 (net)
                  0.05    0.00    1.18 ^ _16_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.11    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.27 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    0.52   clock uncertainty
                         -0.01    0.50   clock reconvergence pessimism
                         -0.04    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  0.72   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _15_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.06    0.09    2.10 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.06    0.00    2.10 v _13_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.05    2.14 ^ _13_/Y (sky130_fd_sc_hd__inv_2)
                                         _00_ (net)
                  0.03    0.00    2.14 ^ _15_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.14   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.11    0.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.27 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    0.52   clock uncertainty
                          0.00    0.52   clock reconvergence pessimism
                          0.31    0.83   library removal time
                                  0.83   data required time
-----------------------------------------------------------------------------
                                  0.83   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  1.32   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _16_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.06    0.09    2.10 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.06    0.00    2.10 v _14_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.05    2.14 ^ _14_/Y (sky130_fd_sc_hd__inv_2)
                                         _01_ (net)
                  0.03    0.00    2.14 ^ _16_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.14   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.11    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.27 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    0.52   clock uncertainty
                          0.00    0.52   clock reconvergence pessimism
                          0.31    0.83   library removal time
                                  0.83   data required time
-----------------------------------------------------------------------------
                                  0.83   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  1.32   slack (MET)


Startpoint: din (input port clocked by clk)
Endpoint: _15_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v din (in)
                                         din (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.05    0.09    2.09 v input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.05    0.00    2.09 v _06_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.18 v _06_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _02_ (net)
                  0.02    0.00    2.18 v _07_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    2.25 v _07_/X (sky130_fd_sc_hd__clkbuf_1)
                                         next_state[0] (net)
                  0.02    0.00    2.25 v _15_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.11    0.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.27 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    0.52   clock uncertainty
                          0.00    0.52   clock reconvergence pessimism
                         -0.04    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                  1.77   slack (MET)


Startpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dout (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.24 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.00    0.05    0.30    0.54 ^ _16_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[1] (net)
                  0.05    0.00    0.54 ^ _11_/B (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.13    0.67 ^ _11_/X (sky130_fd_sc_hd__and3b_1)
                                         _05_ (net)
                  0.05    0.00    0.67 ^ _12_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.74 ^ _12_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.03    0.00    0.74 ^ output3/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    0.92 ^ output3/X (sky130_fd_sc_hd__buf_2)
                                         dout (net)
                  0.17    0.00    0.92 ^ dout (out)
                                  0.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  2.67   slack (MET)



worst slack corner Typical: 0.7192
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: din (input port clocked by clk)
Endpoint: dout (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v din (in)
                                         din (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.05    0.10    2.10 v input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.05    0.00    2.10 v _11_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.21    2.31 ^ _11_/X (sky130_fd_sc_hd__and3b_1)
                                         _05_ (net)
                  0.05    0.00    2.31 ^ _12_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    2.39 ^ _12_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.03    0.00    2.39 ^ output3/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.20    2.59 ^ output3/X (sky130_fd_sc_hd__buf_2)
                                         dout (net)
                  0.17    0.00    2.59 ^ dout (out)
                                  2.59   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.59   data arrival time
-----------------------------------------------------------------------------
                                  5.16   slack (MET)


Startpoint: din (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v din (in)
                                         din (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.05    0.10    2.10 v input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.05    0.00    2.10 v _09_/C (sky130_fd_sc_hd__nand3b_1)
     1    0.00    0.05    0.08    2.18 ^ _09_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _04_ (net)
                  0.05    0.00    2.18 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.56    2.74 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net5 (net)
                  0.05    0.00    2.74 ^ _10_/B1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.04    0.05    2.79 v _10_/Y (sky130_fd_sc_hd__o21ai_1)
                                         next_state[1] (net)
                  0.04    0.00    2.79 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.56    3.35 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net6 (net)
                  0.05    0.00    3.35 v _16_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.35   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10   10.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.24 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25    9.99   clock uncertainty
                          0.00    9.99   clock reconvergence pessimism
                         -0.12    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                  6.51   slack (MET)


Startpoint: din (input port clocked by clk)
Endpoint: _15_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v din (in)
                                         din (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.05    0.10    2.10 v input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.05    0.00    2.10 v _06_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    2.20 v _06_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _02_ (net)
                  0.02    0.00    2.20 v _07_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.27 v _07_/X (sky130_fd_sc_hd__clkbuf_1)
                                         next_state[0] (net)
                  0.02    0.00    2.27 v _15_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.27   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10   10.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.24 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25    9.99   clock uncertainty
                          0.00    9.99   clock reconvergence pessimism
                         -0.11    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.27   data arrival time
-----------------------------------------------------------------------------
                                  7.61   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _15_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.06    0.10    2.11 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.06    0.00    2.11 v _13_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.05    2.16 ^ _13_/Y (sky130_fd_sc_hd__inv_2)
                                         _00_ (net)
                  0.03    0.00    2.16 ^ _15_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10   10.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.24 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25    9.99   clock uncertainty
                          0.00    9.99   clock reconvergence pessimism
                          0.23   10.22   library recovery time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  8.06   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _16_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.06    0.10    2.11 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.06    0.00    2.11 v _14_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.05    2.16 ^ _14_/Y (sky130_fd_sc_hd__inv_2)
                                         _01_ (net)
                  0.03    0.00    2.16 ^ _16_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10   10.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.24 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25    9.99   clock uncertainty
                          0.00    9.99   clock reconvergence pessimism
                          0.23   10.22   library recovery time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  8.06   slack (MET)



worst slack corner Typical: 5.1615
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: reset (input port clocked by clk)
Endpoint: _15_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.06    0.10    2.11 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.06    0.00    2.11 v _13_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.05    2.16 ^ _13_/Y (sky130_fd_sc_hd__inv_2)
                                         _00_ (net)
                  0.03    0.00    2.16 ^ _15_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10   10.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.24 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25    9.99   clock uncertainty
                          0.00    9.99   clock reconvergence pessimism
                          0.23   10.22   library recovery time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  8.06   slack (MET)


Startpoint: din (input port clocked by clk)
Endpoint: dout (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v din (in)
                                         din (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.05    0.10    2.10 v input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.05    0.00    2.10 v _11_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.21    2.31 ^ _11_/X (sky130_fd_sc_hd__and3b_1)
                                         _05_ (net)
                  0.05    0.00    2.31 ^ _12_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.08    2.39 ^ _12_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.03    0.00    2.39 ^ output3/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.20    2.59 ^ output3/X (sky130_fd_sc_hd__buf_2)
                                         dout (net)
                  0.17    0.00    2.59 ^ dout (out)
                                  2.59   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.59   data arrival time
-----------------------------------------------------------------------------
                                  5.16   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 23 unannotated drivers.
 clk
 din
 reset
 _06_/X
 _07_/X
 _08_/Y
 _09_/Y
 _10_/Y
 _11_/X
 _12_/X
 _13_/Y
 _14_/Y
 _15_/Q
 _16_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X
 clkbuf_1_1__f_clk/X
 hold1/X
 hold2/X
 hold3/X
 input1/X
 input2/X
 output3/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.67e-06   2.00e-07   2.43e-11   8.87e-06  12.9%
Combinational          1.76e-06   1.10e-06   4.64e-11   2.87e-06   4.2%
Clock                  5.05e-05   6.33e-06   2.18e-10   5.68e-05  82.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.09e-05   7.63e-06   2.89e-10   6.85e-05 100.0%
                          88.9%      11.1%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
   0.27 source latency _15_/CLK ^
  -0.24 target latency _16_/CLK ^
   0.25 clock uncertainty
  -0.01 CRPR
--------------
   0.26 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 5.16

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.72
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 324 u^2 5% utilization.
area_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
