begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 1992, 1993  *	The Regents of the University of California.  All rights reserved.  *  * This software was developed by the Computer Systems Engineering group  * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and  * contributed to Berkeley.  *  * All advertising materials mentioning features or use of this software  * must display the following acknowledgement:  *	This product includes software developed by the University of  *	California, Lawrence Berkeley Laboratory.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. All advertising materials mentioning features or use of this software  *    must display the following acknowledgement:  *	This product includes software developed by the University of  *	California, Berkeley and its contributors.  * 4. Neither the name of the University nor the names of its contributors  *    may be used to endorse or promote products derived from this software  *    without specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  *	@(#)fpu_subr.c	8.1 (Berkeley) 6/11/93  *	$NetBSD: fpu_subr.c,v 1.3 1996/03/14 19:42:01 christos Exp $  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/*  * FPU subroutines.  */
end_comment

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<machine/frame.h>
end_include

begin_include
include|#
directive|include
file|<machine/fp.h>
end_include

begin_include
include|#
directive|include
file|<machine/fsr.h>
end_include

begin_include
include|#
directive|include
file|<machine/instr.h>
end_include

begin_include
include|#
directive|include
file|"fpu_arith.h"
end_include

begin_include
include|#
directive|include
file|"fpu_emu.h"
end_include

begin_include
include|#
directive|include
file|"fpu_extern.h"
end_include

begin_comment
comment|/*  * Shift the given number right rsh bits.  Any bits that `fall off' will get  * shoved into the sticky field; we return the resulting sticky.  Note that  * shifting NaNs is legal (this will never shift all bits out); a NaN's  * sticky field is ignored anyway.  */
end_comment

begin_function
name|int
name|__fpu_shr
parameter_list|(
name|struct
name|fpn
modifier|*
name|fp
parameter_list|,
name|int
name|rsh
parameter_list|)
block|{
name|u_int
name|m0
decl_stmt|,
name|m1
decl_stmt|,
name|m2
decl_stmt|,
name|m3
decl_stmt|,
name|s
decl_stmt|;
name|int
name|lsh
decl_stmt|;
ifdef|#
directive|ifdef
name|DIAGNOSTIC
if|if
condition|(
name|rsh
operator|<=
literal|0
operator|||
operator|(
name|fp
operator|->
name|fp_class
operator|!=
name|FPC_NUM
operator|&&
operator|!
name|ISNAN
argument_list|(
name|fp
argument_list|)
operator|)
condition|)
name|__fpu_panic
argument_list|(
literal|"fpu_rightshift 1"
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|m0
operator|=
name|fp
operator|->
name|fp_mant
index|[
literal|0
index|]
expr_stmt|;
name|m1
operator|=
name|fp
operator|->
name|fp_mant
index|[
literal|1
index|]
expr_stmt|;
name|m2
operator|=
name|fp
operator|->
name|fp_mant
index|[
literal|2
index|]
expr_stmt|;
name|m3
operator|=
name|fp
operator|->
name|fp_mant
index|[
literal|3
index|]
expr_stmt|;
comment|/* If shifting all the bits out, take a shortcut. */
if|if
condition|(
name|rsh
operator|>=
name|FP_NMANT
condition|)
block|{
ifdef|#
directive|ifdef
name|DIAGNOSTIC
if|if
condition|(
operator|(
name|m0
operator||
name|m1
operator||
name|m2
operator||
name|m3
operator|)
operator|==
literal|0
condition|)
name|__fpu_panic
argument_list|(
literal|"fpu_rightshift 2"
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|fp
operator|->
name|fp_mant
index|[
literal|0
index|]
operator|=
literal|0
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|1
index|]
operator|=
literal|0
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|2
index|]
operator|=
literal|0
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|3
index|]
operator|=
literal|0
expr_stmt|;
ifdef|#
directive|ifdef
name|notdef
if|if
condition|(
operator|(
name|m0
operator||
name|m1
operator||
name|m2
operator||
name|m3
operator|)
operator|==
literal|0
condition|)
name|fp
operator|->
name|fp_class
operator|=
name|FPC_ZERO
expr_stmt|;
else|else
endif|#
directive|endif
name|fp
operator|->
name|fp_sticky
operator|=
literal|1
expr_stmt|;
return|return
operator|(
literal|1
operator|)
return|;
block|}
comment|/* Squish out full words. */
name|s
operator|=
name|fp
operator|->
name|fp_sticky
expr_stmt|;
if|if
condition|(
name|rsh
operator|>=
literal|32
operator|*
literal|3
condition|)
block|{
name|s
operator||=
name|m3
operator||
name|m2
operator||
name|m1
expr_stmt|;
name|m3
operator|=
name|m0
operator|,
name|m2
operator|=
literal|0
operator|,
name|m1
operator|=
literal|0
operator|,
name|m0
operator|=
literal|0
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|rsh
operator|>=
literal|32
operator|*
literal|2
condition|)
block|{
name|s
operator||=
name|m3
operator||
name|m2
expr_stmt|;
name|m3
operator|=
name|m1
operator|,
name|m2
operator|=
name|m0
operator|,
name|m1
operator|=
literal|0
operator|,
name|m0
operator|=
literal|0
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|rsh
operator|>=
literal|32
condition|)
block|{
name|s
operator||=
name|m3
expr_stmt|;
name|m3
operator|=
name|m2
operator|,
name|m2
operator|=
name|m1
operator|,
name|m1
operator|=
name|m0
operator|,
name|m0
operator|=
literal|0
expr_stmt|;
block|}
comment|/* Handle any remaining partial word. */
if|if
condition|(
operator|(
name|rsh
operator|&=
literal|31
operator|)
operator|!=
literal|0
condition|)
block|{
name|lsh
operator|=
literal|32
operator|-
name|rsh
expr_stmt|;
name|s
operator||=
name|m3
operator|<<
name|lsh
expr_stmt|;
name|m3
operator|=
operator|(
name|m3
operator|>>
name|rsh
operator|)
operator||
operator|(
name|m2
operator|<<
name|lsh
operator|)
expr_stmt|;
name|m2
operator|=
operator|(
name|m2
operator|>>
name|rsh
operator|)
operator||
operator|(
name|m1
operator|<<
name|lsh
operator|)
expr_stmt|;
name|m1
operator|=
operator|(
name|m1
operator|>>
name|rsh
operator|)
operator||
operator|(
name|m0
operator|<<
name|lsh
operator|)
expr_stmt|;
name|m0
operator|>>=
name|rsh
expr_stmt|;
block|}
name|fp
operator|->
name|fp_mant
index|[
literal|0
index|]
operator|=
name|m0
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|1
index|]
operator|=
name|m1
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|2
index|]
operator|=
name|m2
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|3
index|]
operator|=
name|m3
expr_stmt|;
name|fp
operator|->
name|fp_sticky
operator|=
name|s
expr_stmt|;
return|return
operator|(
name|s
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * Force a number to be normal, i.e., make its fraction have all zero  * bits before FP_1, then FP_1, then all 1 bits.  This is used for denorms  * and (sometimes) for intermediate results.  *  * Internally, this may use a `supernormal' -- a number whose fp_mant  * is greater than or equal to 2.0 -- so as a side effect you can hand it  * a supernormal and it will fix it (provided fp->fp_mant[3] == 0).  */
end_comment

begin_function
name|void
name|__fpu_norm
parameter_list|(
name|struct
name|fpn
modifier|*
name|fp
parameter_list|)
block|{
name|u_int
name|m0
decl_stmt|,
name|m1
decl_stmt|,
name|m2
decl_stmt|,
name|m3
decl_stmt|,
name|top
decl_stmt|,
name|sup
decl_stmt|,
name|nrm
decl_stmt|;
name|int
name|lsh
decl_stmt|,
name|rsh
decl_stmt|,
name|exp
decl_stmt|;
name|exp
operator|=
name|fp
operator|->
name|fp_exp
expr_stmt|;
name|m0
operator|=
name|fp
operator|->
name|fp_mant
index|[
literal|0
index|]
expr_stmt|;
name|m1
operator|=
name|fp
operator|->
name|fp_mant
index|[
literal|1
index|]
expr_stmt|;
name|m2
operator|=
name|fp
operator|->
name|fp_mant
index|[
literal|2
index|]
expr_stmt|;
name|m3
operator|=
name|fp
operator|->
name|fp_mant
index|[
literal|3
index|]
expr_stmt|;
comment|/* Handle severe subnormals with 32-bit moves. */
if|if
condition|(
name|m0
operator|==
literal|0
condition|)
block|{
if|if
condition|(
name|m1
condition|)
name|m0
operator|=
name|m1
operator|,
name|m1
operator|=
name|m2
operator|,
name|m2
operator|=
name|m3
operator|,
name|m3
operator|=
literal|0
operator|,
name|exp
operator|-=
literal|32
expr_stmt|;
elseif|else
if|if
condition|(
name|m2
condition|)
name|m0
operator|=
name|m2
operator|,
name|m1
operator|=
name|m3
operator|,
name|m2
operator|=
literal|0
operator|,
name|m3
operator|=
literal|0
operator|,
name|exp
operator|-=
literal|2
operator|*
literal|32
expr_stmt|;
elseif|else
if|if
condition|(
name|m3
condition|)
name|m0
operator|=
name|m3
operator|,
name|m1
operator|=
literal|0
operator|,
name|m2
operator|=
literal|0
operator|,
name|m3
operator|=
literal|0
operator|,
name|exp
operator|-=
literal|3
operator|*
literal|32
expr_stmt|;
else|else
block|{
name|fp
operator|->
name|fp_class
operator|=
name|FPC_ZERO
expr_stmt|;
return|return;
block|}
block|}
comment|/* Now fix any supernormal or remaining subnormal. */
name|nrm
operator|=
name|FP_1
expr_stmt|;
name|sup
operator|=
name|nrm
operator|<<
literal|1
expr_stmt|;
if|if
condition|(
name|m0
operator|>=
name|sup
condition|)
block|{
comment|/* 		 * We have a supernormal number.  We need to shift it right. 		 * We may assume m3==0. 		 */
for|for
control|(
name|rsh
operator|=
literal|1
operator|,
name|top
operator|=
name|m0
operator|>>
literal|1
init|;
name|top
operator|>=
name|sup
condition|;
name|rsh
operator|++
control|)
comment|/* XXX slow */
name|top
operator|>>=
literal|1
expr_stmt|;
name|exp
operator|+=
name|rsh
expr_stmt|;
name|lsh
operator|=
literal|32
operator|-
name|rsh
expr_stmt|;
name|m3
operator|=
name|m2
operator|<<
name|lsh
expr_stmt|;
name|m2
operator|=
operator|(
name|m2
operator|>>
name|rsh
operator|)
operator||
operator|(
name|m1
operator|<<
name|lsh
operator|)
expr_stmt|;
name|m1
operator|=
operator|(
name|m1
operator|>>
name|rsh
operator|)
operator||
operator|(
name|m0
operator|<<
name|lsh
operator|)
expr_stmt|;
name|m0
operator|=
name|top
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|m0
operator|<
name|nrm
condition|)
block|{
comment|/* 		 * We have a regular denorm (a subnormal number), and need 		 * to shift it left. 		 */
for|for
control|(
name|lsh
operator|=
literal|1
operator|,
name|top
operator|=
name|m0
operator|<<
literal|1
init|;
name|top
operator|<
name|nrm
condition|;
name|lsh
operator|++
control|)
comment|/* XXX slow */
name|top
operator|<<=
literal|1
expr_stmt|;
name|exp
operator|-=
name|lsh
expr_stmt|;
name|rsh
operator|=
literal|32
operator|-
name|lsh
expr_stmt|;
name|m0
operator|=
name|top
operator||
operator|(
name|m1
operator|>>
name|rsh
operator|)
expr_stmt|;
name|m1
operator|=
operator|(
name|m1
operator|<<
name|lsh
operator|)
operator||
operator|(
name|m2
operator|>>
name|rsh
operator|)
expr_stmt|;
name|m2
operator|=
operator|(
name|m2
operator|<<
name|lsh
operator|)
operator||
operator|(
name|m3
operator|>>
name|rsh
operator|)
expr_stmt|;
name|m3
operator|<<=
name|lsh
expr_stmt|;
block|}
name|fp
operator|->
name|fp_exp
operator|=
name|exp
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|0
index|]
operator|=
name|m0
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|1
index|]
operator|=
name|m1
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|2
index|]
operator|=
name|m2
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|3
index|]
operator|=
name|m3
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Concoct a `fresh' Quiet NaN per Appendix N.  * As a side effect, we set NV (invalid) for the current exceptions.  */
end_comment

begin_function
name|struct
name|fpn
modifier|*
name|__fpu_newnan
parameter_list|(
name|struct
name|fpemu
modifier|*
name|fe
parameter_list|)
block|{
name|struct
name|fpn
modifier|*
name|fp
decl_stmt|;
name|fe
operator|->
name|fe_cx
operator|=
name|FSR_NV
expr_stmt|;
name|fp
operator|=
operator|&
name|fe
operator|->
name|fe_f3
expr_stmt|;
name|fp
operator|->
name|fp_class
operator|=
name|FPC_QNAN
expr_stmt|;
name|fp
operator|->
name|fp_sign
operator|=
literal|0
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|0
index|]
operator|=
name|FP_1
operator|-
literal|1
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|1
index|]
operator|=
name|fp
operator|->
name|fp_mant
index|[
literal|2
index|]
operator|=
name|fp
operator|->
name|fp_mant
index|[
literal|3
index|]
operator|=
operator|~
literal|0
expr_stmt|;
return|return
operator|(
name|fp
operator|)
return|;
block|}
end_function

end_unit

