

================================================================
== Vitis HLS Report for 'loop_pipeline'
================================================================
* Date:           Mon Apr 10 16:14:51 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        loop_pipeline
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       94|       94|  0.940 us|  0.940 us|   95|   95|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    1603|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|     872|    1602|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     623|    -|
|Register         |        -|     -|    1568|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|    2440|    3828|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------+---------------+---------+----+-----+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  126|   208|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        0|   0|  746|  1394|    0|
    +-----------------+---------------+---------+----+-----+------+-----+
    |Total            |               |        0|   0|  872|  1602|    0|
    +-----------------+---------------+---------+----+-----+------+-----+

    * DSP: 
    +---------------------------------------+------------------------------------+---------------------+
    |                Instance               |               Module               |      Expression     |
    +---------------------------------------+------------------------------------+---------------------+
    |ama_addmuladd_9s_9s_8ns_20s_20_4_1_U1  |ama_addmuladd_9s_9s_8ns_20s_20_4_1  |  i0 + (i1 + i2) * i3|
    +---------------------------------------+------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |empty_13_fu_346_p2  |         +|   0|  0|  71|          64|           1|
    |empty_15_fu_357_p2  |         +|   0|  0|  71|          64|           2|
    |empty_17_fu_368_p2  |         +|   0|  0|  71|          64|           2|
    |empty_19_fu_379_p2  |         +|   0|  0|  71|          64|           3|
    |empty_21_fu_390_p2  |         +|   0|  0|  71|          64|           3|
    |empty_23_fu_401_p2  |         +|   0|  0|  71|          64|           3|
    |empty_25_fu_412_p2  |         +|   0|  0|  71|          64|           3|
    |empty_27_fu_423_p2  |         +|   0|  0|  71|          64|           4|
    |empty_29_fu_434_p2  |         +|   0|  0|  71|          64|           4|
    |empty_31_fu_445_p2  |         +|   0|  0|  71|          64|           4|
    |empty_33_fu_456_p2  |         +|   0|  0|  71|          64|           4|
    |empty_35_fu_467_p2  |         +|   0|  0|  71|          64|           4|
    |empty_37_fu_478_p2  |         +|   0|  0|  71|          64|           4|
    |empty_39_fu_489_p2  |         +|   0|  0|  71|          64|           4|
    |empty_41_fu_500_p2  |         +|   0|  0|  71|          64|           4|
    |empty_43_fu_511_p2  |         +|   0|  0|  71|          64|           5|
    |empty_45_fu_522_p2  |         +|   0|  0|  71|          64|           5|
    |empty_47_fu_533_p2  |         +|   0|  0|  71|          64|           5|
    |empty_49_fu_544_p2  |         +|   0|  0|  71|          64|           5|
    |tmp10_fu_676_p2     |         +|   0|  0|  13|           6|           6|
    |tmp11_fu_858_p2     |         +|   0|  0|  16|           9|           9|
    |tmp12_fu_776_p2     |         +|   0|  0|  15|           8|           8|
    |tmp13_fu_726_p2     |         +|   0|  0|  13|           6|           6|
    |tmp14_fu_766_p2     |         +|   0|  0|  14|           7|           7|
    |tmp15_fu_756_p2     |         +|   0|  0|  13|           6|           6|
    |tmp16_fu_848_p2     |         +|   0|  0|  15|           8|           8|
    |tmp17_fu_796_p2     |         +|   0|  0|  13|           6|           6|
    |tmp18_fu_838_p2     |         +|   0|  0|  14|           7|           7|
    |tmp19_fu_828_p2     |         +|   0|  0|  13|           6|           6|
    |tmp1_fu_623_p2      |         +|   0|  0|  15|           8|           8|
    |tmp4_fu_573_p2      |         +|   0|  0|  13|           6|           6|
    |tmp5_fu_613_p2      |         +|   0|  0|  14|           7|           7|
    |tmp6_fu_603_p2      |         +|   0|  0|  13|           6|           6|
    |tmp7_fu_696_p2      |         +|   0|  0|  15|           8|           8|
    |tmp8_fu_643_p2      |         +|   0|  0|  13|           6|           6|
    |tmp9_fu_686_p2      |         +|   0|  0|  14|           7|           7|
    |tmp_fu_706_p2       |         +|   0|  0|  16|           9|           9|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|1603|        1343|         196|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  481|         96|    1|         96|
    |ap_done        |    9|          2|    1|          2|
    |ap_return      |    9|          2|   20|         40|
    |gmem_ARADDR    |  106|         21|   64|       1344|
    |gmem_blk_n_AR  |    9|          2|    1|          2|
    |gmem_blk_n_R   |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  623|        125|   88|       1486|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |A_read_reg_888         |  64|   0|   64|          0|
    |acc_V                  |  20|   0|   20|          0|
    |ap_CS_fsm              |  95|   0|   95|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_return_preg         |  20|   0|   20|          0|
    |ap_rst_n_inv           |   1|   0|    1|          0|
    |ap_rst_reg_1           |   1|   0|    1|          0|
    |ap_rst_reg_2           |   1|   0|    1|          0|
    |empty_14_reg_1037      |   5|   0|    5|          0|
    |empty_16_reg_1042      |   5|   0|    5|          0|
    |empty_18_reg_1052      |   5|   0|    5|          0|
    |empty_20_reg_1057      |   5|   0|    5|          0|
    |empty_22_reg_1062      |   5|   0|    5|          0|
    |empty_24_reg_1072      |   5|   0|    5|          0|
    |empty_26_reg_1077      |   5|   0|    5|          0|
    |empty_28_reg_1087      |   5|   0|    5|          0|
    |empty_30_reg_1092      |   5|   0|    5|          0|
    |empty_32_reg_1097      |   5|   0|    5|          0|
    |empty_34_reg_1107      |   5|   0|    5|          0|
    |empty_36_reg_1112      |   5|   0|    5|          0|
    |empty_38_reg_1122      |   5|   0|    5|          0|
    |empty_40_reg_1127      |   5|   0|    5|          0|
    |empty_42_reg_1132      |   5|   0|    5|          0|
    |empty_44_reg_1142      |   5|   0|    5|          0|
    |empty_46_reg_1147      |   5|   0|    5|          0|
    |empty_48_reg_1157      |   5|   0|    5|          0|
    |empty_50_reg_1162      |   5|   0|    5|          0|
    |empty_reg_1032         |   5|   0|    5|          0|
    |gmem_addr_10_reg_972   |  64|   0|   64|          0|
    |gmem_addr_11_reg_978   |  64|   0|   64|          0|
    |gmem_addr_12_reg_984   |  64|   0|   64|          0|
    |gmem_addr_13_reg_990   |  64|   0|   64|          0|
    |gmem_addr_14_reg_996   |  64|   0|   64|          0|
    |gmem_addr_15_reg_1002  |  64|   0|   64|          0|
    |gmem_addr_16_reg_1008  |  64|   0|   64|          0|
    |gmem_addr_17_reg_1014  |  64|   0|   64|          0|
    |gmem_addr_18_reg_1020  |  64|   0|   64|          0|
    |gmem_addr_19_reg_1026  |  64|   0|   64|          0|
    |gmem_addr_1_reg_918    |  64|   0|   64|          0|
    |gmem_addr_2_reg_924    |  64|   0|   64|          0|
    |gmem_addr_3_reg_930    |  64|   0|   64|          0|
    |gmem_addr_4_reg_936    |  64|   0|   64|          0|
    |gmem_addr_5_reg_942    |  64|   0|   64|          0|
    |gmem_addr_6_reg_948    |  64|   0|   64|          0|
    |gmem_addr_7_reg_954    |  64|   0|   64|          0|
    |gmem_addr_8_reg_960    |  64|   0|   64|          0|
    |gmem_addr_9_reg_966    |  64|   0|   64|          0|
    |tmp12_reg_1137         |   8|   0|    8|          0|
    |tmp13_reg_1117         |   6|   0|    6|          0|
    |tmp17_reg_1152         |   6|   0|    6|          0|
    |tmp1_reg_1067          |   8|   0|    8|          0|
    |tmp4_reg_1047          |   6|   0|    6|          0|
    |tmp8_reg_1082          |   6|   0|    6|          0|
    |tmp_reg_1102           |   9|   0|    9|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |1568|   0| 1568|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object |    C Type    |
+-----------------------+-----+-----+---------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  loop_pipeline|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  loop_pipeline|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  loop_pipeline|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|           gmem|       pointer|
+-----------------------+-----+-----+---------------+---------------+--------------+

