Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,2153
design__instance__area,16478.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,5
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00033674275618977845
power__switching__total,0.00014476523210760206
power__leakage__total,1.9024483322027663E-8
power__total,0.000481527007650584
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2728265746099315
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2728265746099315
timing__hold__ws__corner:nom_tt_025C_1v80,0.3350556038564264
timing__setup__ws__corner:nom_tt_025C_1v80,6.537440107629464
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.335056
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,23.024685
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,14
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,5
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2854654093908661
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2854654093908661
timing__hold__ws__corner:nom_ss_100C_1v60,0.8861310824819125
timing__setup__ws__corner:nom_ss_100C_1v60,5.91487586762544
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.886131
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,6.803406
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,5
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.26646832716807967
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.26646832716807967
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11897705379885579
timing__setup__ws__corner:nom_ff_n40C_1v95,6.768165774954012
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118977
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,23.627308
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,14
design__max_fanout_violation__count,5
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.2643801918887326
clock__skew__worst_setup,0.26419009394596477
timing__hold__ws,0.11523105018552382
timing__setup__ws,5.890116117119207
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.115231
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.446900
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 188.475 199.195
design__core__bbox,5.52 10.88 182.62 187.68
design__io,48
design__die__area,37543.3
design__core__area,31311.3
design__instance__count__stdcell,2153
design__instance__area__stdcell,16478.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.526274
design__instance__utilization__stdcell,0.526274
design__instance__count__class:buffer,1
design__instance__count__class:inverter,50
design__instance__count__class:sequential_cell,129
design__instance__count__class:multi_input_combinational_cell,1314
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2166
design__instance__count__class:tap_cell,435
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,46
design__io__hpwl,3125377
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,54013
design__violations,0
design__instance__count__class:timing_repair_buffer,186
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,14
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,53
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,6
design__instance__count__class:antenna_cell,6
route__net,1714
route__net__special,2
route__drc_errors__iter:1,1276
route__wirelength__iter:1,64766
route__drc_errors__iter:2,861
route__wirelength__iter:2,63968
route__drc_errors__iter:3,837
route__wirelength__iter:3,63828
route__drc_errors__iter:4,147
route__wirelength__iter:4,63746
route__drc_errors__iter:5,10
route__wirelength__iter:5,63725
route__drc_errors__iter:6,0
route__wirelength__iter:6,63741
route__drc_errors,0
route__wirelength,63741
route__vias,15119
route__vias__singlecut,15119
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,407.04
timing__unannotated_net__count__corner:nom_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,5
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2698663313645008
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2698897570709829
timing__hold__ws__corner:min_tt_025C_1v80,0.32926384772891104
timing__setup__ws__corner:min_tt_025C_1v80,6.551888106391343
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.329264
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,23.028805
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,5
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.28112704626599233
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2811511381063081
timing__hold__ws__corner:min_ss_100C_1v60,0.8736775994401811
timing__setup__ws__corner:min_ss_100C_1v60,5.939572557462093
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.873678
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,7.134904
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,5
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2643801918887326
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.26419009394596477
timing__hold__ws__corner:min_ff_n40C_1v95,0.11523105018552382
timing__setup__ws__corner:min_ff_n40C_1v95,6.778796382760056
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.115231
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,23.630423
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,5
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2761254358874496
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2761254358874496
timing__hold__ws__corner:max_tt_025C_1v80,0.338366622076408
timing__setup__ws__corner:max_tt_025C_1v80,6.522170543806126
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.338367
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,23.021166
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,14
design__max_fanout_violation__count__corner:max_ss_100C_1v60,5
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2902448086247456
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2902448086247456
timing__hold__ws__corner:max_ss_100C_1v60,0.8997163269069552
timing__setup__ws__corner:max_ss_100C_1v60,5.890116117119207
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.899716
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,6.446900
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,5
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26903294242749604
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.26903294242749604
timing__hold__ws__corner:max_ff_n40C_1v95,0.12317308632794724
timing__setup__ws__corner:max_ff_n40C_1v95,6.756200234945403
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.123173
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,23.624920
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,17
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79982
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000179397
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000180022
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000235199
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000180022
design_powergrid__voltage__worst,0.000180022
design_powergrid__voltage__worst__net:VPWR,1.79982
design_powergrid__drop__worst,0.000180022
design_powergrid__drop__worst__net:VPWR,0.000179397
design_powergrid__voltage__worst__net:VGND,0.000180022
design_powergrid__drop__worst__net:VGND,0.000180022
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002500000000000000119804340059648239957823534496128559112548828125
ir__drop__worst,0.00017899999999999998702947257012141335508204065263271331787109375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
