// Seed: 697323551
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge id_3 or negedge 1) begin
    #1;
    assert (id_4);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_6;
  always force id_3 = id_2;
  module_0(
      id_3, id_6, id_3, id_4
  ); id_7(
      .id_0(id_6), .id_1(id_6 * id_4), .id_2(1), .id_3(id_2), .id_4(1)
  );
  wire id_8;
endmodule
