
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[3.16,263/306] parisc: Also flush data TLB in flush_icache_page_asm - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [3.16,263/306] parisc: Also flush data TLB in flush_icache_page_asm</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=131">Ben Hutchings</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Feb. 15, 2017, 10:41 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;lsq.1487198500.708438628@decadent.org.uk&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9576005/mbox/"
   >mbox</a>
|
   <a href="/patch/9576005/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9576005/">/patch/9576005/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	5ECF4600C5 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu, 16 Feb 2017 00:25:26 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 50CA6285AA
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu, 16 Feb 2017 00:25:26 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 455B0285AD; Thu, 16 Feb 2017 00:25:26 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id B440F285AA
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu, 16 Feb 2017 00:25:25 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1755143AbdBPAZX (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Wed, 15 Feb 2017 19:25:23 -0500
Received: from shadbolt.e.decadent.org.uk ([88.96.1.126]:53697 &quot;EHLO
	shadbolt.e.decadent.org.uk&quot; rhost-flags-OK-OK-OK-OK)
	by vger.kernel.org with ESMTP id S1753641AbdBOXLd (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Wed, 15 Feb 2017 18:11:33 -0500
Received: from [2a02:8011:400e:2:6f00:88c8:c921:d332] (helo=deadeye)
	by shadbolt.decadent.org.uk with esmtps
	(TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.84_2)
	(envelope-from &lt;ben@decadent.org.uk&gt;)
	id 1ce8Tu-0002Iw-VR; Wed, 15 Feb 2017 22:55:27 +0000
Received: from ben by deadeye with local (Exim 4.89)
	(envelope-from &lt;ben@decadent.org.uk&gt;)
	id 1ce8To-0003FN-G2; Wed, 15 Feb 2017 22:55:20 +0000
Content-Type: text/plain; charset=&quot;UTF-8&quot;
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
MIME-Version: 1.0
From: Ben Hutchings &lt;ben@decadent.org.uk&gt;
To: linux-kernel@vger.kernel.org, stable@vger.kernel.org
CC: akpm@linux-foundation.org, &quot;Helge Deller&quot; &lt;deller@gmx.de&gt;,
	&quot;John David Anglin&quot; &lt;dave.anglin@bell.net&gt;
Date: Wed, 15 Feb 2017 22:41:40 +0000
Message-ID: &lt;lsq.1487198500.708438628@decadent.org.uk&gt;
X-Mailer: LinuxStableQueue (scripts by bwh)
Subject: [PATCH 3.16 263/306] parisc: Also flush data TLB in
	flush_icache_page_asm
In-Reply-To: &lt;lsq.1487198498.99718322@decadent.org.uk&gt;
X-SA-Exim-Connect-IP: 2a02:8011:400e:2:6f00:88c8:c921:d332
X-SA-Exim-Mail-From: ben@decadent.org.uk
X-SA-Exim-Scanned: No (on shadbolt.decadent.org.uk);
	SAEximRunCond expanded to false
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=131">Ben Hutchings</a> - Feb. 15, 2017, 10:41 p.m.</div>
<pre class="content">
3.16.40-rc1 review patch.  If anyone has any objections, please let me know.

------------------
<span class="from">
From: John David Anglin &lt;dave.anglin@bell.net&gt;</span>

commit 5035b230e7b67ac12691ed3b5495bbb617027b68 upstream.

This is the second issue I noticed in reviewing the parisc TLB code.

The fic instruction may use either the instruction or data TLB in
flushing the instruction cache.  Thus, on machines with a split TLB, we
should also flush the data TLB after setting up the temporary alias
registers.

Although this has no functional impact, I changed the pdtlb and pitlb
instructions to consistently use the index register %r0.  These
instructions do not support integer displacements.

Tested on rp3440 and c8000.
<span class="signed-off-by">
Signed-off-by: John David Anglin  &lt;dave.anglin@bell.net&gt;</span>
<span class="signed-off-by">Signed-off-by: Helge Deller &lt;deller@gmx.de&gt;</span>
<span class="signed-off-by">Signed-off-by: Ben Hutchings &lt;ben@decadent.org.uk&gt;</span>
---
 arch/parisc/kernel/pacache.S | 37 ++++++++++++++++++++++---------------
 1 file changed, 22 insertions(+), 15 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">--- a/arch/parisc/kernel/pacache.S</span>
<span class="p_header">+++ b/arch/parisc/kernel/pacache.S</span>
<span class="p_chunk">@@ -96,7 +96,7 @@</span> <span class="p_context"> fitmanyloop:					/* Loop if LOOP &gt;= 2 */</span>
 
 fitmanymiddle:					/* Loop if LOOP &gt;= 2 */
 	addib,COND(&gt;)		-1, %r31, fitmanymiddle	/* Adjusted inner loop decr */
<span class="p_del">-	pitlbe		0(%sr1, %r28)</span>
<span class="p_add">+	pitlbe		%r0(%sr1, %r28)</span>
 	pitlbe,m	%arg1(%sr1, %r28)	/* Last pitlbe and addr adjust */
 	addib,COND(&gt;)		-1, %r29, fitmanymiddle	/* Middle loop decr */
 	copy		%arg3, %r31		/* Re-init inner loop count */
<span class="p_chunk">@@ -139,7 +139,7 @@</span> <span class="p_context"> fdtmanyloop:					/* Loop if LOOP &gt;= 2 */</span>
 
 fdtmanymiddle:					/* Loop if LOOP &gt;= 2 */
 	addib,COND(&gt;)		-1, %r31, fdtmanymiddle	/* Adjusted inner loop decr */
<span class="p_del">-	pdtlbe		0(%sr1, %r28)</span>
<span class="p_add">+	pdtlbe		%r0(%sr1, %r28)</span>
 	pdtlbe,m	%arg1(%sr1, %r28)	/* Last pdtlbe and addr adjust */
 	addib,COND(&gt;)		-1, %r29, fdtmanymiddle	/* Middle loop decr */
 	copy		%arg3, %r31		/* Re-init inner loop count */
<span class="p_chunk">@@ -620,12 +620,12 @@</span> <span class="p_context"> ENTRY(copy_user_page_asm)</span>
 	/* Purge any old translations */
 
 #ifdef CONFIG_PA20
<span class="p_del">-	pdtlb,l		0(%r28)</span>
<span class="p_del">-	pdtlb,l		0(%r29)</span>
<span class="p_add">+	pdtlb,l		%r0(%r28)</span>
<span class="p_add">+	pdtlb,l		%r0(%r29)</span>
 #else
 	tlb_lock	%r20,%r21,%r22
<span class="p_del">-	pdtlb		0(%r28)</span>
<span class="p_del">-	pdtlb		0(%r29)</span>
<span class="p_add">+	pdtlb		%r0(%r28)</span>
<span class="p_add">+	pdtlb		%r0(%r29)</span>
 	tlb_unlock	%r20,%r21,%r22
 #endif
 
<span class="p_chunk">@@ -768,10 +768,10 @@</span> <span class="p_context"> ENTRY(clear_user_page_asm)</span>
 	/* Purge any old translation */
 
 #ifdef CONFIG_PA20
<span class="p_del">-	pdtlb,l		0(%r28)</span>
<span class="p_add">+	pdtlb,l		%r0(%r28)</span>
 #else
 	tlb_lock	%r20,%r21,%r22
<span class="p_del">-	pdtlb		0(%r28)</span>
<span class="p_add">+	pdtlb		%r0(%r28)</span>
 	tlb_unlock	%r20,%r21,%r22
 #endif
 
<span class="p_chunk">@@ -852,10 +852,10 @@</span> <span class="p_context"> ENTRY(flush_dcache_page_asm)</span>
 	/* Purge any old translation */
 
 #ifdef CONFIG_PA20
<span class="p_del">-	pdtlb,l		0(%r28)</span>
<span class="p_add">+	pdtlb,l		%r0(%r28)</span>
 #else
 	tlb_lock	%r20,%r21,%r22
<span class="p_del">-	pdtlb		0(%r28)</span>
<span class="p_add">+	pdtlb		%r0(%r28)</span>
 	tlb_unlock	%r20,%r21,%r22
 #endif
 
<span class="p_chunk">@@ -892,10 +892,10 @@</span> <span class="p_context"> ENTRY(flush_dcache_page_asm)</span>
 	sync
 
 #ifdef CONFIG_PA20
<span class="p_del">-	pdtlb,l		0(%r25)</span>
<span class="p_add">+	pdtlb,l		%r0(%r25)</span>
 #else
 	tlb_lock	%r20,%r21,%r22
<span class="p_del">-	pdtlb		0(%r25)</span>
<span class="p_add">+	pdtlb		%r0(%r25)</span>
 	tlb_unlock	%r20,%r21,%r22
 #endif
 
<span class="p_chunk">@@ -925,13 +925,18 @@</span> <span class="p_context"> ENTRY(flush_icache_page_asm)</span>
 	depwi		0, 31,PAGE_SHIFT, %r28	/* Clear any offset bits */
 #endif
 
<span class="p_del">-	/* Purge any old translation */</span>
<span class="p_add">+	/* Purge any old translation.  Note that the FIC instruction</span>
<span class="p_add">+	 * may use either the instruction or data TLB.  Given that we</span>
<span class="p_add">+	 * have a flat address space, it&#39;s not clear which TLB will be</span>
<span class="p_add">+	 * used.  So, we purge both entries.  */</span>
 
 #ifdef CONFIG_PA20
<span class="p_add">+	pdtlb,l		%r0(%r28)</span>
 	pitlb,l         %r0(%sr4,%r28)
 #else
 	tlb_lock        %r20,%r21,%r22
<span class="p_del">-	pitlb           (%sr4,%r28)</span>
<span class="p_add">+	pdtlb		%r0(%r28)</span>
<span class="p_add">+	pitlb           %r0(%sr4,%r28)</span>
 	tlb_unlock      %r20,%r21,%r22
 #endif
 
<span class="p_chunk">@@ -970,10 +975,12 @@</span> <span class="p_context"> ENTRY(flush_icache_page_asm)</span>
 	sync
 
 #ifdef CONFIG_PA20
<span class="p_add">+	pdtlb,l		%r0(%r28)</span>
 	pitlb,l         %r0(%sr4,%r25)
 #else
 	tlb_lock        %r20,%r21,%r22
<span class="p_del">-	pitlb           (%sr4,%r25)</span>
<span class="p_add">+	pdtlb		%r0(%r28)</span>
<span class="p_add">+	pitlb           %r0(%sr4,%r25)</span>
 	tlb_unlock      %r20,%r21,%r22
 #endif
 

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



