

================================================================
== Vivado HLS Report for 'processImage'
================================================================
* Date:           Wed Jun 24 04:21:26 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        face
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.454|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+-------------+-----------+-----------+------+----------+
        |             |  Latency  |  Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+-------------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|            ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|            3|          -|          -|     ?|    no    |
        |- Pixely     |    ?|    ?|            ?|          -|          -|     ?|    no    |
        | + Pixelx    |    ?|    ?| 123 ~ 63729 |          -|          -|     ?|    no    |
        +-------------+-----+-----+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 6 
21 --> 22 36 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%winSize_height_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %winSize_height)"   --->   Operation 37 'read' 'winSize_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%winSize_width_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %winSize_width)"   --->   Operation 38 'read' 'winSize_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%AllCandidates_size_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %AllCandidates_size_r)"   --->   Operation 39 'read' 'AllCandidates_size_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sum_col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sum_col)"   --->   Operation 40 'read' 'sum_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sum_row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sum_row)"   --->   Operation 41 'read' 'sum_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%factor_read = call float @_ssdm_op_Read.ap_auto.float(float %factor)"   --->   Operation 42 'read' 'factor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%SUM1_data = alloca [76800 x i32], align 4" [face_detect_sw.cpp:150]   --->   Operation 43 'alloca' 'SUM1_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%SQSUM1_data = alloca [76800 x i32], align 4" [face_detect_sw.cpp:150]   --->   Operation 44 'alloca' 'SQSUM1_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 45 [1/1] (1.06ns)   --->   "br label %.loopexit" [face_detect_sw.cpp:342->face_detect_sw.cpp:152]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%y_0_i = phi i31 [ 0, %0 ], [ %y_1, %.loopexit.loopexit ]"   --->   Operation 46 'phi' 'y_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i31 %y_0_i to i32" [face_detect_sw.cpp:342->face_detect_sw.cpp:152]   --->   Operation 47 'zext' 'zext_ln342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.54ns)   --->   "%icmp_ln342 = icmp slt i32 %zext_ln342, %sum_row_read" [face_detect_sw.cpp:342->face_detect_sw.cpp:152]   --->   Operation 48 'icmp' 'icmp_ln342' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "%y_1 = add i31 %y_0_i, 1" [face_detect_sw.cpp:342->face_detect_sw.cpp:152]   --->   Operation 49 'add' 'y_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln342, label %.preheader.preheader.i, label %integralImages.exit" [face_detect_sw.cpp:342->face_detect_sw.cpp:152]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i31 %y_0_i to i10" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 51 'trunc' 'trunc_ln349' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln349_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln349, i8 0)" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 52 'bitconcatenate' 'zext_ln349_cast' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln349_1 = trunc i31 %y_0_i to i12" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 53 'trunc' 'trunc_ln349_1' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln349_2_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln349_1, i6 0)" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 54 'bitconcatenate' 'zext_ln349_2_cast' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.52ns)   --->   "%add_ln349 = add i18 %zext_ln349_cast, %zext_ln349_2_cast" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 55 'add' 'add_ln349' <Predicate = (icmp_ln342)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.54ns)   --->   "%icmp_ln356 = icmp eq i31 %y_0_i, 0" [face_detect_sw.cpp:356->face_detect_sw.cpp:152]   --->   Operation 56 'icmp' 'icmp_ln356' <Predicate = (icmp_ln342)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "%add_ln358 = add nsw i32 -1, %zext_ln342" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 57 'add' 'add_ln358' <Predicate = (icmp_ln342)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i32 %add_ln358 to i10" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 58 'trunc' 'trunc_ln358' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln358_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln358, i8 0)" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 59 'bitconcatenate' 'sext_ln358_cast' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln358_1 = trunc i32 %add_ln358 to i12" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 60 'trunc' 'trunc_ln358_1' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln358_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln358_1, i6 0)" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 61 'bitconcatenate' 'sext_ln358_1_cast' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.52ns)   --->   "%add_ln358_1 = add i18 %sext_ln358_cast, %sext_ln358_1_cast" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 62 'add' 'add_ln358_1' <Predicate = (icmp_ln342)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.06ns)   --->   "br label %.preheader.i" [face_detect_sw.cpp:347->face_detect_sw.cpp:152]   --->   Operation 63 'br' <Predicate = (icmp_ln342)> <Delay = 1.06>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%AllCandidates_size_0 = alloca i32"   --->   Operation 64 'alloca' 'AllCandidates_size_0' <Predicate = (!icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.78ns)   --->   "%add_ln154 = add nsw i32 %sum_row_read, -24" [face_detect_sw.cpp:154]   --->   Operation 65 'add' 'add_ln154' <Predicate = (!icmp_ln342)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.78ns)   --->   "%add_ln155 = add nsw i32 %sum_col_read, -24" [face_detect_sw.cpp:155]   --->   Operation 66 'add' 'add_ln155' <Predicate = (!icmp_ln342)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.06ns)   --->   "store i32 %AllCandidates_size_r_1, i32* %AllCandidates_size_0" [face_detect_sw.cpp:154]   --->   Operation 67 'store' <Predicate = (!icmp_ln342)> <Delay = 1.06>
ST_2 : Operation 68 [1/1] (1.06ns)   --->   "br label %1" [face_detect_sw.cpp:154]   --->   Operation 68 'br' <Predicate = (!icmp_ln342)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%x_0_i = phi i31 [ %x_1, %_ifconv.i ], [ 0, %.preheader.preheader.i ]"   --->   Operation 69 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%s_0_i = phi i32 [ %s, %_ifconv.i ], [ 0, %.preheader.preheader.i ]"   --->   Operation 70 'phi' 's_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sq_0_i = phi i32 [ %sq, %_ifconv.i ], [ 0, %.preheader.preheader.i ]"   --->   Operation 71 'phi' 'sq_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i31 %x_0_i to i32" [face_detect_sw.cpp:347->face_detect_sw.cpp:152]   --->   Operation 72 'zext' 'zext_ln347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.54ns)   --->   "%icmp_ln347 = icmp slt i32 %zext_ln347, %sum_col_read" [face_detect_sw.cpp:347->face_detect_sw.cpp:152]   --->   Operation 73 'icmp' 'icmp_ln347' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.76ns)   --->   "%x_1 = add i31 %x_0_i, 1" [face_detect_sw.cpp:347->face_detect_sw.cpp:152]   --->   Operation 74 'add' 'x_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln347, label %_ifconv.i, label %.loopexit.loopexit" [face_detect_sw.cpp:347->face_detect_sw.cpp:152]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln349_2 = trunc i31 %x_0_i to i18" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 76 'trunc' 'trunc_ln349_2' <Predicate = (icmp_ln347)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.52ns)   --->   "%add_ln349_1 = add i18 %add_ln349, %trunc_ln349_2" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 77 'add' 'add_ln349_1' <Predicate = (icmp_ln347)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln349 = zext i18 %add_ln349_1 to i64" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 78 'zext' 'zext_ln349' <Predicate = (icmp_ln347)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%IMG1_data_addr = getelementptr [76800 x i8]* %IMG1_data, i64 0, i64 %zext_ln349" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 79 'getelementptr' 'IMG1_data_addr' <Predicate = (icmp_ln347)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.52ns)   --->   "%add_ln358_2 = add i18 %add_ln358_1, %trunc_ln349_2" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 80 'add' 'add_ln358_2' <Predicate = (icmp_ln347)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [2/2] (2.66ns)   --->   "%it = load i8* %IMG1_data_addr, align 1" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 81 'load' 'it' <Predicate = (icmp_ln347)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 82 'br' <Predicate = (!icmp_ln347)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.45>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln358 = sext i18 %add_ln358_2 to i64" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 83 'sext' 'sext_ln358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%SUM1_data_addr = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln358" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 84 'getelementptr' 'SUM1_data_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr = getelementptr [76800 x i32]* %SQSUM1_data, i64 0, i64 %sext_ln358" [face_detect_sw.cpp:359->face_detect_sw.cpp:152]   --->   Operation 85 'getelementptr' 'SQSUM1_data_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 86 [1/2] (2.66ns)   --->   "%it = load i8* %IMG1_data_addr, align 1" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 86 'load' 'it' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln351 = zext i8 %it to i32" [face_detect_sw.cpp:351->face_detect_sw.cpp:152]   --->   Operation 87 'zext' 'zext_ln351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln351_1 = zext i8 %it to i16" [face_detect_sw.cpp:351->face_detect_sw.cpp:152]   --->   Operation 88 'zext' 'zext_ln351_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.78ns)   --->   "%s = add nsw i32 %s_0_i, %zext_ln351" [face_detect_sw.cpp:351->face_detect_sw.cpp:152]   --->   Operation 89 'add' 's' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (2.84ns) (grouped into DSP with root node sq)   --->   "%mul_ln352 = mul i16 %zext_ln351_1, %zext_ln351_1" [face_detect_sw.cpp:352->face_detect_sw.cpp:152]   --->   Operation 90 'mul' 'mul_ln352' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into DSP with root node sq)   --->   "%zext_ln352 = zext i16 %mul_ln352 to i32" [face_detect_sw.cpp:352->face_detect_sw.cpp:152]   --->   Operation 91 'zext' 'zext_ln352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (2.95ns) (root node of the DSP)   --->   "%sq = add nsw i32 %sq_0_i, %zext_ln352" [face_detect_sw.cpp:352->face_detect_sw.cpp:152]   --->   Operation 92 'add' 'sq' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [2/2] (2.66ns)   --->   "%SUM1_data_load = load i32* %SUM1_data_addr, align 4" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 93 'load' 'SUM1_data_load' <Predicate = (!icmp_ln356)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 94 [2/2] (2.66ns)   --->   "%SQSUM1_data_load = load i32* %SQSUM1_data_addr, align 4" [face_detect_sw.cpp:359->face_detect_sw.cpp:152]   --->   Operation 94 'load' 'SQSUM1_data_load' <Predicate = (!icmp_ln356)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 7.74>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%SUM1_data_addr_1 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %zext_ln349" [face_detect_sw.cpp:361->face_detect_sw.cpp:152]   --->   Operation 95 'getelementptr' 'SUM1_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr_1 = getelementptr [76800 x i32]* %SQSUM1_data, i64 0, i64 %zext_ln349" [face_detect_sw.cpp:362->face_detect_sw.cpp:152]   --->   Operation 96 'getelementptr' 'SQSUM1_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/2] (2.66ns)   --->   "%SUM1_data_load = load i32* %SUM1_data_addr, align 4" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 97 'load' 'SUM1_data_load' <Predicate = (!icmp_ln356)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 98 [1/1] (1.78ns)   --->   "%t_1 = add nsw i32 %s, %SUM1_data_load" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 98 'add' 't_1' <Predicate = (!icmp_ln356)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/2] (2.66ns)   --->   "%SQSUM1_data_load = load i32* %SQSUM1_data_addr, align 4" [face_detect_sw.cpp:359->face_detect_sw.cpp:152]   --->   Operation 99 'load' 'SQSUM1_data_load' <Predicate = (!icmp_ln356)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 100 [1/1] (1.78ns)   --->   "%tq_1 = add nsw i32 %sq, %SQSUM1_data_load" [face_detect_sw.cpp:359->face_detect_sw.cpp:152]   --->   Operation 100 'add' 'tq_1' <Predicate = (!icmp_ln356)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.63ns)   --->   "%t_2 = select i1 %icmp_ln356, i32 %s, i32 %t_1" [face_detect_sw.cpp:356->face_detect_sw.cpp:152]   --->   Operation 101 'select' 't_2' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.63ns)   --->   "%tq_2 = select i1 %icmp_ln356, i32 %sq, i32 %tq_1" [face_detect_sw.cpp:356->face_detect_sw.cpp:152]   --->   Operation 102 'select' 'tq_2' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (2.66ns)   --->   "store i32 %t_2, i32* %SUM1_data_addr_1, align 4" [face_detect_sw.cpp:361->face_detect_sw.cpp:152]   --->   Operation 103 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 104 [1/1] (2.66ns)   --->   "store i32 %tq_2, i32* %SQSUM1_data_addr_1, align 4" [face_detect_sw.cpp:362->face_detect_sw.cpp:152]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader.i" [face_detect_sw.cpp:347->face_detect_sw.cpp:152]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 6.67>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_y = phi i31 [ 0, %integralImages.exit ], [ %y, %Pixely_end ]"   --->   Operation 106 'phi' 'p_y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i31 %p_y to i32" [face_detect_sw.cpp:154]   --->   Operation 107 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.54ns)   --->   "%icmp_ln154 = icmp slt i32 %zext_ln154, %add_ln154" [face_detect_sw.cpp:154]   --->   Operation 108 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.76ns)   --->   "%y = add i31 %p_y, 1" [face_detect_sw.cpp:154]   --->   Operation 109 'add' 'y' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln154, label %Pixely_begin, label %4" [face_detect_sw.cpp:154]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [4/4] (6.67ns)   --->   "%tmp = sitofp i32 %zext_ln154 to float" [face_detect_sw.cpp:166]   --->   Operation 111 'sitofp' 'tmp' <Predicate = (icmp_ln154)> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%AllCandidates_size_0_2 = load i32* %AllCandidates_size_0" [face_detect_sw.cpp:175]   --->   Operation 112 'load' 'AllCandidates_size_0_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "ret i32 %AllCandidates_size_0_2" [face_detect_sw.cpp:175]   --->   Operation 113 'ret' <Predicate = (!icmp_ln154)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 6.67>
ST_7 : Operation 114 [3/4] (6.67ns)   --->   "%tmp = sitofp i32 %zext_ln154 to float" [face_detect_sw.cpp:166]   --->   Operation 114 'sitofp' 'tmp' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 4> <Delay = 6.67>
ST_8 : Operation 115 [2/4] (6.67ns)   --->   "%tmp = sitofp i32 %zext_ln154 to float" [face_detect_sw.cpp:166]   --->   Operation 115 'sitofp' 'tmp' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 5> <Delay = 6.67>
ST_9 : Operation 116 [1/4] (6.67ns)   --->   "%tmp = sitofp i32 %zext_ln154 to float" [face_detect_sw.cpp:166]   --->   Operation 116 'sitofp' 'tmp' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 6> <Delay = 8.28>
ST_10 : Operation 117 [3/3] (8.28ns)   --->   "%value_assign_1 = fmul float %tmp, %factor_read" [face_detect_sw.cpp:166]   --->   Operation 117 'fmul' 'value_assign_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 8.28>
ST_11 : Operation 118 [2/3] (8.28ns)   --->   "%value_assign_1 = fmul float %tmp, %factor_read" [face_detect_sw.cpp:166]   --->   Operation 118 'fmul' 'value_assign_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 8.28>
ST_12 : Operation 119 [1/3] (8.28ns)   --->   "%value_assign_1 = fmul float %tmp, %factor_read" [face_detect_sw.cpp:166]   --->   Operation 119 'fmul' 'value_assign_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 3.34>
ST_13 : Operation 120 [2/2] (2.78ns)   --->   "%tmp_i1 = fpext float %value_assign_1 to double" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 120 'fpext' 'tmp_i1' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast float %value_assign_1 to i32" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 121 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln57, i32 23, i32 30)" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 122 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %bitcast_ln57 to i23" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 123 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.22ns)   --->   "%icmp_ln57 = icmp ne i8 %tmp_1, -1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 124 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (1.51ns)   --->   "%icmp_ln57_1 = icmp eq i23 %trunc_ln57, 0" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 125 'icmp' 'icmp_ln57_1' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [2/2] (3.34ns)   --->   "%tmp_3 = fcmp oge float %value_assign_1, 0.000000e+00" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 126 'fcmp' 'tmp_3' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 3.34>
ST_14 : Operation 127 [1/2] (2.78ns)   --->   "%tmp_i1 = fpext float %value_assign_1 to double" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 127 'fpext' 'tmp_i1' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 128 [1/2] (3.34ns)   --->   "%tmp_3 = fcmp oge float %value_assign_1, 0.000000e+00" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 128 'fcmp' 'tmp_3' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 7.69>
ST_15 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln57)   --->   "%or_ln57 = or i1 %icmp_ln57_1, %icmp_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 129 'or' 'or_ln57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln57)   --->   "%and_ln57 = and i1 %or_ln57, %tmp_3" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 130 'and' 'and_ln57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.77ns) (out node of the LUT)   --->   "%select_ln57 = select i1 %and_ln57, double 5.000000e-01, double -5.000000e-01" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 131 'select' 'select_ln57' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 132 [5/5] (6.91ns)   --->   "%x_assign_1 = fadd double %tmp_i1, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 132 'dadd' 'x_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 6.91>
ST_16 : Operation 133 [4/5] (6.91ns)   --->   "%x_assign_1 = fadd double %tmp_i1, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 133 'dadd' 'x_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 6.91>
ST_17 : Operation 134 [3/5] (6.91ns)   --->   "%x_assign_1 = fadd double %tmp_i1, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 134 'dadd' 'x_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 6.91>
ST_18 : Operation 135 [2/5] (6.91ns)   --->   "%x_assign_1 = fadd double %tmp_i1, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 135 'dadd' 'x_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 6.91>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind" [face_detect_sw.cpp:154]   --->   Operation 136 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1)" [face_detect_sw.cpp:154]   --->   Operation 137 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/5] (6.91ns)   --->   "%x_assign_1 = fadd double %tmp_i1, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 138 'dadd' 'x_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast double %x_assign_1 to i64" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 139 'bitcast' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_5, i32 63)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 140 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (1.06ns)   --->   "br label %._crit_edge" [face_detect_sw.cpp:155]   --->   Operation 141 'br' <Predicate = true> <Delay = 1.06>

State 20 <SV = 16> <Delay = 5.71>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%p_x = phi i31 [ 0, %Pixely_begin ], [ %x, %._crit_edge.backedge ]"   --->   Operation 142 'phi' 'p_x' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i31 %p_x to i32" [face_detect_sw.cpp:155]   --->   Operation 143 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (1.54ns)   --->   "%icmp_ln155 = icmp slt i32 %zext_ln155, %add_ln155" [face_detect_sw.cpp:155]   --->   Operation 144 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 145 [1/1] (1.76ns)   --->   "%x = add i31 %p_x, 1" [face_detect_sw.cpp:155]   --->   Operation 145 'add' 'x' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln155, label %2, label %Pixely_end" [face_detect_sw.cpp:155]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [2/2] (5.71ns)   --->   "%result1 = call fastcc i6 @cascadeClassifier([76800 x i32]* %SUM1_data, [76800 x i32]* %SQSUM1_data, i31 %p_x, i31 %p_y)" [face_detect_sw.cpp:160]   --->   Operation 147 'call' 'result1' <Predicate = (icmp_ln155)> <Delay = 5.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_4)" [face_detect_sw.cpp:174]   --->   Operation 148 'specregionend' 'empty' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "br label %1" [face_detect_sw.cpp:154]   --->   Operation 149 'br' <Predicate = (!icmp_ln155)> <Delay = 0.00>

State 21 <SV = 17> <Delay = 7.58>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [face_detect_sw.cpp:155]   --->   Operation 150 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/2] (2.39ns)   --->   "%result1 = call fastcc i6 @cascadeClassifier([76800 x i32]* %SUM1_data, [76800 x i32]* %SQSUM1_data, i31 %p_x, i31 %p_y)" [face_detect_sw.cpp:160]   --->   Operation 151 'call' 'result1' <Predicate = true> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 152 [1/1] (1.15ns)   --->   "%icmp_ln165 = icmp sgt i6 %result1, 0" [face_detect_sw.cpp:165]   --->   Operation 152 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln165, label %3, label %._crit_edge.backedge" [face_detect_sw.cpp:165]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [4/4] (6.67ns)   --->   "%tmp_2 = sitofp i32 %zext_ln155 to float" [face_detect_sw.cpp:166]   --->   Operation 154 'sitofp' 'tmp_2' <Predicate = (icmp_ln165)> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 155 'partselect' 'tmp_V_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i64 %p_Val2_5 to i52" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 156 'trunc' 'tmp_V_3' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_3, i1 false)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 157 'bitconcatenate' 'mantissa_V_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%zext_ln682_1 = zext i54 %mantissa_V_1 to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 158 'zext' 'zext_ln682_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln502_1 = zext i11 %tmp_V_2 to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 159 'zext' 'zext_ln502_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (1.42ns)   --->   "%add_ln502_1 = add i12 -1023, %zext_ln502_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 160 'add' 'add_ln502_1' <Predicate = (icmp_ln165)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502_1, i32 11)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 161 'bitselect' 'isNeg_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (1.42ns)   --->   "%sub_ln1311_1 = sub i11 1023, %tmp_V_2" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 162 'sub' 'sub_ln1311_1' <Predicate = (icmp_ln165)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i11 %sub_ln1311_1 to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 163 'sext' 'sext_ln1311_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.80ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_2, i12 %add_ln502_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 164 'select' 'ush_1' <Predicate = (icmp_ln165)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i12 %ush_1 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 165 'sext' 'sext_ln1311_3' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%zext_ln1287_1 = zext i32 %sext_ln1311_3 to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 166 'zext' 'zext_ln1287_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%zext_ln1285_1 = zext i32 %sext_ln1311_3 to i54" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 167 'zext' 'zext_ln1285_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%r_V_2 = lshr i54 %mantissa_V_1, %zext_ln1285_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 168 'lshr' 'r_V_2' <Predicate = (icmp_ln165)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%r_V_3 = shl i137 %zext_ln682_1, %zext_ln1287_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 169 'shl' 'r_V_3' <Predicate = (icmp_ln165)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_2, i32 53)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 170 'bitselect' 'tmp_12' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%zext_ln662_1 = zext i1 %tmp_12 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 171 'zext' 'zext_ln662_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_3, i32 53, i32 84)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 172 'partselect' 'tmp_7' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (2.93ns) (out node of the LUT)   --->   "%p_Val2_12 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_7" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 173 'select' 'p_Val2_12' <Predicate = (icmp_ln165)> <Delay = 2.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (1.78ns)   --->   "%result_V_3 = sub i32 0, %p_Val2_12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 174 'sub' 'result_V_3' <Predicate = (icmp_ln165 & p_Result_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (0.63ns)   --->   "%p_Val2_13 = select i1 %p_Result_1, i32 %result_V_3, i32 %p_Val2_12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 175 'select' 'p_Val2_13' <Predicate = (icmp_ln165)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 18> <Delay = 6.67>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%AllCandidates_size_0_1 = load i32* %AllCandidates_size_0" [face_detect_sw.cpp:171]   --->   Operation 176 'load' 'AllCandidates_size_0_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [3/4] (6.67ns)   --->   "%tmp_2 = sitofp i32 %zext_ln155 to float" [face_detect_sw.cpp:166]   --->   Operation 177 'sitofp' 'tmp_2' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i32 %AllCandidates_size_0_1 to i64" [face_detect_sw.cpp:167]   --->   Operation 178 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%AllCandidates_y_addr = getelementptr [100 x i32]* %AllCandidates_y, i64 0, i64 %sext_ln167" [face_detect_sw.cpp:168]   --->   Operation 179 'getelementptr' 'AllCandidates_y_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (2.66ns)   --->   "store i32 %p_Val2_13, i32* %AllCandidates_y_addr, align 4" [face_detect_sw.cpp:168]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%AllCandidates_w_addr = getelementptr [100 x i32]* %AllCandidates_w, i64 0, i64 %sext_ln167" [face_detect_sw.cpp:169]   --->   Operation 181 'getelementptr' 'AllCandidates_w_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (2.66ns)   --->   "store i32 %winSize_width_read, i32* %AllCandidates_w_addr, align 4" [face_detect_sw.cpp:169]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%AllCandidates_h_addr = getelementptr [100 x i32]* %AllCandidates_h, i64 0, i64 %sext_ln167" [face_detect_sw.cpp:170]   --->   Operation 183 'getelementptr' 'AllCandidates_h_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (2.66ns)   --->   "store i32 %winSize_height_read, i32* %AllCandidates_h_addr, align 4" [face_detect_sw.cpp:170]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 185 [1/1] (1.78ns)   --->   "%add_ln171 = add nsw i32 1, %AllCandidates_size_0_1" [face_detect_sw.cpp:171]   --->   Operation 185 'add' 'add_ln171' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 186 [1/1] (1.06ns)   --->   "store i32 %add_ln171, i32* %AllCandidates_size_0" [face_detect_sw.cpp:172]   --->   Operation 186 'store' <Predicate = true> <Delay = 1.06>

State 23 <SV = 19> <Delay = 6.67>
ST_23 : Operation 187 [2/4] (6.67ns)   --->   "%tmp_2 = sitofp i32 %zext_ln155 to float" [face_detect_sw.cpp:166]   --->   Operation 187 'sitofp' 'tmp_2' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 20> <Delay = 6.67>
ST_24 : Operation 188 [1/4] (6.67ns)   --->   "%tmp_2 = sitofp i32 %zext_ln155 to float" [face_detect_sw.cpp:166]   --->   Operation 188 'sitofp' 'tmp_2' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 21> <Delay = 8.28>
ST_25 : Operation 189 [3/3] (8.28ns)   --->   "%value_assign = fmul float %tmp_2, %factor_read" [face_detect_sw.cpp:166]   --->   Operation 189 'fmul' 'value_assign' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 8.28>
ST_26 : Operation 190 [2/3] (8.28ns)   --->   "%value_assign = fmul float %tmp_2, %factor_read" [face_detect_sw.cpp:166]   --->   Operation 190 'fmul' 'value_assign' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 8.28>
ST_27 : Operation 191 [1/3] (8.28ns)   --->   "%value_assign = fmul float %tmp_2, %factor_read" [face_detect_sw.cpp:166]   --->   Operation 191 'fmul' 'value_assign' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 3.34>
ST_28 : Operation 192 [2/2] (2.78ns)   --->   "%tmp_i = fpext float %value_assign to double" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 192 'fpext' 'tmp_i' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast float %value_assign to i32" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 193 'bitcast' 'bitcast_ln57_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln57_1, i32 23, i32 30)" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 194 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i32 %bitcast_ln57_1 to i23" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 195 'trunc' 'trunc_ln57_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 196 [1/1] (1.22ns)   --->   "%icmp_ln57_2 = icmp ne i8 %tmp_5, -1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 196 'icmp' 'icmp_ln57_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 197 [1/1] (1.51ns)   --->   "%icmp_ln57_3 = icmp eq i23 %trunc_ln57_1, 0" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 197 'icmp' 'icmp_ln57_3' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 198 [2/2] (3.34ns)   --->   "%tmp_6 = fcmp oge float %value_assign, 0.000000e+00" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 198 'fcmp' 'tmp_6' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 3.34>
ST_29 : Operation 199 [1/2] (2.78ns)   --->   "%tmp_i = fpext float %value_assign to double" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 199 'fpext' 'tmp_i' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 200 [1/2] (3.34ns)   --->   "%tmp_6 = fcmp oge float %value_assign, 0.000000e+00" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 200 'fcmp' 'tmp_6' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 7.69>
ST_30 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%or_ln57_1 = or i1 %icmp_ln57_3, %icmp_ln57_2" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 201 'or' 'or_ln57_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%and_ln57_1 = and i1 %or_ln57_1, %tmp_6" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 202 'and' 'and_ln57_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 203 [1/1] (0.77ns) (out node of the LUT)   --->   "%select_ln57_1 = select i1 %and_ln57_1, double 5.000000e-01, double -5.000000e-01" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 203 'select' 'select_ln57_1' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 204 [5/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57_1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 204 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 6.91>
ST_31 : Operation 205 [4/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57_1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 205 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 6.91>
ST_32 : Operation 206 [3/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57_1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 206 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 6.91>
ST_33 : Operation 207 [2/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57_1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 207 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 6.91>
ST_34 : Operation 208 [1/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57_1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 208 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 7.58>
ST_35 : Operation 209 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 209 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 210 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 211 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i64 %p_Val2_s to i52" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 212 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 213 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 214 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 215 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 216 [1/1] (1.42ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 216 'add' 'add_ln502' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 217 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (1.42ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 218 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 219 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 220 [1/1] (0.80ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 220 'select' 'ush' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %ush to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 221 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 222 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i54" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 223 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 224 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%r_V_1 = shl i137 %zext_ln682, %zext_ln1287" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 225 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 226 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln662 = zext i1 %tmp_10 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 227 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_1, i32 53, i32 84)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 228 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 229 [1/1] (2.93ns) (out node of the LUT)   --->   "%p_Val2_10 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_s" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 229 'select' 'p_Val2_10' <Predicate = true> <Delay = 2.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 230 [1/1] (1.78ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_10" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 230 'sub' 'result_V_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 231 [1/1] (0.63ns)   --->   "%p_Val2_11 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_10" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 231 'select' 'p_Val2_11' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 36 <SV = 32> <Delay = 2.66>
ST_36 : Operation 232 [1/1] (0.00ns)   --->   "%AllCandidates_x_addr = getelementptr [100 x i32]* %AllCandidates_x, i64 0, i64 %sext_ln167" [face_detect_sw.cpp:167]   --->   Operation 232 'getelementptr' 'AllCandidates_x_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_36 : Operation 233 [1/1] (2.66ns)   --->   "store i32 %p_Val2_11, i32* %AllCandidates_x_addr, align 4" [face_detect_sw.cpp:167]   --->   Operation 233 'store' <Predicate = (icmp_ln165)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_36 : Operation 234 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [face_detect_sw.cpp:172]   --->   Operation 234 'br' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('y') with incoming values : ('y', face_detect_sw.cpp:342->face_detect_sw.cpp:152) [45]  (1.06 ns)

 <State 2>: 3.29ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', face_detect_sw.cpp:342->face_detect_sw.cpp:152) [45]  (0 ns)
	'add' operation ('add_ln358', face_detect_sw.cpp:358->face_detect_sw.cpp:152) [57]  (1.77 ns)
	'add' operation ('add_ln358_1', face_detect_sw.cpp:358->face_detect_sw.cpp:152) [62]  (1.53 ns)

 <State 3>: 4.19ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', face_detect_sw.cpp:347->face_detect_sw.cpp:152) [65]  (0 ns)
	'add' operation ('add_ln349_1', face_detect_sw.cpp:349->face_detect_sw.cpp:152) [74]  (1.53 ns)
	'getelementptr' operation ('IMG1_data_addr', face_detect_sw.cpp:349->face_detect_sw.cpp:152) [76]  (0 ns)
	'load' operation ('it', face_detect_sw.cpp:349->face_detect_sw.cpp:152) on array 'IMG1_data' [83]  (2.66 ns)

 <State 4>: 8.45ns
The critical path consists of the following:
	'load' operation ('it', face_detect_sw.cpp:349->face_detect_sw.cpp:152) on array 'IMG1_data' [83]  (2.66 ns)
	'mul' operation of DSP[89] ('mul_ln352', face_detect_sw.cpp:352->face_detect_sw.cpp:152) [87]  (2.84 ns)
	'add' operation of DSP[89] ('sq', face_detect_sw.cpp:352->face_detect_sw.cpp:152) [89]  (2.95 ns)

 <State 5>: 7.74ns
The critical path consists of the following:
	'load' operation ('SUM1_data_load', face_detect_sw.cpp:358->face_detect_sw.cpp:152) on array 'SUM1_data', face_detect_sw.cpp:150 [90]  (2.66 ns)
	'add' operation ('t', face_detect_sw.cpp:358->face_detect_sw.cpp:152) [91]  (1.78 ns)
	'select' operation ('t', face_detect_sw.cpp:356->face_detect_sw.cpp:152) [94]  (0.631 ns)
	'store' operation ('store_ln361', face_detect_sw.cpp:361->face_detect_sw.cpp:152) of variable 't', face_detect_sw.cpp:356->face_detect_sw.cpp:152 on array 'SUM1_data', face_detect_sw.cpp:150 [96]  (2.66 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', face_detect_sw.cpp:154) [108]  (0 ns)
	'sitofp' operation ('tmp', face_detect_sw.cpp:166) [116]  (6.67 ns)

 <State 7>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('tmp', face_detect_sw.cpp:166) [116]  (6.67 ns)

 <State 8>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('tmp', face_detect_sw.cpp:166) [116]  (6.67 ns)

 <State 9>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('tmp', face_detect_sw.cpp:166) [116]  (6.67 ns)

 <State 10>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('value', face_detect_sw.cpp:166) [117]  (8.29 ns)

 <State 11>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('value', face_detect_sw.cpp:166) [117]  (8.29 ns)

 <State 12>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('value', face_detect_sw.cpp:166) [117]  (8.29 ns)

 <State 13>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [125]  (3.35 ns)

 <State 14>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [125]  (3.35 ns)

 <State 15>: 7.69ns
The critical path consists of the following:
	'or' operation ('or_ln57', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [124]  (0 ns)
	'and' operation ('and_ln57', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [126]  (0 ns)
	'select' operation ('select_ln57', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [127]  (0.775 ns)
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [128]  (6.92 ns)

 <State 16>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [128]  (6.92 ns)

 <State 17>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [128]  (6.92 ns)

 <State 18>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [128]  (6.92 ns)

 <State 19>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [128]  (6.92 ns)

 <State 20>: 5.71ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', face_detect_sw.cpp:155) [133]  (0 ns)
	'call' operation ('result1', face_detect_sw.cpp:160) to 'cascadeClassifier' [140]  (5.71 ns)

 <State 21>: 7.59ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166) [186]  (1.43 ns)
	'select' operation ('sh', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166) [190]  (0.808 ns)
	'lshr' operation ('r.V', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166) [194]  (0 ns)
	'select' operation ('__Val2__', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166) [199]  (2.93 ns)
	'sub' operation ('result.V', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166) [200]  (1.78 ns)
	'select' operation ('__Val2__', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166) [201]  (0.631 ns)

 <State 22>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('tmp_2', face_detect_sw.cpp:166) [145]  (6.67 ns)

 <State 23>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('tmp_2', face_detect_sw.cpp:166) [145]  (6.67 ns)

 <State 24>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('tmp_2', face_detect_sw.cpp:166) [145]  (6.67 ns)

 <State 25>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('value', face_detect_sw.cpp:166) [146]  (8.29 ns)

 <State 26>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('value', face_detect_sw.cpp:166) [146]  (8.29 ns)

 <State 27>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('value', face_detect_sw.cpp:166) [146]  (8.29 ns)

 <State 28>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [154]  (3.35 ns)

 <State 29>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [154]  (3.35 ns)

 <State 30>: 7.69ns
The critical path consists of the following:
	'or' operation ('or_ln57_1', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [153]  (0 ns)
	'and' operation ('and_ln57_1', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [155]  (0 ns)
	'select' operation ('select_ln57_1', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [156]  (0.775 ns)
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [157]  (6.92 ns)

 <State 31>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [157]  (6.92 ns)

 <State 32>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [157]  (6.92 ns)

 <State 33>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [157]  (6.92 ns)

 <State 34>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:166) [157]  (6.92 ns)

 <State 35>: 7.59ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166) [165]  (1.43 ns)
	'select' operation ('sh', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166) [169]  (0.808 ns)
	'lshr' operation ('r.V', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166) [173]  (0 ns)
	'select' operation ('__Val2__', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166) [178]  (2.93 ns)
	'sub' operation ('result.V', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166) [179]  (1.78 ns)
	'select' operation ('__Val2__', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166) [180]  (0.631 ns)

 <State 36>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('AllCandidates_x_addr', face_detect_sw.cpp:167) [203]  (0 ns)
	'store' operation ('store_ln167', face_detect_sw.cpp:167) of variable '__Val2__', /wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166 on array 'AllCandidates_x' [204]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
