#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024f005c78d0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000024f0065e000_0 .net "PC", 31 0, L_0000024f006e6b10;  1 drivers
v0000024f0065bf80_0 .net "cycles_consumed", 31 0, v0000024f0065d600_0;  1 drivers
v0000024f0065d100_0 .var "input_clk", 0 0;
v0000024f0065cac0_0 .var "rst", 0 0;
S_0000024f003f9f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000024f005c78d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000024f0059c770 .functor NOR 1, v0000024f0065d100_0, v0000024f00647540_0, C4<0>, C4<0>;
L_0000024f0059bba0 .functor AND 1, v0000024f0062f8c0_0, v0000024f0062fe60_0, C4<1>, C4<1>;
L_0000024f0059b6d0 .functor AND 1, L_0000024f0059bba0, L_0000024f0065cb60, C4<1>, C4<1>;
L_0000024f0059ba50 .functor AND 1, v0000024f00620560_0, v0000024f0061f700_0, C4<1>, C4<1>;
L_0000024f0059c7e0 .functor AND 1, L_0000024f0059ba50, L_0000024f0065e1e0, C4<1>, C4<1>;
L_0000024f0059ce70 .functor AND 1, v0000024f00647cc0_0, v0000024f00647c20_0, C4<1>, C4<1>;
L_0000024f0059b740 .functor AND 1, L_0000024f0059ce70, L_0000024f0065d740, C4<1>, C4<1>;
L_0000024f0059b890 .functor AND 1, v0000024f0062f8c0_0, v0000024f0062fe60_0, C4<1>, C4<1>;
L_0000024f0059bc80 .functor AND 1, L_0000024f0059b890, L_0000024f0065cc00, C4<1>, C4<1>;
L_0000024f0059be40 .functor AND 1, v0000024f00620560_0, v0000024f0061f700_0, C4<1>, C4<1>;
L_0000024f0059c2a0 .functor AND 1, L_0000024f0059be40, L_0000024f0065d1a0, C4<1>, C4<1>;
L_0000024f0059c9a0 .functor AND 1, v0000024f00647cc0_0, v0000024f00647c20_0, C4<1>, C4<1>;
L_0000024f0059bf90 .functor AND 1, L_0000024f0059c9a0, L_0000024f0065fcc0, C4<1>, C4<1>;
L_0000024f006658b0 .functor NOT 1, L_0000024f0059c770, C4<0>, C4<0>, C4<0>;
L_0000024f00665450 .functor NOT 1, L_0000024f0059c770, C4<0>, C4<0>, C4<0>;
L_0000024f006cb620 .functor NOT 1, L_0000024f0059c770, C4<0>, C4<0>, C4<0>;
L_0000024f006cbcb0 .functor NOT 1, L_0000024f0059c770, C4<0>, C4<0>, C4<0>;
L_0000024f006cbe00 .functor NOT 1, L_0000024f0059c770, C4<0>, C4<0>, C4<0>;
L_0000024f006e6b10 .functor BUFZ 32, v0000024f0064ccc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024f00646a00_0 .net "EX1_ALU_OPER1", 31 0, L_0000024f00665ca0;  1 drivers
v0000024f00646460_0 .net "EX1_ALU_OPER2", 31 0, L_0000024f006cb380;  1 drivers
v0000024f00645a60_0 .net "EX1_PC", 31 0, v0000024f0062e560_0;  1 drivers
v0000024f00645d80_0 .net "EX1_PFC", 31 0, v0000024f0062d020_0;  1 drivers
v0000024f00646500_0 .net "EX1_PFC_to_IF", 31 0, L_0000024f00662420;  1 drivers
v0000024f00646b40_0 .net "EX1_forward_to_B", 31 0, v0000024f0062d480_0;  1 drivers
v0000024f00646dc0_0 .net "EX1_is_beq", 0 0, v0000024f0062ec40_0;  1 drivers
v0000024f006489e0_0 .net "EX1_is_bne", 0 0, v0000024f0062d660_0;  1 drivers
v0000024f00649e80_0 .net "EX1_is_jal", 0 0, v0000024f0062ece0_0;  1 drivers
v0000024f00649020_0 .net "EX1_is_jr", 0 0, v0000024f0062dc00_0;  1 drivers
v0000024f0064a6a0_0 .net "EX1_is_oper2_immed", 0 0, v0000024f0062dd40_0;  1 drivers
v0000024f00649a20_0 .net "EX1_memread", 0 0, v0000024f0062cee0_0;  1 drivers
v0000024f006488a0_0 .net "EX1_memwrite", 0 0, v0000024f0062d700_0;  1 drivers
v0000024f006486c0_0 .net "EX1_opcode", 11 0, v0000024f0062de80_0;  1 drivers
v0000024f00648260_0 .net "EX1_predicted", 0 0, v0000024f0062da20_0;  1 drivers
v0000024f0064a420_0 .net "EX1_rd_ind", 4 0, v0000024f0062e6a0_0;  1 drivers
v0000024f006497a0_0 .net "EX1_rd_indzero", 0 0, v0000024f0062cb20_0;  1 drivers
v0000024f006483a0_0 .net "EX1_regwrite", 0 0, v0000024f0062e880_0;  1 drivers
v0000024f00649840_0 .net "EX1_rs1", 31 0, v0000024f0062d7a0_0;  1 drivers
v0000024f0064a880_0 .net "EX1_rs1_ind", 4 0, v0000024f0062e2e0_0;  1 drivers
v0000024f0064a2e0_0 .net "EX1_rs2", 31 0, v0000024f0062d8e0_0;  1 drivers
v0000024f00649ac0_0 .net "EX1_rs2_ind", 4 0, v0000024f0062e240_0;  1 drivers
v0000024f0064a060_0 .net "EX1_rs2_out", 31 0, L_0000024f006ca190;  1 drivers
v0000024f00648120_0 .net "EX2_ALU_OPER1", 31 0, v0000024f0062faa0_0;  1 drivers
v0000024f0064a240_0 .net "EX2_ALU_OPER2", 31 0, v0000024f0062fc80_0;  1 drivers
v0000024f0064a4c0_0 .net "EX2_ALU_OUT", 31 0, L_0000024f006638c0;  1 drivers
v0000024f00648440_0 .net "EX2_PC", 31 0, v0000024f00630540_0;  1 drivers
v0000024f00649b60_0 .net "EX2_PFC_to_IF", 31 0, v0000024f0062fd20_0;  1 drivers
v0000024f00648f80_0 .net "EX2_forward_to_B", 31 0, v0000024f00630040_0;  1 drivers
v0000024f00648c60_0 .net "EX2_is_beq", 0 0, v0000024f00630220_0;  1 drivers
v0000024f00649f20_0 .net "EX2_is_bne", 0 0, v0000024f006302c0_0;  1 drivers
v0000024f00649c00_0 .net "EX2_is_jal", 0 0, v0000024f0062fdc0_0;  1 drivers
v0000024f006484e0_0 .net "EX2_is_jr", 0 0, v0000024f0062f500_0;  1 drivers
v0000024f0064a740_0 .net "EX2_is_oper2_immed", 0 0, v0000024f0062f6e0_0;  1 drivers
v0000024f0064a100_0 .net "EX2_memread", 0 0, v0000024f0062f280_0;  1 drivers
v0000024f00649fc0_0 .net "EX2_memwrite", 0 0, v0000024f0062f460_0;  1 drivers
v0000024f00649ca0_0 .net "EX2_opcode", 11 0, v0000024f006305e0_0;  1 drivers
v0000024f00649d40_0 .net "EX2_predicted", 0 0, v0000024f0062f780_0;  1 drivers
v0000024f006498e0_0 .net "EX2_rd_ind", 4 0, v0000024f0062f820_0;  1 drivers
v0000024f00648940_0 .net "EX2_rd_indzero", 0 0, v0000024f0062fe60_0;  1 drivers
v0000024f00648620_0 .net "EX2_regwrite", 0 0, v0000024f0062f8c0_0;  1 drivers
v0000024f0064a1a0_0 .net "EX2_rs1", 31 0, v0000024f0062f960_0;  1 drivers
v0000024f006492a0_0 .net "EX2_rs1_ind", 4 0, v0000024f0062fa00_0;  1 drivers
v0000024f00648580_0 .net "EX2_rs2_ind", 4 0, v0000024f0062ff00_0;  1 drivers
v0000024f0064a560_0 .net "EX2_rs2_out", 31 0, v0000024f00637530_0;  1 drivers
v0000024f006481c0_0 .net "ID_INST", 31 0, v0000024f00634510_0;  1 drivers
v0000024f00649de0_0 .net "ID_PC", 31 0, v0000024f0064b0a0_0;  1 drivers
v0000024f0064a380_0 .net "ID_PFC_to_EX", 31 0, L_0000024f00660760;  1 drivers
v0000024f00648b20_0 .net "ID_PFC_to_IF", 31 0, L_0000024f006604e0;  1 drivers
v0000024f006493e0_0 .net "ID_forward_to_B", 31 0, L_0000024f0065fb80;  1 drivers
v0000024f006495c0_0 .net "ID_is_beq", 0 0, L_0000024f0065edc0;  1 drivers
v0000024f00648300_0 .net "ID_is_bne", 0 0, L_0000024f0065ef00;  1 drivers
v0000024f0064a600_0 .net "ID_is_j", 0 0, L_0000024f006624c0;  1 drivers
v0000024f006490c0_0 .net "ID_is_jal", 0 0, L_0000024f00662380;  1 drivers
v0000024f00649700_0 .net "ID_is_jr", 0 0, L_0000024f006618e0;  1 drivers
v0000024f00649980_0 .net "ID_is_oper2_immed", 0 0, L_0000024f00665370;  1 drivers
v0000024f0064a7e0_0 .net "ID_memread", 0 0, L_0000024f006633c0;  1 drivers
v0000024f00648760_0 .net "ID_memwrite", 0 0, L_0000024f00661480;  1 drivers
v0000024f00648800_0 .net "ID_opcode", 11 0, v0000024f0064aba0_0;  1 drivers
v0000024f00648a80_0 .net "ID_predicted", 0 0, v0000024f00637fd0_0;  1 drivers
v0000024f00648d00_0 .net "ID_rd_ind", 4 0, v0000024f0064bfa0_0;  1 drivers
v0000024f00648ee0_0 .net "ID_regwrite", 0 0, L_0000024f006630a0;  1 drivers
v0000024f00649160_0 .net "ID_rs1", 31 0, v0000024f006327b0_0;  1 drivers
v0000024f00648bc0_0 .net "ID_rs1_ind", 4 0, v0000024f0064c400_0;  1 drivers
v0000024f00649200_0 .net "ID_rs2", 31 0, v0000024f006334d0_0;  1 drivers
v0000024f00649480_0 .net "ID_rs2_ind", 4 0, v0000024f0064b5a0_0;  1 drivers
v0000024f00648da0_0 .net "IF_INST", 31 0, L_0000024f00664dc0;  1 drivers
v0000024f00648e40_0 .net "IF_pc", 31 0, v0000024f0064ccc0_0;  1 drivers
v0000024f00649340_0 .net "MEM_ALU_OUT", 31 0, v0000024f0061f840_0;  1 drivers
v0000024f00649520_0 .net "MEM_Data_mem_out", 31 0, v0000024f006470e0_0;  1 drivers
v0000024f00649660_0 .net "MEM_memread", 0 0, v0000024f006209c0_0;  1 drivers
v0000024f0065d7e0_0 .net "MEM_memwrite", 0 0, v0000024f00620d80_0;  1 drivers
v0000024f0065c520_0 .net "MEM_opcode", 11 0, v0000024f00620ba0_0;  1 drivers
v0000024f0065db00_0 .net "MEM_rd_ind", 4 0, v0000024f00620880_0;  1 drivers
v0000024f0065cca0_0 .net "MEM_rd_indzero", 0 0, v0000024f0061f700_0;  1 drivers
v0000024f0065c660_0 .net "MEM_regwrite", 0 0, v0000024f00620560_0;  1 drivers
v0000024f0065df60_0 .net "MEM_rs2", 31 0, v0000024f0061f8e0_0;  1 drivers
v0000024f0065c160_0 .net "PC", 31 0, L_0000024f006e6b10;  alias, 1 drivers
v0000024f0065d560_0 .net "STALL_ID1_FLUSH", 0 0, v0000024f006370d0_0;  1 drivers
v0000024f0065cf20_0 .net "STALL_ID2_FLUSH", 0 0, v0000024f00636bd0_0;  1 drivers
v0000024f0065cd40_0 .net "STALL_IF_FLUSH", 0 0, v0000024f00638a70_0;  1 drivers
v0000024f0065d9c0_0 .net "WB_ALU_OUT", 31 0, v0000024f006479a0_0;  1 drivers
v0000024f0065c2a0_0 .net "WB_Data_mem_out", 31 0, v0000024f00647d60_0;  1 drivers
v0000024f0065e5a0_0 .net "WB_memread", 0 0, v0000024f00647220_0;  1 drivers
v0000024f0065d920_0 .net "WB_rd_ind", 4 0, v0000024f006474a0_0;  1 drivers
v0000024f0065c7a0_0 .net "WB_rd_indzero", 0 0, v0000024f00647c20_0;  1 drivers
v0000024f0065c700_0 .net "WB_regwrite", 0 0, v0000024f00647cc0_0;  1 drivers
v0000024f0065e500_0 .net "Wrong_prediction", 0 0, L_0000024f006cbc40;  1 drivers
v0000024f0065dd80_0 .net *"_ivl_1", 0 0, L_0000024f0059bba0;  1 drivers
v0000024f0065da60_0 .net *"_ivl_13", 0 0, L_0000024f0059ce70;  1 drivers
v0000024f0065ce80_0 .net *"_ivl_14", 0 0, L_0000024f0065d740;  1 drivers
v0000024f0065c5c0_0 .net *"_ivl_19", 0 0, L_0000024f0059b890;  1 drivers
v0000024f0065e640_0 .net *"_ivl_2", 0 0, L_0000024f0065cb60;  1 drivers
v0000024f0065c020_0 .net *"_ivl_20", 0 0, L_0000024f0065cc00;  1 drivers
v0000024f0065e280_0 .net *"_ivl_25", 0 0, L_0000024f0059be40;  1 drivers
v0000024f0065c200_0 .net *"_ivl_26", 0 0, L_0000024f0065d1a0;  1 drivers
v0000024f0065d2e0_0 .net *"_ivl_31", 0 0, L_0000024f0059c9a0;  1 drivers
v0000024f0065d4c0_0 .net *"_ivl_32", 0 0, L_0000024f0065fcc0;  1 drivers
v0000024f0065c3e0_0 .net *"_ivl_40", 31 0, L_0000024f00662ce0;  1 drivers
L_0000024f00680c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f0065e0a0_0 .net *"_ivl_43", 26 0, L_0000024f00680c58;  1 drivers
L_0000024f00680ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f0065d420_0 .net/2u *"_ivl_44", 31 0, L_0000024f00680ca0;  1 drivers
v0000024f0065e3c0_0 .net *"_ivl_52", 31 0, L_0000024f006d0510;  1 drivers
L_0000024f00680d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f0065ca20_0 .net *"_ivl_55", 26 0, L_0000024f00680d30;  1 drivers
L_0000024f00680d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f0065e460_0 .net/2u *"_ivl_56", 31 0, L_0000024f00680d78;  1 drivers
v0000024f0065dba0_0 .net *"_ivl_7", 0 0, L_0000024f0059ba50;  1 drivers
v0000024f0065dc40_0 .net *"_ivl_8", 0 0, L_0000024f0065e1e0;  1 drivers
v0000024f0065c340_0 .net "alu_selA", 1 0, L_0000024f0065e140;  1 drivers
v0000024f0065d240_0 .net "alu_selB", 1 0, L_0000024f00660120;  1 drivers
v0000024f0065dce0_0 .net "clk", 0 0, L_0000024f0059c770;  1 drivers
v0000024f0065d600_0 .var "cycles_consumed", 31 0;
v0000024f0065c480_0 .net "exhaz", 0 0, L_0000024f0059c7e0;  1 drivers
v0000024f0065d380_0 .net "exhaz2", 0 0, L_0000024f0059c2a0;  1 drivers
v0000024f0065d6a0_0 .net "hlt", 0 0, v0000024f00647540_0;  1 drivers
v0000024f0065cde0_0 .net "idhaz", 0 0, L_0000024f0059b6d0;  1 drivers
v0000024f0065d880_0 .net "idhaz2", 0 0, L_0000024f0059bc80;  1 drivers
v0000024f0065c840_0 .net "if_id_write", 0 0, v0000024f006390b0_0;  1 drivers
v0000024f0065cfc0_0 .net "input_clk", 0 0, v0000024f0065d100_0;  1 drivers
v0000024f0065c0c0_0 .net "is_branch_and_taken", 0 0, L_0000024f00665990;  1 drivers
v0000024f0065de20_0 .net "memhaz", 0 0, L_0000024f0059b740;  1 drivers
v0000024f0065d060_0 .net "memhaz2", 0 0, L_0000024f0059bf90;  1 drivers
v0000024f0065dec0_0 .net "pc_src", 2 0, L_0000024f00660da0;  1 drivers
v0000024f0065c8e0_0 .net "pc_write", 0 0, v0000024f00638bb0_0;  1 drivers
v0000024f0065c980_0 .net "rst", 0 0, v0000024f0065cac0_0;  1 drivers
v0000024f0065bee0_0 .net "store_rs2_forward", 1 0, L_0000024f00660300;  1 drivers
v0000024f0065e320_0 .net "wdata_to_reg_file", 31 0, L_0000024f006e79f0;  1 drivers
E_0000024f005ba600/0 .event negedge, v0000024f006364f0_0;
E_0000024f005ba600/1 .event posedge, v0000024f0061fb60_0;
E_0000024f005ba600 .event/or E_0000024f005ba600/0, E_0000024f005ba600/1;
L_0000024f0065cb60 .cmp/eq 5, v0000024f0062f820_0, v0000024f0062e2e0_0;
L_0000024f0065e1e0 .cmp/eq 5, v0000024f00620880_0, v0000024f0062e2e0_0;
L_0000024f0065d740 .cmp/eq 5, v0000024f006474a0_0, v0000024f0062e2e0_0;
L_0000024f0065cc00 .cmp/eq 5, v0000024f0062f820_0, v0000024f0062e240_0;
L_0000024f0065d1a0 .cmp/eq 5, v0000024f00620880_0, v0000024f0062e240_0;
L_0000024f0065fcc0 .cmp/eq 5, v0000024f006474a0_0, v0000024f0062e240_0;
L_0000024f00662ce0 .concat [ 5 27 0 0], v0000024f0064bfa0_0, L_0000024f00680c58;
L_0000024f00662740 .cmp/ne 32, L_0000024f00662ce0, L_0000024f00680ca0;
L_0000024f006d0510 .concat [ 5 27 0 0], v0000024f0062f820_0, L_0000024f00680d30;
L_0000024f006ce170 .cmp/ne 32, L_0000024f006d0510, L_0000024f00680d78;
S_0000024f004096a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000024f0059c930 .functor NOT 1, L_0000024f0059c7e0, C4<0>, C4<0>, C4<0>;
L_0000024f0059c230 .functor AND 1, L_0000024f0059b740, L_0000024f0059c930, C4<1>, C4<1>;
L_0000024f0059b820 .functor OR 1, L_0000024f0059b6d0, L_0000024f0059c230, C4<0>, C4<0>;
L_0000024f0059b7b0 .functor OR 1, L_0000024f0059b6d0, L_0000024f0059c7e0, C4<0>, C4<0>;
v0000024f005c5650_0 .net *"_ivl_12", 0 0, L_0000024f0059b7b0;  1 drivers
v0000024f005c7090_0 .net *"_ivl_2", 0 0, L_0000024f0059c930;  1 drivers
v0000024f005c5830_0 .net *"_ivl_5", 0 0, L_0000024f0059c230;  1 drivers
v0000024f005c62d0_0 .net *"_ivl_7", 0 0, L_0000024f0059b820;  1 drivers
v0000024f005c58d0_0 .net "alu_selA", 1 0, L_0000024f0065e140;  alias, 1 drivers
v0000024f005c6730_0 .net "exhaz", 0 0, L_0000024f0059c7e0;  alias, 1 drivers
v0000024f005c69b0_0 .net "idhaz", 0 0, L_0000024f0059b6d0;  alias, 1 drivers
v0000024f005c6f50_0 .net "memhaz", 0 0, L_0000024f0059b740;  alias, 1 drivers
L_0000024f0065e140 .concat8 [ 1 1 0 0], L_0000024f0059b820, L_0000024f0059b7b0;
S_0000024f003c6000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000024f0059c460 .functor NOT 1, L_0000024f0059c2a0, C4<0>, C4<0>, C4<0>;
L_0000024f0059c4d0 .functor AND 1, L_0000024f0059bf90, L_0000024f0059c460, C4<1>, C4<1>;
L_0000024f0059c8c0 .functor OR 1, L_0000024f0059bc80, L_0000024f0059c4d0, C4<0>, C4<0>;
L_0000024f0059ca10 .functor NOT 1, v0000024f0062dd40_0, C4<0>, C4<0>, C4<0>;
L_0000024f0059ca80 .functor AND 1, L_0000024f0059c8c0, L_0000024f0059ca10, C4<1>, C4<1>;
L_0000024f0059caf0 .functor OR 1, L_0000024f0059bc80, L_0000024f0059c2a0, C4<0>, C4<0>;
L_0000024f0059cee0 .functor NOT 1, v0000024f0062dd40_0, C4<0>, C4<0>, C4<0>;
L_0000024f0059d490 .functor AND 1, L_0000024f0059caf0, L_0000024f0059cee0, C4<1>, C4<1>;
v0000024f005c5970_0 .net "EX1_is_oper2_immed", 0 0, v0000024f0062dd40_0;  alias, 1 drivers
v0000024f005c5a10_0 .net *"_ivl_11", 0 0, L_0000024f0059ca80;  1 drivers
v0000024f005c6a50_0 .net *"_ivl_16", 0 0, L_0000024f0059caf0;  1 drivers
v0000024f005c6370_0 .net *"_ivl_17", 0 0, L_0000024f0059cee0;  1 drivers
v0000024f005c5ab0_0 .net *"_ivl_2", 0 0, L_0000024f0059c460;  1 drivers
v0000024f005c6af0_0 .net *"_ivl_20", 0 0, L_0000024f0059d490;  1 drivers
v0000024f005c5e70_0 .net *"_ivl_5", 0 0, L_0000024f0059c4d0;  1 drivers
v0000024f005c5c90_0 .net *"_ivl_7", 0 0, L_0000024f0059c8c0;  1 drivers
v0000024f005c5b50_0 .net *"_ivl_8", 0 0, L_0000024f0059ca10;  1 drivers
v0000024f005c6410_0 .net "alu_selB", 1 0, L_0000024f00660120;  alias, 1 drivers
v0000024f005c6b90_0 .net "exhaz", 0 0, L_0000024f0059c2a0;  alias, 1 drivers
v0000024f005c5f10_0 .net "idhaz", 0 0, L_0000024f0059bc80;  alias, 1 drivers
v0000024f005c5fb0_0 .net "memhaz", 0 0, L_0000024f0059bf90;  alias, 1 drivers
L_0000024f00660120 .concat8 [ 1 1 0 0], L_0000024f0059ca80, L_0000024f0059d490;
S_0000024f003c6190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000024f0059d3b0 .functor NOT 1, L_0000024f0059c2a0, C4<0>, C4<0>, C4<0>;
L_0000024f0059d420 .functor AND 1, L_0000024f0059bf90, L_0000024f0059d3b0, C4<1>, C4<1>;
L_0000024f0059d500 .functor OR 1, L_0000024f0059bc80, L_0000024f0059d420, C4<0>, C4<0>;
L_0000024f0059d260 .functor OR 1, L_0000024f0059bc80, L_0000024f0059c2a0, C4<0>, C4<0>;
v0000024f005c6050_0 .net *"_ivl_12", 0 0, L_0000024f0059d260;  1 drivers
v0000024f005c6c30_0 .net *"_ivl_2", 0 0, L_0000024f0059d3b0;  1 drivers
v0000024f005c60f0_0 .net *"_ivl_5", 0 0, L_0000024f0059d420;  1 drivers
v0000024f005c64b0_0 .net *"_ivl_7", 0 0, L_0000024f0059d500;  1 drivers
v0000024f005c6cd0_0 .net "exhaz", 0 0, L_0000024f0059c2a0;  alias, 1 drivers
v0000024f005429d0_0 .net "idhaz", 0 0, L_0000024f0059bc80;  alias, 1 drivers
v0000024f005424d0_0 .net "memhaz", 0 0, L_0000024f0059bf90;  alias, 1 drivers
v0000024f00541350_0 .net "store_rs2_forward", 1 0, L_0000024f00660300;  alias, 1 drivers
L_0000024f00660300 .concat8 [ 1 1 0 0], L_0000024f0059d500, L_0000024f0059d260;
S_0000024f003769c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000024f005415d0_0 .net "EX_ALU_OUT", 31 0, L_0000024f006638c0;  alias, 1 drivers
v0000024f0052e460_0 .net "EX_memread", 0 0, v0000024f0062f280_0;  alias, 1 drivers
v0000024f0052c5c0_0 .net "EX_memwrite", 0 0, v0000024f0062f460_0;  alias, 1 drivers
v0000024f0061f7a0_0 .net "EX_opcode", 11 0, v0000024f006305e0_0;  alias, 1 drivers
v0000024f006207e0_0 .net "EX_rd_ind", 4 0, v0000024f0062f820_0;  alias, 1 drivers
v0000024f0061ffc0_0 .net "EX_rd_indzero", 0 0, L_0000024f006ce170;  1 drivers
v0000024f00620c40_0 .net "EX_regwrite", 0 0, v0000024f0062f8c0_0;  alias, 1 drivers
v0000024f00620ce0_0 .net "EX_rs2_out", 31 0, v0000024f00637530_0;  alias, 1 drivers
v0000024f0061f840_0 .var "MEM_ALU_OUT", 31 0;
v0000024f006209c0_0 .var "MEM_memread", 0 0;
v0000024f00620d80_0 .var "MEM_memwrite", 0 0;
v0000024f00620ba0_0 .var "MEM_opcode", 11 0;
v0000024f00620880_0 .var "MEM_rd_ind", 4 0;
v0000024f0061f700_0 .var "MEM_rd_indzero", 0 0;
v0000024f00620560_0 .var "MEM_regwrite", 0 0;
v0000024f0061f8e0_0 .var "MEM_rs2", 31 0;
v0000024f0061fe80_0 .net "clk", 0 0, L_0000024f006cbcb0;  1 drivers
v0000024f0061fb60_0 .net "rst", 0 0, v0000024f0065cac0_0;  alias, 1 drivers
E_0000024f005ba640 .event posedge, v0000024f0061fb60_0, v0000024f0061fe80_0;
S_0000024f00376b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000024f003d1470 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024f003d14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024f003d14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024f003d1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024f003d1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024f003d1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024f003d15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024f003d15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024f003d1630 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024f003d1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024f003d16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024f003d16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024f003d1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024f003d1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024f003d1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024f003d17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024f003d17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024f003d1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024f003d1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024f003d1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024f003d18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024f003d1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024f003d1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024f003d1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024f003d19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024f006cb310 .functor XOR 1, L_0000024f006cb230, v0000024f0062f780_0, C4<0>, C4<0>;
L_0000024f006cbbd0 .functor NOT 1, L_0000024f006cb310, C4<0>, C4<0>, C4<0>;
L_0000024f006cbb60 .functor OR 1, v0000024f0065cac0_0, L_0000024f006cbbd0, C4<0>, C4<0>;
L_0000024f006cbc40 .functor NOT 1, L_0000024f006cbb60, C4<0>, C4<0>, C4<0>;
v0000024f00624930_0 .net "ALU_OP", 3 0, v0000024f00622310_0;  1 drivers
v0000024f00624b10_0 .net "BranchDecision", 0 0, L_0000024f006cb230;  1 drivers
v0000024f00623990_0 .net "CF", 0 0, v0000024f006219b0_0;  1 drivers
v0000024f00624570_0 .net "EX_opcode", 11 0, v0000024f006305e0_0;  alias, 1 drivers
v0000024f00623ad0_0 .net "Wrong_prediction", 0 0, L_0000024f006cbc40;  alias, 1 drivers
v0000024f006247f0_0 .net "ZF", 0 0, L_0000024f006cb000;  1 drivers
L_0000024f00680ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024f00623c10_0 .net/2u *"_ivl_0", 31 0, L_0000024f00680ce8;  1 drivers
v0000024f00624c50_0 .net *"_ivl_11", 0 0, L_0000024f006cbb60;  1 drivers
v0000024f006249d0_0 .net *"_ivl_2", 31 0, L_0000024f00661de0;  1 drivers
v0000024f00623a30_0 .net *"_ivl_6", 0 0, L_0000024f006cb310;  1 drivers
v0000024f00624cf0_0 .net *"_ivl_8", 0 0, L_0000024f006cbbd0;  1 drivers
v0000024f006242f0_0 .net "alu_out", 31 0, L_0000024f006638c0;  alias, 1 drivers
v0000024f00624d90_0 .net "alu_outw", 31 0, v0000024f00621af0_0;  1 drivers
v0000024f00623fd0_0 .net "is_beq", 0 0, v0000024f00630220_0;  alias, 1 drivers
v0000024f00623710_0 .net "is_bne", 0 0, v0000024f006302c0_0;  alias, 1 drivers
v0000024f00624610_0 .net "is_jal", 0 0, v0000024f0062fdc0_0;  alias, 1 drivers
v0000024f00624250_0 .net "oper1", 31 0, v0000024f0062faa0_0;  alias, 1 drivers
v0000024f006246b0_0 .net "oper2", 31 0, v0000024f0062fc80_0;  alias, 1 drivers
v0000024f00623b70_0 .net "pc", 31 0, v0000024f00630540_0;  alias, 1 drivers
v0000024f00623e90_0 .net "predicted", 0 0, v0000024f0062f780_0;  alias, 1 drivers
v0000024f00624750_0 .net "rst", 0 0, v0000024f0065cac0_0;  alias, 1 drivers
L_0000024f00661de0 .arith/sum 32, v0000024f00630540_0, L_0000024f00680ce8;
L_0000024f006638c0 .functor MUXZ 32, v0000024f00621af0_0, L_0000024f00661de0, v0000024f0062fdc0_0, C4<>;
S_0000024f003e9ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000024f00376b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000024f006cad60 .functor AND 1, v0000024f00630220_0, L_0000024f006ca9e0, C4<1>, C4<1>;
L_0000024f006caf90 .functor NOT 1, L_0000024f006ca9e0, C4<0>, C4<0>, C4<0>;
L_0000024f006cb150 .functor AND 1, v0000024f006302c0_0, L_0000024f006caf90, C4<1>, C4<1>;
L_0000024f006cb230 .functor OR 1, L_0000024f006cad60, L_0000024f006cb150, C4<0>, C4<0>;
v0000024f00621550_0 .net "BranchDecision", 0 0, L_0000024f006cb230;  alias, 1 drivers
v0000024f00622950_0 .net *"_ivl_2", 0 0, L_0000024f006caf90;  1 drivers
v0000024f00622090_0 .net "is_beq", 0 0, v0000024f00630220_0;  alias, 1 drivers
v0000024f00622c70_0 .net "is_beq_taken", 0 0, L_0000024f006cad60;  1 drivers
v0000024f00623030_0 .net "is_bne", 0 0, v0000024f006302c0_0;  alias, 1 drivers
v0000024f00621730_0 .net "is_bne_taken", 0 0, L_0000024f006cb150;  1 drivers
v0000024f006215f0_0 .net "is_eq", 0 0, L_0000024f006ca9e0;  1 drivers
v0000024f006230d0_0 .net "oper1", 31 0, v0000024f0062faa0_0;  alias, 1 drivers
v0000024f006232b0_0 .net "oper2", 31 0, v0000024f0062fc80_0;  alias, 1 drivers
S_0000024f003e9c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000024f003e9ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000024f006ca3c0 .functor XOR 1, L_0000024f00663d20, L_0000024f00663960, C4<0>, C4<0>;
L_0000024f006cac80 .functor XOR 1, L_0000024f00663b40, L_0000024f00663dc0, C4<0>, C4<0>;
L_0000024f006cb540 .functor XOR 1, L_0000024f00663780, L_0000024f006636e0, C4<0>, C4<0>;
L_0000024f006ca200 .functor XOR 1, L_0000024f00663c80, L_0000024f00663a00, C4<0>, C4<0>;
L_0000024f006cae40 .functor XOR 1, L_0000024f00663aa0, L_0000024f00663820, C4<0>, C4<0>;
L_0000024f006cb3f0 .functor XOR 1, L_0000024f00663be0, L_0000024f006d42f0, C4<0>, C4<0>;
L_0000024f006cb770 .functor XOR 1, L_0000024f006d5510, L_0000024f006d3710, C4<0>, C4<0>;
L_0000024f006ca270 .functor XOR 1, L_0000024f006d4ed0, L_0000024f006d3350, C4<0>, C4<0>;
L_0000024f006ca2e0 .functor XOR 1, L_0000024f006d55b0, L_0000024f006d4930, C4<0>, C4<0>;
L_0000024f006cb5b0 .functor XOR 1, L_0000024f006d5290, L_0000024f006d4570, C4<0>, C4<0>;
L_0000024f006cb700 .functor XOR 1, L_0000024f006d4890, L_0000024f006d3f30, C4<0>, C4<0>;
L_0000024f006ca890 .functor XOR 1, L_0000024f006d33f0, L_0000024f006d5650, C4<0>, C4<0>;
L_0000024f006ca510 .functor XOR 1, L_0000024f006d4e30, L_0000024f006d5330, C4<0>, C4<0>;
L_0000024f006cb850 .functor XOR 1, L_0000024f006d47f0, L_0000024f006d3490, C4<0>, C4<0>;
L_0000024f006cb8c0 .functor XOR 1, L_0000024f006d4f70, L_0000024f006d41b0, C4<0>, C4<0>;
L_0000024f006caa50 .functor XOR 1, L_0000024f006d4610, L_0000024f006d3b70, C4<0>, C4<0>;
L_0000024f006cb460 .functor XOR 1, L_0000024f006d3990, L_0000024f006d3530, C4<0>, C4<0>;
L_0000024f006cac10 .functor XOR 1, L_0000024f006d53d0, L_0000024f006d35d0, C4<0>, C4<0>;
L_0000024f006ca4a0 .functor XOR 1, L_0000024f006d46b0, L_0000024f006d5010, C4<0>, C4<0>;
L_0000024f006cb930 .functor XOR 1, L_0000024f006d3670, L_0000024f006d49d0, C4<0>, C4<0>;
L_0000024f006ca580 .functor XOR 1, L_0000024f006d2f90, L_0000024f006d50b0, C4<0>, C4<0>;
L_0000024f006cacf0 .functor XOR 1, L_0000024f006d4bb0, L_0000024f006d5150, C4<0>, C4<0>;
L_0000024f006caeb0 .functor XOR 1, L_0000024f006d4a70, L_0000024f006d56f0, C4<0>, C4<0>;
L_0000024f006ca6d0 .functor XOR 1, L_0000024f006d5470, L_0000024f006d3210, C4<0>, C4<0>;
L_0000024f006ca5f0 .functor XOR 1, L_0000024f006d3030, L_0000024f006d44d0, C4<0>, C4<0>;
L_0000024f006ca740 .functor XOR 1, L_0000024f006d4070, L_0000024f006d4750, C4<0>, C4<0>;
L_0000024f006cb1c0 .functor XOR 1, L_0000024f006d37b0, L_0000024f006d3d50, C4<0>, C4<0>;
L_0000024f006ca820 .functor XOR 1, L_0000024f006d4390, L_0000024f006d30d0, C4<0>, C4<0>;
L_0000024f006ca900 .functor XOR 1, L_0000024f006d3fd0, L_0000024f006d3850, C4<0>, C4<0>;
L_0000024f006cb0e0 .functor XOR 1, L_0000024f006d3a30, L_0000024f006d3170, C4<0>, C4<0>;
L_0000024f006ca970 .functor XOR 1, L_0000024f006d32b0, L_0000024f006d51f0, C4<0>, C4<0>;
L_0000024f006cb070 .functor XOR 1, L_0000024f006d38f0, L_0000024f006d3cb0, C4<0>, C4<0>;
L_0000024f006ca9e0/0/0 .functor OR 1, L_0000024f006d3ad0, L_0000024f006d4110, L_0000024f006d3c10, L_0000024f006d3e90;
L_0000024f006ca9e0/0/4 .functor OR 1, L_0000024f006d4250, L_0000024f006d4b10, L_0000024f006d4430, L_0000024f006d4c50;
L_0000024f006ca9e0/0/8 .functor OR 1, L_0000024f006d4cf0, L_0000024f006d4d90, L_0000024f006d5d30, L_0000024f006d5e70;
L_0000024f006ca9e0/0/12 .functor OR 1, L_0000024f006d5dd0, L_0000024f006d5790, L_0000024f006d5830, L_0000024f006d5b50;
L_0000024f006ca9e0/0/16 .functor OR 1, L_0000024f006d58d0, L_0000024f006d5ab0, L_0000024f006d5bf0, L_0000024f006d5970;
L_0000024f006ca9e0/0/20 .functor OR 1, L_0000024f006d5a10, L_0000024f006d5c90, L_0000024f006ced50, L_0000024f006cfe30;
L_0000024f006ca9e0/0/24 .functor OR 1, L_0000024f006cfa70, L_0000024f006cfed0, L_0000024f006d01f0, L_0000024f006cef30;
L_0000024f006ca9e0/0/28 .functor OR 1, L_0000024f006cf430, L_0000024f006d05b0, L_0000024f006d0470, L_0000024f006cec10;
L_0000024f006ca9e0/1/0 .functor OR 1, L_0000024f006ca9e0/0/0, L_0000024f006ca9e0/0/4, L_0000024f006ca9e0/0/8, L_0000024f006ca9e0/0/12;
L_0000024f006ca9e0/1/4 .functor OR 1, L_0000024f006ca9e0/0/16, L_0000024f006ca9e0/0/20, L_0000024f006ca9e0/0/24, L_0000024f006ca9e0/0/28;
L_0000024f006ca9e0 .functor NOR 1, L_0000024f006ca9e0/1/0, L_0000024f006ca9e0/1/4, C4<0>, C4<0>;
v0000024f0061f980_0 .net *"_ivl_0", 0 0, L_0000024f006ca3c0;  1 drivers
v0000024f00620740_0 .net *"_ivl_101", 0 0, L_0000024f006d3530;  1 drivers
v0000024f00620600_0 .net *"_ivl_102", 0 0, L_0000024f006cac10;  1 drivers
v0000024f00620060_0 .net *"_ivl_105", 0 0, L_0000024f006d53d0;  1 drivers
v0000024f006201a0_0 .net *"_ivl_107", 0 0, L_0000024f006d35d0;  1 drivers
v0000024f0061fa20_0 .net *"_ivl_108", 0 0, L_0000024f006ca4a0;  1 drivers
v0000024f006206a0_0 .net *"_ivl_11", 0 0, L_0000024f00663dc0;  1 drivers
v0000024f00620920_0 .net *"_ivl_111", 0 0, L_0000024f006d46b0;  1 drivers
v0000024f00620a60_0 .net *"_ivl_113", 0 0, L_0000024f006d5010;  1 drivers
v0000024f00620b00_0 .net *"_ivl_114", 0 0, L_0000024f006cb930;  1 drivers
v0000024f0061fac0_0 .net *"_ivl_117", 0 0, L_0000024f006d3670;  1 drivers
v0000024f0061fc00_0 .net *"_ivl_119", 0 0, L_0000024f006d49d0;  1 drivers
v0000024f0061fca0_0 .net *"_ivl_12", 0 0, L_0000024f006cb540;  1 drivers
v0000024f00620100_0 .net *"_ivl_120", 0 0, L_0000024f006ca580;  1 drivers
v0000024f00620240_0 .net *"_ivl_123", 0 0, L_0000024f006d2f90;  1 drivers
v0000024f0061fd40_0 .net *"_ivl_125", 0 0, L_0000024f006d50b0;  1 drivers
v0000024f0061fde0_0 .net *"_ivl_126", 0 0, L_0000024f006cacf0;  1 drivers
v0000024f0061ff20_0 .net *"_ivl_129", 0 0, L_0000024f006d4bb0;  1 drivers
v0000024f006202e0_0 .net *"_ivl_131", 0 0, L_0000024f006d5150;  1 drivers
v0000024f00620380_0 .net *"_ivl_132", 0 0, L_0000024f006caeb0;  1 drivers
v0000024f00620420_0 .net *"_ivl_135", 0 0, L_0000024f006d4a70;  1 drivers
v0000024f0061f200_0 .net *"_ivl_137", 0 0, L_0000024f006d56f0;  1 drivers
v0000024f0061d400_0 .net *"_ivl_138", 0 0, L_0000024f006ca6d0;  1 drivers
v0000024f0061e8a0_0 .net *"_ivl_141", 0 0, L_0000024f006d5470;  1 drivers
v0000024f0061d5e0_0 .net *"_ivl_143", 0 0, L_0000024f006d3210;  1 drivers
v0000024f0061ec60_0 .net *"_ivl_144", 0 0, L_0000024f006ca5f0;  1 drivers
v0000024f0061d220_0 .net *"_ivl_147", 0 0, L_0000024f006d3030;  1 drivers
v0000024f0061dc20_0 .net *"_ivl_149", 0 0, L_0000024f006d44d0;  1 drivers
v0000024f0061ed00_0 .net *"_ivl_15", 0 0, L_0000024f00663780;  1 drivers
v0000024f0061de00_0 .net *"_ivl_150", 0 0, L_0000024f006ca740;  1 drivers
v0000024f0061f2a0_0 .net *"_ivl_153", 0 0, L_0000024f006d4070;  1 drivers
v0000024f0061d860_0 .net *"_ivl_155", 0 0, L_0000024f006d4750;  1 drivers
v0000024f0061d680_0 .net *"_ivl_156", 0 0, L_0000024f006cb1c0;  1 drivers
v0000024f0061db80_0 .net *"_ivl_159", 0 0, L_0000024f006d37b0;  1 drivers
v0000024f0061e800_0 .net *"_ivl_161", 0 0, L_0000024f006d3d50;  1 drivers
v0000024f0061dea0_0 .net *"_ivl_162", 0 0, L_0000024f006ca820;  1 drivers
v0000024f0061f520_0 .net *"_ivl_165", 0 0, L_0000024f006d4390;  1 drivers
v0000024f0061f020_0 .net *"_ivl_167", 0 0, L_0000024f006d30d0;  1 drivers
v0000024f0061e940_0 .net *"_ivl_168", 0 0, L_0000024f006ca900;  1 drivers
v0000024f0061eda0_0 .net *"_ivl_17", 0 0, L_0000024f006636e0;  1 drivers
v0000024f0061dd60_0 .net *"_ivl_171", 0 0, L_0000024f006d3fd0;  1 drivers
v0000024f0061e9e0_0 .net *"_ivl_173", 0 0, L_0000024f006d3850;  1 drivers
v0000024f0061ee40_0 .net *"_ivl_174", 0 0, L_0000024f006cb0e0;  1 drivers
v0000024f0061dae0_0 .net *"_ivl_177", 0 0, L_0000024f006d3a30;  1 drivers
v0000024f0061f3e0_0 .net *"_ivl_179", 0 0, L_0000024f006d3170;  1 drivers
v0000024f0061df40_0 .net *"_ivl_18", 0 0, L_0000024f006ca200;  1 drivers
v0000024f0061e4e0_0 .net *"_ivl_180", 0 0, L_0000024f006ca970;  1 drivers
v0000024f0061d4a0_0 .net *"_ivl_183", 0 0, L_0000024f006d32b0;  1 drivers
v0000024f0061d180_0 .net *"_ivl_185", 0 0, L_0000024f006d51f0;  1 drivers
v0000024f0061ea80_0 .net *"_ivl_186", 0 0, L_0000024f006cb070;  1 drivers
v0000024f0061eee0_0 .net *"_ivl_190", 0 0, L_0000024f006d38f0;  1 drivers
v0000024f0061e440_0 .net *"_ivl_192", 0 0, L_0000024f006d3cb0;  1 drivers
v0000024f0061f340_0 .net *"_ivl_194", 0 0, L_0000024f006d3ad0;  1 drivers
v0000024f0061f480_0 .net *"_ivl_196", 0 0, L_0000024f006d4110;  1 drivers
v0000024f0061e580_0 .net *"_ivl_198", 0 0, L_0000024f006d3c10;  1 drivers
v0000024f0061eb20_0 .net *"_ivl_200", 0 0, L_0000024f006d3e90;  1 drivers
v0000024f0061dfe0_0 .net *"_ivl_202", 0 0, L_0000024f006d4250;  1 drivers
v0000024f0061da40_0 .net *"_ivl_204", 0 0, L_0000024f006d4b10;  1 drivers
v0000024f0061dcc0_0 .net *"_ivl_206", 0 0, L_0000024f006d4430;  1 drivers
v0000024f0061d9a0_0 .net *"_ivl_208", 0 0, L_0000024f006d4c50;  1 drivers
v0000024f0061ef80_0 .net *"_ivl_21", 0 0, L_0000024f00663c80;  1 drivers
v0000024f0061f5c0_0 .net *"_ivl_210", 0 0, L_0000024f006d4cf0;  1 drivers
v0000024f0061f0c0_0 .net *"_ivl_212", 0 0, L_0000024f006d4d90;  1 drivers
v0000024f0061ebc0_0 .net *"_ivl_214", 0 0, L_0000024f006d5d30;  1 drivers
v0000024f0061f660_0 .net *"_ivl_216", 0 0, L_0000024f006d5e70;  1 drivers
v0000024f0061e300_0 .net *"_ivl_218", 0 0, L_0000024f006d5dd0;  1 drivers
v0000024f0061e080_0 .net *"_ivl_220", 0 0, L_0000024f006d5790;  1 drivers
v0000024f0061d360_0 .net *"_ivl_222", 0 0, L_0000024f006d5830;  1 drivers
v0000024f0061cf00_0 .net *"_ivl_224", 0 0, L_0000024f006d5b50;  1 drivers
v0000024f0061cfa0_0 .net *"_ivl_226", 0 0, L_0000024f006d58d0;  1 drivers
v0000024f0061e620_0 .net *"_ivl_228", 0 0, L_0000024f006d5ab0;  1 drivers
v0000024f0061f160_0 .net *"_ivl_23", 0 0, L_0000024f00663a00;  1 drivers
v0000024f0061d2c0_0 .net *"_ivl_230", 0 0, L_0000024f006d5bf0;  1 drivers
v0000024f0061d540_0 .net *"_ivl_232", 0 0, L_0000024f006d5970;  1 drivers
v0000024f0061d720_0 .net *"_ivl_234", 0 0, L_0000024f006d5a10;  1 drivers
v0000024f0061d7c0_0 .net *"_ivl_236", 0 0, L_0000024f006d5c90;  1 drivers
v0000024f0061d040_0 .net *"_ivl_238", 0 0, L_0000024f006ced50;  1 drivers
v0000024f0061e120_0 .net *"_ivl_24", 0 0, L_0000024f006cae40;  1 drivers
v0000024f0061e6c0_0 .net *"_ivl_240", 0 0, L_0000024f006cfe30;  1 drivers
v0000024f0061d0e0_0 .net *"_ivl_242", 0 0, L_0000024f006cfa70;  1 drivers
v0000024f0061d900_0 .net *"_ivl_244", 0 0, L_0000024f006cfed0;  1 drivers
v0000024f0061e3a0_0 .net *"_ivl_246", 0 0, L_0000024f006d01f0;  1 drivers
v0000024f0061e1c0_0 .net *"_ivl_248", 0 0, L_0000024f006cef30;  1 drivers
v0000024f0061e260_0 .net *"_ivl_250", 0 0, L_0000024f006cf430;  1 drivers
v0000024f0061e760_0 .net *"_ivl_252", 0 0, L_0000024f006d05b0;  1 drivers
v0000024f00541530_0 .net *"_ivl_254", 0 0, L_0000024f006d0470;  1 drivers
v0000024f00621a50_0 .net *"_ivl_256", 0 0, L_0000024f006cec10;  1 drivers
v0000024f00623490_0 .net *"_ivl_27", 0 0, L_0000024f00663aa0;  1 drivers
v0000024f00622bd0_0 .net *"_ivl_29", 0 0, L_0000024f00663820;  1 drivers
v0000024f00622630_0 .net *"_ivl_3", 0 0, L_0000024f00663d20;  1 drivers
v0000024f00622270_0 .net *"_ivl_30", 0 0, L_0000024f006cb3f0;  1 drivers
v0000024f006226d0_0 .net *"_ivl_33", 0 0, L_0000024f00663be0;  1 drivers
v0000024f00621eb0_0 .net *"_ivl_35", 0 0, L_0000024f006d42f0;  1 drivers
v0000024f006210f0_0 .net *"_ivl_36", 0 0, L_0000024f006cb770;  1 drivers
v0000024f00622ef0_0 .net *"_ivl_39", 0 0, L_0000024f006d5510;  1 drivers
v0000024f00621e10_0 .net *"_ivl_41", 0 0, L_0000024f006d3710;  1 drivers
v0000024f006214b0_0 .net *"_ivl_42", 0 0, L_0000024f006ca270;  1 drivers
v0000024f00622590_0 .net *"_ivl_45", 0 0, L_0000024f006d4ed0;  1 drivers
v0000024f00623670_0 .net *"_ivl_47", 0 0, L_0000024f006d3350;  1 drivers
v0000024f00621230_0 .net *"_ivl_48", 0 0, L_0000024f006ca2e0;  1 drivers
v0000024f00621f50_0 .net *"_ivl_5", 0 0, L_0000024f00663960;  1 drivers
v0000024f00622a90_0 .net *"_ivl_51", 0 0, L_0000024f006d55b0;  1 drivers
v0000024f00621b90_0 .net *"_ivl_53", 0 0, L_0000024f006d4930;  1 drivers
v0000024f00623530_0 .net *"_ivl_54", 0 0, L_0000024f006cb5b0;  1 drivers
v0000024f00621190_0 .net *"_ivl_57", 0 0, L_0000024f006d5290;  1 drivers
v0000024f00621690_0 .net *"_ivl_59", 0 0, L_0000024f006d4570;  1 drivers
v0000024f006233f0_0 .net *"_ivl_6", 0 0, L_0000024f006cac80;  1 drivers
v0000024f00622770_0 .net *"_ivl_60", 0 0, L_0000024f006cb700;  1 drivers
v0000024f00623350_0 .net *"_ivl_63", 0 0, L_0000024f006d4890;  1 drivers
v0000024f006212d0_0 .net *"_ivl_65", 0 0, L_0000024f006d3f30;  1 drivers
v0000024f006235d0_0 .net *"_ivl_66", 0 0, L_0000024f006ca890;  1 drivers
v0000024f00621870_0 .net *"_ivl_69", 0 0, L_0000024f006d33f0;  1 drivers
v0000024f00621370_0 .net *"_ivl_71", 0 0, L_0000024f006d5650;  1 drivers
v0000024f00621c30_0 .net *"_ivl_72", 0 0, L_0000024f006ca510;  1 drivers
v0000024f00621cd0_0 .net *"_ivl_75", 0 0, L_0000024f006d4e30;  1 drivers
v0000024f00620f10_0 .net *"_ivl_77", 0 0, L_0000024f006d5330;  1 drivers
v0000024f00622450_0 .net *"_ivl_78", 0 0, L_0000024f006cb850;  1 drivers
v0000024f006224f0_0 .net *"_ivl_81", 0 0, L_0000024f006d47f0;  1 drivers
v0000024f00622db0_0 .net *"_ivl_83", 0 0, L_0000024f006d3490;  1 drivers
v0000024f00622d10_0 .net *"_ivl_84", 0 0, L_0000024f006cb8c0;  1 drivers
v0000024f00622810_0 .net *"_ivl_87", 0 0, L_0000024f006d4f70;  1 drivers
v0000024f00621ff0_0 .net *"_ivl_89", 0 0, L_0000024f006d41b0;  1 drivers
v0000024f00622f90_0 .net *"_ivl_9", 0 0, L_0000024f00663b40;  1 drivers
v0000024f00623210_0 .net *"_ivl_90", 0 0, L_0000024f006caa50;  1 drivers
v0000024f00621050_0 .net *"_ivl_93", 0 0, L_0000024f006d4610;  1 drivers
v0000024f00622b30_0 .net *"_ivl_95", 0 0, L_0000024f006d3b70;  1 drivers
v0000024f006228b0_0 .net *"_ivl_96", 0 0, L_0000024f006cb460;  1 drivers
v0000024f006229f0_0 .net *"_ivl_99", 0 0, L_0000024f006d3990;  1 drivers
v0000024f00620fb0_0 .net "a", 31 0, v0000024f0062faa0_0;  alias, 1 drivers
v0000024f006221d0_0 .net "b", 31 0, v0000024f0062fc80_0;  alias, 1 drivers
v0000024f00622e50_0 .net "out", 0 0, L_0000024f006ca9e0;  alias, 1 drivers
v0000024f00621410_0 .net "temp", 31 0, L_0000024f006d3df0;  1 drivers
L_0000024f00663d20 .part v0000024f0062faa0_0, 0, 1;
L_0000024f00663960 .part v0000024f0062fc80_0, 0, 1;
L_0000024f00663b40 .part v0000024f0062faa0_0, 1, 1;
L_0000024f00663dc0 .part v0000024f0062fc80_0, 1, 1;
L_0000024f00663780 .part v0000024f0062faa0_0, 2, 1;
L_0000024f006636e0 .part v0000024f0062fc80_0, 2, 1;
L_0000024f00663c80 .part v0000024f0062faa0_0, 3, 1;
L_0000024f00663a00 .part v0000024f0062fc80_0, 3, 1;
L_0000024f00663aa0 .part v0000024f0062faa0_0, 4, 1;
L_0000024f00663820 .part v0000024f0062fc80_0, 4, 1;
L_0000024f00663be0 .part v0000024f0062faa0_0, 5, 1;
L_0000024f006d42f0 .part v0000024f0062fc80_0, 5, 1;
L_0000024f006d5510 .part v0000024f0062faa0_0, 6, 1;
L_0000024f006d3710 .part v0000024f0062fc80_0, 6, 1;
L_0000024f006d4ed0 .part v0000024f0062faa0_0, 7, 1;
L_0000024f006d3350 .part v0000024f0062fc80_0, 7, 1;
L_0000024f006d55b0 .part v0000024f0062faa0_0, 8, 1;
L_0000024f006d4930 .part v0000024f0062fc80_0, 8, 1;
L_0000024f006d5290 .part v0000024f0062faa0_0, 9, 1;
L_0000024f006d4570 .part v0000024f0062fc80_0, 9, 1;
L_0000024f006d4890 .part v0000024f0062faa0_0, 10, 1;
L_0000024f006d3f30 .part v0000024f0062fc80_0, 10, 1;
L_0000024f006d33f0 .part v0000024f0062faa0_0, 11, 1;
L_0000024f006d5650 .part v0000024f0062fc80_0, 11, 1;
L_0000024f006d4e30 .part v0000024f0062faa0_0, 12, 1;
L_0000024f006d5330 .part v0000024f0062fc80_0, 12, 1;
L_0000024f006d47f0 .part v0000024f0062faa0_0, 13, 1;
L_0000024f006d3490 .part v0000024f0062fc80_0, 13, 1;
L_0000024f006d4f70 .part v0000024f0062faa0_0, 14, 1;
L_0000024f006d41b0 .part v0000024f0062fc80_0, 14, 1;
L_0000024f006d4610 .part v0000024f0062faa0_0, 15, 1;
L_0000024f006d3b70 .part v0000024f0062fc80_0, 15, 1;
L_0000024f006d3990 .part v0000024f0062faa0_0, 16, 1;
L_0000024f006d3530 .part v0000024f0062fc80_0, 16, 1;
L_0000024f006d53d0 .part v0000024f0062faa0_0, 17, 1;
L_0000024f006d35d0 .part v0000024f0062fc80_0, 17, 1;
L_0000024f006d46b0 .part v0000024f0062faa0_0, 18, 1;
L_0000024f006d5010 .part v0000024f0062fc80_0, 18, 1;
L_0000024f006d3670 .part v0000024f0062faa0_0, 19, 1;
L_0000024f006d49d0 .part v0000024f0062fc80_0, 19, 1;
L_0000024f006d2f90 .part v0000024f0062faa0_0, 20, 1;
L_0000024f006d50b0 .part v0000024f0062fc80_0, 20, 1;
L_0000024f006d4bb0 .part v0000024f0062faa0_0, 21, 1;
L_0000024f006d5150 .part v0000024f0062fc80_0, 21, 1;
L_0000024f006d4a70 .part v0000024f0062faa0_0, 22, 1;
L_0000024f006d56f0 .part v0000024f0062fc80_0, 22, 1;
L_0000024f006d5470 .part v0000024f0062faa0_0, 23, 1;
L_0000024f006d3210 .part v0000024f0062fc80_0, 23, 1;
L_0000024f006d3030 .part v0000024f0062faa0_0, 24, 1;
L_0000024f006d44d0 .part v0000024f0062fc80_0, 24, 1;
L_0000024f006d4070 .part v0000024f0062faa0_0, 25, 1;
L_0000024f006d4750 .part v0000024f0062fc80_0, 25, 1;
L_0000024f006d37b0 .part v0000024f0062faa0_0, 26, 1;
L_0000024f006d3d50 .part v0000024f0062fc80_0, 26, 1;
L_0000024f006d4390 .part v0000024f0062faa0_0, 27, 1;
L_0000024f006d30d0 .part v0000024f0062fc80_0, 27, 1;
L_0000024f006d3fd0 .part v0000024f0062faa0_0, 28, 1;
L_0000024f006d3850 .part v0000024f0062fc80_0, 28, 1;
L_0000024f006d3a30 .part v0000024f0062faa0_0, 29, 1;
L_0000024f006d3170 .part v0000024f0062fc80_0, 29, 1;
L_0000024f006d32b0 .part v0000024f0062faa0_0, 30, 1;
L_0000024f006d51f0 .part v0000024f0062fc80_0, 30, 1;
LS_0000024f006d3df0_0_0 .concat8 [ 1 1 1 1], L_0000024f006ca3c0, L_0000024f006cac80, L_0000024f006cb540, L_0000024f006ca200;
LS_0000024f006d3df0_0_4 .concat8 [ 1 1 1 1], L_0000024f006cae40, L_0000024f006cb3f0, L_0000024f006cb770, L_0000024f006ca270;
LS_0000024f006d3df0_0_8 .concat8 [ 1 1 1 1], L_0000024f006ca2e0, L_0000024f006cb5b0, L_0000024f006cb700, L_0000024f006ca890;
LS_0000024f006d3df0_0_12 .concat8 [ 1 1 1 1], L_0000024f006ca510, L_0000024f006cb850, L_0000024f006cb8c0, L_0000024f006caa50;
LS_0000024f006d3df0_0_16 .concat8 [ 1 1 1 1], L_0000024f006cb460, L_0000024f006cac10, L_0000024f006ca4a0, L_0000024f006cb930;
LS_0000024f006d3df0_0_20 .concat8 [ 1 1 1 1], L_0000024f006ca580, L_0000024f006cacf0, L_0000024f006caeb0, L_0000024f006ca6d0;
LS_0000024f006d3df0_0_24 .concat8 [ 1 1 1 1], L_0000024f006ca5f0, L_0000024f006ca740, L_0000024f006cb1c0, L_0000024f006ca820;
LS_0000024f006d3df0_0_28 .concat8 [ 1 1 1 1], L_0000024f006ca900, L_0000024f006cb0e0, L_0000024f006ca970, L_0000024f006cb070;
LS_0000024f006d3df0_1_0 .concat8 [ 4 4 4 4], LS_0000024f006d3df0_0_0, LS_0000024f006d3df0_0_4, LS_0000024f006d3df0_0_8, LS_0000024f006d3df0_0_12;
LS_0000024f006d3df0_1_4 .concat8 [ 4 4 4 4], LS_0000024f006d3df0_0_16, LS_0000024f006d3df0_0_20, LS_0000024f006d3df0_0_24, LS_0000024f006d3df0_0_28;
L_0000024f006d3df0 .concat8 [ 16 16 0 0], LS_0000024f006d3df0_1_0, LS_0000024f006d3df0_1_4;
L_0000024f006d38f0 .part v0000024f0062faa0_0, 31, 1;
L_0000024f006d3cb0 .part v0000024f0062fc80_0, 31, 1;
L_0000024f006d3ad0 .part L_0000024f006d3df0, 0, 1;
L_0000024f006d4110 .part L_0000024f006d3df0, 1, 1;
L_0000024f006d3c10 .part L_0000024f006d3df0, 2, 1;
L_0000024f006d3e90 .part L_0000024f006d3df0, 3, 1;
L_0000024f006d4250 .part L_0000024f006d3df0, 4, 1;
L_0000024f006d4b10 .part L_0000024f006d3df0, 5, 1;
L_0000024f006d4430 .part L_0000024f006d3df0, 6, 1;
L_0000024f006d4c50 .part L_0000024f006d3df0, 7, 1;
L_0000024f006d4cf0 .part L_0000024f006d3df0, 8, 1;
L_0000024f006d4d90 .part L_0000024f006d3df0, 9, 1;
L_0000024f006d5d30 .part L_0000024f006d3df0, 10, 1;
L_0000024f006d5e70 .part L_0000024f006d3df0, 11, 1;
L_0000024f006d5dd0 .part L_0000024f006d3df0, 12, 1;
L_0000024f006d5790 .part L_0000024f006d3df0, 13, 1;
L_0000024f006d5830 .part L_0000024f006d3df0, 14, 1;
L_0000024f006d5b50 .part L_0000024f006d3df0, 15, 1;
L_0000024f006d58d0 .part L_0000024f006d3df0, 16, 1;
L_0000024f006d5ab0 .part L_0000024f006d3df0, 17, 1;
L_0000024f006d5bf0 .part L_0000024f006d3df0, 18, 1;
L_0000024f006d5970 .part L_0000024f006d3df0, 19, 1;
L_0000024f006d5a10 .part L_0000024f006d3df0, 20, 1;
L_0000024f006d5c90 .part L_0000024f006d3df0, 21, 1;
L_0000024f006ced50 .part L_0000024f006d3df0, 22, 1;
L_0000024f006cfe30 .part L_0000024f006d3df0, 23, 1;
L_0000024f006cfa70 .part L_0000024f006d3df0, 24, 1;
L_0000024f006cfed0 .part L_0000024f006d3df0, 25, 1;
L_0000024f006d01f0 .part L_0000024f006d3df0, 26, 1;
L_0000024f006cef30 .part L_0000024f006d3df0, 27, 1;
L_0000024f006cf430 .part L_0000024f006d3df0, 28, 1;
L_0000024f006d05b0 .part L_0000024f006d3df0, 29, 1;
L_0000024f006d0470 .part L_0000024f006d3df0, 30, 1;
L_0000024f006cec10 .part L_0000024f006d3df0, 31, 1;
S_0000024f0042c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000024f00376b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000024f005ba3c0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000024f006cb000 .functor NOT 1, L_0000024f00661d40, C4<0>, C4<0>, C4<0>;
v0000024f006217d0_0 .net "A", 31 0, v0000024f0062faa0_0;  alias, 1 drivers
v0000024f00623170_0 .net "ALUOP", 3 0, v0000024f00622310_0;  alias, 1 drivers
v0000024f00621910_0 .net "B", 31 0, v0000024f0062fc80_0;  alias, 1 drivers
v0000024f006219b0_0 .var "CF", 0 0;
v0000024f00621d70_0 .net "ZF", 0 0, L_0000024f006cb000;  alias, 1 drivers
v0000024f00622130_0 .net *"_ivl_1", 0 0, L_0000024f00661d40;  1 drivers
v0000024f00621af0_0 .var "res", 31 0;
E_0000024f005ba400 .event anyedge, v0000024f00623170_0, v0000024f00620fb0_0, v0000024f006221d0_0, v0000024f006219b0_0;
L_0000024f00661d40 .reduce/or v0000024f00621af0_0;
S_0000024f0042ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000024f00376b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000024f005d7d40 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024f005d7d78 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024f005d7db0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024f005d7de8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024f005d7e20 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024f005d7e58 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024f005d7e90 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024f005d7ec8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024f005d7f00 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024f005d7f38 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024f005d7f70 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024f005d7fa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024f005d7fe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024f005d8018 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024f005d8050 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024f005d8088 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024f005d80c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024f005d80f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024f005d8130 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024f005d8168 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024f005d81a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024f005d81d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024f005d8210 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024f005d8248 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024f005d8280 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024f00622310_0 .var "ALU_OP", 3 0;
v0000024f006223b0_0 .net "opcode", 11 0, v0000024f006305e0_0;  alias, 1 drivers
E_0000024f005b97c0 .event anyedge, v0000024f0061f7a0_0;
S_0000024f00433170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000024f0062d3e0_0 .net "EX1_forward_to_B", 31 0, v0000024f0062d480_0;  alias, 1 drivers
v0000024f0062d160_0 .net "EX_PFC", 31 0, v0000024f0062d020_0;  alias, 1 drivers
v0000024f0062ea60_0 .net "EX_PFC_to_IF", 31 0, L_0000024f00662420;  alias, 1 drivers
v0000024f0062d840_0 .net "alu_selA", 1 0, L_0000024f0065e140;  alias, 1 drivers
v0000024f0062dde0_0 .net "alu_selB", 1 0, L_0000024f00660120;  alias, 1 drivers
v0000024f0062dac0_0 .net "ex_haz", 31 0, v0000024f0061f840_0;  alias, 1 drivers
v0000024f0062ee20_0 .net "id_haz", 31 0, L_0000024f006638c0;  alias, 1 drivers
v0000024f0062d520_0 .net "is_jr", 0 0, v0000024f0062dc00_0;  alias, 1 drivers
v0000024f0062d5c0_0 .net "mem_haz", 31 0, L_0000024f006e79f0;  alias, 1 drivers
v0000024f0062d200_0 .net "oper1", 31 0, L_0000024f00665ca0;  alias, 1 drivers
v0000024f0062e7e0_0 .net "oper2", 31 0, L_0000024f006cb380;  alias, 1 drivers
v0000024f0062eba0_0 .net "pc", 31 0, v0000024f0062e560_0;  alias, 1 drivers
v0000024f0062e740_0 .net "rs1", 31 0, v0000024f0062d7a0_0;  alias, 1 drivers
v0000024f0062e060_0 .net "rs2_in", 31 0, v0000024f0062d8e0_0;  alias, 1 drivers
v0000024f0062eb00_0 .net "rs2_out", 31 0, L_0000024f006ca190;  alias, 1 drivers
v0000024f0062cda0_0 .net "store_rs2_forward", 1 0, L_0000024f00660300;  alias, 1 drivers
L_0000024f00662420 .functor MUXZ 32, v0000024f0062d020_0, L_0000024f00665ca0, v0000024f0062dc00_0, C4<>;
S_0000024f00433300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000024f00433170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024f005ba180 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000024f00664b20 .functor NOT 1, L_0000024f006627e0, C4<0>, C4<0>, C4<0>;
L_0000024f00665610 .functor NOT 1, L_0000024f00662600, C4<0>, C4<0>, C4<0>;
L_0000024f00664b90 .functor NOT 1, L_0000024f00662060, C4<0>, C4<0>, C4<0>;
L_0000024f00664490 .functor NOT 1, L_0000024f00662920, C4<0>, C4<0>, C4<0>;
L_0000024f006648f0 .functor AND 32, L_0000024f006654c0, v0000024f0062d7a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f00664c00 .functor AND 32, L_0000024f00663fc0, L_0000024f006e79f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f00664500 .functor OR 32, L_0000024f006648f0, L_0000024f00664c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024f00664570 .functor AND 32, L_0000024f00665680, v0000024f0061f840_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f00665c30 .functor OR 32, L_0000024f00664500, L_0000024f00664570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024f00665bc0 .functor AND 32, L_0000024f006656f0, L_0000024f006638c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f00665ca0 .functor OR 32, L_0000024f00665c30, L_0000024f00665bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024f00623d50_0 .net *"_ivl_1", 0 0, L_0000024f006627e0;  1 drivers
v0000024f00624110_0 .net *"_ivl_13", 0 0, L_0000024f00662060;  1 drivers
v0000024f00623df0_0 .net *"_ivl_14", 0 0, L_0000024f00664b90;  1 drivers
v0000024f006241b0_0 .net *"_ivl_19", 0 0, L_0000024f00663500;  1 drivers
v0000024f0062a020_0 .net *"_ivl_2", 0 0, L_0000024f00664b20;  1 drivers
v0000024f00629bc0_0 .net *"_ivl_23", 0 0, L_0000024f006629c0;  1 drivers
v0000024f00629a80_0 .net *"_ivl_27", 0 0, L_0000024f00662920;  1 drivers
v0000024f00629e40_0 .net *"_ivl_28", 0 0, L_0000024f00664490;  1 drivers
v0000024f00628fe0_0 .net *"_ivl_33", 0 0, L_0000024f006626a0;  1 drivers
v0000024f00629b20_0 .net *"_ivl_37", 0 0, L_0000024f00662a60;  1 drivers
v0000024f0062a480_0 .net *"_ivl_40", 31 0, L_0000024f006648f0;  1 drivers
v0000024f00629580_0 .net *"_ivl_42", 31 0, L_0000024f00664c00;  1 drivers
v0000024f0062a520_0 .net *"_ivl_44", 31 0, L_0000024f00664500;  1 drivers
v0000024f00629f80_0 .net *"_ivl_46", 31 0, L_0000024f00664570;  1 drivers
v0000024f00629c60_0 .net *"_ivl_48", 31 0, L_0000024f00665c30;  1 drivers
v0000024f006299e0_0 .net *"_ivl_50", 31 0, L_0000024f00665bc0;  1 drivers
v0000024f00629d00_0 .net *"_ivl_7", 0 0, L_0000024f00662600;  1 drivers
v0000024f00629620_0 .net *"_ivl_8", 0 0, L_0000024f00665610;  1 drivers
v0000024f0062a5c0_0 .net "ina", 31 0, v0000024f0062d7a0_0;  alias, 1 drivers
v0000024f00629080_0 .net "inb", 31 0, L_0000024f006e79f0;  alias, 1 drivers
v0000024f00629300_0 .net "inc", 31 0, v0000024f0061f840_0;  alias, 1 drivers
v0000024f006296c0_0 .net "ind", 31 0, L_0000024f006638c0;  alias, 1 drivers
v0000024f00629760_0 .net "out", 31 0, L_0000024f00665ca0;  alias, 1 drivers
v0000024f006294e0_0 .net "s0", 31 0, L_0000024f006654c0;  1 drivers
v0000024f0062a200_0 .net "s1", 31 0, L_0000024f00663fc0;  1 drivers
v0000024f0062a3e0_0 .net "s2", 31 0, L_0000024f00665680;  1 drivers
v0000024f0062a160_0 .net "s3", 31 0, L_0000024f006656f0;  1 drivers
v0000024f00629da0_0 .net "sel", 1 0, L_0000024f0065e140;  alias, 1 drivers
L_0000024f006627e0 .part L_0000024f0065e140, 1, 1;
LS_0000024f00661020_0_0 .concat [ 1 1 1 1], L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20;
LS_0000024f00661020_0_4 .concat [ 1 1 1 1], L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20;
LS_0000024f00661020_0_8 .concat [ 1 1 1 1], L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20;
LS_0000024f00661020_0_12 .concat [ 1 1 1 1], L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20;
LS_0000024f00661020_0_16 .concat [ 1 1 1 1], L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20;
LS_0000024f00661020_0_20 .concat [ 1 1 1 1], L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20;
LS_0000024f00661020_0_24 .concat [ 1 1 1 1], L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20;
LS_0000024f00661020_0_28 .concat [ 1 1 1 1], L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20, L_0000024f00664b20;
LS_0000024f00661020_1_0 .concat [ 4 4 4 4], LS_0000024f00661020_0_0, LS_0000024f00661020_0_4, LS_0000024f00661020_0_8, LS_0000024f00661020_0_12;
LS_0000024f00661020_1_4 .concat [ 4 4 4 4], LS_0000024f00661020_0_16, LS_0000024f00661020_0_20, LS_0000024f00661020_0_24, LS_0000024f00661020_0_28;
L_0000024f00661020 .concat [ 16 16 0 0], LS_0000024f00661020_1_0, LS_0000024f00661020_1_4;
L_0000024f00662600 .part L_0000024f0065e140, 0, 1;
LS_0000024f00663460_0_0 .concat [ 1 1 1 1], L_0000024f00665610, L_0000024f00665610, L_0000024f00665610, L_0000024f00665610;
LS_0000024f00663460_0_4 .concat [ 1 1 1 1], L_0000024f00665610, L_0000024f00665610, L_0000024f00665610, L_0000024f00665610;
LS_0000024f00663460_0_8 .concat [ 1 1 1 1], L_0000024f00665610, L_0000024f00665610, L_0000024f00665610, L_0000024f00665610;
LS_0000024f00663460_0_12 .concat [ 1 1 1 1], L_0000024f00665610, L_0000024f00665610, L_0000024f00665610, L_0000024f00665610;
LS_0000024f00663460_0_16 .concat [ 1 1 1 1], L_0000024f00665610, L_0000024f00665610, L_0000024f00665610, L_0000024f00665610;
LS_0000024f00663460_0_20 .concat [ 1 1 1 1], L_0000024f00665610, L_0000024f00665610, L_0000024f00665610, L_0000024f00665610;
LS_0000024f00663460_0_24 .concat [ 1 1 1 1], L_0000024f00665610, L_0000024f00665610, L_0000024f00665610, L_0000024f00665610;
LS_0000024f00663460_0_28 .concat [ 1 1 1 1], L_0000024f00665610, L_0000024f00665610, L_0000024f00665610, L_0000024f00665610;
LS_0000024f00663460_1_0 .concat [ 4 4 4 4], LS_0000024f00663460_0_0, LS_0000024f00663460_0_4, LS_0000024f00663460_0_8, LS_0000024f00663460_0_12;
LS_0000024f00663460_1_4 .concat [ 4 4 4 4], LS_0000024f00663460_0_16, LS_0000024f00663460_0_20, LS_0000024f00663460_0_24, LS_0000024f00663460_0_28;
L_0000024f00663460 .concat [ 16 16 0 0], LS_0000024f00663460_1_0, LS_0000024f00663460_1_4;
L_0000024f00662060 .part L_0000024f0065e140, 1, 1;
LS_0000024f00662d80_0_0 .concat [ 1 1 1 1], L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90;
LS_0000024f00662d80_0_4 .concat [ 1 1 1 1], L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90;
LS_0000024f00662d80_0_8 .concat [ 1 1 1 1], L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90;
LS_0000024f00662d80_0_12 .concat [ 1 1 1 1], L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90;
LS_0000024f00662d80_0_16 .concat [ 1 1 1 1], L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90;
LS_0000024f00662d80_0_20 .concat [ 1 1 1 1], L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90;
LS_0000024f00662d80_0_24 .concat [ 1 1 1 1], L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90;
LS_0000024f00662d80_0_28 .concat [ 1 1 1 1], L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90, L_0000024f00664b90;
LS_0000024f00662d80_1_0 .concat [ 4 4 4 4], LS_0000024f00662d80_0_0, LS_0000024f00662d80_0_4, LS_0000024f00662d80_0_8, LS_0000024f00662d80_0_12;
LS_0000024f00662d80_1_4 .concat [ 4 4 4 4], LS_0000024f00662d80_0_16, LS_0000024f00662d80_0_20, LS_0000024f00662d80_0_24, LS_0000024f00662d80_0_28;
L_0000024f00662d80 .concat [ 16 16 0 0], LS_0000024f00662d80_1_0, LS_0000024f00662d80_1_4;
L_0000024f00663500 .part L_0000024f0065e140, 0, 1;
LS_0000024f00662c40_0_0 .concat [ 1 1 1 1], L_0000024f00663500, L_0000024f00663500, L_0000024f00663500, L_0000024f00663500;
LS_0000024f00662c40_0_4 .concat [ 1 1 1 1], L_0000024f00663500, L_0000024f00663500, L_0000024f00663500, L_0000024f00663500;
LS_0000024f00662c40_0_8 .concat [ 1 1 1 1], L_0000024f00663500, L_0000024f00663500, L_0000024f00663500, L_0000024f00663500;
LS_0000024f00662c40_0_12 .concat [ 1 1 1 1], L_0000024f00663500, L_0000024f00663500, L_0000024f00663500, L_0000024f00663500;
LS_0000024f00662c40_0_16 .concat [ 1 1 1 1], L_0000024f00663500, L_0000024f00663500, L_0000024f00663500, L_0000024f00663500;
LS_0000024f00662c40_0_20 .concat [ 1 1 1 1], L_0000024f00663500, L_0000024f00663500, L_0000024f00663500, L_0000024f00663500;
LS_0000024f00662c40_0_24 .concat [ 1 1 1 1], L_0000024f00663500, L_0000024f00663500, L_0000024f00663500, L_0000024f00663500;
LS_0000024f00662c40_0_28 .concat [ 1 1 1 1], L_0000024f00663500, L_0000024f00663500, L_0000024f00663500, L_0000024f00663500;
LS_0000024f00662c40_1_0 .concat [ 4 4 4 4], LS_0000024f00662c40_0_0, LS_0000024f00662c40_0_4, LS_0000024f00662c40_0_8, LS_0000024f00662c40_0_12;
LS_0000024f00662c40_1_4 .concat [ 4 4 4 4], LS_0000024f00662c40_0_16, LS_0000024f00662c40_0_20, LS_0000024f00662c40_0_24, LS_0000024f00662c40_0_28;
L_0000024f00662c40 .concat [ 16 16 0 0], LS_0000024f00662c40_1_0, LS_0000024f00662c40_1_4;
L_0000024f006629c0 .part L_0000024f0065e140, 1, 1;
LS_0000024f00662e20_0_0 .concat [ 1 1 1 1], L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0;
LS_0000024f00662e20_0_4 .concat [ 1 1 1 1], L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0;
LS_0000024f00662e20_0_8 .concat [ 1 1 1 1], L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0;
LS_0000024f00662e20_0_12 .concat [ 1 1 1 1], L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0;
LS_0000024f00662e20_0_16 .concat [ 1 1 1 1], L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0;
LS_0000024f00662e20_0_20 .concat [ 1 1 1 1], L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0;
LS_0000024f00662e20_0_24 .concat [ 1 1 1 1], L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0;
LS_0000024f00662e20_0_28 .concat [ 1 1 1 1], L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0, L_0000024f006629c0;
LS_0000024f00662e20_1_0 .concat [ 4 4 4 4], LS_0000024f00662e20_0_0, LS_0000024f00662e20_0_4, LS_0000024f00662e20_0_8, LS_0000024f00662e20_0_12;
LS_0000024f00662e20_1_4 .concat [ 4 4 4 4], LS_0000024f00662e20_0_16, LS_0000024f00662e20_0_20, LS_0000024f00662e20_0_24, LS_0000024f00662e20_0_28;
L_0000024f00662e20 .concat [ 16 16 0 0], LS_0000024f00662e20_1_0, LS_0000024f00662e20_1_4;
L_0000024f00662920 .part L_0000024f0065e140, 0, 1;
LS_0000024f00660ee0_0_0 .concat [ 1 1 1 1], L_0000024f00664490, L_0000024f00664490, L_0000024f00664490, L_0000024f00664490;
LS_0000024f00660ee0_0_4 .concat [ 1 1 1 1], L_0000024f00664490, L_0000024f00664490, L_0000024f00664490, L_0000024f00664490;
LS_0000024f00660ee0_0_8 .concat [ 1 1 1 1], L_0000024f00664490, L_0000024f00664490, L_0000024f00664490, L_0000024f00664490;
LS_0000024f00660ee0_0_12 .concat [ 1 1 1 1], L_0000024f00664490, L_0000024f00664490, L_0000024f00664490, L_0000024f00664490;
LS_0000024f00660ee0_0_16 .concat [ 1 1 1 1], L_0000024f00664490, L_0000024f00664490, L_0000024f00664490, L_0000024f00664490;
LS_0000024f00660ee0_0_20 .concat [ 1 1 1 1], L_0000024f00664490, L_0000024f00664490, L_0000024f00664490, L_0000024f00664490;
LS_0000024f00660ee0_0_24 .concat [ 1 1 1 1], L_0000024f00664490, L_0000024f00664490, L_0000024f00664490, L_0000024f00664490;
LS_0000024f00660ee0_0_28 .concat [ 1 1 1 1], L_0000024f00664490, L_0000024f00664490, L_0000024f00664490, L_0000024f00664490;
LS_0000024f00660ee0_1_0 .concat [ 4 4 4 4], LS_0000024f00660ee0_0_0, LS_0000024f00660ee0_0_4, LS_0000024f00660ee0_0_8, LS_0000024f00660ee0_0_12;
LS_0000024f00660ee0_1_4 .concat [ 4 4 4 4], LS_0000024f00660ee0_0_16, LS_0000024f00660ee0_0_20, LS_0000024f00660ee0_0_24, LS_0000024f00660ee0_0_28;
L_0000024f00660ee0 .concat [ 16 16 0 0], LS_0000024f00660ee0_1_0, LS_0000024f00660ee0_1_4;
L_0000024f006626a0 .part L_0000024f0065e140, 1, 1;
LS_0000024f00662ec0_0_0 .concat [ 1 1 1 1], L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0;
LS_0000024f00662ec0_0_4 .concat [ 1 1 1 1], L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0;
LS_0000024f00662ec0_0_8 .concat [ 1 1 1 1], L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0;
LS_0000024f00662ec0_0_12 .concat [ 1 1 1 1], L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0;
LS_0000024f00662ec0_0_16 .concat [ 1 1 1 1], L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0;
LS_0000024f00662ec0_0_20 .concat [ 1 1 1 1], L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0;
LS_0000024f00662ec0_0_24 .concat [ 1 1 1 1], L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0;
LS_0000024f00662ec0_0_28 .concat [ 1 1 1 1], L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0, L_0000024f006626a0;
LS_0000024f00662ec0_1_0 .concat [ 4 4 4 4], LS_0000024f00662ec0_0_0, LS_0000024f00662ec0_0_4, LS_0000024f00662ec0_0_8, LS_0000024f00662ec0_0_12;
LS_0000024f00662ec0_1_4 .concat [ 4 4 4 4], LS_0000024f00662ec0_0_16, LS_0000024f00662ec0_0_20, LS_0000024f00662ec0_0_24, LS_0000024f00662ec0_0_28;
L_0000024f00662ec0 .concat [ 16 16 0 0], LS_0000024f00662ec0_1_0, LS_0000024f00662ec0_1_4;
L_0000024f00662a60 .part L_0000024f0065e140, 0, 1;
LS_0000024f00661520_0_0 .concat [ 1 1 1 1], L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60;
LS_0000024f00661520_0_4 .concat [ 1 1 1 1], L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60;
LS_0000024f00661520_0_8 .concat [ 1 1 1 1], L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60;
LS_0000024f00661520_0_12 .concat [ 1 1 1 1], L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60;
LS_0000024f00661520_0_16 .concat [ 1 1 1 1], L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60;
LS_0000024f00661520_0_20 .concat [ 1 1 1 1], L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60;
LS_0000024f00661520_0_24 .concat [ 1 1 1 1], L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60;
LS_0000024f00661520_0_28 .concat [ 1 1 1 1], L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60, L_0000024f00662a60;
LS_0000024f00661520_1_0 .concat [ 4 4 4 4], LS_0000024f00661520_0_0, LS_0000024f00661520_0_4, LS_0000024f00661520_0_8, LS_0000024f00661520_0_12;
LS_0000024f00661520_1_4 .concat [ 4 4 4 4], LS_0000024f00661520_0_16, LS_0000024f00661520_0_20, LS_0000024f00661520_0_24, LS_0000024f00661520_0_28;
L_0000024f00661520 .concat [ 16 16 0 0], LS_0000024f00661520_1_0, LS_0000024f00661520_1_4;
S_0000024f003e8230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024f00433300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024f006654c0 .functor AND 32, L_0000024f00661020, L_0000024f00663460, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024f00623cb0_0 .net "in1", 31 0, L_0000024f00661020;  1 drivers
v0000024f00624890_0 .net "in2", 31 0, L_0000024f00663460;  1 drivers
v0000024f006237b0_0 .net "out", 31 0, L_0000024f006654c0;  alias, 1 drivers
S_0000024f003e83c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024f00433300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024f00663fc0 .functor AND 32, L_0000024f00662d80, L_0000024f00662c40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024f00624a70_0 .net "in1", 31 0, L_0000024f00662d80;  1 drivers
v0000024f00624390_0 .net "in2", 31 0, L_0000024f00662c40;  1 drivers
v0000024f00623f30_0 .net "out", 31 0, L_0000024f00663fc0;  alias, 1 drivers
S_0000024f00421570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024f00433300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024f00665680 .functor AND 32, L_0000024f00662e20, L_0000024f00660ee0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024f00623850_0 .net "in1", 31 0, L_0000024f00662e20;  1 drivers
v0000024f00624bb0_0 .net "in2", 31 0, L_0000024f00660ee0;  1 drivers
v0000024f00624430_0 .net "out", 31 0, L_0000024f00665680;  alias, 1 drivers
S_0000024f006263a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024f00433300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024f006656f0 .functor AND 32, L_0000024f00662ec0, L_0000024f00661520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024f006238f0_0 .net "in1", 31 0, L_0000024f00662ec0;  1 drivers
v0000024f00624070_0 .net "in2", 31 0, L_0000024f00661520;  1 drivers
v0000024f006244d0_0 .net "out", 31 0, L_0000024f006656f0;  alias, 1 drivers
S_0000024f00626210 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000024f00433170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024f005ba100 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000024f00665b50 .functor NOT 1, L_0000024f006613e0, C4<0>, C4<0>, C4<0>;
L_0000024f00665ae0 .functor NOT 1, L_0000024f006615c0, C4<0>, C4<0>, C4<0>;
L_0000024f00665d80 .functor NOT 1, L_0000024f00661700, C4<0>, C4<0>, C4<0>;
L_0000024f006cb690 .functor NOT 1, L_0000024f00663280, C4<0>, C4<0>, C4<0>;
L_0000024f006cba10 .functor AND 32, L_0000024f00665df0, v0000024f0062d480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f006caac0 .functor AND 32, L_0000024f00665d10, L_0000024f006e79f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f006cb2a0 .functor OR 32, L_0000024f006cba10, L_0000024f006caac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024f006caf20 .functor AND 32, L_0000024f0059c380, v0000024f0061f840_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f006cba80 .functor OR 32, L_0000024f006cb2a0, L_0000024f006caf20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024f006cbaf0 .functor AND 32, L_0000024f006cb9a0, L_0000024f006638c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f006cb380 .functor OR 32, L_0000024f006cba80, L_0000024f006cbaf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024f00629440_0 .net *"_ivl_1", 0 0, L_0000024f006613e0;  1 drivers
v0000024f006284a0_0 .net *"_ivl_13", 0 0, L_0000024f00661700;  1 drivers
v0000024f00626b00_0 .net *"_ivl_14", 0 0, L_0000024f00665d80;  1 drivers
v0000024f00627dc0_0 .net *"_ivl_19", 0 0, L_0000024f00662f60;  1 drivers
v0000024f00628ea0_0 .net *"_ivl_2", 0 0, L_0000024f00665b50;  1 drivers
v0000024f00627aa0_0 .net *"_ivl_23", 0 0, L_0000024f006635a0;  1 drivers
v0000024f00628ae0_0 .net *"_ivl_27", 0 0, L_0000024f00663280;  1 drivers
v0000024f00626ba0_0 .net *"_ivl_28", 0 0, L_0000024f006cb690;  1 drivers
v0000024f00628a40_0 .net *"_ivl_33", 0 0, L_0000024f00663640;  1 drivers
v0000024f00627d20_0 .net *"_ivl_37", 0 0, L_0000024f00663320;  1 drivers
v0000024f006285e0_0 .net *"_ivl_40", 31 0, L_0000024f006cba10;  1 drivers
v0000024f00628540_0 .net *"_ivl_42", 31 0, L_0000024f006caac0;  1 drivers
v0000024f00628040_0 .net *"_ivl_44", 31 0, L_0000024f006cb2a0;  1 drivers
v0000024f006276e0_0 .net *"_ivl_46", 31 0, L_0000024f006caf20;  1 drivers
v0000024f00628720_0 .net *"_ivl_48", 31 0, L_0000024f006cba80;  1 drivers
v0000024f00628b80_0 .net *"_ivl_50", 31 0, L_0000024f006cbaf0;  1 drivers
v0000024f00626880_0 .net *"_ivl_7", 0 0, L_0000024f006615c0;  1 drivers
v0000024f00627be0_0 .net *"_ivl_8", 0 0, L_0000024f00665ae0;  1 drivers
v0000024f00628c20_0 .net "ina", 31 0, v0000024f0062d480_0;  alias, 1 drivers
v0000024f00627780_0 .net "inb", 31 0, L_0000024f006e79f0;  alias, 1 drivers
v0000024f00627e60_0 .net "inc", 31 0, v0000024f0061f840_0;  alias, 1 drivers
v0000024f00627a00_0 .net "ind", 31 0, L_0000024f006638c0;  alias, 1 drivers
v0000024f00628680_0 .net "out", 31 0, L_0000024f006cb380;  alias, 1 drivers
v0000024f00626c40_0 .net "s0", 31 0, L_0000024f00665df0;  1 drivers
v0000024f00627320_0 .net "s1", 31 0, L_0000024f00665d10;  1 drivers
v0000024f00626740_0 .net "s2", 31 0, L_0000024f0059c380;  1 drivers
v0000024f00627f00_0 .net "s3", 31 0, L_0000024f006cb9a0;  1 drivers
v0000024f00627820_0 .net "sel", 1 0, L_0000024f00660120;  alias, 1 drivers
L_0000024f006613e0 .part L_0000024f00660120, 1, 1;
LS_0000024f00661980_0_0 .concat [ 1 1 1 1], L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50;
LS_0000024f00661980_0_4 .concat [ 1 1 1 1], L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50;
LS_0000024f00661980_0_8 .concat [ 1 1 1 1], L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50;
LS_0000024f00661980_0_12 .concat [ 1 1 1 1], L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50;
LS_0000024f00661980_0_16 .concat [ 1 1 1 1], L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50;
LS_0000024f00661980_0_20 .concat [ 1 1 1 1], L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50;
LS_0000024f00661980_0_24 .concat [ 1 1 1 1], L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50;
LS_0000024f00661980_0_28 .concat [ 1 1 1 1], L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50, L_0000024f00665b50;
LS_0000024f00661980_1_0 .concat [ 4 4 4 4], LS_0000024f00661980_0_0, LS_0000024f00661980_0_4, LS_0000024f00661980_0_8, LS_0000024f00661980_0_12;
LS_0000024f00661980_1_4 .concat [ 4 4 4 4], LS_0000024f00661980_0_16, LS_0000024f00661980_0_20, LS_0000024f00661980_0_24, LS_0000024f00661980_0_28;
L_0000024f00661980 .concat [ 16 16 0 0], LS_0000024f00661980_1_0, LS_0000024f00661980_1_4;
L_0000024f006615c0 .part L_0000024f00660120, 0, 1;
LS_0000024f00661ca0_0_0 .concat [ 1 1 1 1], L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0;
LS_0000024f00661ca0_0_4 .concat [ 1 1 1 1], L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0;
LS_0000024f00661ca0_0_8 .concat [ 1 1 1 1], L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0;
LS_0000024f00661ca0_0_12 .concat [ 1 1 1 1], L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0;
LS_0000024f00661ca0_0_16 .concat [ 1 1 1 1], L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0;
LS_0000024f00661ca0_0_20 .concat [ 1 1 1 1], L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0;
LS_0000024f00661ca0_0_24 .concat [ 1 1 1 1], L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0;
LS_0000024f00661ca0_0_28 .concat [ 1 1 1 1], L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0, L_0000024f00665ae0;
LS_0000024f00661ca0_1_0 .concat [ 4 4 4 4], LS_0000024f00661ca0_0_0, LS_0000024f00661ca0_0_4, LS_0000024f00661ca0_0_8, LS_0000024f00661ca0_0_12;
LS_0000024f00661ca0_1_4 .concat [ 4 4 4 4], LS_0000024f00661ca0_0_16, LS_0000024f00661ca0_0_20, LS_0000024f00661ca0_0_24, LS_0000024f00661ca0_0_28;
L_0000024f00661ca0 .concat [ 16 16 0 0], LS_0000024f00661ca0_1_0, LS_0000024f00661ca0_1_4;
L_0000024f00661700 .part L_0000024f00660120, 1, 1;
LS_0000024f00661160_0_0 .concat [ 1 1 1 1], L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80;
LS_0000024f00661160_0_4 .concat [ 1 1 1 1], L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80;
LS_0000024f00661160_0_8 .concat [ 1 1 1 1], L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80;
LS_0000024f00661160_0_12 .concat [ 1 1 1 1], L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80;
LS_0000024f00661160_0_16 .concat [ 1 1 1 1], L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80;
LS_0000024f00661160_0_20 .concat [ 1 1 1 1], L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80;
LS_0000024f00661160_0_24 .concat [ 1 1 1 1], L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80;
LS_0000024f00661160_0_28 .concat [ 1 1 1 1], L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80, L_0000024f00665d80;
LS_0000024f00661160_1_0 .concat [ 4 4 4 4], LS_0000024f00661160_0_0, LS_0000024f00661160_0_4, LS_0000024f00661160_0_8, LS_0000024f00661160_0_12;
LS_0000024f00661160_1_4 .concat [ 4 4 4 4], LS_0000024f00661160_0_16, LS_0000024f00661160_0_20, LS_0000024f00661160_0_24, LS_0000024f00661160_0_28;
L_0000024f00661160 .concat [ 16 16 0 0], LS_0000024f00661160_1_0, LS_0000024f00661160_1_4;
L_0000024f00662f60 .part L_0000024f00660120, 0, 1;
LS_0000024f00663000_0_0 .concat [ 1 1 1 1], L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60;
LS_0000024f00663000_0_4 .concat [ 1 1 1 1], L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60;
LS_0000024f00663000_0_8 .concat [ 1 1 1 1], L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60;
LS_0000024f00663000_0_12 .concat [ 1 1 1 1], L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60;
LS_0000024f00663000_0_16 .concat [ 1 1 1 1], L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60;
LS_0000024f00663000_0_20 .concat [ 1 1 1 1], L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60;
LS_0000024f00663000_0_24 .concat [ 1 1 1 1], L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60;
LS_0000024f00663000_0_28 .concat [ 1 1 1 1], L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60, L_0000024f00662f60;
LS_0000024f00663000_1_0 .concat [ 4 4 4 4], LS_0000024f00663000_0_0, LS_0000024f00663000_0_4, LS_0000024f00663000_0_8, LS_0000024f00663000_0_12;
LS_0000024f00663000_1_4 .concat [ 4 4 4 4], LS_0000024f00663000_0_16, LS_0000024f00663000_0_20, LS_0000024f00663000_0_24, LS_0000024f00663000_0_28;
L_0000024f00663000 .concat [ 16 16 0 0], LS_0000024f00663000_1_0, LS_0000024f00663000_1_4;
L_0000024f006635a0 .part L_0000024f00660120, 1, 1;
LS_0000024f00661e80_0_0 .concat [ 1 1 1 1], L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0;
LS_0000024f00661e80_0_4 .concat [ 1 1 1 1], L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0;
LS_0000024f00661e80_0_8 .concat [ 1 1 1 1], L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0;
LS_0000024f00661e80_0_12 .concat [ 1 1 1 1], L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0;
LS_0000024f00661e80_0_16 .concat [ 1 1 1 1], L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0;
LS_0000024f00661e80_0_20 .concat [ 1 1 1 1], L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0;
LS_0000024f00661e80_0_24 .concat [ 1 1 1 1], L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0;
LS_0000024f00661e80_0_28 .concat [ 1 1 1 1], L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0, L_0000024f006635a0;
LS_0000024f00661e80_1_0 .concat [ 4 4 4 4], LS_0000024f00661e80_0_0, LS_0000024f00661e80_0_4, LS_0000024f00661e80_0_8, LS_0000024f00661e80_0_12;
LS_0000024f00661e80_1_4 .concat [ 4 4 4 4], LS_0000024f00661e80_0_16, LS_0000024f00661e80_0_20, LS_0000024f00661e80_0_24, LS_0000024f00661e80_0_28;
L_0000024f00661e80 .concat [ 16 16 0 0], LS_0000024f00661e80_1_0, LS_0000024f00661e80_1_4;
L_0000024f00663280 .part L_0000024f00660120, 0, 1;
LS_0000024f00663140_0_0 .concat [ 1 1 1 1], L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690;
LS_0000024f00663140_0_4 .concat [ 1 1 1 1], L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690;
LS_0000024f00663140_0_8 .concat [ 1 1 1 1], L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690;
LS_0000024f00663140_0_12 .concat [ 1 1 1 1], L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690;
LS_0000024f00663140_0_16 .concat [ 1 1 1 1], L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690;
LS_0000024f00663140_0_20 .concat [ 1 1 1 1], L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690;
LS_0000024f00663140_0_24 .concat [ 1 1 1 1], L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690;
LS_0000024f00663140_0_28 .concat [ 1 1 1 1], L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690, L_0000024f006cb690;
LS_0000024f00663140_1_0 .concat [ 4 4 4 4], LS_0000024f00663140_0_0, LS_0000024f00663140_0_4, LS_0000024f00663140_0_8, LS_0000024f00663140_0_12;
LS_0000024f00663140_1_4 .concat [ 4 4 4 4], LS_0000024f00663140_0_16, LS_0000024f00663140_0_20, LS_0000024f00663140_0_24, LS_0000024f00663140_0_28;
L_0000024f00663140 .concat [ 16 16 0 0], LS_0000024f00663140_1_0, LS_0000024f00663140_1_4;
L_0000024f00663640 .part L_0000024f00660120, 1, 1;
LS_0000024f00662ba0_0_0 .concat [ 1 1 1 1], L_0000024f00663640, L_0000024f00663640, L_0000024f00663640, L_0000024f00663640;
LS_0000024f00662ba0_0_4 .concat [ 1 1 1 1], L_0000024f00663640, L_0000024f00663640, L_0000024f00663640, L_0000024f00663640;
LS_0000024f00662ba0_0_8 .concat [ 1 1 1 1], L_0000024f00663640, L_0000024f00663640, L_0000024f00663640, L_0000024f00663640;
LS_0000024f00662ba0_0_12 .concat [ 1 1 1 1], L_0000024f00663640, L_0000024f00663640, L_0000024f00663640, L_0000024f00663640;
LS_0000024f00662ba0_0_16 .concat [ 1 1 1 1], L_0000024f00663640, L_0000024f00663640, L_0000024f00663640, L_0000024f00663640;
LS_0000024f00662ba0_0_20 .concat [ 1 1 1 1], L_0000024f00663640, L_0000024f00663640, L_0000024f00663640, L_0000024f00663640;
LS_0000024f00662ba0_0_24 .concat [ 1 1 1 1], L_0000024f00663640, L_0000024f00663640, L_0000024f00663640, L_0000024f00663640;
LS_0000024f00662ba0_0_28 .concat [ 1 1 1 1], L_0000024f00663640, L_0000024f00663640, L_0000024f00663640, L_0000024f00663640;
LS_0000024f00662ba0_1_0 .concat [ 4 4 4 4], LS_0000024f00662ba0_0_0, LS_0000024f00662ba0_0_4, LS_0000024f00662ba0_0_8, LS_0000024f00662ba0_0_12;
LS_0000024f00662ba0_1_4 .concat [ 4 4 4 4], LS_0000024f00662ba0_0_16, LS_0000024f00662ba0_0_20, LS_0000024f00662ba0_0_24, LS_0000024f00662ba0_0_28;
L_0000024f00662ba0 .concat [ 16 16 0 0], LS_0000024f00662ba0_1_0, LS_0000024f00662ba0_1_4;
L_0000024f00663320 .part L_0000024f00660120, 0, 1;
LS_0000024f00661f20_0_0 .concat [ 1 1 1 1], L_0000024f00663320, L_0000024f00663320, L_0000024f00663320, L_0000024f00663320;
LS_0000024f00661f20_0_4 .concat [ 1 1 1 1], L_0000024f00663320, L_0000024f00663320, L_0000024f00663320, L_0000024f00663320;
LS_0000024f00661f20_0_8 .concat [ 1 1 1 1], L_0000024f00663320, L_0000024f00663320, L_0000024f00663320, L_0000024f00663320;
LS_0000024f00661f20_0_12 .concat [ 1 1 1 1], L_0000024f00663320, L_0000024f00663320, L_0000024f00663320, L_0000024f00663320;
LS_0000024f00661f20_0_16 .concat [ 1 1 1 1], L_0000024f00663320, L_0000024f00663320, L_0000024f00663320, L_0000024f00663320;
LS_0000024f00661f20_0_20 .concat [ 1 1 1 1], L_0000024f00663320, L_0000024f00663320, L_0000024f00663320, L_0000024f00663320;
LS_0000024f00661f20_0_24 .concat [ 1 1 1 1], L_0000024f00663320, L_0000024f00663320, L_0000024f00663320, L_0000024f00663320;
LS_0000024f00661f20_0_28 .concat [ 1 1 1 1], L_0000024f00663320, L_0000024f00663320, L_0000024f00663320, L_0000024f00663320;
LS_0000024f00661f20_1_0 .concat [ 4 4 4 4], LS_0000024f00661f20_0_0, LS_0000024f00661f20_0_4, LS_0000024f00661f20_0_8, LS_0000024f00661f20_0_12;
LS_0000024f00661f20_1_4 .concat [ 4 4 4 4], LS_0000024f00661f20_0_16, LS_0000024f00661f20_0_20, LS_0000024f00661f20_0_24, LS_0000024f00661f20_0_28;
L_0000024f00661f20 .concat [ 16 16 0 0], LS_0000024f00661f20_1_0, LS_0000024f00661f20_1_4;
S_0000024f006258b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024f00626210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024f00665df0 .functor AND 32, L_0000024f00661980, L_0000024f00661ca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024f00629ee0_0 .net "in1", 31 0, L_0000024f00661980;  1 drivers
v0000024f00629800_0 .net "in2", 31 0, L_0000024f00661ca0;  1 drivers
v0000024f0062a0c0_0 .net "out", 31 0, L_0000024f00665df0;  alias, 1 drivers
S_0000024f00626080 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024f00626210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024f00665d10 .functor AND 32, L_0000024f00661160, L_0000024f00663000, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024f0062a2a0_0 .net "in1", 31 0, L_0000024f00661160;  1 drivers
v0000024f00629260_0 .net "in2", 31 0, L_0000024f00663000;  1 drivers
v0000024f006298a0_0 .net "out", 31 0, L_0000024f00665d10;  alias, 1 drivers
S_0000024f00626530 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024f00626210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024f0059c380 .functor AND 32, L_0000024f00661e80, L_0000024f00663140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024f00628f40_0 .net "in1", 31 0, L_0000024f00661e80;  1 drivers
v0000024f00629940_0 .net "in2", 31 0, L_0000024f00663140;  1 drivers
v0000024f0062a340_0 .net "out", 31 0, L_0000024f0059c380;  alias, 1 drivers
S_0000024f00625d60 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024f00626210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024f006cb9a0 .functor AND 32, L_0000024f00662ba0, L_0000024f00661f20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024f00629120_0 .net "in1", 31 0, L_0000024f00662ba0;  1 drivers
v0000024f006291c0_0 .net "in2", 31 0, L_0000024f00661f20;  1 drivers
v0000024f006293a0_0 .net "out", 31 0, L_0000024f006cb9a0;  alias, 1 drivers
S_0000024f00625ef0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000024f00433170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024f005ba240 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000024f006ca430 .functor NOT 1, L_0000024f00662b00, C4<0>, C4<0>, C4<0>;
L_0000024f006c9f60 .functor NOT 1, L_0000024f006631e0, C4<0>, C4<0>, C4<0>;
L_0000024f006ca7b0 .functor NOT 1, L_0000024f006612a0, C4<0>, C4<0>, C4<0>;
L_0000024f006cadd0 .functor NOT 1, L_0000024f006621a0, C4<0>, C4<0>, C4<0>;
L_0000024f006ca350 .functor AND 32, L_0000024f006cab30, v0000024f0062d8e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f006ca040 .functor AND 32, L_0000024f006ca120, L_0000024f006e79f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f006cb4d0 .functor OR 32, L_0000024f006ca350, L_0000024f006ca040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024f006cb7e0 .functor AND 32, L_0000024f006ca660, v0000024f0061f840_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f006caba0 .functor OR 32, L_0000024f006cb4d0, L_0000024f006cb7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024f006ca0b0 .functor AND 32, L_0000024f006c9fd0, L_0000024f006638c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f006ca190 .functor OR 32, L_0000024f006caba0, L_0000024f006ca0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024f006278c0_0 .net *"_ivl_1", 0 0, L_0000024f00662b00;  1 drivers
v0000024f00627460_0 .net *"_ivl_13", 0 0, L_0000024f006612a0;  1 drivers
v0000024f00628900_0 .net *"_ivl_14", 0 0, L_0000024f006ca7b0;  1 drivers
v0000024f00628cc0_0 .net *"_ivl_19", 0 0, L_0000024f00661340;  1 drivers
v0000024f00626d80_0 .net *"_ivl_2", 0 0, L_0000024f006ca430;  1 drivers
v0000024f006289a0_0 .net *"_ivl_23", 0 0, L_0000024f00661840;  1 drivers
v0000024f00628d60_0 .net *"_ivl_27", 0 0, L_0000024f006621a0;  1 drivers
v0000024f00628180_0 .net *"_ivl_28", 0 0, L_0000024f006cadd0;  1 drivers
v0000024f00627960_0 .net *"_ivl_33", 0 0, L_0000024f00662100;  1 drivers
v0000024f00627b40_0 .net *"_ivl_37", 0 0, L_0000024f00661c00;  1 drivers
v0000024f00626e20_0 .net *"_ivl_40", 31 0, L_0000024f006ca350;  1 drivers
v0000024f00626a60_0 .net *"_ivl_42", 31 0, L_0000024f006ca040;  1 drivers
v0000024f00628220_0 .net *"_ivl_44", 31 0, L_0000024f006cb4d0;  1 drivers
v0000024f00626ec0_0 .net *"_ivl_46", 31 0, L_0000024f006cb7e0;  1 drivers
v0000024f006282c0_0 .net *"_ivl_48", 31 0, L_0000024f006caba0;  1 drivers
v0000024f00628360_0 .net *"_ivl_50", 31 0, L_0000024f006ca0b0;  1 drivers
v0000024f00628400_0 .net *"_ivl_7", 0 0, L_0000024f006631e0;  1 drivers
v0000024f00626f60_0 .net *"_ivl_8", 0 0, L_0000024f006c9f60;  1 drivers
v0000024f00627000_0 .net "ina", 31 0, v0000024f0062d8e0_0;  alias, 1 drivers
v0000024f006270a0_0 .net "inb", 31 0, L_0000024f006e79f0;  alias, 1 drivers
v0000024f00627140_0 .net "inc", 31 0, v0000024f0061f840_0;  alias, 1 drivers
v0000024f006271e0_0 .net "ind", 31 0, L_0000024f006638c0;  alias, 1 drivers
v0000024f00627280_0 .net "out", 31 0, L_0000024f006ca190;  alias, 1 drivers
v0000024f00627500_0 .net "s0", 31 0, L_0000024f006cab30;  1 drivers
v0000024f006275a0_0 .net "s1", 31 0, L_0000024f006ca120;  1 drivers
v0000024f0062e1a0_0 .net "s2", 31 0, L_0000024f006ca660;  1 drivers
v0000024f0062c9e0_0 .net "s3", 31 0, L_0000024f006c9fd0;  1 drivers
v0000024f0062d340_0 .net "sel", 1 0, L_0000024f00660300;  alias, 1 drivers
L_0000024f00662b00 .part L_0000024f00660300, 1, 1;
LS_0000024f006617a0_0_0 .concat [ 1 1 1 1], L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430;
LS_0000024f006617a0_0_4 .concat [ 1 1 1 1], L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430;
LS_0000024f006617a0_0_8 .concat [ 1 1 1 1], L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430;
LS_0000024f006617a0_0_12 .concat [ 1 1 1 1], L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430;
LS_0000024f006617a0_0_16 .concat [ 1 1 1 1], L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430;
LS_0000024f006617a0_0_20 .concat [ 1 1 1 1], L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430;
LS_0000024f006617a0_0_24 .concat [ 1 1 1 1], L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430;
LS_0000024f006617a0_0_28 .concat [ 1 1 1 1], L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430, L_0000024f006ca430;
LS_0000024f006617a0_1_0 .concat [ 4 4 4 4], LS_0000024f006617a0_0_0, LS_0000024f006617a0_0_4, LS_0000024f006617a0_0_8, LS_0000024f006617a0_0_12;
LS_0000024f006617a0_1_4 .concat [ 4 4 4 4], LS_0000024f006617a0_0_16, LS_0000024f006617a0_0_20, LS_0000024f006617a0_0_24, LS_0000024f006617a0_0_28;
L_0000024f006617a0 .concat [ 16 16 0 0], LS_0000024f006617a0_1_0, LS_0000024f006617a0_1_4;
L_0000024f006631e0 .part L_0000024f00660300, 0, 1;
LS_0000024f00660f80_0_0 .concat [ 1 1 1 1], L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60;
LS_0000024f00660f80_0_4 .concat [ 1 1 1 1], L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60;
LS_0000024f00660f80_0_8 .concat [ 1 1 1 1], L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60;
LS_0000024f00660f80_0_12 .concat [ 1 1 1 1], L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60;
LS_0000024f00660f80_0_16 .concat [ 1 1 1 1], L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60;
LS_0000024f00660f80_0_20 .concat [ 1 1 1 1], L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60;
LS_0000024f00660f80_0_24 .concat [ 1 1 1 1], L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60;
LS_0000024f00660f80_0_28 .concat [ 1 1 1 1], L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60, L_0000024f006c9f60;
LS_0000024f00660f80_1_0 .concat [ 4 4 4 4], LS_0000024f00660f80_0_0, LS_0000024f00660f80_0_4, LS_0000024f00660f80_0_8, LS_0000024f00660f80_0_12;
LS_0000024f00660f80_1_4 .concat [ 4 4 4 4], LS_0000024f00660f80_0_16, LS_0000024f00660f80_0_20, LS_0000024f00660f80_0_24, LS_0000024f00660f80_0_28;
L_0000024f00660f80 .concat [ 16 16 0 0], LS_0000024f00660f80_1_0, LS_0000024f00660f80_1_4;
L_0000024f006612a0 .part L_0000024f00660300, 1, 1;
LS_0000024f00661200_0_0 .concat [ 1 1 1 1], L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0;
LS_0000024f00661200_0_4 .concat [ 1 1 1 1], L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0;
LS_0000024f00661200_0_8 .concat [ 1 1 1 1], L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0;
LS_0000024f00661200_0_12 .concat [ 1 1 1 1], L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0;
LS_0000024f00661200_0_16 .concat [ 1 1 1 1], L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0;
LS_0000024f00661200_0_20 .concat [ 1 1 1 1], L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0;
LS_0000024f00661200_0_24 .concat [ 1 1 1 1], L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0;
LS_0000024f00661200_0_28 .concat [ 1 1 1 1], L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0, L_0000024f006ca7b0;
LS_0000024f00661200_1_0 .concat [ 4 4 4 4], LS_0000024f00661200_0_0, LS_0000024f00661200_0_4, LS_0000024f00661200_0_8, LS_0000024f00661200_0_12;
LS_0000024f00661200_1_4 .concat [ 4 4 4 4], LS_0000024f00661200_0_16, LS_0000024f00661200_0_20, LS_0000024f00661200_0_24, LS_0000024f00661200_0_28;
L_0000024f00661200 .concat [ 16 16 0 0], LS_0000024f00661200_1_0, LS_0000024f00661200_1_4;
L_0000024f00661340 .part L_0000024f00660300, 0, 1;
LS_0000024f00661ac0_0_0 .concat [ 1 1 1 1], L_0000024f00661340, L_0000024f00661340, L_0000024f00661340, L_0000024f00661340;
LS_0000024f00661ac0_0_4 .concat [ 1 1 1 1], L_0000024f00661340, L_0000024f00661340, L_0000024f00661340, L_0000024f00661340;
LS_0000024f00661ac0_0_8 .concat [ 1 1 1 1], L_0000024f00661340, L_0000024f00661340, L_0000024f00661340, L_0000024f00661340;
LS_0000024f00661ac0_0_12 .concat [ 1 1 1 1], L_0000024f00661340, L_0000024f00661340, L_0000024f00661340, L_0000024f00661340;
LS_0000024f00661ac0_0_16 .concat [ 1 1 1 1], L_0000024f00661340, L_0000024f00661340, L_0000024f00661340, L_0000024f00661340;
LS_0000024f00661ac0_0_20 .concat [ 1 1 1 1], L_0000024f00661340, L_0000024f00661340, L_0000024f00661340, L_0000024f00661340;
LS_0000024f00661ac0_0_24 .concat [ 1 1 1 1], L_0000024f00661340, L_0000024f00661340, L_0000024f00661340, L_0000024f00661340;
LS_0000024f00661ac0_0_28 .concat [ 1 1 1 1], L_0000024f00661340, L_0000024f00661340, L_0000024f00661340, L_0000024f00661340;
LS_0000024f00661ac0_1_0 .concat [ 4 4 4 4], LS_0000024f00661ac0_0_0, LS_0000024f00661ac0_0_4, LS_0000024f00661ac0_0_8, LS_0000024f00661ac0_0_12;
LS_0000024f00661ac0_1_4 .concat [ 4 4 4 4], LS_0000024f00661ac0_0_16, LS_0000024f00661ac0_0_20, LS_0000024f00661ac0_0_24, LS_0000024f00661ac0_0_28;
L_0000024f00661ac0 .concat [ 16 16 0 0], LS_0000024f00661ac0_1_0, LS_0000024f00661ac0_1_4;
L_0000024f00661840 .part L_0000024f00660300, 1, 1;
LS_0000024f00661660_0_0 .concat [ 1 1 1 1], L_0000024f00661840, L_0000024f00661840, L_0000024f00661840, L_0000024f00661840;
LS_0000024f00661660_0_4 .concat [ 1 1 1 1], L_0000024f00661840, L_0000024f00661840, L_0000024f00661840, L_0000024f00661840;
LS_0000024f00661660_0_8 .concat [ 1 1 1 1], L_0000024f00661840, L_0000024f00661840, L_0000024f00661840, L_0000024f00661840;
LS_0000024f00661660_0_12 .concat [ 1 1 1 1], L_0000024f00661840, L_0000024f00661840, L_0000024f00661840, L_0000024f00661840;
LS_0000024f00661660_0_16 .concat [ 1 1 1 1], L_0000024f00661840, L_0000024f00661840, L_0000024f00661840, L_0000024f00661840;
LS_0000024f00661660_0_20 .concat [ 1 1 1 1], L_0000024f00661840, L_0000024f00661840, L_0000024f00661840, L_0000024f00661840;
LS_0000024f00661660_0_24 .concat [ 1 1 1 1], L_0000024f00661840, L_0000024f00661840, L_0000024f00661840, L_0000024f00661840;
LS_0000024f00661660_0_28 .concat [ 1 1 1 1], L_0000024f00661840, L_0000024f00661840, L_0000024f00661840, L_0000024f00661840;
LS_0000024f00661660_1_0 .concat [ 4 4 4 4], LS_0000024f00661660_0_0, LS_0000024f00661660_0_4, LS_0000024f00661660_0_8, LS_0000024f00661660_0_12;
LS_0000024f00661660_1_4 .concat [ 4 4 4 4], LS_0000024f00661660_0_16, LS_0000024f00661660_0_20, LS_0000024f00661660_0_24, LS_0000024f00661660_0_28;
L_0000024f00661660 .concat [ 16 16 0 0], LS_0000024f00661660_1_0, LS_0000024f00661660_1_4;
L_0000024f006621a0 .part L_0000024f00660300, 0, 1;
LS_0000024f00661b60_0_0 .concat [ 1 1 1 1], L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0;
LS_0000024f00661b60_0_4 .concat [ 1 1 1 1], L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0;
LS_0000024f00661b60_0_8 .concat [ 1 1 1 1], L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0;
LS_0000024f00661b60_0_12 .concat [ 1 1 1 1], L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0;
LS_0000024f00661b60_0_16 .concat [ 1 1 1 1], L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0;
LS_0000024f00661b60_0_20 .concat [ 1 1 1 1], L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0;
LS_0000024f00661b60_0_24 .concat [ 1 1 1 1], L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0;
LS_0000024f00661b60_0_28 .concat [ 1 1 1 1], L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0, L_0000024f006cadd0;
LS_0000024f00661b60_1_0 .concat [ 4 4 4 4], LS_0000024f00661b60_0_0, LS_0000024f00661b60_0_4, LS_0000024f00661b60_0_8, LS_0000024f00661b60_0_12;
LS_0000024f00661b60_1_4 .concat [ 4 4 4 4], LS_0000024f00661b60_0_16, LS_0000024f00661b60_0_20, LS_0000024f00661b60_0_24, LS_0000024f00661b60_0_28;
L_0000024f00661b60 .concat [ 16 16 0 0], LS_0000024f00661b60_1_0, LS_0000024f00661b60_1_4;
L_0000024f00662100 .part L_0000024f00660300, 1, 1;
LS_0000024f00661fc0_0_0 .concat [ 1 1 1 1], L_0000024f00662100, L_0000024f00662100, L_0000024f00662100, L_0000024f00662100;
LS_0000024f00661fc0_0_4 .concat [ 1 1 1 1], L_0000024f00662100, L_0000024f00662100, L_0000024f00662100, L_0000024f00662100;
LS_0000024f00661fc0_0_8 .concat [ 1 1 1 1], L_0000024f00662100, L_0000024f00662100, L_0000024f00662100, L_0000024f00662100;
LS_0000024f00661fc0_0_12 .concat [ 1 1 1 1], L_0000024f00662100, L_0000024f00662100, L_0000024f00662100, L_0000024f00662100;
LS_0000024f00661fc0_0_16 .concat [ 1 1 1 1], L_0000024f00662100, L_0000024f00662100, L_0000024f00662100, L_0000024f00662100;
LS_0000024f00661fc0_0_20 .concat [ 1 1 1 1], L_0000024f00662100, L_0000024f00662100, L_0000024f00662100, L_0000024f00662100;
LS_0000024f00661fc0_0_24 .concat [ 1 1 1 1], L_0000024f00662100, L_0000024f00662100, L_0000024f00662100, L_0000024f00662100;
LS_0000024f00661fc0_0_28 .concat [ 1 1 1 1], L_0000024f00662100, L_0000024f00662100, L_0000024f00662100, L_0000024f00662100;
LS_0000024f00661fc0_1_0 .concat [ 4 4 4 4], LS_0000024f00661fc0_0_0, LS_0000024f00661fc0_0_4, LS_0000024f00661fc0_0_8, LS_0000024f00661fc0_0_12;
LS_0000024f00661fc0_1_4 .concat [ 4 4 4 4], LS_0000024f00661fc0_0_16, LS_0000024f00661fc0_0_20, LS_0000024f00661fc0_0_24, LS_0000024f00661fc0_0_28;
L_0000024f00661fc0 .concat [ 16 16 0 0], LS_0000024f00661fc0_1_0, LS_0000024f00661fc0_1_4;
L_0000024f00661c00 .part L_0000024f00660300, 0, 1;
LS_0000024f00662240_0_0 .concat [ 1 1 1 1], L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00;
LS_0000024f00662240_0_4 .concat [ 1 1 1 1], L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00;
LS_0000024f00662240_0_8 .concat [ 1 1 1 1], L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00;
LS_0000024f00662240_0_12 .concat [ 1 1 1 1], L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00;
LS_0000024f00662240_0_16 .concat [ 1 1 1 1], L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00;
LS_0000024f00662240_0_20 .concat [ 1 1 1 1], L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00;
LS_0000024f00662240_0_24 .concat [ 1 1 1 1], L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00;
LS_0000024f00662240_0_28 .concat [ 1 1 1 1], L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00, L_0000024f00661c00;
LS_0000024f00662240_1_0 .concat [ 4 4 4 4], LS_0000024f00662240_0_0, LS_0000024f00662240_0_4, LS_0000024f00662240_0_8, LS_0000024f00662240_0_12;
LS_0000024f00662240_1_4 .concat [ 4 4 4 4], LS_0000024f00662240_0_16, LS_0000024f00662240_0_20, LS_0000024f00662240_0_24, LS_0000024f00662240_0_28;
L_0000024f00662240 .concat [ 16 16 0 0], LS_0000024f00662240_1_0, LS_0000024f00662240_1_4;
S_0000024f00625720 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024f00625ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024f006cab30 .functor AND 32, L_0000024f006617a0, L_0000024f00660f80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024f006267e0_0 .net "in1", 31 0, L_0000024f006617a0;  1 drivers
v0000024f006287c0_0 .net "in2", 31 0, L_0000024f00660f80;  1 drivers
v0000024f00627c80_0 .net "out", 31 0, L_0000024f006cab30;  alias, 1 drivers
S_0000024f00625a40 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024f00625ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024f006ca120 .functor AND 32, L_0000024f00661200, L_0000024f00661ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024f00626920_0 .net "in1", 31 0, L_0000024f00661200;  1 drivers
v0000024f00628e00_0 .net "in2", 31 0, L_0000024f00661ac0;  1 drivers
v0000024f00627640_0 .net "out", 31 0, L_0000024f006ca120;  alias, 1 drivers
S_0000024f00625bd0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024f00625ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024f006ca660 .functor AND 32, L_0000024f00661660, L_0000024f00661b60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024f006269c0_0 .net "in1", 31 0, L_0000024f00661660;  1 drivers
v0000024f00627fa0_0 .net "in2", 31 0, L_0000024f00661b60;  1 drivers
v0000024f006273c0_0 .net "out", 31 0, L_0000024f006ca660;  alias, 1 drivers
S_0000024f0062abf0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024f00625ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024f006c9fd0 .functor AND 32, L_0000024f00661fc0, L_0000024f00662240, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024f006280e0_0 .net "in1", 31 0, L_0000024f00661fc0;  1 drivers
v0000024f00628860_0 .net "in2", 31 0, L_0000024f00662240;  1 drivers
v0000024f00626ce0_0 .net "out", 31 0, L_0000024f006c9fd0;  alias, 1 drivers
S_0000024f0062b550 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000024f00630710 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024f00630748 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024f00630780 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024f006307b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024f006307f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024f00630828 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024f00630860 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024f00630898 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024f006308d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024f00630908 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024f00630940 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024f00630978 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024f006309b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024f006309e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024f00630a20 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024f00630a58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024f00630a90 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024f00630ac8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024f00630b00 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024f00630b38 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024f00630b70 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024f00630ba8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024f00630be0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024f00630c18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024f00630c50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024f0062e560_0 .var "EX1_PC", 31 0;
v0000024f0062d020_0 .var "EX1_PFC", 31 0;
v0000024f0062d480_0 .var "EX1_forward_to_B", 31 0;
v0000024f0062ec40_0 .var "EX1_is_beq", 0 0;
v0000024f0062d660_0 .var "EX1_is_bne", 0 0;
v0000024f0062ece0_0 .var "EX1_is_jal", 0 0;
v0000024f0062dc00_0 .var "EX1_is_jr", 0 0;
v0000024f0062dd40_0 .var "EX1_is_oper2_immed", 0 0;
v0000024f0062cee0_0 .var "EX1_memread", 0 0;
v0000024f0062d700_0 .var "EX1_memwrite", 0 0;
v0000024f0062de80_0 .var "EX1_opcode", 11 0;
v0000024f0062da20_0 .var "EX1_predicted", 0 0;
v0000024f0062e6a0_0 .var "EX1_rd_ind", 4 0;
v0000024f0062cb20_0 .var "EX1_rd_indzero", 0 0;
v0000024f0062e880_0 .var "EX1_regwrite", 0 0;
v0000024f0062d7a0_0 .var "EX1_rs1", 31 0;
v0000024f0062e2e0_0 .var "EX1_rs1_ind", 4 0;
v0000024f0062d8e0_0 .var "EX1_rs2", 31 0;
v0000024f0062e240_0 .var "EX1_rs2_ind", 4 0;
v0000024f0062e600_0 .net "FLUSH", 0 0, v0000024f006370d0_0;  alias, 1 drivers
v0000024f0062df20_0 .net "ID_PC", 31 0, v0000024f0064b0a0_0;  alias, 1 drivers
v0000024f0062cc60_0 .net "ID_PFC_to_EX", 31 0, L_0000024f00660760;  alias, 1 drivers
v0000024f0062ed80_0 .net "ID_forward_to_B", 31 0, L_0000024f0065fb80;  alias, 1 drivers
v0000024f0062e920_0 .net "ID_is_beq", 0 0, L_0000024f0065edc0;  alias, 1 drivers
v0000024f0062cbc0_0 .net "ID_is_bne", 0 0, L_0000024f0065ef00;  alias, 1 drivers
v0000024f0062cd00_0 .net "ID_is_jal", 0 0, L_0000024f00662380;  alias, 1 drivers
v0000024f0062d0c0_0 .net "ID_is_jr", 0 0, L_0000024f006618e0;  alias, 1 drivers
v0000024f0062c800_0 .net "ID_is_oper2_immed", 0 0, L_0000024f00665370;  alias, 1 drivers
v0000024f0062e100_0 .net "ID_memread", 0 0, L_0000024f006633c0;  alias, 1 drivers
v0000024f0062e9c0_0 .net "ID_memwrite", 0 0, L_0000024f00661480;  alias, 1 drivers
v0000024f0062eec0_0 .net "ID_opcode", 11 0, v0000024f0064aba0_0;  alias, 1 drivers
v0000024f0062db60_0 .net "ID_predicted", 0 0, v0000024f00637fd0_0;  alias, 1 drivers
v0000024f0062c760_0 .net "ID_rd_ind", 4 0, v0000024f0064bfa0_0;  alias, 1 drivers
v0000024f0062c8a0_0 .net "ID_rd_indzero", 0 0, L_0000024f00662740;  1 drivers
v0000024f0062d980_0 .net "ID_regwrite", 0 0, L_0000024f006630a0;  alias, 1 drivers
v0000024f0062dfc0_0 .net "ID_rs1", 31 0, v0000024f006327b0_0;  alias, 1 drivers
v0000024f0062c940_0 .net "ID_rs1_ind", 4 0, v0000024f0064c400_0;  alias, 1 drivers
v0000024f0062ce40_0 .net "ID_rs2", 31 0, v0000024f006334d0_0;  alias, 1 drivers
v0000024f0062dca0_0 .net "ID_rs2_ind", 4 0, v0000024f0064b5a0_0;  alias, 1 drivers
v0000024f0062e380_0 .net "clk", 0 0, L_0000024f00665450;  1 drivers
v0000024f0062d2a0_0 .net "rst", 0 0, v0000024f0065cac0_0;  alias, 1 drivers
E_0000024f005ba380 .event posedge, v0000024f0061fb60_0, v0000024f0062e380_0;
S_0000024f0062beb0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000024f00630c90 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024f00630cc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024f00630d00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024f00630d38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024f00630d70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024f00630da8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024f00630de0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024f00630e18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024f00630e50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024f00630e88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024f00630ec0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024f00630ef8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024f00630f30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024f00630f68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024f00630fa0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024f00630fd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024f00631010 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024f00631048 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024f00631080 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024f006310b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024f006310f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024f00631128 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024f00631160 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024f00631198 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024f006311d0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024f0062ca80_0 .net "EX1_ALU_OPER1", 31 0, L_0000024f00665ca0;  alias, 1 drivers
v0000024f0062e420_0 .net "EX1_ALU_OPER2", 31 0, L_0000024f006cb380;  alias, 1 drivers
v0000024f0062e4c0_0 .net "EX1_PC", 31 0, v0000024f0062e560_0;  alias, 1 drivers
v0000024f0062cf80_0 .net "EX1_PFC_to_IF", 31 0, L_0000024f00662420;  alias, 1 drivers
v0000024f0062f3c0_0 .net "EX1_forward_to_B", 31 0, v0000024f0062d480_0;  alias, 1 drivers
v0000024f006300e0_0 .net "EX1_is_beq", 0 0, v0000024f0062ec40_0;  alias, 1 drivers
v0000024f0062f0a0_0 .net "EX1_is_bne", 0 0, v0000024f0062d660_0;  alias, 1 drivers
v0000024f00630180_0 .net "EX1_is_jal", 0 0, v0000024f0062ece0_0;  alias, 1 drivers
v0000024f0062f1e0_0 .net "EX1_is_jr", 0 0, v0000024f0062dc00_0;  alias, 1 drivers
v0000024f00630400_0 .net "EX1_is_oper2_immed", 0 0, v0000024f0062dd40_0;  alias, 1 drivers
v0000024f0062f140_0 .net "EX1_memread", 0 0, v0000024f0062cee0_0;  alias, 1 drivers
v0000024f0062f000_0 .net "EX1_memwrite", 0 0, v0000024f0062d700_0;  alias, 1 drivers
v0000024f0062f640_0 .net "EX1_opcode", 11 0, v0000024f0062de80_0;  alias, 1 drivers
v0000024f006304a0_0 .net "EX1_predicted", 0 0, v0000024f0062da20_0;  alias, 1 drivers
v0000024f0062fb40_0 .net "EX1_rd_ind", 4 0, v0000024f0062e6a0_0;  alias, 1 drivers
v0000024f00630360_0 .net "EX1_rd_indzero", 0 0, v0000024f0062cb20_0;  alias, 1 drivers
v0000024f0062ef60_0 .net "EX1_regwrite", 0 0, v0000024f0062e880_0;  alias, 1 drivers
v0000024f0062fbe0_0 .net "EX1_rs1", 31 0, v0000024f0062d7a0_0;  alias, 1 drivers
v0000024f0062ffa0_0 .net "EX1_rs1_ind", 4 0, v0000024f0062e2e0_0;  alias, 1 drivers
v0000024f0062f320_0 .net "EX1_rs2_ind", 4 0, v0000024f0062e240_0;  alias, 1 drivers
v0000024f0062f5a0_0 .net "EX1_rs2_out", 31 0, L_0000024f006ca190;  alias, 1 drivers
v0000024f0062faa0_0 .var "EX2_ALU_OPER1", 31 0;
v0000024f0062fc80_0 .var "EX2_ALU_OPER2", 31 0;
v0000024f00630540_0 .var "EX2_PC", 31 0;
v0000024f0062fd20_0 .var "EX2_PFC_to_IF", 31 0;
v0000024f00630040_0 .var "EX2_forward_to_B", 31 0;
v0000024f00630220_0 .var "EX2_is_beq", 0 0;
v0000024f006302c0_0 .var "EX2_is_bne", 0 0;
v0000024f0062fdc0_0 .var "EX2_is_jal", 0 0;
v0000024f0062f500_0 .var "EX2_is_jr", 0 0;
v0000024f0062f6e0_0 .var "EX2_is_oper2_immed", 0 0;
v0000024f0062f280_0 .var "EX2_memread", 0 0;
v0000024f0062f460_0 .var "EX2_memwrite", 0 0;
v0000024f006305e0_0 .var "EX2_opcode", 11 0;
v0000024f0062f780_0 .var "EX2_predicted", 0 0;
v0000024f0062f820_0 .var "EX2_rd_ind", 4 0;
v0000024f0062fe60_0 .var "EX2_rd_indzero", 0 0;
v0000024f0062f8c0_0 .var "EX2_regwrite", 0 0;
v0000024f0062f960_0 .var "EX2_rs1", 31 0;
v0000024f0062fa00_0 .var "EX2_rs1_ind", 4 0;
v0000024f0062ff00_0 .var "EX2_rs2_ind", 4 0;
v0000024f00637530_0 .var "EX2_rs2_out", 31 0;
v0000024f00636c70_0 .net "FLUSH", 0 0, v0000024f00636bd0_0;  alias, 1 drivers
v0000024f00638110_0 .net "clk", 0 0, L_0000024f006cb620;  1 drivers
v0000024f00637d50_0 .net "rst", 0 0, v0000024f0065cac0_0;  alias, 1 drivers
E_0000024f005b9e40 .event posedge, v0000024f0061fb60_0, v0000024f00638110_0;
S_0000024f0062bb90 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000024f00639220 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024f00639258 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024f00639290 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024f006392c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024f00639300 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024f00639338 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024f00639370 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024f006393a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024f006393e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024f00639418 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024f00639450 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024f00639488 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024f006394c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024f006394f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024f00639530 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024f00639568 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024f006395a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024f006395d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024f00639610 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024f00639648 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024f00639680 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024f006396b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024f006396f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024f00639728 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024f00639760 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024f006640a0 .functor OR 1, L_0000024f0065edc0, L_0000024f0065ef00, C4<0>, C4<0>;
L_0000024f00665990 .functor AND 1, L_0000024f006640a0, L_0000024f00665140, C4<1>, C4<1>;
L_0000024f006642d0 .functor OR 1, L_0000024f0065edc0, L_0000024f0065ef00, C4<0>, C4<0>;
L_0000024f00665a00 .functor AND 1, L_0000024f006642d0, L_0000024f00665140, C4<1>, C4<1>;
L_0000024f00664ab0 .functor OR 1, L_0000024f0065edc0, L_0000024f0065ef00, C4<0>, C4<0>;
L_0000024f006650d0 .functor AND 1, L_0000024f00664ab0, v0000024f00637fd0_0, C4<1>, C4<1>;
v0000024f00635d70_0 .net "EX1_memread", 0 0, v0000024f0062cee0_0;  alias, 1 drivers
v0000024f00633bb0_0 .net "EX1_opcode", 11 0, v0000024f0062de80_0;  alias, 1 drivers
v0000024f00634a10_0 .net "EX1_rd_ind", 4 0, v0000024f0062e6a0_0;  alias, 1 drivers
v0000024f006354b0_0 .net "EX1_rd_indzero", 0 0, v0000024f0062cb20_0;  alias, 1 drivers
v0000024f00635550_0 .net "EX2_memread", 0 0, v0000024f0062f280_0;  alias, 1 drivers
v0000024f00634dd0_0 .net "EX2_opcode", 11 0, v0000024f006305e0_0;  alias, 1 drivers
v0000024f00634010_0 .net "EX2_rd_ind", 4 0, v0000024f0062f820_0;  alias, 1 drivers
v0000024f006345b0_0 .net "EX2_rd_indzero", 0 0, v0000024f0062fe60_0;  alias, 1 drivers
v0000024f00634650_0 .net "ID_EX1_flush", 0 0, v0000024f006370d0_0;  alias, 1 drivers
v0000024f00634bf0_0 .net "ID_EX2_flush", 0 0, v0000024f00636bd0_0;  alias, 1 drivers
v0000024f006359b0_0 .net "ID_is_beq", 0 0, L_0000024f0065edc0;  alias, 1 drivers
v0000024f00635af0_0 .net "ID_is_bne", 0 0, L_0000024f0065ef00;  alias, 1 drivers
v0000024f00634e70_0 .net "ID_is_j", 0 0, L_0000024f006624c0;  alias, 1 drivers
v0000024f00635230_0 .net "ID_is_jal", 0 0, L_0000024f00662380;  alias, 1 drivers
v0000024f00635a50_0 .net "ID_is_jr", 0 0, L_0000024f006618e0;  alias, 1 drivers
v0000024f006355f0_0 .net "ID_opcode", 11 0, v0000024f0064aba0_0;  alias, 1 drivers
v0000024f006340b0_0 .net "ID_rs1_ind", 4 0, v0000024f0064c400_0;  alias, 1 drivers
v0000024f00633f70_0 .net "ID_rs2_ind", 4 0, v0000024f0064b5a0_0;  alias, 1 drivers
v0000024f00634150_0 .net "IF_ID_flush", 0 0, v0000024f00638a70_0;  alias, 1 drivers
v0000024f00635eb0_0 .net "IF_ID_write", 0 0, v0000024f006390b0_0;  alias, 1 drivers
v0000024f00635b90_0 .net "PC_src", 2 0, L_0000024f00660da0;  alias, 1 drivers
v0000024f00634f10_0 .net "PFC_to_EX", 31 0, L_0000024f00660760;  alias, 1 drivers
v0000024f006352d0_0 .net "PFC_to_IF", 31 0, L_0000024f006604e0;  alias, 1 drivers
v0000024f006341f0_0 .net "WB_rd_ind", 4 0, v0000024f006474a0_0;  alias, 1 drivers
v0000024f00634ab0_0 .net "Wrong_prediction", 0 0, L_0000024f006cbc40;  alias, 1 drivers
v0000024f00635690_0 .net *"_ivl_11", 0 0, L_0000024f00665a00;  1 drivers
v0000024f00634d30_0 .net *"_ivl_13", 9 0, L_0000024f0065ffe0;  1 drivers
v0000024f006346f0_0 .net *"_ivl_15", 9 0, L_0000024f00660080;  1 drivers
v0000024f00635730_0 .net *"_ivl_16", 9 0, L_0000024f0065efa0;  1 drivers
v0000024f00635f50_0 .net *"_ivl_19", 9 0, L_0000024f00660c60;  1 drivers
v0000024f00635910_0 .net *"_ivl_20", 9 0, L_0000024f0065ee60;  1 drivers
v0000024f00634470_0 .net *"_ivl_25", 0 0, L_0000024f00664ab0;  1 drivers
v0000024f00634790_0 .net *"_ivl_27", 0 0, L_0000024f006650d0;  1 drivers
v0000024f00634fb0_0 .net *"_ivl_29", 9 0, L_0000024f00660260;  1 drivers
v0000024f00633c50_0 .net *"_ivl_3", 0 0, L_0000024f006640a0;  1 drivers
L_0000024f006801f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000024f00635e10_0 .net/2u *"_ivl_30", 9 0, L_0000024f006801f0;  1 drivers
v0000024f00634b50_0 .net *"_ivl_32", 9 0, L_0000024f0065f040;  1 drivers
v0000024f00635050_0 .net *"_ivl_35", 9 0, L_0000024f006603a0;  1 drivers
v0000024f006350f0_0 .net *"_ivl_37", 9 0, L_0000024f0065e6e0;  1 drivers
v0000024f00634830_0 .net *"_ivl_38", 9 0, L_0000024f0065f7c0;  1 drivers
v0000024f006348d0_0 .net *"_ivl_40", 9 0, L_0000024f00660440;  1 drivers
L_0000024f00680238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f00634970_0 .net/2s *"_ivl_45", 21 0, L_0000024f00680238;  1 drivers
L_0000024f00680280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f00634290_0 .net/2s *"_ivl_50", 21 0, L_0000024f00680280;  1 drivers
v0000024f00635190_0 .net *"_ivl_9", 0 0, L_0000024f006642d0;  1 drivers
v0000024f006357d0_0 .net "clk", 0 0, L_0000024f0059c770;  alias, 1 drivers
v0000024f006361d0_0 .net "forward_to_B", 31 0, L_0000024f0065fb80;  alias, 1 drivers
v0000024f00633d90_0 .net "imm", 31 0, v0000024f00633390_0;  1 drivers
v0000024f00634c90_0 .net "inst", 31 0, v0000024f00634510_0;  alias, 1 drivers
v0000024f00633e30_0 .net "is_branch_and_taken", 0 0, L_0000024f00665990;  alias, 1 drivers
v0000024f00633cf0_0 .net "is_oper2_immed", 0 0, L_0000024f00665370;  alias, 1 drivers
v0000024f00635370_0 .net "mem_read", 0 0, L_0000024f006633c0;  alias, 1 drivers
v0000024f00635410_0 .net "mem_write", 0 0, L_0000024f00661480;  alias, 1 drivers
v0000024f00635870_0 .net "pc", 31 0, v0000024f0064b0a0_0;  alias, 1 drivers
v0000024f00635c30_0 .net "pc_write", 0 0, v0000024f00638bb0_0;  alias, 1 drivers
v0000024f00635cd0_0 .net "predicted", 0 0, L_0000024f00665140;  1 drivers
v0000024f00633ed0_0 .net "predicted_to_EX", 0 0, v0000024f00637fd0_0;  alias, 1 drivers
v0000024f00635ff0_0 .net "reg_write", 0 0, L_0000024f006630a0;  alias, 1 drivers
v0000024f00636090_0 .net "reg_write_from_wb", 0 0, v0000024f00647cc0_0;  alias, 1 drivers
v0000024f00636130_0 .net "rs1", 31 0, v0000024f006327b0_0;  alias, 1 drivers
v0000024f00633a70_0 .net "rs2", 31 0, v0000024f006334d0_0;  alias, 1 drivers
v0000024f00634330_0 .net "rst", 0 0, v0000024f0065cac0_0;  alias, 1 drivers
v0000024f006343d0_0 .net "wr_reg_data", 31 0, L_0000024f006e79f0;  alias, 1 drivers
L_0000024f0065fb80 .functor MUXZ 32, v0000024f006334d0_0, v0000024f00633390_0, L_0000024f00665370, C4<>;
L_0000024f0065ffe0 .part v0000024f0064b0a0_0, 0, 10;
L_0000024f00660080 .part v0000024f00634510_0, 0, 10;
L_0000024f0065efa0 .arith/sum 10, L_0000024f0065ffe0, L_0000024f00660080;
L_0000024f00660c60 .part v0000024f00634510_0, 0, 10;
L_0000024f0065ee60 .functor MUXZ 10, L_0000024f00660c60, L_0000024f0065efa0, L_0000024f00665a00, C4<>;
L_0000024f00660260 .part v0000024f0064b0a0_0, 0, 10;
L_0000024f0065f040 .arith/sum 10, L_0000024f00660260, L_0000024f006801f0;
L_0000024f006603a0 .part v0000024f0064b0a0_0, 0, 10;
L_0000024f0065e6e0 .part v0000024f00634510_0, 0, 10;
L_0000024f0065f7c0 .arith/sum 10, L_0000024f006603a0, L_0000024f0065e6e0;
L_0000024f00660440 .functor MUXZ 10, L_0000024f0065f7c0, L_0000024f0065f040, L_0000024f006650d0, C4<>;
L_0000024f006604e0 .concat8 [ 10 22 0 0], L_0000024f0065ee60, L_0000024f00680238;
L_0000024f00660760 .concat8 [ 10 22 0 0], L_0000024f00660440, L_0000024f00680280;
S_0000024f0062bd20 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000024f0062bb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000024f006397a0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024f006397d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024f00639810 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024f00639848 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024f00639880 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024f006398b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024f006398f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024f00639928 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024f00639960 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024f00639998 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024f006399d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024f00639a08 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024f00639a40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024f00639a78 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024f00639ab0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024f00639ae8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024f00639b20 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024f00639b58 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024f00639b90 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024f00639bc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024f00639c00 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024f00639c38 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024f00639c70 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024f00639ca8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024f00639ce0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024f006651b0 .functor OR 1, L_0000024f00665140, L_0000024f0065f540, C4<0>, C4<0>;
L_0000024f00663f50 .functor OR 1, L_0000024f006651b0, L_0000024f0065e960, C4<0>, C4<0>;
v0000024f00636ef0_0 .net "EX1_opcode", 11 0, v0000024f0062de80_0;  alias, 1 drivers
v0000024f006381b0_0 .net "EX2_opcode", 11 0, v0000024f006305e0_0;  alias, 1 drivers
v0000024f00636770_0 .net "ID_opcode", 11 0, v0000024f0064aba0_0;  alias, 1 drivers
v0000024f00636810_0 .net "PC_src", 2 0, L_0000024f00660da0;  alias, 1 drivers
v0000024f00637c10_0 .net "Wrong_prediction", 0 0, L_0000024f006cbc40;  alias, 1 drivers
L_0000024f006803e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000024f006369f0_0 .net/2u *"_ivl_0", 2 0, L_0000024f006803e8;  1 drivers
v0000024f00638250_0 .net *"_ivl_10", 0 0, L_0000024f0065ed20;  1 drivers
L_0000024f00680508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000024f00636b30_0 .net/2u *"_ivl_12", 2 0, L_0000024f00680508;  1 drivers
L_0000024f00680550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024f006387f0_0 .net/2u *"_ivl_14", 11 0, L_0000024f00680550;  1 drivers
v0000024f006382f0_0 .net *"_ivl_16", 0 0, L_0000024f0065f540;  1 drivers
v0000024f006368b0_0 .net *"_ivl_19", 0 0, L_0000024f006651b0;  1 drivers
L_0000024f00680430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000024f006373f0_0 .net/2u *"_ivl_2", 11 0, L_0000024f00680430;  1 drivers
L_0000024f00680598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000024f00637b70_0 .net/2u *"_ivl_20", 11 0, L_0000024f00680598;  1 drivers
v0000024f00636590_0 .net *"_ivl_22", 0 0, L_0000024f0065e960;  1 drivers
v0000024f00638610_0 .net *"_ivl_25", 0 0, L_0000024f00663f50;  1 drivers
L_0000024f006805e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000024f006366d0_0 .net/2u *"_ivl_26", 2 0, L_0000024f006805e0;  1 drivers
L_0000024f00680628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024f00636d10_0 .net/2u *"_ivl_28", 2 0, L_0000024f00680628;  1 drivers
v0000024f00637cb0_0 .net *"_ivl_30", 2 0, L_0000024f00660a80;  1 drivers
v0000024f00636e50_0 .net *"_ivl_32", 2 0, L_0000024f0065f900;  1 drivers
v0000024f00636f90_0 .net *"_ivl_34", 2 0, L_0000024f00660b20;  1 drivers
v0000024f00637490_0 .net *"_ivl_4", 0 0, L_0000024f00660940;  1 drivers
L_0000024f00680478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024f00637030_0 .net/2u *"_ivl_6", 2 0, L_0000024f00680478;  1 drivers
L_0000024f006804c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024f00638890_0 .net/2u *"_ivl_8", 11 0, L_0000024f006804c0;  1 drivers
v0000024f00638390_0 .net "clk", 0 0, L_0000024f0059c770;  alias, 1 drivers
v0000024f00637e90_0 .net "predicted", 0 0, L_0000024f00665140;  alias, 1 drivers
v0000024f00636a90_0 .net "predicted_to_EX", 0 0, v0000024f00637fd0_0;  alias, 1 drivers
v0000024f00637670_0 .net "rst", 0 0, v0000024f0065cac0_0;  alias, 1 drivers
v0000024f00637710_0 .net "state", 1 0, v0000024f00636630_0;  1 drivers
L_0000024f00660940 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680430;
L_0000024f0065ed20 .cmp/eq 12, v0000024f0062de80_0, L_0000024f006804c0;
L_0000024f0065f540 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680550;
L_0000024f0065e960 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680598;
L_0000024f00660a80 .functor MUXZ 3, L_0000024f00680628, L_0000024f006805e0, L_0000024f00663f50, C4<>;
L_0000024f0065f900 .functor MUXZ 3, L_0000024f00660a80, L_0000024f00680508, L_0000024f0065ed20, C4<>;
L_0000024f00660b20 .functor MUXZ 3, L_0000024f0065f900, L_0000024f00680478, L_0000024f00660940, C4<>;
L_0000024f00660da0 .functor MUXZ 3, L_0000024f00660b20, L_0000024f006803e8, L_0000024f006cbc40, C4<>;
S_0000024f0062b870 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000024f0062bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000024f00639d20 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024f00639d58 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024f00639d90 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024f00639dc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024f00639e00 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024f00639e38 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024f00639e70 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024f00639ea8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024f00639ee0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024f00639f18 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024f00639f50 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024f00639f88 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024f00639fc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024f00639ff8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024f0063a030 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024f0063a068 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024f0063a0a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024f0063a0d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024f0063a110 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024f0063a148 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024f0063a180 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024f0063a1b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024f0063a1f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024f0063a228 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024f0063a260 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024f00664110 .functor OR 1, L_0000024f006609e0, L_0000024f0065f400, C4<0>, C4<0>;
L_0000024f00664810 .functor OR 1, L_0000024f0065f4a0, L_0000024f00660800, C4<0>, C4<0>;
L_0000024f00665a70 .functor AND 1, L_0000024f00664110, L_0000024f00664810, C4<1>, C4<1>;
L_0000024f00664650 .functor NOT 1, L_0000024f00665a70, C4<0>, C4<0>, C4<0>;
L_0000024f00663ee0 .functor OR 1, v0000024f0065cac0_0, L_0000024f00664650, C4<0>, C4<0>;
L_0000024f00665140 .functor NOT 1, L_0000024f00663ee0, C4<0>, C4<0>, C4<0>;
v0000024f00637850_0 .net "EX_opcode", 11 0, v0000024f006305e0_0;  alias, 1 drivers
v0000024f00636450_0 .net "ID_opcode", 11 0, v0000024f0064aba0_0;  alias, 1 drivers
v0000024f006377b0_0 .net "Wrong_prediction", 0 0, L_0000024f006cbc40;  alias, 1 drivers
L_0000024f006802c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024f00638750_0 .net/2u *"_ivl_0", 11 0, L_0000024f006802c8;  1 drivers
L_0000024f00680358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024f00636db0_0 .net/2u *"_ivl_10", 1 0, L_0000024f00680358;  1 drivers
v0000024f006378f0_0 .net *"_ivl_12", 0 0, L_0000024f0065f4a0;  1 drivers
L_0000024f006803a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000024f00637f30_0 .net/2u *"_ivl_14", 1 0, L_0000024f006803a0;  1 drivers
v0000024f00637990_0 .net *"_ivl_16", 0 0, L_0000024f00660800;  1 drivers
v0000024f006363b0_0 .net *"_ivl_19", 0 0, L_0000024f00664810;  1 drivers
v0000024f00638070_0 .net *"_ivl_2", 0 0, L_0000024f006609e0;  1 drivers
v0000024f00637df0_0 .net *"_ivl_21", 0 0, L_0000024f00665a70;  1 drivers
v0000024f006372b0_0 .net *"_ivl_22", 0 0, L_0000024f00664650;  1 drivers
v0000024f00637a30_0 .net *"_ivl_25", 0 0, L_0000024f00663ee0;  1 drivers
L_0000024f00680310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024f00637170_0 .net/2u *"_ivl_4", 11 0, L_0000024f00680310;  1 drivers
v0000024f006375d0_0 .net *"_ivl_6", 0 0, L_0000024f0065f400;  1 drivers
v0000024f00637350_0 .net *"_ivl_9", 0 0, L_0000024f00664110;  1 drivers
v0000024f006364f0_0 .net "clk", 0 0, L_0000024f0059c770;  alias, 1 drivers
v0000024f00637ad0_0 .net "predicted", 0 0, L_0000024f00665140;  alias, 1 drivers
v0000024f00637fd0_0 .var "predicted_to_EX", 0 0;
v0000024f00636950_0 .net "rst", 0 0, v0000024f0065cac0_0;  alias, 1 drivers
v0000024f00636630_0 .var "state", 1 0;
E_0000024f005b9e80 .event posedge, v0000024f006364f0_0, v0000024f0061fb60_0;
L_0000024f006609e0 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f006802c8;
L_0000024f0065f400 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680310;
L_0000024f0065f4a0 .cmp/eq 2, v0000024f00636630_0, L_0000024f00680358;
L_0000024f00660800 .cmp/eq 2, v0000024f00636630_0, L_0000024f006803a0;
S_0000024f0062ba00 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000024f0062bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000024f0063c2b0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024f0063c2e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024f0063c320 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024f0063c358 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024f0063c390 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024f0063c3c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024f0063c400 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024f0063c438 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024f0063c470 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024f0063c4a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024f0063c4e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024f0063c518 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024f0063c550 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024f0063c588 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024f0063c5c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024f0063c5f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024f0063c630 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024f0063c668 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024f0063c6a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024f0063c6d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024f0063c710 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024f0063c748 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024f0063c780 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024f0063c7b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024f0063c7f0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024f00638430_0 .net "EX1_memread", 0 0, v0000024f0062cee0_0;  alias, 1 drivers
v0000024f006384d0_0 .net "EX1_rd_ind", 4 0, v0000024f0062e6a0_0;  alias, 1 drivers
v0000024f00638570_0 .net "EX1_rd_indzero", 0 0, v0000024f0062cb20_0;  alias, 1 drivers
v0000024f006386b0_0 .net "EX2_memread", 0 0, v0000024f0062f280_0;  alias, 1 drivers
v0000024f00638930_0 .net "EX2_rd_ind", 4 0, v0000024f0062f820_0;  alias, 1 drivers
v0000024f006389d0_0 .net "EX2_rd_indzero", 0 0, v0000024f0062fe60_0;  alias, 1 drivers
v0000024f006370d0_0 .var "ID_EX1_flush", 0 0;
v0000024f00636bd0_0 .var "ID_EX2_flush", 0 0;
v0000024f00636270_0 .net "ID_opcode", 11 0, v0000024f0064aba0_0;  alias, 1 drivers
v0000024f00636310_0 .net "ID_rs1_ind", 4 0, v0000024f0064c400_0;  alias, 1 drivers
v0000024f00638b10_0 .net "ID_rs2_ind", 4 0, v0000024f0064b5a0_0;  alias, 1 drivers
v0000024f006390b0_0 .var "IF_ID_Write", 0 0;
v0000024f00638a70_0 .var "IF_ID_flush", 0 0;
v0000024f00638bb0_0 .var "PC_Write", 0 0;
v0000024f00638e30_0 .net "Wrong_prediction", 0 0, L_0000024f006cbc40;  alias, 1 drivers
E_0000024f005b9a80/0 .event anyedge, v0000024f00623ad0_0, v0000024f0062cee0_0, v0000024f0062cb20_0, v0000024f0062c940_0;
E_0000024f005b9a80/1 .event anyedge, v0000024f0062e6a0_0, v0000024f0062dca0_0, v0000024f0052e460_0, v0000024f0062fe60_0;
E_0000024f005b9a80/2 .event anyedge, v0000024f006207e0_0, v0000024f0062eec0_0;
E_0000024f005b9a80 .event/or E_0000024f005b9a80/0, E_0000024f005b9a80/1, E_0000024f005b9a80/2;
S_0000024f0062c040 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000024f0062bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000024f0063c830 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024f0063c868 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024f0063c8a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024f0063c8d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024f0063c910 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024f0063c948 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024f0063c980 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024f0063c9b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024f0063c9f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024f0063ca28 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024f0063ca60 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024f0063ca98 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024f0063cad0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024f0063cb08 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024f0063cb40 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024f0063cb78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024f0063cbb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024f0063cbe8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024f0063cc20 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024f0063cc58 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024f0063cc90 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024f0063ccc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024f0063cd00 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024f0063cd38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024f0063cd70 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024f00664ce0 .functor OR 1, L_0000024f0065e820, L_0000024f00660bc0, C4<0>, C4<0>;
L_0000024f006643b0 .functor OR 1, L_0000024f00664ce0, L_0000024f0065f9a0, C4<0>, C4<0>;
L_0000024f00664d50 .functor OR 1, L_0000024f006643b0, L_0000024f0065fa40, C4<0>, C4<0>;
L_0000024f00665220 .functor OR 1, L_0000024f00664d50, L_0000024f0065ea00, C4<0>, C4<0>;
L_0000024f00664340 .functor OR 1, L_0000024f00665220, L_0000024f0065eb40, C4<0>, C4<0>;
L_0000024f00665290 .functor OR 1, L_0000024f00664340, L_0000024f0065fc20, C4<0>, C4<0>;
L_0000024f00665300 .functor OR 1, L_0000024f00665290, L_0000024f0065ebe0, C4<0>, C4<0>;
L_0000024f00665370 .functor OR 1, L_0000024f00665300, L_0000024f0065ec80, C4<0>, C4<0>;
L_0000024f00664960 .functor OR 1, L_0000024f006610c0, L_0000024f00661a20, C4<0>, C4<0>;
L_0000024f00665530 .functor OR 1, L_0000024f00664960, L_0000024f006622e0, C4<0>, C4<0>;
L_0000024f00664420 .functor OR 1, L_0000024f00665530, L_0000024f00662880, C4<0>, C4<0>;
L_0000024f00664880 .functor OR 1, L_0000024f00664420, L_0000024f00662560, C4<0>, C4<0>;
v0000024f00638d90_0 .net "ID_opcode", 11 0, v0000024f0064aba0_0;  alias, 1 drivers
L_0000024f00680670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000024f00639150_0 .net/2u *"_ivl_0", 11 0, L_0000024f00680670;  1 drivers
L_0000024f00680700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000024f00639010_0 .net/2u *"_ivl_10", 11 0, L_0000024f00680700;  1 drivers
L_0000024f00680bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000024f00638ed0_0 .net/2u *"_ivl_102", 11 0, L_0000024f00680bc8;  1 drivers
L_0000024f00680c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024f00638c50_0 .net/2u *"_ivl_106", 11 0, L_0000024f00680c10;  1 drivers
v0000024f00638f70_0 .net *"_ivl_12", 0 0, L_0000024f0065f9a0;  1 drivers
v0000024f00638cf0_0 .net *"_ivl_15", 0 0, L_0000024f006643b0;  1 drivers
L_0000024f00680748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000024f00632df0_0 .net/2u *"_ivl_16", 11 0, L_0000024f00680748;  1 drivers
v0000024f00632490_0 .net *"_ivl_18", 0 0, L_0000024f0065fa40;  1 drivers
v0000024f00632350_0 .net *"_ivl_2", 0 0, L_0000024f0065e820;  1 drivers
v0000024f00632e90_0 .net *"_ivl_21", 0 0, L_0000024f00664d50;  1 drivers
L_0000024f00680790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000024f00633110_0 .net/2u *"_ivl_22", 11 0, L_0000024f00680790;  1 drivers
v0000024f00631e50_0 .net *"_ivl_24", 0 0, L_0000024f0065ea00;  1 drivers
v0000024f00631770_0 .net *"_ivl_27", 0 0, L_0000024f00665220;  1 drivers
L_0000024f006807d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024f00633070_0 .net/2u *"_ivl_28", 11 0, L_0000024f006807d8;  1 drivers
v0000024f006323f0_0 .net *"_ivl_30", 0 0, L_0000024f0065eb40;  1 drivers
v0000024f00631ef0_0 .net *"_ivl_33", 0 0, L_0000024f00664340;  1 drivers
L_0000024f00680820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f00631810_0 .net/2u *"_ivl_34", 11 0, L_0000024f00680820;  1 drivers
v0000024f006314f0_0 .net *"_ivl_36", 0 0, L_0000024f0065fc20;  1 drivers
v0000024f006313b0_0 .net *"_ivl_39", 0 0, L_0000024f00665290;  1 drivers
L_0000024f006806b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000024f00631f90_0 .net/2u *"_ivl_4", 11 0, L_0000024f006806b8;  1 drivers
L_0000024f00680868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000024f00633610_0 .net/2u *"_ivl_40", 11 0, L_0000024f00680868;  1 drivers
v0000024f00632530_0 .net *"_ivl_42", 0 0, L_0000024f0065ebe0;  1 drivers
v0000024f00633570_0 .net *"_ivl_45", 0 0, L_0000024f00665300;  1 drivers
L_0000024f006808b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000024f00631310_0 .net/2u *"_ivl_46", 11 0, L_0000024f006808b0;  1 drivers
v0000024f00632210_0 .net *"_ivl_48", 0 0, L_0000024f0065ec80;  1 drivers
L_0000024f006808f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024f006328f0_0 .net/2u *"_ivl_52", 11 0, L_0000024f006808f8;  1 drivers
L_0000024f00680940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024f00631450_0 .net/2u *"_ivl_56", 11 0, L_0000024f00680940;  1 drivers
v0000024f006318b0_0 .net *"_ivl_6", 0 0, L_0000024f00660bc0;  1 drivers
L_0000024f00680988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024f00631db0_0 .net/2u *"_ivl_60", 11 0, L_0000024f00680988;  1 drivers
L_0000024f006809d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000024f00632030_0 .net/2u *"_ivl_64", 11 0, L_0000024f006809d0;  1 drivers
L_0000024f00680a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024f00631d10_0 .net/2u *"_ivl_68", 11 0, L_0000024f00680a18;  1 drivers
L_0000024f00680a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024f006332f0_0 .net/2u *"_ivl_72", 11 0, L_0000024f00680a60;  1 drivers
v0000024f006336b0_0 .net *"_ivl_74", 0 0, L_0000024f006610c0;  1 drivers
L_0000024f00680aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024f00631270_0 .net/2u *"_ivl_76", 11 0, L_0000024f00680aa8;  1 drivers
v0000024f00632cb0_0 .net *"_ivl_78", 0 0, L_0000024f00661a20;  1 drivers
v0000024f00631950_0 .net *"_ivl_81", 0 0, L_0000024f00664960;  1 drivers
L_0000024f00680af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024f00633750_0 .net/2u *"_ivl_82", 11 0, L_0000024f00680af0;  1 drivers
v0000024f006319f0_0 .net *"_ivl_84", 0 0, L_0000024f006622e0;  1 drivers
v0000024f006337f0_0 .net *"_ivl_87", 0 0, L_0000024f00665530;  1 drivers
L_0000024f00680b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024f006331b0_0 .net/2u *"_ivl_88", 11 0, L_0000024f00680b38;  1 drivers
v0000024f00632670_0 .net *"_ivl_9", 0 0, L_0000024f00664ce0;  1 drivers
v0000024f006339d0_0 .net *"_ivl_90", 0 0, L_0000024f00662880;  1 drivers
v0000024f00631bd0_0 .net *"_ivl_93", 0 0, L_0000024f00664420;  1 drivers
L_0000024f00680b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024f00631a90_0 .net/2u *"_ivl_94", 11 0, L_0000024f00680b80;  1 drivers
v0000024f006322b0_0 .net *"_ivl_96", 0 0, L_0000024f00662560;  1 drivers
v0000024f00632d50_0 .net *"_ivl_99", 0 0, L_0000024f00664880;  1 drivers
v0000024f006325d0_0 .net "is_beq", 0 0, L_0000024f0065edc0;  alias, 1 drivers
v0000024f006320d0_0 .net "is_bne", 0 0, L_0000024f0065ef00;  alias, 1 drivers
v0000024f00633930_0 .net "is_j", 0 0, L_0000024f006624c0;  alias, 1 drivers
v0000024f00632f30_0 .net "is_jal", 0 0, L_0000024f00662380;  alias, 1 drivers
v0000024f00631b30_0 .net "is_jr", 0 0, L_0000024f006618e0;  alias, 1 drivers
v0000024f00631c70_0 .net "is_oper2_immed", 0 0, L_0000024f00665370;  alias, 1 drivers
v0000024f00633250_0 .net "memread", 0 0, L_0000024f006633c0;  alias, 1 drivers
v0000024f00632fd0_0 .net "memwrite", 0 0, L_0000024f00661480;  alias, 1 drivers
v0000024f00632710_0 .net "regwrite", 0 0, L_0000024f006630a0;  alias, 1 drivers
L_0000024f0065e820 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680670;
L_0000024f00660bc0 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f006806b8;
L_0000024f0065f9a0 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680700;
L_0000024f0065fa40 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680748;
L_0000024f0065ea00 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680790;
L_0000024f0065eb40 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f006807d8;
L_0000024f0065fc20 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680820;
L_0000024f0065ebe0 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680868;
L_0000024f0065ec80 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f006808b0;
L_0000024f0065edc0 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f006808f8;
L_0000024f0065ef00 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680940;
L_0000024f006618e0 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680988;
L_0000024f00662380 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f006809d0;
L_0000024f006624c0 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680a18;
L_0000024f006610c0 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680a60;
L_0000024f00661a20 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680aa8;
L_0000024f006622e0 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680af0;
L_0000024f00662880 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680b38;
L_0000024f00662560 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680b80;
L_0000024f006630a0 .reduce/nor L_0000024f00664880;
L_0000024f006633c0 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680bc8;
L_0000024f00661480 .cmp/eq 12, v0000024f0064aba0_0, L_0000024f00680c10;
S_0000024f0062af10 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000024f0062bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000024f00644dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024f00644df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024f00644e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024f00644e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024f00644ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024f00644ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024f00644f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024f00644f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024f00644f80 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024f00644fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024f00644ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024f00645028 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024f00645060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024f00645098 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024f006450d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024f00645108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024f00645140 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024f00645178 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024f006451b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024f006451e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024f00645220 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024f00645258 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024f00645290 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024f006452c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024f00645300 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024f00633390_0 .var "Immed", 31 0;
v0000024f00632170_0 .net "Inst", 31 0, v0000024f00634510_0;  alias, 1 drivers
v0000024f00633430_0 .net "opcode", 11 0, v0000024f0064aba0_0;  alias, 1 drivers
E_0000024f005ba280 .event anyedge, v0000024f0062eec0_0, v0000024f00632170_0;
S_0000024f0062b230 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000024f0062bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000024f006327b0_0 .var "Read_data1", 31 0;
v0000024f006334d0_0 .var "Read_data2", 31 0;
v0000024f00632850_0 .net "Read_reg1", 4 0, v0000024f0064c400_0;  alias, 1 drivers
v0000024f00632c10_0 .net "Read_reg2", 4 0, v0000024f0064b5a0_0;  alias, 1 drivers
v0000024f00632990_0 .net "Write_data", 31 0, L_0000024f006e79f0;  alias, 1 drivers
v0000024f00633890_0 .net "Write_en", 0 0, v0000024f00647cc0_0;  alias, 1 drivers
v0000024f00631590_0 .net "Write_reg", 4 0, v0000024f006474a0_0;  alias, 1 drivers
v0000024f006316d0_0 .net "clk", 0 0, L_0000024f0059c770;  alias, 1 drivers
v0000024f00632a30_0 .var/i "i", 31 0;
v0000024f00632ad0 .array "reg_file", 0 31, 31 0;
v0000024f00633b10_0 .net "rst", 0 0, v0000024f0065cac0_0;  alias, 1 drivers
E_0000024f005b9b00 .event posedge, v0000024f006364f0_0;
S_0000024f0062c1d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000024f0062b230;
 .timescale 0 0;
v0000024f00631630_0 .var/i "i", 31 0;
S_0000024f0062c4f0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000024f00645340 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024f00645378 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024f006453b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024f006453e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024f00645420 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024f00645458 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024f00645490 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024f006454c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024f00645500 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024f00645538 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024f00645570 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024f006455a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024f006455e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024f00645618 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024f00645650 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024f00645688 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024f006456c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024f006456f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024f00645730 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024f00645768 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024f006457a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024f006457d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024f00645810 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024f00645848 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024f00645880 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024f00634510_0 .var "ID_INST", 31 0;
v0000024f0064b0a0_0 .var "ID_PC", 31 0;
v0000024f0064aba0_0 .var "ID_opcode", 11 0;
v0000024f0064bfa0_0 .var "ID_rd_ind", 4 0;
v0000024f0064c400_0 .var "ID_rs1_ind", 4 0;
v0000024f0064b5a0_0 .var "ID_rs2_ind", 4 0;
v0000024f0064be60_0 .net "IF_FLUSH", 0 0, v0000024f00638a70_0;  alias, 1 drivers
v0000024f0064c180_0 .net "IF_INST", 31 0, L_0000024f00664dc0;  alias, 1 drivers
v0000024f0064b140_0 .net "IF_PC", 31 0, v0000024f0064ccc0_0;  alias, 1 drivers
v0000024f0064c4a0_0 .net "clk", 0 0, L_0000024f006658b0;  1 drivers
v0000024f0064b8c0_0 .net "if_id_Write", 0 0, v0000024f006390b0_0;  alias, 1 drivers
v0000024f0064af60_0 .net "rst", 0 0, v0000024f0065cac0_0;  alias, 1 drivers
E_0000024f005b9b40 .event posedge, v0000024f0061fb60_0, v0000024f0064c4a0_0;
S_0000024f0062c360 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000024f00647fe0_0 .net "EX1_PFC", 31 0, L_0000024f00662420;  alias, 1 drivers
v0000024f00645f60_0 .net "EX2_PFC", 31 0, v0000024f0062fd20_0;  alias, 1 drivers
v0000024f00646960_0 .net "ID_PFC", 31 0, L_0000024f006604e0;  alias, 1 drivers
v0000024f006472c0_0 .net "PC_src", 2 0, L_0000024f00660da0;  alias, 1 drivers
v0000024f00646f00_0 .net "PC_write", 0 0, v0000024f00638bb0_0;  alias, 1 drivers
L_0000024f00680088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024f00647ae0_0 .net/2u *"_ivl_0", 31 0, L_0000024f00680088;  1 drivers
v0000024f00646e60_0 .net "clk", 0 0, L_0000024f0059c770;  alias, 1 drivers
v0000024f00646640_0 .net "inst", 31 0, L_0000024f00664dc0;  alias, 1 drivers
v0000024f00646820_0 .net "inst_mem_in", 31 0, v0000024f0064ccc0_0;  alias, 1 drivers
v0000024f00645ec0_0 .net "pc_reg_in", 31 0, L_0000024f00664030;  1 drivers
v0000024f00647f40_0 .net "rst", 0 0, v0000024f0065cac0_0;  alias, 1 drivers
L_0000024f0065f2c0 .arith/sum 32, v0000024f0064ccc0_0, L_0000024f00680088;
S_0000024f0062ad80 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000024f0062c360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000024f00664dc0 .functor BUFZ 32, L_0000024f0065f360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024f0064b820_0 .net "Data_Out", 31 0, L_0000024f00664dc0;  alias, 1 drivers
v0000024f0064aec0 .array "InstMem", 0 1023, 31 0;
v0000024f0064cf40_0 .net *"_ivl_0", 31 0, L_0000024f0065f360;  1 drivers
v0000024f0064c040_0 .net *"_ivl_3", 9 0, L_0000024f0065ff40;  1 drivers
v0000024f0064bc80_0 .net *"_ivl_4", 11 0, L_0000024f00660d00;  1 drivers
L_0000024f006801a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024f0064ace0_0 .net *"_ivl_7", 1 0, L_0000024f006801a8;  1 drivers
v0000024f0064b1e0_0 .net "addr", 31 0, v0000024f0064ccc0_0;  alias, 1 drivers
v0000024f0064c0e0_0 .net "clk", 0 0, L_0000024f0059c770;  alias, 1 drivers
v0000024f0064b960_0 .var/i "i", 31 0;
L_0000024f0065f360 .array/port v0000024f0064aec0, L_0000024f00660d00;
L_0000024f0065ff40 .part v0000024f0064ccc0_0, 0, 10;
L_0000024f00660d00 .concat [ 10 2 0 0], L_0000024f0065ff40, L_0000024f006801a8;
S_0000024f0062a740 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000024f0062c360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000024f005ba900 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000024f0064bf00_0 .net "DataIn", 31 0, L_0000024f00664030;  alias, 1 drivers
v0000024f0064ccc0_0 .var "DataOut", 31 0;
v0000024f0064ad80_0 .net "PC_Write", 0 0, v0000024f00638bb0_0;  alias, 1 drivers
v0000024f0064b640_0 .net "clk", 0 0, L_0000024f0059c770;  alias, 1 drivers
v0000024f0064b280_0 .net "rst", 0 0, v0000024f0065cac0_0;  alias, 1 drivers
S_0000024f0062a8d0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000024f0062c360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000024f005baf80 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000024f0059d340 .functor NOT 1, L_0000024f0065f0e0, C4<0>, C4<0>, C4<0>;
L_0000024f0059d1f0 .functor NOT 1, L_0000024f0065eaa0, C4<0>, C4<0>, C4<0>;
L_0000024f0059d2d0 .functor AND 1, L_0000024f0059d340, L_0000024f0059d1f0, C4<1>, C4<1>;
L_0000024f0053bad0 .functor NOT 1, L_0000024f0065f180, C4<0>, C4<0>, C4<0>;
L_0000024f0053bd70 .functor AND 1, L_0000024f0059d2d0, L_0000024f0053bad0, C4<1>, C4<1>;
L_0000024f0053bfa0 .functor AND 32, L_0000024f0065f220, L_0000024f0065f2c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f0053b280 .functor NOT 1, L_0000024f0065f5e0, C4<0>, C4<0>, C4<0>;
L_0000024f00664f10 .functor NOT 1, L_0000024f00660e40, C4<0>, C4<0>, C4<0>;
L_0000024f00664180 .functor AND 1, L_0000024f0053b280, L_0000024f00664f10, C4<1>, C4<1>;
L_0000024f00665920 .functor AND 1, L_0000024f00664180, L_0000024f0065fd60, C4<1>, C4<1>;
L_0000024f00664ea0 .functor AND 32, L_0000024f0065e8c0, L_0000024f006604e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f00664f80 .functor OR 32, L_0000024f0053bfa0, L_0000024f00664ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024f00665060 .functor NOT 1, L_0000024f006608a0, C4<0>, C4<0>, C4<0>;
L_0000024f00665760 .functor AND 1, L_0000024f00665060, L_0000024f0065fae0, C4<1>, C4<1>;
L_0000024f006653e0 .functor NOT 1, L_0000024f00660580, C4<0>, C4<0>, C4<0>;
L_0000024f00664e30 .functor AND 1, L_0000024f00665760, L_0000024f006653e0, C4<1>, C4<1>;
L_0000024f00664ff0 .functor AND 32, L_0000024f00660620, v0000024f0064ccc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f00664730 .functor OR 32, L_0000024f00664f80, L_0000024f00664ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024f006649d0 .functor NOT 1, L_0000024f0065fe00, C4<0>, C4<0>, C4<0>;
L_0000024f006647a0 .functor AND 1, L_0000024f006649d0, L_0000024f006606c0, C4<1>, C4<1>;
L_0000024f006641f0 .functor AND 1, L_0000024f006647a0, L_0000024f0065f680, C4<1>, C4<1>;
L_0000024f006645e0 .functor AND 32, L_0000024f0065e780, L_0000024f00662420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f006657d0 .functor OR 32, L_0000024f00664730, L_0000024f006645e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024f00664c70 .functor NOT 1, L_0000024f006601c0, C4<0>, C4<0>, C4<0>;
L_0000024f006646c0 .functor AND 1, L_0000024f0065f720, L_0000024f00664c70, C4<1>, C4<1>;
L_0000024f00664a40 .functor NOT 1, L_0000024f0065f860, C4<0>, C4<0>, C4<0>;
L_0000024f00665840 .functor AND 1, L_0000024f006646c0, L_0000024f00664a40, C4<1>, C4<1>;
L_0000024f006655a0 .functor AND 32, L_0000024f0065fea0, v0000024f0062fd20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f00664030 .functor OR 32, L_0000024f006657d0, L_0000024f006655a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024f0064c720_0 .net *"_ivl_1", 0 0, L_0000024f0065f0e0;  1 drivers
v0000024f0064b320_0 .net *"_ivl_11", 0 0, L_0000024f0065f180;  1 drivers
v0000024f0064b6e0_0 .net *"_ivl_12", 0 0, L_0000024f0053bad0;  1 drivers
v0000024f0064cc20_0 .net *"_ivl_14", 0 0, L_0000024f0053bd70;  1 drivers
v0000024f0064aa60_0 .net *"_ivl_16", 31 0, L_0000024f0065f220;  1 drivers
v0000024f0064bdc0_0 .net *"_ivl_18", 31 0, L_0000024f0053bfa0;  1 drivers
v0000024f0064ce00_0 .net *"_ivl_2", 0 0, L_0000024f0059d340;  1 drivers
v0000024f0064ba00_0 .net *"_ivl_21", 0 0, L_0000024f0065f5e0;  1 drivers
v0000024f0064c220_0 .net *"_ivl_22", 0 0, L_0000024f0053b280;  1 drivers
v0000024f0064baa0_0 .net *"_ivl_25", 0 0, L_0000024f00660e40;  1 drivers
v0000024f0064cfe0_0 .net *"_ivl_26", 0 0, L_0000024f00664f10;  1 drivers
v0000024f0064ca40_0 .net *"_ivl_28", 0 0, L_0000024f00664180;  1 drivers
v0000024f0064c2c0_0 .net *"_ivl_31", 0 0, L_0000024f0065fd60;  1 drivers
v0000024f0064c7c0_0 .net *"_ivl_32", 0 0, L_0000024f00665920;  1 drivers
v0000024f0064c540_0 .net *"_ivl_34", 31 0, L_0000024f0065e8c0;  1 drivers
v0000024f0064c360_0 .net *"_ivl_36", 31 0, L_0000024f00664ea0;  1 drivers
v0000024f0064c5e0_0 .net *"_ivl_38", 31 0, L_0000024f00664f80;  1 drivers
v0000024f0064cb80_0 .net *"_ivl_41", 0 0, L_0000024f006608a0;  1 drivers
v0000024f0064b000_0 .net *"_ivl_42", 0 0, L_0000024f00665060;  1 drivers
v0000024f0064d080_0 .net *"_ivl_45", 0 0, L_0000024f0065fae0;  1 drivers
v0000024f0064cae0_0 .net *"_ivl_46", 0 0, L_0000024f00665760;  1 drivers
v0000024f0064c680_0 .net *"_ivl_49", 0 0, L_0000024f00660580;  1 drivers
v0000024f0064c860_0 .net *"_ivl_5", 0 0, L_0000024f0065eaa0;  1 drivers
v0000024f0064b780_0 .net *"_ivl_50", 0 0, L_0000024f006653e0;  1 drivers
v0000024f0064c900_0 .net *"_ivl_52", 0 0, L_0000024f00664e30;  1 drivers
v0000024f0064c9a0_0 .net *"_ivl_54", 31 0, L_0000024f00660620;  1 drivers
v0000024f0064bb40_0 .net *"_ivl_56", 31 0, L_0000024f00664ff0;  1 drivers
v0000024f0064cd60_0 .net *"_ivl_58", 31 0, L_0000024f00664730;  1 drivers
v0000024f0064ac40_0 .net *"_ivl_6", 0 0, L_0000024f0059d1f0;  1 drivers
v0000024f0064bbe0_0 .net *"_ivl_61", 0 0, L_0000024f0065fe00;  1 drivers
v0000024f0064b3c0_0 .net *"_ivl_62", 0 0, L_0000024f006649d0;  1 drivers
v0000024f0064ae20_0 .net *"_ivl_65", 0 0, L_0000024f006606c0;  1 drivers
v0000024f0064cea0_0 .net *"_ivl_66", 0 0, L_0000024f006647a0;  1 drivers
v0000024f0064a920_0 .net *"_ivl_69", 0 0, L_0000024f0065f680;  1 drivers
v0000024f0064a9c0_0 .net *"_ivl_70", 0 0, L_0000024f006641f0;  1 drivers
v0000024f0064ab00_0 .net *"_ivl_72", 31 0, L_0000024f0065e780;  1 drivers
v0000024f0064b460_0 .net *"_ivl_74", 31 0, L_0000024f006645e0;  1 drivers
v0000024f0064bd20_0 .net *"_ivl_76", 31 0, L_0000024f006657d0;  1 drivers
v0000024f0064d620_0 .net *"_ivl_79", 0 0, L_0000024f0065f720;  1 drivers
v0000024f0064d3a0_0 .net *"_ivl_8", 0 0, L_0000024f0059d2d0;  1 drivers
v0000024f0064d300_0 .net *"_ivl_81", 0 0, L_0000024f006601c0;  1 drivers
v0000024f0064d440_0 .net *"_ivl_82", 0 0, L_0000024f00664c70;  1 drivers
v0000024f0064d4e0_0 .net *"_ivl_84", 0 0, L_0000024f006646c0;  1 drivers
v0000024f0064d6c0_0 .net *"_ivl_87", 0 0, L_0000024f0065f860;  1 drivers
v0000024f0064d760_0 .net *"_ivl_88", 0 0, L_0000024f00664a40;  1 drivers
v0000024f0064d800_0 .net *"_ivl_90", 0 0, L_0000024f00665840;  1 drivers
v0000024f0064d580_0 .net *"_ivl_92", 31 0, L_0000024f0065fea0;  1 drivers
v0000024f0064d120_0 .net *"_ivl_94", 31 0, L_0000024f006655a0;  1 drivers
v0000024f0064d260_0 .net "ina", 31 0, L_0000024f0065f2c0;  1 drivers
v0000024f0064d1c0_0 .net "inb", 31 0, L_0000024f006604e0;  alias, 1 drivers
v0000024f006466e0_0 .net "inc", 31 0, v0000024f0064ccc0_0;  alias, 1 drivers
v0000024f006460a0_0 .net "ind", 31 0, L_0000024f00662420;  alias, 1 drivers
v0000024f00647b80_0 .net "ine", 31 0, v0000024f0062fd20_0;  alias, 1 drivers
L_0000024f006800d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f00647040_0 .net "inf", 31 0, L_0000024f006800d0;  1 drivers
L_0000024f00680118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f00646780_0 .net "ing", 31 0, L_0000024f00680118;  1 drivers
L_0000024f00680160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024f00646be0_0 .net "inh", 31 0, L_0000024f00680160;  1 drivers
v0000024f006465a0_0 .net "out", 31 0, L_0000024f00664030;  alias, 1 drivers
v0000024f00647360_0 .net "sel", 2 0, L_0000024f00660da0;  alias, 1 drivers
L_0000024f0065f0e0 .part L_0000024f00660da0, 2, 1;
L_0000024f0065eaa0 .part L_0000024f00660da0, 1, 1;
L_0000024f0065f180 .part L_0000024f00660da0, 0, 1;
LS_0000024f0065f220_0_0 .concat [ 1 1 1 1], L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70;
LS_0000024f0065f220_0_4 .concat [ 1 1 1 1], L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70;
LS_0000024f0065f220_0_8 .concat [ 1 1 1 1], L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70;
LS_0000024f0065f220_0_12 .concat [ 1 1 1 1], L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70;
LS_0000024f0065f220_0_16 .concat [ 1 1 1 1], L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70;
LS_0000024f0065f220_0_20 .concat [ 1 1 1 1], L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70;
LS_0000024f0065f220_0_24 .concat [ 1 1 1 1], L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70;
LS_0000024f0065f220_0_28 .concat [ 1 1 1 1], L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70, L_0000024f0053bd70;
LS_0000024f0065f220_1_0 .concat [ 4 4 4 4], LS_0000024f0065f220_0_0, LS_0000024f0065f220_0_4, LS_0000024f0065f220_0_8, LS_0000024f0065f220_0_12;
LS_0000024f0065f220_1_4 .concat [ 4 4 4 4], LS_0000024f0065f220_0_16, LS_0000024f0065f220_0_20, LS_0000024f0065f220_0_24, LS_0000024f0065f220_0_28;
L_0000024f0065f220 .concat [ 16 16 0 0], LS_0000024f0065f220_1_0, LS_0000024f0065f220_1_4;
L_0000024f0065f5e0 .part L_0000024f00660da0, 2, 1;
L_0000024f00660e40 .part L_0000024f00660da0, 1, 1;
L_0000024f0065fd60 .part L_0000024f00660da0, 0, 1;
LS_0000024f0065e8c0_0_0 .concat [ 1 1 1 1], L_0000024f00665920, L_0000024f00665920, L_0000024f00665920, L_0000024f00665920;
LS_0000024f0065e8c0_0_4 .concat [ 1 1 1 1], L_0000024f00665920, L_0000024f00665920, L_0000024f00665920, L_0000024f00665920;
LS_0000024f0065e8c0_0_8 .concat [ 1 1 1 1], L_0000024f00665920, L_0000024f00665920, L_0000024f00665920, L_0000024f00665920;
LS_0000024f0065e8c0_0_12 .concat [ 1 1 1 1], L_0000024f00665920, L_0000024f00665920, L_0000024f00665920, L_0000024f00665920;
LS_0000024f0065e8c0_0_16 .concat [ 1 1 1 1], L_0000024f00665920, L_0000024f00665920, L_0000024f00665920, L_0000024f00665920;
LS_0000024f0065e8c0_0_20 .concat [ 1 1 1 1], L_0000024f00665920, L_0000024f00665920, L_0000024f00665920, L_0000024f00665920;
LS_0000024f0065e8c0_0_24 .concat [ 1 1 1 1], L_0000024f00665920, L_0000024f00665920, L_0000024f00665920, L_0000024f00665920;
LS_0000024f0065e8c0_0_28 .concat [ 1 1 1 1], L_0000024f00665920, L_0000024f00665920, L_0000024f00665920, L_0000024f00665920;
LS_0000024f0065e8c0_1_0 .concat [ 4 4 4 4], LS_0000024f0065e8c0_0_0, LS_0000024f0065e8c0_0_4, LS_0000024f0065e8c0_0_8, LS_0000024f0065e8c0_0_12;
LS_0000024f0065e8c0_1_4 .concat [ 4 4 4 4], LS_0000024f0065e8c0_0_16, LS_0000024f0065e8c0_0_20, LS_0000024f0065e8c0_0_24, LS_0000024f0065e8c0_0_28;
L_0000024f0065e8c0 .concat [ 16 16 0 0], LS_0000024f0065e8c0_1_0, LS_0000024f0065e8c0_1_4;
L_0000024f006608a0 .part L_0000024f00660da0, 2, 1;
L_0000024f0065fae0 .part L_0000024f00660da0, 1, 1;
L_0000024f00660580 .part L_0000024f00660da0, 0, 1;
LS_0000024f00660620_0_0 .concat [ 1 1 1 1], L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30;
LS_0000024f00660620_0_4 .concat [ 1 1 1 1], L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30;
LS_0000024f00660620_0_8 .concat [ 1 1 1 1], L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30;
LS_0000024f00660620_0_12 .concat [ 1 1 1 1], L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30;
LS_0000024f00660620_0_16 .concat [ 1 1 1 1], L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30;
LS_0000024f00660620_0_20 .concat [ 1 1 1 1], L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30;
LS_0000024f00660620_0_24 .concat [ 1 1 1 1], L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30;
LS_0000024f00660620_0_28 .concat [ 1 1 1 1], L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30, L_0000024f00664e30;
LS_0000024f00660620_1_0 .concat [ 4 4 4 4], LS_0000024f00660620_0_0, LS_0000024f00660620_0_4, LS_0000024f00660620_0_8, LS_0000024f00660620_0_12;
LS_0000024f00660620_1_4 .concat [ 4 4 4 4], LS_0000024f00660620_0_16, LS_0000024f00660620_0_20, LS_0000024f00660620_0_24, LS_0000024f00660620_0_28;
L_0000024f00660620 .concat [ 16 16 0 0], LS_0000024f00660620_1_0, LS_0000024f00660620_1_4;
L_0000024f0065fe00 .part L_0000024f00660da0, 2, 1;
L_0000024f006606c0 .part L_0000024f00660da0, 1, 1;
L_0000024f0065f680 .part L_0000024f00660da0, 0, 1;
LS_0000024f0065e780_0_0 .concat [ 1 1 1 1], L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0;
LS_0000024f0065e780_0_4 .concat [ 1 1 1 1], L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0;
LS_0000024f0065e780_0_8 .concat [ 1 1 1 1], L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0;
LS_0000024f0065e780_0_12 .concat [ 1 1 1 1], L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0;
LS_0000024f0065e780_0_16 .concat [ 1 1 1 1], L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0;
LS_0000024f0065e780_0_20 .concat [ 1 1 1 1], L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0;
LS_0000024f0065e780_0_24 .concat [ 1 1 1 1], L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0;
LS_0000024f0065e780_0_28 .concat [ 1 1 1 1], L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0, L_0000024f006641f0;
LS_0000024f0065e780_1_0 .concat [ 4 4 4 4], LS_0000024f0065e780_0_0, LS_0000024f0065e780_0_4, LS_0000024f0065e780_0_8, LS_0000024f0065e780_0_12;
LS_0000024f0065e780_1_4 .concat [ 4 4 4 4], LS_0000024f0065e780_0_16, LS_0000024f0065e780_0_20, LS_0000024f0065e780_0_24, LS_0000024f0065e780_0_28;
L_0000024f0065e780 .concat [ 16 16 0 0], LS_0000024f0065e780_1_0, LS_0000024f0065e780_1_4;
L_0000024f0065f720 .part L_0000024f00660da0, 2, 1;
L_0000024f006601c0 .part L_0000024f00660da0, 1, 1;
L_0000024f0065f860 .part L_0000024f00660da0, 0, 1;
LS_0000024f0065fea0_0_0 .concat [ 1 1 1 1], L_0000024f00665840, L_0000024f00665840, L_0000024f00665840, L_0000024f00665840;
LS_0000024f0065fea0_0_4 .concat [ 1 1 1 1], L_0000024f00665840, L_0000024f00665840, L_0000024f00665840, L_0000024f00665840;
LS_0000024f0065fea0_0_8 .concat [ 1 1 1 1], L_0000024f00665840, L_0000024f00665840, L_0000024f00665840, L_0000024f00665840;
LS_0000024f0065fea0_0_12 .concat [ 1 1 1 1], L_0000024f00665840, L_0000024f00665840, L_0000024f00665840, L_0000024f00665840;
LS_0000024f0065fea0_0_16 .concat [ 1 1 1 1], L_0000024f00665840, L_0000024f00665840, L_0000024f00665840, L_0000024f00665840;
LS_0000024f0065fea0_0_20 .concat [ 1 1 1 1], L_0000024f00665840, L_0000024f00665840, L_0000024f00665840, L_0000024f00665840;
LS_0000024f0065fea0_0_24 .concat [ 1 1 1 1], L_0000024f00665840, L_0000024f00665840, L_0000024f00665840, L_0000024f00665840;
LS_0000024f0065fea0_0_28 .concat [ 1 1 1 1], L_0000024f00665840, L_0000024f00665840, L_0000024f00665840, L_0000024f00665840;
LS_0000024f0065fea0_1_0 .concat [ 4 4 4 4], LS_0000024f0065fea0_0_0, LS_0000024f0065fea0_0_4, LS_0000024f0065fea0_0_8, LS_0000024f0065fea0_0_12;
LS_0000024f0065fea0_1_4 .concat [ 4 4 4 4], LS_0000024f0065fea0_0_16, LS_0000024f0065fea0_0_20, LS_0000024f0065fea0_0_24, LS_0000024f0065fea0_0_28;
L_0000024f0065fea0 .concat [ 16 16 0 0], LS_0000024f0065fea0_1_0, LS_0000024f0065fea0_1_4;
S_0000024f0062b0a0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000024f00646c80_0 .net "Write_Data", 31 0, v0000024f0061f8e0_0;  alias, 1 drivers
v0000024f00647860_0 .net "addr", 31 0, v0000024f0061f840_0;  alias, 1 drivers
v0000024f00645e20_0 .net "clk", 0 0, L_0000024f0059c770;  alias, 1 drivers
v0000024f00645c40_0 .net "mem_out", 31 0, v0000024f006470e0_0;  alias, 1 drivers
v0000024f00647400_0 .net "mem_read", 0 0, v0000024f006209c0_0;  alias, 1 drivers
v0000024f006461e0_0 .net "mem_write", 0 0, v0000024f00620d80_0;  alias, 1 drivers
S_0000024f0062aa60 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000024f0062b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000024f00647ea0 .array "DataMem", 1023 0, 31 0;
v0000024f00646140_0 .net "Data_In", 31 0, v0000024f0061f8e0_0;  alias, 1 drivers
v0000024f006470e0_0 .var "Data_Out", 31 0;
v0000024f00647680_0 .net "Write_en", 0 0, v0000024f00620d80_0;  alias, 1 drivers
v0000024f00646000_0 .net "addr", 31 0, v0000024f0061f840_0;  alias, 1 drivers
v0000024f00646fa0_0 .net "clk", 0 0, L_0000024f0059c770;  alias, 1 drivers
v0000024f00645ba0_0 .var/i "i", 31 0;
S_0000024f0062b3c0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000024f006578f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024f00657928 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024f00657960 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024f00657998 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024f006579d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024f00657a08 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024f00657a40 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024f00657a78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024f00657ab0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024f00657ae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024f00657b20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024f00657b58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024f00657b90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024f00657bc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024f00657c00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024f00657c38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024f00657c70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024f00657ca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024f00657ce0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024f00657d18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024f00657d50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024f00657d88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024f00657dc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024f00657df8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024f00657e30 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024f00647e00_0 .net "MEM_ALU_OUT", 31 0, v0000024f0061f840_0;  alias, 1 drivers
v0000024f00647180_0 .net "MEM_Data_mem_out", 31 0, v0000024f006470e0_0;  alias, 1 drivers
v0000024f00645b00_0 .net "MEM_memread", 0 0, v0000024f006209c0_0;  alias, 1 drivers
v0000024f00646280_0 .net "MEM_opcode", 11 0, v0000024f00620ba0_0;  alias, 1 drivers
v0000024f006468c0_0 .net "MEM_rd_ind", 4 0, v0000024f00620880_0;  alias, 1 drivers
v0000024f00646aa0_0 .net "MEM_rd_indzero", 0 0, v0000024f0061f700_0;  alias, 1 drivers
v0000024f00647900_0 .net "MEM_regwrite", 0 0, v0000024f00620560_0;  alias, 1 drivers
v0000024f006479a0_0 .var "WB_ALU_OUT", 31 0;
v0000024f00647d60_0 .var "WB_Data_mem_out", 31 0;
v0000024f00647220_0 .var "WB_memread", 0 0;
v0000024f006474a0_0 .var "WB_rd_ind", 4 0;
v0000024f00647c20_0 .var "WB_rd_indzero", 0 0;
v0000024f00647cc0_0 .var "WB_regwrite", 0 0;
v0000024f00647a40_0 .net "clk", 0 0, L_0000024f006cbe00;  1 drivers
v0000024f00647540_0 .var "hlt", 0 0;
v0000024f00648080_0 .net "rst", 0 0, v0000024f0065cac0_0;  alias, 1 drivers
E_0000024f005bb4c0 .event posedge, v0000024f0061fb60_0, v0000024f00647a40_0;
S_0000024f0062b6e0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000024f003f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000024f006cbd20 .functor AND 32, v0000024f00647d60_0, L_0000024f006ce7b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f006cbd90 .functor NOT 1, v0000024f00647220_0, C4<0>, C4<0>, C4<0>;
L_0000024f006cbe70 .functor AND 32, v0000024f006479a0_0, L_0000024f006ce5d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024f006e79f0 .functor OR 32, L_0000024f006cbd20, L_0000024f006cbe70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024f006475e0_0 .net "Write_Data_RegFile", 31 0, L_0000024f006e79f0;  alias, 1 drivers
v0000024f00646320_0 .net *"_ivl_0", 31 0, L_0000024f006ce7b0;  1 drivers
v0000024f00647720_0 .net *"_ivl_2", 31 0, L_0000024f006cbd20;  1 drivers
v0000024f006463c0_0 .net *"_ivl_4", 0 0, L_0000024f006cbd90;  1 drivers
v0000024f006477c0_0 .net *"_ivl_6", 31 0, L_0000024f006ce5d0;  1 drivers
v0000024f00645920_0 .net *"_ivl_8", 31 0, L_0000024f006cbe70;  1 drivers
v0000024f00646d20_0 .net "alu_out", 31 0, v0000024f006479a0_0;  alias, 1 drivers
v0000024f006459c0_0 .net "mem_out", 31 0, v0000024f00647d60_0;  alias, 1 drivers
v0000024f00645ce0_0 .net "mem_read", 0 0, v0000024f00647220_0;  alias, 1 drivers
LS_0000024f006ce7b0_0_0 .concat [ 1 1 1 1], v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0;
LS_0000024f006ce7b0_0_4 .concat [ 1 1 1 1], v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0;
LS_0000024f006ce7b0_0_8 .concat [ 1 1 1 1], v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0;
LS_0000024f006ce7b0_0_12 .concat [ 1 1 1 1], v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0;
LS_0000024f006ce7b0_0_16 .concat [ 1 1 1 1], v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0;
LS_0000024f006ce7b0_0_20 .concat [ 1 1 1 1], v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0;
LS_0000024f006ce7b0_0_24 .concat [ 1 1 1 1], v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0;
LS_0000024f006ce7b0_0_28 .concat [ 1 1 1 1], v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0, v0000024f00647220_0;
LS_0000024f006ce7b0_1_0 .concat [ 4 4 4 4], LS_0000024f006ce7b0_0_0, LS_0000024f006ce7b0_0_4, LS_0000024f006ce7b0_0_8, LS_0000024f006ce7b0_0_12;
LS_0000024f006ce7b0_1_4 .concat [ 4 4 4 4], LS_0000024f006ce7b0_0_16, LS_0000024f006ce7b0_0_20, LS_0000024f006ce7b0_0_24, LS_0000024f006ce7b0_0_28;
L_0000024f006ce7b0 .concat [ 16 16 0 0], LS_0000024f006ce7b0_1_0, LS_0000024f006ce7b0_1_4;
LS_0000024f006ce5d0_0_0 .concat [ 1 1 1 1], L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90;
LS_0000024f006ce5d0_0_4 .concat [ 1 1 1 1], L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90;
LS_0000024f006ce5d0_0_8 .concat [ 1 1 1 1], L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90;
LS_0000024f006ce5d0_0_12 .concat [ 1 1 1 1], L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90;
LS_0000024f006ce5d0_0_16 .concat [ 1 1 1 1], L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90;
LS_0000024f006ce5d0_0_20 .concat [ 1 1 1 1], L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90;
LS_0000024f006ce5d0_0_24 .concat [ 1 1 1 1], L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90;
LS_0000024f006ce5d0_0_28 .concat [ 1 1 1 1], L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90, L_0000024f006cbd90;
LS_0000024f006ce5d0_1_0 .concat [ 4 4 4 4], LS_0000024f006ce5d0_0_0, LS_0000024f006ce5d0_0_4, LS_0000024f006ce5d0_0_8, LS_0000024f006ce5d0_0_12;
LS_0000024f006ce5d0_1_4 .concat [ 4 4 4 4], LS_0000024f006ce5d0_0_16, LS_0000024f006ce5d0_0_20, LS_0000024f006ce5d0_0_24, LS_0000024f006ce5d0_0_28;
L_0000024f006ce5d0 .concat [ 16 16 0 0], LS_0000024f006ce5d0_1_0, LS_0000024f006ce5d0_1_4;
    .scope S_0000024f0062a740;
T_0 ;
    %wait E_0000024f005b9e80;
    %load/vec4 v0000024f0064b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024f0064ccc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024f0064ad80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000024f0064bf00_0;
    %assign/vec4 v0000024f0064ccc0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024f0062ad80;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f0064b960_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000024f0064b960_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024f0064b960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %load/vec4 v0000024f0064b960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f0064b960_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f0064aec0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000024f0062c4f0;
T_2 ;
    %wait E_0000024f005b9b40;
    %load/vec4 v0000024f0064af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000024f0064b0a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f00634510_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0064bfa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0064b5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0064c400_0, 0;
    %assign/vec4 v0000024f0064aba0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024f0064b8c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000024f0064be60_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000024f0064b0a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f00634510_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0064bfa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0064b5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0064c400_0, 0;
    %assign/vec4 v0000024f0064aba0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000024f0064b8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000024f0064c180_0;
    %assign/vec4 v0000024f00634510_0, 0;
    %load/vec4 v0000024f0064b140_0;
    %assign/vec4 v0000024f0064b0a0_0, 0;
    %load/vec4 v0000024f0064c180_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000024f0064b5a0_0, 0;
    %load/vec4 v0000024f0064c180_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024f0064aba0_0, 4, 5;
    %load/vec4 v0000024f0064c180_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000024f0064c180_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024f0064aba0_0, 4, 5;
    %load/vec4 v0000024f0064c180_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000024f0064c180_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024f0064c180_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000024f0064c180_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000024f0064c180_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000024f0064c180_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000024f0064c400_0, 0;
    %load/vec4 v0000024f0064c180_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000024f0064c180_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000024f0064bfa0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000024f0064c180_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000024f0064bfa0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000024f0064c180_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000024f0064bfa0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024f0062b230;
T_3 ;
    %wait E_0000024f005b9e80;
    %load/vec4 v0000024f00633b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f00632a30_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000024f00632a30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024f00632a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f00632ad0, 0, 4;
    %load/vec4 v0000024f00632a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f00632a30_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024f00631590_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000024f00633890_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000024f00632990_0;
    %load/vec4 v0000024f00631590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f00632ad0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f00632ad0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024f0062b230;
T_4 ;
    %wait E_0000024f005b9b00;
    %load/vec4 v0000024f00631590_0;
    %load/vec4 v0000024f00632850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000024f00631590_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000024f00633890_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000024f00632990_0;
    %assign/vec4 v0000024f006327b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024f00632850_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024f00632ad0, 4;
    %assign/vec4 v0000024f006327b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024f0062b230;
T_5 ;
    %wait E_0000024f005b9b00;
    %load/vec4 v0000024f00631590_0;
    %load/vec4 v0000024f00632c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000024f00631590_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000024f00633890_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000024f00632990_0;
    %assign/vec4 v0000024f006334d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024f00632c10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024f00632ad0, 4;
    %assign/vec4 v0000024f006334d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024f0062b230;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000024f0062c1d0;
    %jmp t_0;
    .scope S_0000024f0062c1d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f00631630_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000024f00631630_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000024f00631630_0;
    %ix/getv/s 4, v0000024f00631630_0;
    %load/vec4a v0000024f00632ad0, 4;
    %ix/getv/s 4, v0000024f00631630_0;
    %load/vec4a v0000024f00632ad0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024f00631630_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f00631630_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000024f0062b230;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000024f0062af10;
T_7 ;
    %wait E_0000024f005ba280;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f00633390_0, 0, 32;
    %load/vec4 v0000024f00633430_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024f00633430_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024f00632170_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024f00633390_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000024f00633430_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024f00633430_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024f00633430_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024f00632170_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024f00633390_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000024f00633430_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024f00633430_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024f00633430_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024f00633430_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024f00633430_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024f00633430_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000024f00632170_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000024f00632170_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024f00633390_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000024f0062b870;
T_8 ;
    %wait E_0000024f005b9e80;
    %load/vec4 v0000024f00636950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024f00636630_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024f00637850_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024f00637850_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000024f00636630_0;
    %load/vec4 v0000024f006377b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024f00636630_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024f00636630_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024f00636630_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000024f00636630_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024f00636630_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024f00636630_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024f0062b870;
T_9 ;
    %wait E_0000024f005b9e80;
    %load/vec4 v0000024f00636950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f00637fd0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000024f00637ad0_0;
    %assign/vec4 v0000024f00637fd0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024f0062ba00;
T_10 ;
    %wait E_0000024f005b9a80;
    %load/vec4 v0000024f00638e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f00638bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f006390b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f00638a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f006370d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f00636bd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024f00638430_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000024f00638570_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000024f00636310_0;
    %load/vec4 v0000024f006384d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000024f00638b10_0;
    %load/vec4 v0000024f006384d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000024f006386b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000024f006389d0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000024f00636310_0;
    %load/vec4 v0000024f00638930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000024f00638b10_0;
    %load/vec4 v0000024f00638930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f00638bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f006390b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f00638a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f006370d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f00636bd0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000024f00636270_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f00638bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f006390b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f00638a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f006370d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f00636bd0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f00638bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f006390b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f00638a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f006370d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f00636bd0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000024f0062b550;
T_11 ;
    %wait E_0000024f005ba380;
    %load/vec4 v0000024f0062d2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000024f0062cb20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062d480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062ece0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062dc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062d660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062ec40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062dd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062da20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062d700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062cee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062e880_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062d8e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062d7a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062e560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0062e6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0062e240_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0062e2e0_0, 0;
    %assign/vec4 v0000024f0062de80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000024f0062e600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000024f0062eec0_0;
    %assign/vec4 v0000024f0062de80_0, 0;
    %load/vec4 v0000024f0062c940_0;
    %assign/vec4 v0000024f0062e2e0_0, 0;
    %load/vec4 v0000024f0062dca0_0;
    %assign/vec4 v0000024f0062e240_0, 0;
    %load/vec4 v0000024f0062c760_0;
    %assign/vec4 v0000024f0062e6a0_0, 0;
    %load/vec4 v0000024f0062df20_0;
    %assign/vec4 v0000024f0062e560_0, 0;
    %load/vec4 v0000024f0062dfc0_0;
    %assign/vec4 v0000024f0062d7a0_0, 0;
    %load/vec4 v0000024f0062ce40_0;
    %assign/vec4 v0000024f0062d8e0_0, 0;
    %load/vec4 v0000024f0062d980_0;
    %assign/vec4 v0000024f0062e880_0, 0;
    %load/vec4 v0000024f0062e100_0;
    %assign/vec4 v0000024f0062cee0_0, 0;
    %load/vec4 v0000024f0062e9c0_0;
    %assign/vec4 v0000024f0062d700_0, 0;
    %load/vec4 v0000024f0062cc60_0;
    %assign/vec4 v0000024f0062d020_0, 0;
    %load/vec4 v0000024f0062db60_0;
    %assign/vec4 v0000024f0062da20_0, 0;
    %load/vec4 v0000024f0062c800_0;
    %assign/vec4 v0000024f0062dd40_0, 0;
    %load/vec4 v0000024f0062e920_0;
    %assign/vec4 v0000024f0062ec40_0, 0;
    %load/vec4 v0000024f0062cbc0_0;
    %assign/vec4 v0000024f0062d660_0, 0;
    %load/vec4 v0000024f0062d0c0_0;
    %assign/vec4 v0000024f0062dc00_0, 0;
    %load/vec4 v0000024f0062cd00_0;
    %assign/vec4 v0000024f0062ece0_0, 0;
    %load/vec4 v0000024f0062ed80_0;
    %assign/vec4 v0000024f0062d480_0, 0;
    %load/vec4 v0000024f0062c8a0_0;
    %assign/vec4 v0000024f0062cb20_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000024f0062cb20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062d480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062ece0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062dc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062d660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062ec40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062dd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062da20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062d700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062cee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062e880_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062d8e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062d7a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062e560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0062e6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0062e240_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0062e2e0_0, 0;
    %assign/vec4 v0000024f0062de80_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000024f0062beb0;
T_12 ;
    %wait E_0000024f005b9e40;
    %load/vec4 v0000024f00637d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000024f0062fe60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062fd20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f00630040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062fdc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062f500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f006302c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f00630220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062f460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062f280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062f8c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f00637530_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062f960_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f00630540_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0062f820_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0062ff00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0062fa00_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000024f006305e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062fc80_0, 0;
    %assign/vec4 v0000024f0062faa0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000024f00636c70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000024f0062ca80_0;
    %assign/vec4 v0000024f0062faa0_0, 0;
    %load/vec4 v0000024f0062e420_0;
    %assign/vec4 v0000024f0062fc80_0, 0;
    %load/vec4 v0000024f0062f640_0;
    %assign/vec4 v0000024f006305e0_0, 0;
    %load/vec4 v0000024f0062ffa0_0;
    %assign/vec4 v0000024f0062fa00_0, 0;
    %load/vec4 v0000024f0062f320_0;
    %assign/vec4 v0000024f0062ff00_0, 0;
    %load/vec4 v0000024f0062fb40_0;
    %assign/vec4 v0000024f0062f820_0, 0;
    %load/vec4 v0000024f0062e4c0_0;
    %assign/vec4 v0000024f00630540_0, 0;
    %load/vec4 v0000024f0062fbe0_0;
    %assign/vec4 v0000024f0062f960_0, 0;
    %load/vec4 v0000024f0062f5a0_0;
    %assign/vec4 v0000024f00637530_0, 0;
    %load/vec4 v0000024f0062ef60_0;
    %assign/vec4 v0000024f0062f8c0_0, 0;
    %load/vec4 v0000024f0062f140_0;
    %assign/vec4 v0000024f0062f280_0, 0;
    %load/vec4 v0000024f0062f000_0;
    %assign/vec4 v0000024f0062f460_0, 0;
    %load/vec4 v0000024f006304a0_0;
    %assign/vec4 v0000024f0062f780_0, 0;
    %load/vec4 v0000024f00630400_0;
    %assign/vec4 v0000024f0062f6e0_0, 0;
    %load/vec4 v0000024f006300e0_0;
    %assign/vec4 v0000024f00630220_0, 0;
    %load/vec4 v0000024f0062f0a0_0;
    %assign/vec4 v0000024f006302c0_0, 0;
    %load/vec4 v0000024f0062f1e0_0;
    %assign/vec4 v0000024f0062f500_0, 0;
    %load/vec4 v0000024f00630180_0;
    %assign/vec4 v0000024f0062fdc0_0, 0;
    %load/vec4 v0000024f0062f3c0_0;
    %assign/vec4 v0000024f00630040_0, 0;
    %load/vec4 v0000024f0062cf80_0;
    %assign/vec4 v0000024f0062fd20_0, 0;
    %load/vec4 v0000024f00630360_0;
    %assign/vec4 v0000024f0062fe60_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000024f0062fe60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062fd20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f00630040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062fdc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062f500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f006302c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f00630220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062f460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062f280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f0062f8c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f00637530_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062f960_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f00630540_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0062f820_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0062ff00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f0062fa00_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000024f006305e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0062fc80_0, 0;
    %assign/vec4 v0000024f0062faa0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024f0042ca50;
T_13 ;
    %wait E_0000024f005b97c0;
    %load/vec4 v0000024f006223b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000024f00622310_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000024f0042c8c0;
T_14 ;
    %wait E_0000024f005ba400;
    %load/vec4 v0000024f00623170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000024f006217d0_0;
    %pad/u 33;
    %load/vec4 v0000024f00621910_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000024f00621af0_0, 0;
    %assign/vec4 v0000024f006219b0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000024f006217d0_0;
    %pad/u 33;
    %load/vec4 v0000024f00621910_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000024f00621af0_0, 0;
    %assign/vec4 v0000024f006219b0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000024f006217d0_0;
    %pad/u 33;
    %load/vec4 v0000024f00621910_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000024f00621af0_0, 0;
    %assign/vec4 v0000024f006219b0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000024f006217d0_0;
    %pad/u 33;
    %load/vec4 v0000024f00621910_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000024f00621af0_0, 0;
    %assign/vec4 v0000024f006219b0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000024f006217d0_0;
    %pad/u 33;
    %load/vec4 v0000024f00621910_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000024f00621af0_0, 0;
    %assign/vec4 v0000024f006219b0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000024f006217d0_0;
    %pad/u 33;
    %load/vec4 v0000024f00621910_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000024f00621af0_0, 0;
    %assign/vec4 v0000024f006219b0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000024f00621910_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000024f006219b0_0;
    %load/vec4 v0000024f00621910_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024f006217d0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000024f00621910_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000024f00621910_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000024f006219b0_0, 0;
    %load/vec4 v0000024f006217d0_0;
    %ix/getv 4, v0000024f00621910_0;
    %shiftl 4;
    %assign/vec4 v0000024f00621af0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000024f00621910_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000024f006219b0_0;
    %load/vec4 v0000024f00621910_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024f006217d0_0;
    %load/vec4 v0000024f00621910_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000024f00621910_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000024f006219b0_0, 0;
    %load/vec4 v0000024f006217d0_0;
    %ix/getv 4, v0000024f00621910_0;
    %shiftr 4;
    %assign/vec4 v0000024f00621af0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f006219b0_0, 0;
    %load/vec4 v0000024f006217d0_0;
    %load/vec4 v0000024f00621910_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000024f00621af0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f006219b0_0, 0;
    %load/vec4 v0000024f00621910_0;
    %load/vec4 v0000024f006217d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000024f00621af0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000024f003769c0;
T_15 ;
    %wait E_0000024f005ba640;
    %load/vec4 v0000024f0061fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000024f0061f700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f00620560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f00620d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f006209c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000024f00620ba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f00620880_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f0061f8e0_0, 0;
    %assign/vec4 v0000024f0061f840_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000024f005415d0_0;
    %assign/vec4 v0000024f0061f840_0, 0;
    %load/vec4 v0000024f00620ce0_0;
    %assign/vec4 v0000024f0061f8e0_0, 0;
    %load/vec4 v0000024f006207e0_0;
    %assign/vec4 v0000024f00620880_0, 0;
    %load/vec4 v0000024f0061f7a0_0;
    %assign/vec4 v0000024f00620ba0_0, 0;
    %load/vec4 v0000024f0052e460_0;
    %assign/vec4 v0000024f006209c0_0, 0;
    %load/vec4 v0000024f0052c5c0_0;
    %assign/vec4 v0000024f00620d80_0, 0;
    %load/vec4 v0000024f00620c40_0;
    %assign/vec4 v0000024f00620560_0, 0;
    %load/vec4 v0000024f0061ffc0_0;
    %assign/vec4 v0000024f0061f700_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000024f0062aa60;
T_16 ;
    %wait E_0000024f005b9b00;
    %load/vec4 v0000024f00647680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000024f00646140_0;
    %load/vec4 v0000024f00646000_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f00647ea0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000024f0062aa60;
T_17 ;
    %wait E_0000024f005b9b00;
    %load/vec4 v0000024f00646000_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024f00647ea0, 4;
    %assign/vec4 v0000024f006470e0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000024f0062aa60;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f00645ba0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000024f00645ba0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024f00645ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f00647ea0, 0, 4;
    %load/vec4 v0000024f00645ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f00645ba0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000024f0062aa60;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f00645ba0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000024f00645ba0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000024f00645ba0_0;
    %load/vec4a v0000024f00647ea0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000024f00645ba0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024f00645ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f00645ba0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000024f0062b3c0;
T_20 ;
    %wait E_0000024f005bb4c0;
    %load/vec4 v0000024f00648080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000024f00647c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f00647540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f00647cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024f00647220_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024f006474a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024f00647d60_0, 0;
    %assign/vec4 v0000024f006479a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000024f00647e00_0;
    %assign/vec4 v0000024f006479a0_0, 0;
    %load/vec4 v0000024f00647180_0;
    %assign/vec4 v0000024f00647d60_0, 0;
    %load/vec4 v0000024f00645b00_0;
    %assign/vec4 v0000024f00647220_0, 0;
    %load/vec4 v0000024f006468c0_0;
    %assign/vec4 v0000024f006474a0_0, 0;
    %load/vec4 v0000024f00647900_0;
    %assign/vec4 v0000024f00647cc0_0, 0;
    %load/vec4 v0000024f00646aa0_0;
    %assign/vec4 v0000024f00647c20_0, 0;
    %load/vec4 v0000024f00646280_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000024f00647540_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000024f003f9f80;
T_21 ;
    %wait E_0000024f005ba600;
    %load/vec4 v0000024f0065c980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024f0065d600_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000024f0065d600_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024f0065d600_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000024f005c78d0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f0065d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f0065cac0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000024f005c78d0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000024f0065d100_0;
    %inv;
    %assign/vec4 v0000024f0065d100_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000024f005c78d0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f0065cac0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f0065cac0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000024f0065bf80_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
