git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/445548022
git clone --depth 1 --no-tags https://github.com/damlasu/FB-CPU-SystemVerilog-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/445480758
git clone --depth 1 --no-tags https://github.com/jkk004/bitcoinhashproject.git f:/verilog_sva_gh_scraper/data/full_repos/442625911
git clone --depth 1 --no-tags https://github.com/taoistmiao/intel_digital_logic_labs.git f:/verilog_sva_gh_scraper/data/full_repos/443194275
git clone --depth 1 --no-tags https://github.com/tharinduSamare/RISCV_processor_design.git f:/verilog_sva_gh_scraper/data/full_repos/457205956
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/ECE4305Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/457067834
git clone --depth 1 --no-tags https://github.com/UniversityOfPlymouth-Electronics/ELEC241-C1-2022.git f:/verilog_sva_gh_scraper/data/full_repos/457032220
git clone --depth 1 --no-tags https://github.com/baimengwei/5pS-5Yiw566A5Y6G5LiK55qE56ys5LiA5Liq.git f:/verilog_sva_gh_scraper/data/full_repos/456936164
git clone --depth 1 --no-tags https://github.com/standardloop/dualcore-mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/460646227
git clone --depth 1 --no-tags https://github.com/AyaNageh1111/PipeLine-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/459657810
git clone --depth 1 --no-tags https://github.com/halferty/n64_dev_cart.git f:/verilog_sva_gh_scraper/data/full_repos/465652331
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/QuadCore-RC4-Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/462996581
git clone --depth 1 --no-tags https://github.com/Dy-Zhang39/ECE342-Computer-Hardware-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/461888026
git clone --depth 1 --no-tags https://github.com/baohongzhang/System-verilog-syntax-study_minder.git f:/verilog_sva_gh_scraper/data/full_repos/442634044
git clone --depth 1 --no-tags https://github.com/pabloreyesrobles/ipd432-tarea3.git f:/verilog_sva_gh_scraper/data/full_repos/446274710
git clone --depth 1 --no-tags https://github.com/Tal-Ko/Digital-Systems-Simulation3.git f:/verilog_sva_gh_scraper/data/full_repos/447747768
git clone --depth 1 --no-tags https://github.com/prajwaltr/Major_Project.git f:/verilog_sva_gh_scraper/data/full_repos/442849630
git clone --depth 1 --no-tags https://github.com/belmontcomputing/rom-ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/442552893
git clone --depth 1 --no-tags https://github.com/fhideous/verification_uing_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/450102912
git clone --depth 1 --no-tags https://github.com/lishangqiu/WS2812BLightFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/447474401
git clone --depth 1 --no-tags https://github.com/bciip/entropy_src.git f:/verilog_sva_gh_scraper/data/full_repos/449240565
git clone --depth 1 --no-tags https://github.com/bciip/hello_world.git f:/verilog_sva_gh_scraper/data/full_repos/449240631
git clone --depth 1 --no-tags https://github.com/IasonC/SystemVerilogCircuitDesign.git f:/verilog_sva_gh_scraper/data/full_repos/451612211
git clone --depth 1 --no-tags https://github.com/cup0noodles/CPE233.git f:/verilog_sva_gh_scraper/data/full_repos/452114808
git clone --depth 1 --no-tags https://github.com/jvijaymahesh45/jvijaymahesh45.git f:/verilog_sva_gh_scraper/data/full_repos/456724937
git clone --depth 1 --no-tags https://github.com/ritikaratnu111/system-verilog-examples.git f:/verilog_sva_gh_scraper/data/full_repos/454228807
git clone --depth 1 --no-tags https://github.com/XoTaBuCh/ACS.git f:/verilog_sva_gh_scraper/data/full_repos/463207821
git clone --depth 1 --no-tags https://github.com/RialonV/Tools.git f:/verilog_sva_gh_scraper/data/full_repos/462812462
git clone --depth 1 --no-tags https://github.com/jayhusemi/Cores-SweRV.git f:/verilog_sva_gh_scraper/data/full_repos/465941977
git clone --depth 1 --no-tags https://github.com/wliu0219/UVM_FSM.git f:/verilog_sva_gh_scraper/data/full_repos/458225218
git clone --depth 1 --no-tags https://github.com/nickmaster2222/IPImport.git f:/verilog_sva_gh_scraper/data/full_repos/459602759
git clone --depth 1 --no-tags https://github.com/sumedhkr95/16-bit-FIR-filter-in-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/458908960
git clone --depth 1 --no-tags https://github.com/Phzera/desafio_embarcados.git f:/verilog_sva_gh_scraper/data/full_repos/458930142
git clone --depth 1 --no-tags https://github.com/nwkrix/UVM-TLM.git f:/verilog_sva_gh_scraper/data/full_repos/448170853
git clone --depth 1 --no-tags https://github.com/ZotievaDE/prg_cdc_learning.git f:/verilog_sva_gh_scraper/data/full_repos/448339403
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/447912972
git clone --depth 1 --no-tags https://github.com/bciip/sysrst_ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/449240345
git clone --depth 1 --no-tags https://github.com/timChase98/ECE6502.git f:/verilog_sva_gh_scraper/data/full_repos/450865376
git clone --depth 1 --no-tags https://github.com/alxcode-x/aFIFO_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/446174841
git clone --depth 1 --no-tags https://github.com/Andreu-Lechuga/SystemVerilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/443643466
git clone --depth 1 --no-tags https://github.com/ashaki345/16_Bit_CPU_SV.git f:/verilog_sva_gh_scraper/data/full_repos/464003277
git clone --depth 1 --no-tags https://github.com/alena532/AVS.git f:/verilog_sva_gh_scraper/data/full_repos/464134419
git clone --depth 1 --no-tags https://github.com/Patrickshiny/systemVerilogFiles.git f:/verilog_sva_gh_scraper/data/full_repos/453605868
git clone --depth 1 --no-tags https://github.com/duongnghiephuy/processor1.git f:/verilog_sva_gh_scraper/data/full_repos/455817605
git clone --depth 1 --no-tags https://github.com/noahbean33/ECE_271_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/457577697
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/ECE4305Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/461359783
git clone --depth 1 --no-tags https://github.com/sam2468sam/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/459012418
git clone --depth 1 --no-tags https://github.com/CarlosChen1126/NTUEE_DCLAB.git f:/verilog_sva_gh_scraper/data/full_repos/462162741
git clone --depth 1 --no-tags https://github.com/mahdi-moradmand/Logic.git f:/verilog_sva_gh_scraper/data/full_repos/462858071
git clone --depth 1 --no-tags https://github.com/skudlur/sysverilog.git f:/verilog_sva_gh_scraper/data/full_repos/462778079
git clone --depth 1 --no-tags https://github.com/phamquanganhBKSET/edabk_uart_transceiver.git f:/verilog_sva_gh_scraper/data/full_repos/462817751
git clone --depth 1 --no-tags https://github.com/kenezoer/soc_programming.git f:/verilog_sva_gh_scraper/data/full_repos/455077588
git clone --depth 1 --no-tags https://github.com/alihusain01/lab5-week2-ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/463377973
git clone --depth 1 --no-tags https://github.com/swisstackle/alucontrol.git f:/verilog_sva_gh_scraper/data/full_repos/444358234
git clone --depth 1 --no-tags https://github.com/gsingla21/systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/451010084
git clone --depth 1 --no-tags https://github.com/bciip/prim_generic.git f:/verilog_sva_gh_scraper/data/full_repos/450078538
git clone --depth 1 --no-tags https://github.com/itayt23/Sifratiyot_3.git f:/verilog_sva_gh_scraper/data/full_repos/449853703
git clone --depth 1 --no-tags https://github.com/Amagicman/uvm_verify_exercise.git f:/verilog_sva_gh_scraper/data/full_repos/448953475
git clone --depth 1 --no-tags https://github.com/bciip/pwrmgr.git f:/verilog_sva_gh_scraper/data/full_repos/449240767
git clone --depth 1 --no-tags https://github.com/bciip/tlul.git f:/verilog_sva_gh_scraper/data/full_repos/449240904
git clone --depth 1 --no-tags https://github.com/bciip/rv_core_ibex.git f:/verilog_sva_gh_scraper/data/full_repos/449243271
git clone --depth 1 --no-tags https://github.com/lconti9/Snake.git f:/verilog_sva_gh_scraper/data/full_repos/454266294
git clone --depth 1 --no-tags https://github.com/allab17/ece212_labell_borek.git f:/verilog_sva_gh_scraper/data/full_repos/458991394
git clone --depth 1 --no-tags https://github.com/Willian-Nunes/Async-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/454095314
git clone --depth 1 --no-tags https://github.com/feiyuy/Chip_Verify.git f:/verilog_sva_gh_scraper/data/full_repos/457222345
git clone --depth 1 --no-tags https://github.com/ThunderChief33/remote_control_car_project.git f:/verilog_sva_gh_scraper/data/full_repos/459376356
git clone --depth 1 --no-tags https://github.com/Ninjacreepiamus/Interview-Questions.git f:/verilog_sva_gh_scraper/data/full_repos/459414782
git clone --depth 1 --no-tags https://github.com/TimothyJC7/FPGA-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/462145012
git clone --depth 1 --no-tags https://github.com/map32/ece251-final.git f:/verilog_sva_gh_scraper/data/full_repos/465864276
git clone --depth 1 --no-tags https://github.com/belmontcomputing/uart.git f:/verilog_sva_gh_scraper/data/full_repos/442675626
git clone --depth 1 --no-tags https://github.com/aryatyagi14/FPGA-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/461038235
git clone --depth 1 --no-tags https://github.com/kosmalex/OLED_controller.git f:/verilog_sva_gh_scraper/data/full_repos/460428192
git clone --depth 1 --no-tags https://github.com/c3bo/uvm_quick_tips.git f:/verilog_sva_gh_scraper/data/full_repos/446653560
git clone --depth 1 --no-tags https://github.com/mmalinowsky/risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/444563780
git clone --depth 1 --no-tags https://github.com/bloodyrun/arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/457642292
git clone --depth 1 --no-tags https://github.com/jbates35/elex7660_lab5.git f:/verilog_sva_gh_scraper/data/full_repos/456088373
git clone --depth 1 --no-tags https://github.com/westonMS/array_test.git f:/verilog_sva_gh_scraper/data/full_repos/457176109
git clone --depth 1 --no-tags https://github.com/tomkuzma/7660_Assign2.git f:/verilog_sva_gh_scraper/data/full_repos/458277673
git clone --depth 1 --no-tags https://github.com/ishraqtashdid/UART.git f:/verilog_sva_gh_scraper/data/full_repos/455790557
git clone --depth 1 --no-tags https://github.com/bltblt/hw4.git f:/verilog_sva_gh_scraper/data/full_repos/454824642
git clone --depth 1 --no-tags https://github.com/el17ak/fetal_ecg.git f:/verilog_sva_gh_scraper/data/full_repos/455005173
git clone --depth 1 --no-tags https://github.com/XiaoqingShi22/Some-UVM-components-testcases.git f:/verilog_sva_gh_scraper/data/full_repos/463814427
git clone --depth 1 --no-tags https://github.com/mfkiwl/SweRV_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/450211120
git clone --depth 1 --no-tags https://github.com/danielmergy/AsyncFIFO.git f:/verilog_sva_gh_scraper/data/full_repos/448383463
git clone --depth 1 --no-tags https://github.com/TurinSadia/EEE-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/451149116
git clone --depth 1 --no-tags https://github.com/jerryWaldorfIII/Traffic-Light-Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/442025235
git clone --depth 1 --no-tags https://github.com/Areebkhan02/Designing-Adder-Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/445481631
git clone --depth 1 --no-tags https://github.com/jessepalomera/uart_design.git f:/verilog_sva_gh_scraper/data/full_repos/448784835
git clone --depth 1 --no-tags https://github.com/crlarsen/cvtdw.git f:/verilog_sva_gh_scraper/data/full_repos/452773648
git clone --depth 1 --no-tags https://github.com/xuan-415/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/451425232
git clone --depth 1 --no-tags https://github.com/KameronJonasson1/modified-Harvard-architecture-verilog-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/443175777
git clone --depth 1 --no-tags https://github.com/briandallaire/portfolio.git f:/verilog_sva_gh_scraper/data/full_repos/443031062
git clone --depth 1 --no-tags https://github.com/JessmanJhutty/RC4.git f:/verilog_sva_gh_scraper/data/full_repos/444221027
git clone --depth 1 --no-tags https://github.com/tfiwm/uvm_snippets.git f:/verilog_sva_gh_scraper/data/full_repos/443902952
git clone --depth 1 --no-tags https://github.com/soukalin96/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/447615420
git clone --depth 1 --no-tags https://github.com/VSHEV92/Linear_Downsampler.git f:/verilog_sva_gh_scraper/data/full_repos/457398192
git clone --depth 1 --no-tags https://github.com/jared12222/eecs570_final.git f:/verilog_sva_gh_scraper/data/full_repos/463191389
git clone --depth 1 --no-tags https://github.com/DilayYigit/Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/456271082
git clone --depth 1 --no-tags https://github.com/cwarv/basic_designs.git f:/verilog_sva_gh_scraper/data/full_repos/455834963
git clone --depth 1 --no-tags https://github.com/absolutezeroooo/TEST.git f:/verilog_sva_gh_scraper/data/full_repos/453926410
