config top;
design mtca_interface_board_reocc.top:sim_sch_1;
liblist \default , mtca_interface_board_reocc, mtca_interface_board, ocad_parts_lib, discrete, ind, golden_symbols, atcs, testpoint, diode, tp_demonstrator, graphics, standard, bris_cds_standard, cninterface, bris_cds_logic, cnpower;
viewlist vhdl_model, hw_model, swift_model, vhdl_structural, vhdl_rtl, vhdl_behavioral, vhdl_system, mc_arch, pic_1, picopt_1, sim_sch_1, sch_1;
stoplist none;
endconfig
