Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/bluelabuser/Desktop/Temp/VGA/Mandelbrot_top_isim_beh.exe -prj /home/bluelabuser/Desktop/Temp/VGA/Mandelbrot_top_beh.prj work.Mandelbrot_top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/bluelabuser/Desktop/Temp/VGA/ipcore_dir/dp_bram.v" into library work
Analyzing Verilog file "/home/bluelabuser/Desktop/Temp/VGA/vga_sync.v" into library work
Analyzing Verilog file "/home/bluelabuser/Desktop/Temp/VGA/pixel_gen.v" into library work
Analyzing Verilog file "/home/bluelabuser/Desktop/Temp/VGA/Mandelbrot_top.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96972 KB
Fuse CPU Usage: 870 ms
Compiling module vga_sync
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module dp_bram
Compiling module pixel_gen
Compiling module Mandelbrot_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable /home/bluelabuser/Desktop/Temp/VGA/Mandelbrot_top_isim_beh.exe
Fuse Memory Usage: 660460 KB
Fuse CPU Usage: 920 ms
GCC CPU Usage: 1050 ms
