{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658696967701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658696967701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 24 23:09:27 2022 " "Processing started: Sun Jul 24 23:09:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658696967701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658696967701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658696967701 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test.qip " "Tcl Script File test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE test.qip " "set_global_assignment -name QIP_FILE test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1658696967913 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1658696967913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658696968263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_synt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_synt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_synt-LogicFunction " "Found design unit 1: VGA_synt-LogicFunction" {  } { { "VGA_synt.vhd" "" { Text "D:/Projects/VGAController/VHDL/VGA_synt.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658696974958 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_synt " "Found entity 1: VGA_synt" {  } { { "VGA_synt.vhd" "" { Text "D:/Projects/VGAController/VHDL/VGA_synt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658696974958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658696974958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file graphicram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GraphicRAM-LogicFunction " "Found design unit 1: GraphicRAM-LogicFunction" {  } { { "GraphicRAM.vhd" "" { Text "D:/Projects/VGAController/VHDL/GraphicRAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658696974960 ""} { "Info" "ISGN_ENTITY_NAME" "1 GraphicRAM " "Found entity 1: GraphicRAM" {  } { { "GraphicRAM.vhd" "" { Text "D:/Projects/VGAController/VHDL/GraphicRAM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658696974960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658696974960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prescaler-LogicFunction " "Found design unit 1: Prescaler-LogicFunction" {  } { { "Prescaler.vhd" "" { Text "D:/Projects/VGAController/VHDL/Prescaler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658696974962 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prescaler " "Found entity 1: Prescaler" {  } { { "Prescaler.vhd" "" { Text "D:/Projects/VGAController/VHDL/Prescaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658696974962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658696974962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Entity-LogicFunction " "Found design unit 1: Top_Entity-LogicFunction" {  } { { "Top_Entity.vhd" "" { Text "D:/Projects/VGAController/VHDL/Top_Entity.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658696974964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Entity " "Found entity 1: Top_Entity" {  } { { "Top_Entity.vhd" "" { Text "D:/Projects/VGAController/VHDL/Top_Entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658696974964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658696974964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Entity " "Elaborating entity \"Top_Entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658696974994 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Top_Entity.vhd(17) " "VHDL Signal Declaration warning at Top_Entity.vhd(17): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_Entity.vhd" "" { Text "D:/Projects/VGAController/VHDL/Top_Entity.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658696974995 "|Top_Entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 Top_Entity.vhd(18) " "VHDL Signal Declaration warning at Top_Entity.vhd(18): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_Entity.vhd" "" { Text "D:/Projects/VGAController/VHDL/Top_Entity.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658696974995 "|Top_Entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 Top_Entity.vhd(19) " "VHDL Signal Declaration warning at Top_Entity.vhd(19): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_Entity.vhd" "" { Text "D:/Projects/VGAController/VHDL/Top_Entity.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658696974995 "|Top_Entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 Top_Entity.vhd(20) " "VHDL Signal Declaration warning at Top_Entity.vhd(20): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_Entity.vhd" "" { Text "D:/Projects/VGAController/VHDL/Top_Entity.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for s