{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 12:52:12 2023 " "Info: Processing started: Tue Sep 05 12:52:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "divide_by_10 clk50M_1hz.v(20) " "Warning (10238): Verilog Module Declaration warning at clk50M_1hz.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"divide_by_10\"" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk50m_1hz.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file src/clk50m_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Info: Found entity 1: clk_1hz" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 divide_by_10 " "Info: Found entity 2: divide_by_10" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 divide_by_50 " "Info: Found entity 3: divide_by_50" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controlmodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/controlmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlModule " "Info: Found entity 1: ControlModule" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/displaymodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/displaymodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayModule " "Info: Found entity 1: DisplayModule" {  } { { "src/DisplayModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/DisplayModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hexbcdconvertmodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/hexbcdconvertmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexBCDconvertModule " "Info: Found entity 1: hexBCDconvertModule" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vendingmachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/vendingmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Info: Found entity 1: VendingMachine" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VendingMachine " "Info: Elaborating entity \"VendingMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1hz clk_1hz:clk_1hz_generator " "Info: Elaborating entity \"clk_1hz\" for hierarchy \"clk_1hz:clk_1hz_generator\"" {  } { { "src/VendingMachine.v" "clk_1hz_generator" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_50 clk_1hz:clk_1hz_generator\|divide_by_50:d6 " "Info: Elaborating entity \"divide_by_50\" for hierarchy \"clk_1hz:clk_1hz_generator\|divide_by_50:d6\"" {  } { { "src/clk50M_1hz.v" "d6" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_10 clk_1hz:clk_1hz_generator\|divide_by_10:d5 " "Info: Elaborating entity \"divide_by_10\" for hierarchy \"clk_1hz:clk_1hz_generator\|divide_by_10:d5\"" {  } { { "src/clk50M_1hz.v" "d5" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlModule ControlModule:controlModule " "Info: Elaborating entity \"ControlModule\" for hierarchy \"ControlModule:controlModule\"" {  } { { "src/VendingMachine.v" "controlModule" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ControlModule.v(45) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(45): truncated value with size 7 to match size of target (4)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ControlModule.v(99) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(99): truncated value with size 32 to match size of target (7)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ControlModule.v(105) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(105): truncated value with size 32 to match size of target (7)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ControlModule.v(111) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(111): truncated value with size 32 to match size of target (7)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ControlModule.v(117) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(117): truncated value with size 32 to match size of target (7)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ControlModule.v(165) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(165): truncated value with size 32 to match size of target (2)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexBCDconvertModule hexBCDconvertModule:convert1 " "Info: Elaborating entity \"hexBCDconvertModule\" for hierarchy \"hexBCDconvertModule:convert1\"" {  } { { "src/VendingMachine.v" "convert1" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hexBCDconvertModule.v(21) " "Warning (10230): Verilog HDL assignment warning at hexBCDconvertModule.v(21): truncated value with size 32 to match size of target (4)" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hexBCDconvertModule.v(22) " "Warning (10230): Verilog HDL assignment warning at hexBCDconvertModule.v(22): truncated value with size 32 to match size of target (4)" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayModule DisplayModule:displayPrice1 " "Info: Elaborating entity \"DisplayModule\" for hierarchy \"DisplayModule:displayPrice1\"" {  } { { "src/VendingMachine.v" "displayPrice1" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Info: Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hexBCDconvertModule:convert1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hexBCDconvertModule:convert1\|Mod0\"" {  } { { "src/hexBCDconvertModule.v" "Mod0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hexBCDconvertModule:convert3\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hexBCDconvertModule:convert3\|Mod0\"" {  } { { "src/hexBCDconvertModule.v" "Mod0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hexBCDconvertModule:convert3\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hexBCDconvertModule:convert3\|Div0\"" {  } { { "src/hexBCDconvertModule.v" "Div0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 21 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hexBCDconvertModule:convert2\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hexBCDconvertModule:convert2\|Mod0\"" {  } { { "src/hexBCDconvertModule.v" "Mod0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hexBCDconvertModule:convert2\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hexBCDconvertModule:convert2\|Div0\"" {  } { { "src/hexBCDconvertModule.v" "Div0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 21 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hexBCDconvertModule:convert4\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hexBCDconvertModule:convert4\|Mod0\"" {  } { { "src/hexBCDconvertModule.v" "Mod0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hexBCDconvertModule:convert4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hexBCDconvertModule:convert4\|Div0\"" {  } { { "src/hexBCDconvertModule.v" "Div0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 21 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hexBCDconvertModule:convert1\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"hexBCDconvertModule:convert1\|lpm_divide:Mod0\"" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hexBCDconvertModule:convert1\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"hexBCDconvertModule:convert1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 22 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Info: Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Info: Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hexBCDconvertModule:convert3\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"hexBCDconvertModule:convert3\|lpm_divide:Mod0\"" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hexBCDconvertModule:convert3\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"hexBCDconvertModule:convert3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 22 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hexBCDconvertModule:convert3\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"hexBCDconvertModule:convert3\|lpm_divide:Div0\"" {  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hexBCDconvertModule:convert3\|lpm_divide:Div0 " "Info: Instantiated megafunction \"hexBCDconvertModule:convert3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src/hexBCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/hexBCDconvertModule.v" 21 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Info: Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[7\] VCC " "Warning (13410): Pin \"price_7seg\[7\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[9\] GND " "Warning (13410): Pin \"price_7seg\[9\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[10\] GND " "Warning (13410): Pin \"price_7seg\[10\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[15\] VCC " "Warning (13410): Pin \"price_7seg\[15\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "change_7seg\[7\] VCC " "Warning (13410): Pin \"change_7seg\[7\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "change_7seg\[15\] VCC " "Warning (13410): Pin \"change_7seg\[15\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "coinBalance_7seg\[7\] VCC " "Warning (13410): Pin \"coinBalance_7seg\[7\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "coinBalance_7seg\[15\] VCC " "Warning (13410): Pin \"coinBalance_7seg\[15\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "total_7seg\[7\] VCC " "Warning (13410): Pin \"total_7seg\[7\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "total_7seg\[15\] VCC " "Warning (13410): Pin \"total_7seg\[15\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlModule:controlModule\|ITEM~6 " "Info: Register \"ControlModule:controlModule\|ITEM~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlModule:controlModule\|ITEM~7 " "Info: Register \"ControlModule:controlModule\|ITEM~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Info: Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Info: Implemented 69 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "476 " "Info: Implemented 476 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 12:52:14 2023 " "Info: Processing ended: Tue Sep 05 12:52:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 12:52:14 2023 " "Info: Processing started: Tue Sep 05 12:52:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "VendingMachine EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"VendingMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 1199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 1200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 1201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node clk (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 1122 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 257 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 257 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 1133 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 1140 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 267 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 267 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 1144 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 1148 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 277 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 277 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 1152 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q  " "Info: Automatically promoted node clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q~0 " "Info: Destination node clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q~0" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 1156 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.266 ns register register " "Info: Estimated most critical path is register to register delay of 4.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlModule:controlModule\|coinBalance\[0\] 1 REG LAB_X58_Y34 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X58_Y34; Fanout = 17; REG Node = 'ControlModule:controlModule\|coinBalance\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlModule:controlModule|coinBalance[0] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns ControlModule:controlModule\|Add2~1 2 COMB LAB_X58_Y34 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X58_Y34; Fanout = 2; COMB Node = 'ControlModule:controlModule\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { ControlModule:controlModule|coinBalance[0] ControlModule:controlModule|Add2~1 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.279 ns ControlModule:controlModule\|Add2~2 3 COMB LAB_X58_Y34 1 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.279 ns; Loc. = LAB_X58_Y34; Fanout = 1; COMB Node = 'ControlModule:controlModule\|Add2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ControlModule:controlModule|Add2~1 ControlModule:controlModule|Add2~2 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.419 ns) 2.301 ns ControlModule:controlModule\|coinBalance~2 4 COMB LAB_X56_Y34 1 " "Info: 4: + IC(0.603 ns) + CELL(0.419 ns) = 2.301 ns; Loc. = LAB_X56_Y34; Fanout = 1; COMB Node = 'ControlModule:controlModule\|coinBalance~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { ControlModule:controlModule|Add2~2 ControlModule:controlModule|coinBalance~2 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.862 ns ControlModule:controlModule\|coinBalance~3 5 COMB LAB_X56_Y34 1 " "Info: 5: + IC(0.290 ns) + CELL(0.271 ns) = 2.862 ns; Loc. = LAB_X56_Y34; Fanout = 1; COMB Node = 'ControlModule:controlModule\|coinBalance~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { ControlModule:controlModule|coinBalance~2 ControlModule:controlModule|coinBalance~3 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 3.427 ns ControlModule:controlModule\|Selector9~0 6 COMB LAB_X56_Y34 1 " "Info: 6: + IC(0.290 ns) + CELL(0.275 ns) = 3.427 ns; Loc. = LAB_X56_Y34; Fanout = 1; COMB Node = 'ControlModule:controlModule\|Selector9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ControlModule:controlModule|coinBalance~3 ControlModule:controlModule|Selector9~0 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.438 ns) 4.182 ns ControlModule:controlModule\|Selector9~1 7 COMB LAB_X57_Y34 1 " "Info: 7: + IC(0.317 ns) + CELL(0.438 ns) = 4.182 ns; Loc. = LAB_X57_Y34; Fanout = 1; COMB Node = 'ControlModule:controlModule\|Selector9~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { ControlModule:controlModule|Selector9~0 ControlModule:controlModule|Selector9~1 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.266 ns ControlModule:controlModule\|coinBalance\[1\] 8 REG LAB_X57_Y34 19 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 4.266 ns; Loc. = LAB_X57_Y34; Fanout = 19; REG Node = 'ControlModule:controlModule\|coinBalance\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ControlModule:controlModule|Selector9~1 ControlModule:controlModule|coinBalance[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.311 ns ( 54.17 % ) " "Info: Total cell delay = 2.311 ns ( 54.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.955 ns ( 45.83 % ) " "Info: Total interconnect delay = 1.955 ns ( 45.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.266 ns" { ControlModule:controlModule|coinBalance[0] ControlModule:controlModule|Add2~1 ControlModule:controlModule|Add2~2 ControlModule:controlModule|coinBalance~2 ControlModule:controlModule|coinBalance~3 ControlModule:controlModule|Selector9~0 ControlModule:controlModule|Selector9~1 ControlModule:controlModule|coinBalance[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X48_Y26 X59_Y38 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "69 " "Warning: Found 69 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[0\] 0 " "Info: Pin \"price_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[1\] 0 " "Info: Pin \"price_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[2\] 0 " "Info: Pin \"price_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[3\] 0 " "Info: Pin \"price_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[4\] 0 " "Info: Pin \"price_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[5\] 0 " "Info: Pin \"price_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[6\] 0 " "Info: Pin \"price_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[7\] 0 " "Info: Pin \"price_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[8\] 0 " "Info: Pin \"price_7seg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[9\] 0 " "Info: Pin \"price_7seg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[10\] 0 " "Info: Pin \"price_7seg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[11\] 0 " "Info: Pin \"price_7seg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[12\] 0 " "Info: Pin \"price_7seg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[13\] 0 " "Info: Pin \"price_7seg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[14\] 0 " "Info: Pin \"price_7seg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "price_7seg\[15\] 0 " "Info: Pin \"price_7seg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[0\] 0 " "Info: Pin \"change_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[1\] 0 " "Info: Pin \"change_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[2\] 0 " "Info: Pin \"change_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[3\] 0 " "Info: Pin \"change_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[4\] 0 " "Info: Pin \"change_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[5\] 0 " "Info: Pin \"change_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[6\] 0 " "Info: Pin \"change_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[7\] 0 " "Info: Pin \"change_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[8\] 0 " "Info: Pin \"change_7seg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[9\] 0 " "Info: Pin \"change_7seg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[10\] 0 " "Info: Pin \"change_7seg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[11\] 0 " "Info: Pin \"change_7seg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[12\] 0 " "Info: Pin \"change_7seg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[13\] 0 " "Info: Pin \"change_7seg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[14\] 0 " "Info: Pin \"change_7seg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "change_7seg\[15\] 0 " "Info: Pin \"change_7seg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[0\] 0 " "Info: Pin \"coinBalance_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[1\] 0 " "Info: Pin \"coinBalance_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[2\] 0 " "Info: Pin \"coinBalance_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[3\] 0 " "Info: Pin \"coinBalance_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[4\] 0 " "Info: Pin \"coinBalance_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[5\] 0 " "Info: Pin \"coinBalance_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[6\] 0 " "Info: Pin \"coinBalance_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[7\] 0 " "Info: Pin \"coinBalance_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[8\] 0 " "Info: Pin \"coinBalance_7seg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[9\] 0 " "Info: Pin \"coinBalance_7seg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[10\] 0 " "Info: Pin \"coinBalance_7seg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[11\] 0 " "Info: Pin \"coinBalance_7seg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[12\] 0 " "Info: Pin \"coinBalance_7seg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[13\] 0 " "Info: Pin \"coinBalance_7seg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[14\] 0 " "Info: Pin \"coinBalance_7seg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coinBalance_7seg\[15\] 0 " "Info: Pin \"coinBalance_7seg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[0\] 0 " "Info: Pin \"total_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[1\] 0 " "Info: Pin \"total_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[2\] 0 " "Info: Pin \"total_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[3\] 0 " "Info: Pin \"total_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[4\] 0 " "Info: Pin \"total_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[5\] 0 " "Info: Pin \"total_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[6\] 0 " "Info: Pin \"total_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[7\] 0 " "Info: Pin \"total_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[8\] 0 " "Info: Pin \"total_7seg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[9\] 0 " "Info: Pin \"total_7seg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[10\] 0 " "Info: Pin \"total_7seg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[11\] 0 " "Info: Pin \"total_7seg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[12\] 0 " "Info: Pin \"total_7seg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[13\] 0 " "Info: Pin \"total_7seg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[14\] 0 " "Info: Pin \"total_7seg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_7seg\[15\] 0 " "Info: Pin \"total_7seg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "selectItem\[0\] 0 " "Info: Pin \"selectItem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "selectItem\[1\] 0 " "Info: Pin \"selectItem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "selectItem\[2\] 0 " "Info: Pin \"selectItem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "selectItem\[3\] 0 " "Info: Pin \"selectItem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alarm 0 " "Info: Pin \"alarm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Info: Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 12:52:22 2023 " "Info: Processing ended: Tue Sep 05 12:52:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 12:52:23 2023 " "Info: Processing started: Tue Sep 05 12:52:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Info: Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 12:52:25 2023 " "Info: Processing ended: Tue Sep 05 12:52:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 12:52:26 2023 " "Info: Processing started: Tue Sep 05 12:52:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ControlModule:controlModule\|coinBalance\[0\] register ControlModule:controlModule\|coinBalance\[2\] 253.29 MHz 3.948 ns Internal " "Info: Clock \"clk\" has Internal fmax of 253.29 MHz between source register \"ControlModule:controlModule\|coinBalance\[0\]\" and destination register \"ControlModule:controlModule\|coinBalance\[2\]\" (period= 3.948 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.733 ns + Longest register register " "Info: + Longest register to register delay is 3.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlModule:controlModule\|coinBalance\[0\] 1 REG LCFF_X58_Y34_N25 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y34_N25; Fanout = 17; REG Node = 'ControlModule:controlModule\|coinBalance\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlModule:controlModule|coinBalance[0] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.414 ns) 1.186 ns ControlModule:controlModule\|Add0~1 2 COMB LCCOMB_X59_Y34_N12 2 " "Info: 2: + IC(0.772 ns) + CELL(0.414 ns) = 1.186 ns; Loc. = LCCOMB_X59_Y34_N12; Fanout = 2; COMB Node = 'ControlModule:controlModule\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { ControlModule:controlModule|coinBalance[0] ControlModule:controlModule|Add0~1 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.345 ns ControlModule:controlModule\|Add0~3 3 COMB LCCOMB_X59_Y34_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 1.345 ns; Loc. = LCCOMB_X59_Y34_N14; Fanout = 2; COMB Node = 'ControlModule:controlModule\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ControlModule:controlModule|Add0~1 ControlModule:controlModule|Add0~3 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.755 ns ControlModule:controlModule\|Add0~4 4 COMB LCCOMB_X59_Y34_N16 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.755 ns; Loc. = LCCOMB_X59_Y34_N16; Fanout = 1; COMB Node = 'ControlModule:controlModule\|Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ControlModule:controlModule|Add0~3 ControlModule:controlModule|Add0~4 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.419 ns) 2.835 ns ControlModule:controlModule\|Selector8~0 5 COMB LCCOMB_X56_Y34_N30 1 " "Info: 5: + IC(0.661 ns) + CELL(0.419 ns) = 2.835 ns; Loc. = LCCOMB_X56_Y34_N30; Fanout = 1; COMB Node = 'ControlModule:controlModule\|Selector8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { ControlModule:controlModule|Add0~4 ControlModule:controlModule|Selector8~0 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.149 ns) 3.649 ns ControlModule:controlModule\|Selector8~1 6 COMB LCCOMB_X57_Y34_N14 1 " "Info: 6: + IC(0.665 ns) + CELL(0.149 ns) = 3.649 ns; Loc. = LCCOMB_X57_Y34_N14; Fanout = 1; COMB Node = 'ControlModule:controlModule\|Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { ControlModule:controlModule|Selector8~0 ControlModule:controlModule|Selector8~1 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.733 ns ControlModule:controlModule\|coinBalance\[2\] 7 REG LCFF_X57_Y34_N15 20 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.733 ns; Loc. = LCFF_X57_Y34_N15; Fanout = 20; REG Node = 'ControlModule:controlModule\|coinBalance\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ControlModule:controlModule|Selector8~1 ControlModule:controlModule|coinBalance[2] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.635 ns ( 43.80 % ) " "Info: Total cell delay = 1.635 ns ( 43.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 56.20 % ) " "Info: Total interconnect delay = 2.098 ns ( 56.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.733 ns" { ControlModule:controlModule|coinBalance[0] ControlModule:controlModule|Add0~1 ControlModule:controlModule|Add0~3 ControlModule:controlModule|Add0~4 ControlModule:controlModule|Selector8~0 ControlModule:controlModule|Selector8~1 ControlModule:controlModule|coinBalance[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.733 ns" { ControlModule:controlModule|coinBalance[0] {} ControlModule:controlModule|Add0~1 {} ControlModule:controlModule|Add0~3 {} ControlModule:controlModule|Add0~4 {} ControlModule:controlModule|Selector8~0 {} ControlModule:controlModule|Selector8~1 {} ControlModule:controlModule|coinBalance[2] {} } { 0.000ns 0.772ns 0.000ns 0.000ns 0.661ns 0.665ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.410ns 0.419ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.970 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 15.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.787 ns) 3.659 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X71_Y22_N27 3 " "Info: 2: + IC(1.913 ns) + CELL(0.787 ns) = 3.659 ns; Loc. = LCFF_X71_Y22_N27; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.787 ns) 5.229 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X72_Y25_N21 3 " "Info: 3: + IC(0.783 ns) + CELL(0.787 ns) = 5.229 ns; Loc. = LCFF_X72_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 6.487 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X71_Y25_N23 3 " "Info: 4: + IC(0.471 ns) + CELL(0.787 ns) = 6.487 ns; Loc. = LCFF_X71_Y25_N23; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.787 ns) 7.755 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X70_Y25_N5 3 " "Info: 5: + IC(0.481 ns) + CELL(0.787 ns) = 7.755 ns; Loc. = LCFF_X70_Y25_N5; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.321 ns) + CELL(0.787 ns) 10.863 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(2.321 ns) + CELL(0.787 ns) = 10.863 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.787 ns) 12.090 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N7 3 " "Info: 7: + IC(0.440 ns) + CELL(0.787 ns) = 12.090 ns; Loc. = LCFF_X49_Y1_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.787 ns) 13.369 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X48_Y1_N17 2 " "Info: 8: + IC(0.492 ns) + CELL(0.787 ns) = 13.369 ns; Loc. = LCFF_X48_Y1_N17; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.000 ns) 14.247 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G15 39 " "Info: 9: + IC(0.878 ns) + CELL(0.000 ns) = 14.247 ns; Loc. = CLKCTRL_G15; Fanout = 39; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.537 ns) 15.970 ns ControlModule:controlModule\|coinBalance\[2\] 10 REG LCFF_X57_Y34_N15 20 " "Info: 10: + IC(1.186 ns) + CELL(0.537 ns) = 15.970 ns; Loc. = LCFF_X57_Y34_N15; Fanout = 20; REG Node = 'ControlModule:controlModule\|coinBalance\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance[2] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 43.86 % ) " "Info: Total cell delay = 7.005 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.965 ns ( 56.14 % ) " "Info: Total interconnect delay = 8.965 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.970 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.970 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|coinBalance[2] {} } { 0.000ns 0.000ns 1.913ns 0.783ns 0.471ns 0.481ns 2.321ns 0.440ns 0.492ns 0.878ns 1.186ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.971 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 15.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.787 ns) 3.659 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X71_Y22_N27 3 " "Info: 2: + IC(1.913 ns) + CELL(0.787 ns) = 3.659 ns; Loc. = LCFF_X71_Y22_N27; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.787 ns) 5.229 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X72_Y25_N21 3 " "Info: 3: + IC(0.783 ns) + CELL(0.787 ns) = 5.229 ns; Loc. = LCFF_X72_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 6.487 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X71_Y25_N23 3 " "Info: 4: + IC(0.471 ns) + CELL(0.787 ns) = 6.487 ns; Loc. = LCFF_X71_Y25_N23; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.787 ns) 7.755 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X70_Y25_N5 3 " "Info: 5: + IC(0.481 ns) + CELL(0.787 ns) = 7.755 ns; Loc. = LCFF_X70_Y25_N5; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.321 ns) + CELL(0.787 ns) 10.863 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(2.321 ns) + CELL(0.787 ns) = 10.863 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.787 ns) 12.090 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N7 3 " "Info: 7: + IC(0.440 ns) + CELL(0.787 ns) = 12.090 ns; Loc. = LCFF_X49_Y1_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.787 ns) 13.369 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X48_Y1_N17 2 " "Info: 8: + IC(0.492 ns) + CELL(0.787 ns) = 13.369 ns; Loc. = LCFF_X48_Y1_N17; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.000 ns) 14.247 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G15 39 " "Info: 9: + IC(0.878 ns) + CELL(0.000 ns) = 14.247 ns; Loc. = CLKCTRL_G15; Fanout = 39; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.537 ns) 15.971 ns ControlModule:controlModule\|coinBalance\[0\] 10 REG LCFF_X58_Y34_N25 17 " "Info: 10: + IC(1.187 ns) + CELL(0.537 ns) = 15.971 ns; Loc. = LCFF_X58_Y34_N25; Fanout = 17; REG Node = 'ControlModule:controlModule\|coinBalance\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance[0] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 43.86 % ) " "Info: Total cell delay = 7.005 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.966 ns ( 56.14 % ) " "Info: Total interconnect delay = 8.966 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.971 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.971 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|coinBalance[0] {} } { 0.000ns 0.000ns 1.913ns 0.783ns 0.471ns 0.481ns 2.321ns 0.440ns 0.492ns 0.878ns 1.187ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.970 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.970 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|coinBalance[2] {} } { 0.000ns 0.000ns 1.913ns 0.783ns 0.471ns 0.481ns 2.321ns 0.440ns 0.492ns 0.878ns 1.186ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.971 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.971 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|coinBalance[0] {} } { 0.000ns 0.000ns 1.913ns 0.783ns 0.471ns 0.481ns 2.321ns 0.440ns 0.492ns 0.878ns 1.187ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.733 ns" { ControlModule:controlModule|coinBalance[0] ControlModule:controlModule|Add0~1 ControlModule:controlModule|Add0~3 ControlModule:controlModule|Add0~4 ControlModule:controlModule|Selector8~0 ControlModule:controlModule|Selector8~1 ControlModule:controlModule|coinBalance[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.733 ns" { ControlModule:controlModule|coinBalance[0] {} ControlModule:controlModule|Add0~1 {} ControlModule:controlModule|Add0~3 {} ControlModule:controlModule|Add0~4 {} ControlModule:controlModule|Selector8~0 {} ControlModule:controlModule|Selector8~1 {} ControlModule:controlModule|coinBalance[2] {} } { 0.000ns 0.772ns 0.000ns 0.000ns 0.661ns 0.665ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.410ns 0.419ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.970 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.970 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|coinBalance[2] {} } { 0.000ns 0.000ns 1.913ns 0.783ns 0.471ns 0.481ns 2.321ns 0.440ns 0.492ns 0.878ns 1.186ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.971 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.971 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|coinBalance[0] {} } { 0.000ns 0.000ns 1.913ns 0.783ns 0.471ns 0.481ns 2.321ns 0.440ns 0.492ns 0.878ns 1.187ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ControlModule:controlModule\|coinBalance\[2\] coin2 clk -5.118 ns register " "Info: tsu for register \"ControlModule:controlModule\|coinBalance\[2\]\" (data pin = \"coin2\", clock pin = \"clk\") is -5.118 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.888 ns + Longest pin register " "Info: + Longest pin to register delay is 10.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns coin2 1 PIN PIN_AB25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 3; PIN Node = 'coin2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin2 } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.791 ns) + CELL(0.420 ns) 8.043 ns ControlModule:controlModule\|coinBalance~1 2 COMB LCCOMB_X59_Y34_N28 9 " "Info: 2: + IC(6.791 ns) + CELL(0.420 ns) = 8.043 ns; Loc. = LCCOMB_X59_Y34_N28; Fanout = 9; COMB Node = 'ControlModule:controlModule\|coinBalance~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.211 ns" { coin2 ControlModule:controlModule|coinBalance~1 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.420 ns) 9.203 ns ControlModule:controlModule\|coinBalance~12 3 COMB LCCOMB_X56_Y34_N10 1 " "Info: 3: + IC(0.740 ns) + CELL(0.420 ns) = 9.203 ns; Loc. = LCCOMB_X56_Y34_N10; Fanout = 1; COMB Node = 'ControlModule:controlModule\|coinBalance~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { ControlModule:controlModule|coinBalance~1 ControlModule:controlModule|coinBalance~12 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 9.597 ns ControlModule:controlModule\|coinBalance~13 4 COMB LCCOMB_X56_Y34_N28 1 " "Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 9.597 ns; Loc. = LCCOMB_X56_Y34_N28; Fanout = 1; COMB Node = 'ControlModule:controlModule\|coinBalance~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { ControlModule:controlModule|coinBalance~12 ControlModule:controlModule|coinBalance~13 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 9.990 ns ControlModule:controlModule\|Selector8~0 5 COMB LCCOMB_X56_Y34_N30 1 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 9.990 ns; Loc. = LCCOMB_X56_Y34_N30; Fanout = 1; COMB Node = 'ControlModule:controlModule\|Selector8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { ControlModule:controlModule|coinBalance~13 ControlModule:controlModule|Selector8~0 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.149 ns) 10.804 ns ControlModule:controlModule\|Selector8~1 6 COMB LCCOMB_X57_Y34_N14 1 " "Info: 6: + IC(0.665 ns) + CELL(0.149 ns) = 10.804 ns; Loc. = LCCOMB_X57_Y34_N14; Fanout = 1; COMB Node = 'ControlModule:controlModule\|Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { ControlModule:controlModule|Selector8~0 ControlModule:controlModule|Selector8~1 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.888 ns ControlModule:controlModule\|coinBalance\[2\] 7 REG LCFF_X57_Y34_N15 20 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 10.888 ns; Loc. = LCFF_X57_Y34_N15; Fanout = 20; REG Node = 'ControlModule:controlModule\|coinBalance\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ControlModule:controlModule|Selector8~1 ControlModule:controlModule|coinBalance[2] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.205 ns ( 20.25 % ) " "Info: Total cell delay = 2.205 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.683 ns ( 79.75 % ) " "Info: Total interconnect delay = 8.683 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.888 ns" { coin2 ControlModule:controlModule|coinBalance~1 ControlModule:controlModule|coinBalance~12 ControlModule:controlModule|coinBalance~13 ControlModule:controlModule|Selector8~0 ControlModule:controlModule|Selector8~1 ControlModule:controlModule|coinBalance[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.888 ns" { coin2 {} coin2~combout {} ControlModule:controlModule|coinBalance~1 {} ControlModule:controlModule|coinBalance~12 {} ControlModule:controlModule|coinBalance~13 {} ControlModule:controlModule|Selector8~0 {} ControlModule:controlModule|Selector8~1 {} ControlModule:controlModule|coinBalance[2] {} } { 0.000ns 0.000ns 6.791ns 0.740ns 0.244ns 0.243ns 0.665ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.420ns 0.150ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.970 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 15.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.787 ns) 3.659 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X71_Y22_N27 3 " "Info: 2: + IC(1.913 ns) + CELL(0.787 ns) = 3.659 ns; Loc. = LCFF_X71_Y22_N27; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.787 ns) 5.229 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X72_Y25_N21 3 " "Info: 3: + IC(0.783 ns) + CELL(0.787 ns) = 5.229 ns; Loc. = LCFF_X72_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 6.487 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X71_Y25_N23 3 " "Info: 4: + IC(0.471 ns) + CELL(0.787 ns) = 6.487 ns; Loc. = LCFF_X71_Y25_N23; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.787 ns) 7.755 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X70_Y25_N5 3 " "Info: 5: + IC(0.481 ns) + CELL(0.787 ns) = 7.755 ns; Loc. = LCFF_X70_Y25_N5; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.321 ns) + CELL(0.787 ns) 10.863 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(2.321 ns) + CELL(0.787 ns) = 10.863 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.787 ns) 12.090 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N7 3 " "Info: 7: + IC(0.440 ns) + CELL(0.787 ns) = 12.090 ns; Loc. = LCFF_X49_Y1_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.787 ns) 13.369 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X48_Y1_N17 2 " "Info: 8: + IC(0.492 ns) + CELL(0.787 ns) = 13.369 ns; Loc. = LCFF_X48_Y1_N17; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.000 ns) 14.247 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G15 39 " "Info: 9: + IC(0.878 ns) + CELL(0.000 ns) = 14.247 ns; Loc. = CLKCTRL_G15; Fanout = 39; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.537 ns) 15.970 ns ControlModule:controlModule\|coinBalance\[2\] 10 REG LCFF_X57_Y34_N15 20 " "Info: 10: + IC(1.186 ns) + CELL(0.537 ns) = 15.970 ns; Loc. = LCFF_X57_Y34_N15; Fanout = 20; REG Node = 'ControlModule:controlModule\|coinBalance\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance[2] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 43.86 % ) " "Info: Total cell delay = 7.005 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.965 ns ( 56.14 % ) " "Info: Total interconnect delay = 8.965 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.970 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.970 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|coinBalance[2] {} } { 0.000ns 0.000ns 1.913ns 0.783ns 0.471ns 0.481ns 2.321ns 0.440ns 0.492ns 0.878ns 1.186ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.888 ns" { coin2 ControlModule:controlModule|coinBalance~1 ControlModule:controlModule|coinBalance~12 ControlModule:controlModule|coinBalance~13 ControlModule:controlModule|Selector8~0 ControlModule:controlModule|Selector8~1 ControlModule:controlModule|coinBalance[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.888 ns" { coin2 {} coin2~combout {} ControlModule:controlModule|coinBalance~1 {} ControlModule:controlModule|coinBalance~12 {} ControlModule:controlModule|coinBalance~13 {} ControlModule:controlModule|Selector8~0 {} ControlModule:controlModule|Selector8~1 {} ControlModule:controlModule|coinBalance[2] {} } { 0.000ns 0.000ns 6.791ns 0.740ns 0.244ns 0.243ns 0.665ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.420ns 0.150ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.970 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.970 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|coinBalance[2] {} } { 0.000ns 0.000ns 1.913ns 0.783ns 0.471ns 0.481ns 2.321ns 0.440ns 0.492ns 0.878ns 1.186ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk change_7seg\[5\] ControlModule:controlModule\|change\[4\] 36.064 ns register " "Info: tco from clock \"clk\" to destination pin \"change_7seg\[5\]\" through register \"ControlModule:controlModule\|change\[4\]\" is 36.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.957 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 15.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.787 ns) 3.659 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X71_Y22_N27 3 " "Info: 2: + IC(1.913 ns) + CELL(0.787 ns) = 3.659 ns; Loc. = LCFF_X71_Y22_N27; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.787 ns) 5.229 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X72_Y25_N21 3 " "Info: 3: + IC(0.783 ns) + CELL(0.787 ns) = 5.229 ns; Loc. = LCFF_X72_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 6.487 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X71_Y25_N23 3 " "Info: 4: + IC(0.471 ns) + CELL(0.787 ns) = 6.487 ns; Loc. = LCFF_X71_Y25_N23; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.787 ns) 7.755 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X70_Y25_N5 3 " "Info: 5: + IC(0.481 ns) + CELL(0.787 ns) = 7.755 ns; Loc. = LCFF_X70_Y25_N5; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.321 ns) + CELL(0.787 ns) 10.863 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(2.321 ns) + CELL(0.787 ns) = 10.863 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.787 ns) 12.090 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N7 3 " "Info: 7: + IC(0.440 ns) + CELL(0.787 ns) = 12.090 ns; Loc. = LCFF_X49_Y1_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.787 ns) 13.369 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X48_Y1_N17 2 " "Info: 8: + IC(0.492 ns) + CELL(0.787 ns) = 13.369 ns; Loc. = LCFF_X48_Y1_N17; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.000 ns) 14.247 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G15 39 " "Info: 9: + IC(0.878 ns) + CELL(0.000 ns) = 14.247 ns; Loc. = CLKCTRL_G15; Fanout = 39; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.537 ns) 15.957 ns ControlModule:controlModule\|change\[4\] 10 REG LCFF_X54_Y34_N5 9 " "Info: 10: + IC(1.173 ns) + CELL(0.537 ns) = 15.957 ns; Loc. = LCFF_X54_Y34_N5; Fanout = 9; REG Node = 'ControlModule:controlModule\|change\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[4] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 43.90 % ) " "Info: Total cell delay = 7.005 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.952 ns ( 56.10 % ) " "Info: Total interconnect delay = 8.952 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.957 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.957 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|change[4] {} } { 0.000ns 0.000ns 1.913ns 0.783ns 0.471ns 0.481ns 2.321ns 0.440ns 0.492ns 0.878ns 1.173ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.857 ns + Longest register pin " "Info: + Longest register to pin delay is 19.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlModule:controlModule\|change\[4\] 1 REG LCFF_X54_Y34_N5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y34_N5; Fanout = 9; REG Node = 'ControlModule:controlModule\|change\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlModule:controlModule|change[4] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.390 ns) + CELL(0.414 ns) 3.804 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X27_Y20_N20 2 " "Info: 2: + IC(3.390 ns) + CELL(0.414 ns) = 3.804 ns; Loc. = LCCOMB_X27_Y20_N20; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.804 ns" { ControlModule:controlModule|change[4] hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.875 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~3 3 COMB LCCOMB_X27_Y20_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 3.875 ns; Loc. = LCCOMB_X27_Y20_N22; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.946 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~5 4 COMB LCCOMB_X27_Y20_N24 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.946 ns; Loc. = LCCOMB_X27_Y20_N24; Fanout = 1; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.356 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~6 5 COMB LCCOMB_X27_Y20_N26 10 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 4.356 ns; Loc. = LCCOMB_X27_Y20_N26; Fanout = 10; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.271 ns) 5.105 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[15\]~32 6 COMB LCCOMB_X26_Y20_N28 2 " "Info: 6: + IC(0.478 ns) + CELL(0.271 ns) = 5.105 ns; Loc. = LCCOMB_X26_Y20_N28; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[15\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~32 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.393 ns) 5.935 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[1\]~1 7 COMB LCCOMB_X27_Y20_N10 2 " "Info: 7: + IC(0.437 ns) + CELL(0.393 ns) = 5.935 ns; Loc. = LCCOMB_X27_Y20_N10; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~32 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.006 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~3 8 COMB LCCOMB_X27_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.006 ns; Loc. = LCCOMB_X27_Y20_N12; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.165 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[3\]~5 9 COMB LCCOMB_X27_Y20_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 6.165 ns; Loc. = LCCOMB_X27_Y20_N14; Fanout = 1; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.236 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~7 10 COMB LCCOMB_X27_Y20_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.236 ns; Loc. = LCCOMB_X27_Y20_N16; Fanout = 1; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.646 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~8 11 COMB LCCOMB_X27_Y20_N18 10 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 6.646 ns; Loc. = LCCOMB_X27_Y20_N18; Fanout = 10; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.371 ns) 7.744 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[20\]~39 12 COMB LCCOMB_X26_Y20_N22 2 " "Info: 12: + IC(0.727 ns) + CELL(0.371 ns) = 7.744 ns; Loc. = LCCOMB_X26_Y20_N22; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[20\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~39 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.414 ns) 8.845 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[1\]~1 13 COMB LCCOMB_X25_Y20_N2 2 " "Info: 13: + IC(0.687 ns) + CELL(0.414 ns) = 8.845 ns; Loc. = LCCOMB_X25_Y20_N2; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~39 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.916 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~3 14 COMB LCCOMB_X25_Y20_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.916 ns; Loc. = LCCOMB_X25_Y20_N4; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.987 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~5 15 COMB LCCOMB_X25_Y20_N6 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 8.987 ns; Loc. = LCCOMB_X25_Y20_N6; Fanout = 1; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.058 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~7 16 COMB LCCOMB_X25_Y20_N8 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 9.058 ns; Loc. = LCCOMB_X25_Y20_N8; Fanout = 1; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.468 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~8 17 COMB LCCOMB_X25_Y20_N10 8 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 9.468 ns; Loc. = LCCOMB_X25_Y20_N10; Fanout = 8; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.413 ns) 10.397 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[26\]~44 18 COMB LCCOMB_X26_Y20_N30 3 " "Info: 18: + IC(0.516 ns) + CELL(0.413 ns) = 10.397 ns; Loc. = LCCOMB_X26_Y20_N30; Fanout = 3; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[26\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~44 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.414 ns) 11.517 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[2\]~3 19 COMB LCCOMB_X25_Y20_N20 2 " "Info: 19: + IC(0.706 ns) + CELL(0.414 ns) = 11.517 ns; Loc. = LCCOMB_X25_Y20_N20; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~44 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.588 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~5 20 COMB LCCOMB_X25_Y20_N22 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 11.588 ns; Loc. = LCCOMB_X25_Y20_N22; Fanout = 1; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.659 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~7 21 COMB LCCOMB_X25_Y20_N24 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 11.659 ns; Loc. = LCCOMB_X25_Y20_N24; Fanout = 1; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.069 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~8 22 COMB LCCOMB_X25_Y20_N26 3 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 12.069 ns; Loc. = LCCOMB_X25_Y20_N26; Fanout = 3; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.419 ns) 12.747 ns hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[31\]~46 23 COMB LCCOMB_X25_Y20_N30 7 " "Info: 23: + IC(0.259 ns) + CELL(0.419 ns) = 12.747 ns; Loc. = LCCOMB_X25_Y20_N30; Fanout = 7; COMB Node = 'hexBCDconvertModule:convert3\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[31\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~46 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.439 ns) + CELL(0.275 ns) 16.461 ns DisplayModule:displayChange2\|WideOr1~0 24 COMB LCCOMB_X1_Y32_N2 1 " "Info: 24: + IC(3.439 ns) + CELL(0.275 ns) = 16.461 ns; Loc. = LCCOMB_X1_Y32_N2; Fanout = 1; COMB Node = 'DisplayModule:displayChange2\|WideOr1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.714 ns" { hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~46 DisplayModule:displayChange2|WideOr1~0 } "NODE_NAME" } } { "src/DisplayModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/DisplayModule.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(2.652 ns) 19.857 ns change_7seg\[5\] 25 PIN PIN_M1 0 " "Info: 25: + IC(0.744 ns) + CELL(2.652 ns) = 19.857 ns; Loc. = PIN_M1; Fanout = 0; PIN Node = 'change_7seg\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.396 ns" { DisplayModule:displayChange2|WideOr1~0 change_7seg[5] } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.474 ns ( 42.68 % ) " "Info: Total cell delay = 8.474 ns ( 42.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.383 ns ( 57.32 % ) " "Info: Total interconnect delay = 11.383 ns ( 57.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.857 ns" { ControlModule:controlModule|change[4] hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~32 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~39 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~44 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~46 DisplayModule:displayChange2|WideOr1~0 change_7seg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.857 ns" { ControlModule:controlModule|change[4] {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~32 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~39 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~44 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~46 {} DisplayModule:displayChange2|WideOr1~0 {} change_7seg[5] {} } { 0.000ns 3.390ns 0.000ns 0.000ns 0.000ns 0.478ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.727ns 0.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.516ns 0.706ns 0.000ns 0.000ns 0.000ns 0.259ns 3.439ns 0.744ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.159ns 0.071ns 0.410ns 0.371ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.413ns 0.414ns 0.071ns 0.071ns 0.410ns 0.419ns 0.275ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.957 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|change[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.957 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|change[4] {} } { 0.000ns 0.000ns 1.913ns 0.783ns 0.471ns 0.481ns 2.321ns 0.440ns 0.492ns 0.878ns 1.173ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.857 ns" { ControlModule:controlModule|change[4] hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~32 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~39 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~44 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~46 DisplayModule:displayChange2|WideOr1~0 change_7seg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.857 ns" { ControlModule:controlModule|change[4] {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~32 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~39 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~44 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 {} hexBCDconvertModule:convert3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~46 {} DisplayModule:displayChange2|WideOr1~0 {} change_7seg[5] {} } { 0.000ns 3.390ns 0.000ns 0.000ns 0.000ns 0.478ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.727ns 0.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.516ns 0.706ns 0.000ns 0.000ns 0.000ns 0.259ns 3.439ns 0.744ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.159ns 0.071ns 0.410ns 0.371ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.413ns 0.414ns 0.071ns 0.071ns 0.410ns 0.419ns 0.275ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ControlModule:controlModule\|price\[1\] select2 clk 8.937 ns register " "Info: th for register \"ControlModule:controlModule\|price\[1\]\" (data pin = \"select2\", clock pin = \"clk\") is 8.937 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.976 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 15.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.787 ns) 3.659 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X71_Y22_N27 3 " "Info: 2: + IC(1.913 ns) + CELL(0.787 ns) = 3.659 ns; Loc. = LCFF_X71_Y22_N27; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.787 ns) 5.229 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X72_Y25_N21 3 " "Info: 3: + IC(0.783 ns) + CELL(0.787 ns) = 5.229 ns; Loc. = LCFF_X72_Y25_N21; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 6.487 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X71_Y25_N23 3 " "Info: 4: + IC(0.471 ns) + CELL(0.787 ns) = 6.487 ns; Loc. = LCFF_X71_Y25_N23; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.787 ns) 7.755 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X70_Y25_N5 3 " "Info: 5: + IC(0.481 ns) + CELL(0.787 ns) = 7.755 ns; Loc. = LCFF_X70_Y25_N5; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.321 ns) + CELL(0.787 ns) 10.863 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y1_N31 3 " "Info: 6: + IC(2.321 ns) + CELL(0.787 ns) = 10.863 ns; Loc. = LCFF_X50_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.787 ns) 12.090 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X49_Y1_N7 3 " "Info: 7: + IC(0.440 ns) + CELL(0.787 ns) = 12.090 ns; Loc. = LCFF_X49_Y1_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.787 ns) 13.369 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X48_Y1_N17 2 " "Info: 8: + IC(0.492 ns) + CELL(0.787 ns) = 13.369 ns; Loc. = LCFF_X48_Y1_N17; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.000 ns) 14.247 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G15 39 " "Info: 9: + IC(0.878 ns) + CELL(0.000 ns) = 14.247 ns; Loc. = CLKCTRL_G15; Fanout = 39; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.537 ns) 15.976 ns ControlModule:controlModule\|price\[1\] 10 REG LCFF_X56_Y33_N1 9 " "Info: 10: + IC(1.192 ns) + CELL(0.537 ns) = 15.976 ns; Loc. = LCFF_X56_Y33_N1; Fanout = 9; REG Node = 'ControlModule:controlModule\|price\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|price[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 43.85 % ) " "Info: Total cell delay = 7.005 ns ( 43.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.971 ns ( 56.15 % ) " "Info: Total interconnect delay = 8.971 ns ( 56.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.976 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|price[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.976 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|price[1] {} } { 0.000ns 0.000ns 1.913ns 0.783ns 0.471ns 0.481ns 2.321ns 0.440ns 0.492ns 0.878ns 1.192ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.305 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns select2 1 PIN PIN_L4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_L4; Fanout = 6; PIN Node = 'select2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { select2 } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.104 ns) + CELL(0.275 ns) 7.221 ns ControlModule:controlModule\|price~1 2 COMB LCCOMB_X56_Y33_N0 1 " "Info: 2: + IC(6.104 ns) + CELL(0.275 ns) = 7.221 ns; Loc. = LCCOMB_X56_Y33_N0; Fanout = 1; COMB Node = 'ControlModule:controlModule\|price~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.379 ns" { select2 ControlModule:controlModule|price~1 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.305 ns ControlModule:controlModule\|price\[1\] 3 REG LCFF_X56_Y33_N1 9 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.305 ns; Loc. = LCFF_X56_Y33_N1; Fanout = 9; REG Node = 'ControlModule:controlModule\|price\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ControlModule:controlModule|price~1 ControlModule:controlModule|price[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 16.44 % ) " "Info: Total cell delay = 1.201 ns ( 16.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.104 ns ( 83.56 % ) " "Info: Total interconnect delay = 6.104 ns ( 83.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.305 ns" { select2 ControlModule:controlModule|price~1 ControlModule:controlModule|price[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.305 ns" { select2 {} select2~combout {} ControlModule:controlModule|price~1 {} ControlModule:controlModule|price[1] {} } { 0.000ns 0.000ns 6.104ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.976 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|price[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.976 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|price[1] {} } { 0.000ns 0.000ns 1.913ns 0.783ns 0.471ns 0.481ns 2.321ns 0.440ns 0.492ns 0.878ns 1.192ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.305 ns" { select2 ControlModule:controlModule|price~1 ControlModule:controlModule|price[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.305 ns" { select2 {} select2~combout {} ControlModule:controlModule|price~1 {} ControlModule:controlModule|price[1] {} } { 0.000ns 0.000ns 6.104ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 12:52:26 2023 " "Info: Processing ended: Tue Sep 05 12:52:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Info: Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 12:55:25 2023 " "Info: Processing started: Tue Sep 05 12:55:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp VendingMachine -c VendingMachine --netlist_type=sgate " "Info: Command: quartus_rpp VendingMachine -c VendingMachine --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 12:55:25 2023 " "Info: Processing ended: Tue Sep 05 12:55:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 12:57:14 2023 " "Info: Processing started: Tue Sep 05 12:57:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp VendingMachine -c VendingMachine --netlist_type=atom_map " "Info: Command: quartus_rpp VendingMachine -c VendingMachine --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 12:57:14 2023 " "Info: Processing ended: Tue Sep 05 12:57:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 13:02:18 2023 " "Info: Processing started: Tue Sep 05 13:02:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp VendingMachine -c VendingMachine --netlist_type=atom " "Info: Command: quartus_rpp VendingMachine -c VendingMachine --netlist_type=atom" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 13:02:18 2023 " "Info: Processing ended: Tue Sep 05 13:02:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
