$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-2.msim.vcd -direction
$end
$date
	Mon Oct 02 03:37:56 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module modulo_seletor_1_16_at_vlg_vec_tst $end
$var reg 3 ! mdc [2:0] $end
$var reg 3 " mdl [2:0] $end
$var wire 1 # dmx16_sel [3] $end
$var wire 1 $ dmx16_sel [2] $end
$var wire 1 % dmx16_sel [1] $end
$var wire 1 & dmx16_sel [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - gate_38|WideOr0~0_combout $end
$var wire 1 . gate_38|WideOr0~1_combout $end
$var wire 1 / gate_38|WideOr0~2_combout $end
$var wire 1 0 gate_38|WideOr0~3_combout $end
$var wire 1 1 gate_24|S~1_combout $end
$var wire 1 2 gate_24|S~0_combout $end
$var wire 1 3 gate_24|S~2_combout $end
$var wire 1 4 gate_29|WideAnd0~0_combout $end
$var wire 1 5 gate_13|S~0_combout $end
$var wire 1 6 gate_13|S~1_combout $end
$var wire 1 7 gate_38|WideOr0~4_combout $end
$var wire 1 8 gate_4|WideOr0~0_combout $end
$var wire 1 9 mdc~combout [2] $end
$var wire 1 : mdc~combout [1] $end
$var wire 1 ; mdc~combout [0] $end
$var wire 1 < mdl~combout [2] $end
$var wire 1 = mdl~combout [1] $end
$var wire 1 > mdl~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b1 "
1&
1%
0$
0#
0'
1(
x)
1*
1+
1,
1-
1.
1/
10
11
02
13
04
05
06
17
08
1;
0:
09
1>
0=
0<
$end
#10000
b0 !
b0 "
0>
0;
03
0/
07
01
0.
00
0%
0&
#1000000
