;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN <-291, 2
	SPL 0, <-52
	JMN @3, 0
	JMN @3, 0
	ADD #914, 23
	SUB 10, 1
	DJN <804, #-852
	DJN <804, #-852
	SUB 0, 0
	SUB 0, 0
	SUB 10, 1
	SUB 10, 1
	DJN <804, #-852
	JMN <-291, 2
	SLT 0, @0
	SUB <0, @6
	DJN <804, #-852
	DJN <804, #-852
	SLT 41, 528
	MOV 70, 70
	SPL 0, <-52
	DJN <804, #-852
	ADD #914, 23
	SPL 0, <-52
	SLT 0, @0
	SUB 0, 0
	ADD #130, 9
	ADD #130, 9
	SLT 0, @0
	SLT 0, @0
	SPL 0, -5
	SUB #130, 9
	SLT 0, @0
	SUB 0, 0
	DJN 300, 90
	SPL 0, -5
	CMP -207, <-120
	ADD #130, 9
	CMP -207, <-120
	DJN 300, 90
	DJN 300, 90
	DJN 300, 90
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <-52
	DJN 300, 90
	DJN -1, @-20
	JMN <-291, 2
