// Seed: 3289575994
module module_0;
  assign id_1 = 1'd0;
  always @(negedge id_1) begin
    id_1 = id_1;
  end
  wand id_2 = 1 - 1;
  wor  id_3 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  module_0(); id_4(
      .id_0(""), .id_1(id_5), .id_2(id_5), .id_3(1'h0 - id_5[1] == 1'b0)
  );
  tri0 id_6 = 1;
  assign id_6 = 1;
endmodule
