<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › clock-sh7724.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>clock-sh7724.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sh/kernel/cpu/sh4a/clock-sh7724.c</span>
<span class="cm"> *</span>
<span class="cm"> * SH7724 clock framework support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/sh_clk.h&gt;</span>
<span class="cp">#include &lt;asm/clock.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7724.h&gt;</span>

<span class="cm">/* SH7724 registers */</span>
<span class="cp">#define FRQCRA		0xa4150000</span>
<span class="cp">#define FRQCRB		0xa4150004</span>
<span class="cp">#define VCLKCR		0xa4150048</span>
<span class="cp">#define FCLKACR		0xa4150008</span>
<span class="cp">#define FCLKBCR		0xa415000c</span>
<span class="cp">#define IRDACLKCR	0xa4150018</span>
<span class="cp">#define PLLCR		0xa4150024</span>
<span class="cp">#define MSTPCR0		0xa4150030</span>
<span class="cp">#define MSTPCR1		0xa4150034</span>
<span class="cp">#define MSTPCR2		0xa4150038</span>
<span class="cp">#define SPUCLKCR	0xa415003c</span>
<span class="cp">#define FLLFRQ		0xa4150050</span>
<span class="cp">#define LSTATS		0xa4150060</span>

<span class="cm">/* Fixed 32 KHz root clock for RTC and Power Management purposes */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">r_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>           <span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Default rate for the root input clock, reset this with clk_set_rate()</span>
<span class="cm"> * from the platform code.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">33333333</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* The fll multiplies the 32khz r_clk, may be used instead of extal */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">fll_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mult</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1000</span><span class="p">)</span>
		<span class="n">mult</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">FLLFRQ</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">FLLFRQ</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x4000</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="n">mult</span><span class="p">)</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">fll_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">fll_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">fll_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">fll_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">pll_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mult</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x4000</span><span class="p">)</span>
		<span class="n">mult</span> <span class="o">=</span> <span class="p">(((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="n">mult</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">pll_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">pll_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* A fixed divide-by-3 block use by the div6 clocks */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">div3_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">3</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">div3_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">div3_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div3_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div3_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* External input clock (pin name: FSIMCKA/FSIMCKB/DV_CLKI ) */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7724_fsimcka_clk</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7724_fsimckb_clk</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7724_dv_clki</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">main_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">fll_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pll_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">div3_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh7724_fsimcka_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh7724_fsimckb_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh7724_dv_clki</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">div4_kick</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">;</span>

	<span class="cm">/* set KICK bit in FRQCRA to update hardware setting */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">FRQCRA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">divisors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">72</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div_mult_table</span> <span class="n">div4_div_mult_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">divisors</span> <span class="o">=</span> <span class="n">divisors</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_divisors</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">divisors</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div4_table</span> <span class="n">div4_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">div_mult_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div4_div_mult_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kick</span> <span class="o">=</span> <span class="n">div4_kick</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">DIV4_I</span><span class="p">,</span> <span class="n">DIV4_SH</span><span class="p">,</span> <span class="n">DIV4_B</span><span class="p">,</span> <span class="n">DIV4_P</span><span class="p">,</span> <span class="n">DIV4_M1</span><span class="p">,</span> <span class="n">DIV4_NR</span> <span class="p">};</span>

<span class="cp">#define DIV4(_reg, _bit, _mask, _flags) \</span>
<span class="cp">  SH_CLK_DIV4(&amp;pll_clk, _reg, _bit, _mask, _flags)</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV4_I</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x2f7d</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_SH</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x2f7c</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_B</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mh">0x2f7c</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_P</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x2f7c</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_M1</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRB</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x2f7c</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">DIV6_V</span><span class="p">,</span> <span class="n">DIV6_I</span><span class="p">,</span> <span class="n">DIV6_S</span><span class="p">,</span> <span class="n">DIV6_FA</span><span class="p">,</span> <span class="n">DIV6_FB</span><span class="p">,</span> <span class="n">DIV6_NR</span> <span class="p">};</span>

<span class="cm">/* Indices are important - they are the actual src selecting values */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">common_parent</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div3_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">vclkcr_parent</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div3_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7724_dv_clki</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">extal_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">fclkacr_parent</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div3_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7724_fsimcka_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">fclkbcr_parent</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div3_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7724_fsimckb_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV6_V</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">VCLKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">vclkcr_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vclkcr_parent</span><span class="p">),</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_I</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">IRDACLKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">common_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">common_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_S</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">SPUCLKCR</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
			<span class="n">common_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">common_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_FA</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">FCLKACR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				      <span class="n">fclkacr_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fclkacr_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_FB</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">FCLKBCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				      <span class="n">fclkbcr_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fclkbcr_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">HWBLK_TLB</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_I</span><span class="p">],</span>	    <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_IC</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_I</span><span class="p">],</span>	    <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_OC</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_I</span><span class="p">],</span>	    <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_RSMEM</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>   <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_ILMEM</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_I</span><span class="p">],</span>   <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_L2C</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_SH</span><span class="p">],</span>    <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_FPU</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_I</span><span class="p">],</span>	    <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_INTC</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span>    <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_DMAC0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>   <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_SHYWAY</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_SH</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_HUDI</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span>    <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_UBC</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_I</span><span class="p">],</span>     <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_TMU0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span>    <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_CMT</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span>		    <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_RWDT</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span>		    <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_DMAC1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>   <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_TMU1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span>    <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_SCIF0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span>   <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_SCIF1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span>   <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_SCIF2</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span>   <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_SCIF3</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>   <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_SCIF4</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>   <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_SCIF5</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>   <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_MSIOF0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>  <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_MSIOF1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>  <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="p">[</span><span class="n">HWBLK_KEYSC</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span>		    <span class="n">MSTPCR1</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_RTC</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span>		    <span class="n">MSTPCR1</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_IIC0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span>    <span class="n">MSTPCR1</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_IIC1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span>    <span class="n">MSTPCR1</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="p">[</span><span class="n">HWBLK_MMC</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>	    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_ETHER</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>   <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_ATAPI</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>   <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_TPU</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>	    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_IRDA</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span>    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_TSIF</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_USB1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_USB0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_2DG</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>	    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_SDHI0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>   <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_SDHI1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>   <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_VEU1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_CEU1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_BEU1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_2DDMAC</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_SH</span><span class="p">],</span> <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_SPU</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>	    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_JPU</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>	    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_VOU</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>	    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_BEU0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_CEU0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_VEU0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_VPU</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>	    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">HWBLK_LCDC</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span>    <span class="n">MSTPCR2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">lookups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* main clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;rclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">extal_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;fll_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fll_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pll_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;div3_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div3_clk</span><span class="p">),</span>

	<span class="cm">/* DIV4 clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;cpu_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_I</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;shyway_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_SH</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;bus_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;peripheral_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vpu_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_M1</span><span class="p">]),</span>

	<span class="cm">/* DIV6 clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;video_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_V</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;fsia_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_FA</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;fsib_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_FB</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;irda_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_I</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;spu_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_S</span><span class="p">]),</span>

	<span class="cm">/* MSTP clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;tlb0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_TLB</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;ic0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_IC</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;oc0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_OC</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;rs0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_RSMEM</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;ilmem0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_ILMEM</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;l2c0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_L2C</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;fpu0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_FPU</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;intc0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_INTC</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-dma-engine.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_DMAC0</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sh0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_SHYWAY</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;hudi0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_HUDI</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;ubc0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_UBC</span><span class="p">]),</span>

	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_TMU0</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_TMU0</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_TMU0</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_TMU1</span><span class="p">]),</span>

	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;cmt_fck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_CMT</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-wdt.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_RWDT</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-dma-engine.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_DMAC1</span><span class="p">]),</span>

	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_TMU1</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_TMU1</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_SCIF0</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_SCIF1</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_SCIF2</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_SCIF3</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_SCIF4</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_SCIF5</span><span class="p">]),</span>

	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;spi_sh_msiof.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_MSIOF0</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;spi_sh_msiof.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_MSIOF1</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_keysc.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_KEYSC</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;rtc0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_RTC</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_IIC0</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_IIC1</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mmcif.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_MMC</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-eth.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_ETHER</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;atapi0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_ATAPI</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;tpu0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_TPU</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;irda0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_IRDA</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;tsif0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_TSIF</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;usb1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_USB1</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;usb0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_USB0</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;2dg0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_2DG</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_SDHI0</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_SDHI1</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;veu1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_VEU1</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_ceu.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_CEU1</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;beu1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_BEU1</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;2ddmac0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_2DDMAC</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_fsi.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_SPU</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;jpu0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_JPU</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-vou.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_VOU</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;beu0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_BEU0</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_ceu.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_CEU0</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;veu0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_VEU0</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vpu0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_VPU</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_lcdc_fb.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">HWBLK_LCDC</span><span class="p">]),</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">arch_clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">k</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* autodetect extal or fll configuration */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1000</span><span class="p">)</span>
		<span class="n">pll_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fll_clk</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">pll_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">extal_clk</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">main_clks</span><span class="p">));</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">main_clks</span><span class="p">[</span><span class="n">k</span><span class="p">]);</span>

	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">lookups</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lookups</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div4_register</span><span class="p">(</span><span class="n">div4_clks</span><span class="p">,</span> <span class="n">DIV4_NR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_table</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div6_reparent_register</span><span class="p">(</span><span class="n">div6_clks</span><span class="p">,</span> <span class="n">DIV6_NR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_mstp_register</span><span class="p">(</span><span class="n">mstp_clks</span><span class="p">,</span> <span class="n">HWBLK_NR</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
