{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 12:29:07 2010 " "Info: Processing started: Fri Jul 16 12:29:07 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recorder -c recorder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off recorder -c recorder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/home/lucaspeng/dclab/exp3/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "recorder.v(57) " "Warning (10275): Verilog HDL Module Instantiation warning at recorder.v(57): ignored dangling comma in List of Port Connections" {  } { { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "recorder.v 1 1 " "Warning: Using design file recorder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 recorder " "Info: Found entity 1: recorder" {  } { { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "recorder " "Info: Elaborating entity \"recorder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VERI_UNNAMED_PORT_NOT_CONNECTED" "0 pll1 recorder.v(57) " "Info (10266): Verilog HDL Module Instantiation information at recorder.v(57): instance \"pll1\" connects port 0 to an empty expression" {  } { { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 57 0 0 } }  } 0 10266 "Verilog HDL Module Instantiation information at %3!s!: instance \"%2!s!\" connects port %1!d! to an empty expression" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll1 " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll1\"" {  } { { "recorder.v" "pll1" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Info: Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll.v" "" { Text "C:/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "i2c.v 1 1 " "Warning: Using design file i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Info: Found entity 1: i2c" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:i2c1 " "Info: Elaborating entity \"i2c\" for hierarchy \"i2c:i2c1\"" {  } { { "recorder.v" "i2c1" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_ready i2c.v(27) " "Warning (10036): Verilog HDL or VHDL warning at i2c.v(27): object \"start_ready\" assigned a value but never read" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send_ready i2c.v(27) " "Warning (10036): Verilog HDL or VHDL warning at i2c.v(27): object \"send_ready\" assigned a value but never read" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send_counter i2c.v(29) " "Warning (10036): Verilog HDL or VHDL warning at i2c.v(29): object \"send_counter\" assigned a value but never read" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c.v(73) " "Warning (10230): Verilog HDL assignment warning at i2c.v(73): truncated value with size 32 to match size of target (4)" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2c.v(77) " "Warning (10230): Verilog HDL assignment warning at i2c.v(77): truncated value with size 32 to match size of target (7)" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[0\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[0\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[1\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[1\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[2\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[2\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[3\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[3\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[4\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[4\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[5\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[5\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[6\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[6\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[7\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[7\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[8\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[8\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[9\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[9\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[10\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[10\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[11\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[11\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[12\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[12\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[13\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[13\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[14\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[14\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[15\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[15\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[16\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[16\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[17\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[17\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[18\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[18\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[19\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[19\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[20\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[20\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[21\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[21\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[22\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[22\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[23\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[23\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[24\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[24\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[25\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[25\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[26\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[0\]\[26\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[0\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[0\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[1\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[1\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[2\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[2\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[3\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[3\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[4\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[4\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[5\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[5\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[6\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[6\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[7\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[7\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[8\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[8\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[9\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[9\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[10\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[10\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[11\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[11\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[12\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[12\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[13\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[13\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[14\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[14\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[15\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[15\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[16\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[16\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[17\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[17\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[18\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[18\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[19\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[19\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[20\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[20\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[21\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[21\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[22\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[22\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[23\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[23\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[24\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[24\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[25\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[25\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[11\]\[26\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[11\]\[26\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[0\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[0\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[1\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[1\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[2\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[2\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[3\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[3\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[4\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[4\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[5\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[5\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[6\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[6\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[7\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[7\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[8\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[8\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[9\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[9\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[10\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[10\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[11\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[11\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[12\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[12\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[13\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[13\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[14\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[14\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[15\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[15\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[16\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[16\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[17\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[17\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[18\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[18\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[19\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[19\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[20\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[20\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[21\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[21\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[22\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[22\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[23\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[23\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[24\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[24\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[25\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[25\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[12\]\[26\] 0 i2c.v(22) " "Warning (10030): Net \"i2c_reset\[12\]\[26\]\" at i2c.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sram.v 1 1 " "Warning: Using design file sram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Info: Found entity 1: sram" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:sram1 " "Info: Elaborating entity \"sram\" for hierarchy \"sram:sram1\"" {  } { { "recorder.v" "sram1" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sram.v(45) " "Warning (10230): Verilog HDL assignment warning at sram.v(45): truncated value with size 32 to match size of target (18)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we sram.v(63) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(63): inferring latch(es) for variable \"we\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe sram.v(63) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(63): inferring latch(es) for variable \"oe\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_buffer sram.v(63) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(63): inferring latch(es) for variable \"data_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "io_buffer sram.v(63) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(63): inferring latch(es) for variable \"io_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[0\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[0\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[1\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[1\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[2\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[2\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[3\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[3\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[4\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[4\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[5\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[5\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[6\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[6\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[7\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[7\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[8\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[8\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[9\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[9\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[10\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[10\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[11\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[11\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[12\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[12\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[13\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[13\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[14\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[14\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[15\] sram.v(71) " "Info (10041): Inferred latch for \"io_buffer\[15\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[0\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[0\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[1\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[1\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[2\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[2\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[3\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[3\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[4\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[4\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[5\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[5\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[6\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[6\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[7\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[7\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[8\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[8\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[9\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[9\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[10\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[10\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[11\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[11\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[12\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[12\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[13\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[13\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[14\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[14\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[15\] sram.v(71) " "Info (10041): Inferred latch for \"data_buffer\[15\]\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe sram.v(71) " "Info (10041): Inferred latch for \"oe\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we sram.v(71) " "Info (10041): Inferred latch for \"we\" at sram.v(71)" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "adc adc.v(7) " "Warning (10238): Verilog Module Declaration warning at adc.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"adc\"" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "adc.v 1 1 " "Warning: Using design file adc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Info: Found entity 1: adc" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc adc:adc1 " "Info: Elaborating entity \"adc\" for hierarchy \"adc:adc1\"" {  } { { "recorder.v" "adc1" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 adc.v(64) " "Warning (10230): Verilog HDL assignment warning at adc.v(64): truncated value with size 32 to match size of target (5)" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 adc.v(69) " "Warning (10230): Verilog HDL assignment warning at adc.v(69): truncated value with size 32 to match size of target (18)" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dac.v 1 1 " "Warning: Using design file dac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Info: Found entity 1: dac" {  } { { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:dac1 " "Info: Elaborating entity \"dac\" for hierarchy \"dac:dac1\"" {  } { { "recorder.v" "dac1" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.v(34) " "Warning (10230): Verilog HDL assignment warning at dac.v(34): truncated value with size 32 to match size of target (5)" {  } { { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dac.v(36) " "Warning (10230): Verilog HDL assignment warning at dac.v(36): truncated value with size 32 to match size of target (4)" {  } { { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.v(39) " "Warning (10230): Verilog HDL assignment warning at dac.v(39): truncated value with size 32 to match size of target (5)" {  } { { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Warning: Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce1 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:debounce1\"" {  } { { "recorder.v" "debounce1" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debounce.v(26) " "Warning (10230): Verilog HDL assignment warning at debounce.v(26): truncated value with size 32 to match size of target (20)" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[17\]\" " "Warning: Converted tri-state node \"addr\[17\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[16\]\" " "Warning: Converted tri-state node \"addr\[16\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[15\]\" " "Warning: Converted tri-state node \"addr\[15\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[14\]\" " "Warning: Converted tri-state node \"addr\[14\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[13\]\" " "Warning: Converted tri-state node \"addr\[13\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[12\]\" " "Warning: Converted tri-state node \"addr\[12\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[11\]\" " "Warning: Converted tri-state node \"addr\[11\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[10\]\" " "Warning: Converted tri-state node \"addr\[10\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[9\]\" " "Warning: Converted tri-state node \"addr\[9\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[8\]\" " "Warning: Converted tri-state node \"addr\[8\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[7\]\" " "Warning: Converted tri-state node \"addr\[7\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[6\]\" " "Warning: Converted tri-state node \"addr\[6\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[5\]\" " "Warning: Converted tri-state node \"addr\[5\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[4\]\" " "Warning: Converted tri-state node \"addr\[4\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[3\]\" " "Warning: Converted tri-state node \"addr\[3\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[2\]\" " "Warning: Converted tri-state node \"addr\[2\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[1\]\" " "Warning: Converted tri-state node \"addr\[1\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"addr\[0\]\" " "Warning: Converted tri-state node \"addr\[0\]\" into a selector" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[10\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[10\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[9\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[9\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[8\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[8\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[11\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[11\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[5\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[5\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[6\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[6\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[4\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[4\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[7\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[7\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[2\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[2\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[1\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[1\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[0\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[0\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[3\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[3\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[13\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[13\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[14\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[14\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[12\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[12\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[15\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[15\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[0\] " "Warning: Latch sram:sram1\|io_buffer\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[1\] " "Warning: Latch sram:sram1\|io_buffer\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[2\] " "Warning: Latch sram:sram1\|io_buffer\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[3\] " "Warning: Latch sram:sram1\|io_buffer\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[4\] " "Warning: Latch sram:sram1\|io_buffer\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[5\] " "Warning: Latch sram:sram1\|io_buffer\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[6\] " "Warning: Latch sram:sram1\|io_buffer\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[7\] " "Warning: Latch sram:sram1\|io_buffer\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[8\] " "Warning: Latch sram:sram1\|io_buffer\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[9\] " "Warning: Latch sram:sram1\|io_buffer\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[10\] " "Warning: Latch sram:sram1\|io_buffer\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[11\] " "Warning: Latch sram:sram1\|io_buffer\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[12\] " "Warning: Latch sram:sram1\|io_buffer\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[13\] " "Warning: Latch sram:sram1\|io_buffer\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[14\] " "Warning: Latch sram:sram1\|io_buffer\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sram:sram1\|io_buffer\[15\] " "Warning: Latch sram:sram1\|io_buffer\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:debounce3\|clean " "Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3\|clean" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ub GND " "Warning (13410): Pin \"ub\" is stuck at GND" {  } { { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lb GND " "Warning (13410): Pin \"lb\" is stuck at GND" {  } { { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reset_tmp\[0\] " "Info: Register \"reset_tmp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "568 " "Info: Implemented 568 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "516 " "Info: Implemented 516 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 177 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 12:29:31 2010 " "Info: Processing ended: Fri Jul 16 12:29:31 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 12:29:36 2010 " "Info: Processing started: Fri Jul 16 12:29:36 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off recorder -c recorder " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off recorder -c recorder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "recorder EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"recorder\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll:pll1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll1\|altpll:altpll_component\|_clk0 6 25 0 0 " "Info: Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll:pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c:i2c1\|clk_slow\[3\]  " "Info: Automatically promoted node i2c:i2c1\|clk_slow\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c:i2c1\|clk_slow\[3\]~8 " "Info: Destination node i2c:i2c1\|clk_slow\[3\]~8" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|clk_slow[3]~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|clk_slow[3] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram:sram1\|comb~34  " "Info: Automatically promoted node sram:sram1\|comb~34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram:sram1\|oe " "Info: Destination node sram:sram1\|oe" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram:sram1|oe } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram:sram1\|we " "Info: Destination node sram:sram1\|we" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram:sram1|we } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram:sram1|comb~34 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram:sram1\|comb~35  " "Info: Automatically promoted node sram:sram1\|comb~35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram:sram1\|oe " "Info: Destination node sram:sram1\|oe" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram:sram1|oe } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram:sram1\|we " "Info: Destination node sram:sram1\|we" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram:sram1|we } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram:sram1|comb~35 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll1\|altpll:altpll_component\|pll clk\[0\] clk " "Warning: PLL \"pll:pll1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"clk\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "pll.v" "" { Text "C:/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 57 0 0 } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 15 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adclrc_o " "Warning: Node \"adclrc_o\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adclrc_o" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[0\] " "Warning: Node \"addr_out\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[10\] " "Warning: Node \"addr_out\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[11\] " "Warning: Node \"addr_out\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[12\] " "Warning: Node \"addr_out\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[13\] " "Warning: Node \"addr_out\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[14\] " "Warning: Node \"addr_out\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[15\] " "Warning: Node \"addr_out\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[16\] " "Warning: Node \"addr_out\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[17\] " "Warning: Node \"addr_out\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[1\] " "Warning: Node \"addr_out\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[2\] " "Warning: Node \"addr_out\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[3\] " "Warning: Node \"addr_out\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[4\] " "Warning: Node \"addr_out\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[5\] " "Warning: Node \"addr_out\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[6\] " "Warning: Node \"addr_out\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[7\] " "Warning: Node \"addr_out\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[8\] " "Warning: Node \"addr_out\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_out\[9\] " "Warning: Node \"addr_out\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "daccounter\[0\] " "Warning: Node \"daccounter\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "daccounter\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "daccounter\[1\] " "Warning: Node \"daccounter\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "daccounter\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "daccounter\[2\] " "Warning: Node \"daccounter\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "daccounter\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "daccounter\[3\] " "Warning: Node \"daccounter\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "daccounter\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "daccounter\[4\] " "Warning: Node \"daccounter\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "daccounter\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "play_o " "Warning: Node \"play_o\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "play_o" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "record_o " "Warning: Node \"record_o\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "record_o" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Info: Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.203 ns register register " "Info: Estimated most critical path is register to register delay of 4.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c:i2c1\|clk_slow\[4\] 1 REG LAB_X34_Y1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X34_Y1; Fanout = 4; REG Node = 'i2c:i2c1\|clk_slow\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.437 ns) 1.995 ns i2c:i2c1\|always4~5 2 COMB LAB_X35_Y25 4 " "Info: 2: + IC(1.558 ns) + CELL(0.437 ns) = 1.995 ns; Loc. = LAB_X35_Y25; Fanout = 4; COMB Node = 'i2c:i2c1\|always4~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { i2c:i2c1|clk_slow[4] i2c:i2c1|always4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 2.532 ns i2c:i2c1\|i2c_counter\[4\]~102 3 COMB LAB_X35_Y25 32 " "Info: 3: + IC(0.127 ns) + CELL(0.410 ns) = 2.532 ns; Loc. = LAB_X35_Y25; Fanout = 32; COMB Node = 'i2c:i2c1\|i2c_counter\[4\]~102'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { i2c:i2c1|always4~5 i2c:i2c1|i2c_counter[4]~102 } "NODE_NAME" } } { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.660 ns) 4.203 ns i2c:i2c1\|i2c_counter\[31\] 4 REG LAB_X37_Y22 2 " "Info: 4: + IC(1.011 ns) + CELL(0.660 ns) = 4.203 ns; Loc. = LAB_X37_Y22; Fanout = 2; REG Node = 'i2c:i2c1\|i2c_counter\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { i2c:i2c1|i2c_counter[4]~102 i2c:i2c1|i2c_counter[31] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.507 ns ( 35.86 % ) " "Info: Total cell delay = 1.507 ns ( 35.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.696 ns ( 64.14 % ) " "Info: Total interconnect delay = 2.696 ns ( 64.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.203 ns" { i2c:i2c1|clk_slow[4] i2c:i2c1|always4~5 i2c:i2c1|i2c_counter[4]~102 i2c:i2c1|i2c_counter[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y24 X10_Y36 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "43 " "Warning: Found 43 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[0\] 0 " "Info: Pin \"io\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[1\] 0 " "Info: Pin \"io\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[2\] 0 " "Info: Pin \"io\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[3\] 0 " "Info: Pin \"io\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[4\] 0 " "Info: Pin \"io\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[5\] 0 " "Info: Pin \"io\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[6\] 0 " "Info: Pin \"io\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[7\] 0 " "Info: Pin \"io\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[8\] 0 " "Info: Pin \"io\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[9\] 0 " "Info: Pin \"io\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[10\] 0 " "Info: Pin \"io\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[11\] 0 " "Info: Pin \"io\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[12\] 0 " "Info: Pin \"io\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[13\] 0 " "Info: Pin \"io\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[14\] 0 " "Info: Pin \"io\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[15\] 0 " "Info: Pin \"io\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[0\] 0 " "Info: Pin \"addr_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[1\] 0 " "Info: Pin \"addr_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[2\] 0 " "Info: Pin \"addr_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[3\] 0 " "Info: Pin \"addr_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[4\] 0 " "Info: Pin \"addr_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[5\] 0 " "Info: Pin \"addr_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[6\] 0 " "Info: Pin \"addr_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[7\] 0 " "Info: Pin \"addr_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[8\] 0 " "Info: Pin \"addr_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[9\] 0 " "Info: Pin \"addr_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[10\] 0 " "Info: Pin \"addr_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[11\] 0 " "Info: Pin \"addr_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[12\] 0 " "Info: Pin \"addr_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[13\] 0 " "Info: Pin \"addr_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[14\] 0 " "Info: Pin \"addr_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[15\] 0 " "Info: Pin \"addr_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[16\] 0 " "Info: Pin \"addr_o\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[17\] 0 " "Info: Pin \"addr_o\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ce 0 " "Info: Pin \"ce\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oe 0 " "Info: Pin \"oe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "we 0 " "Info: Pin \"we\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ub 0 " "Info: Pin \"ub\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lb 0 " "Info: Pin \"lb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dacdat 0 " "Info: Pin \"dacdat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_clk 0 " "Info: Pin \"i2c_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_dat 0 " "Info: Pin \"i2c_dat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk 0 " "Info: Pin \"clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ub GND " "Info: Pin ub has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ub } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ub" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ub } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "lb GND " "Info: Pin lb has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { lb } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lb" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lb } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "sram:sram1\|io\[0\]~81 " "Info: Following pins have the same output enable: sram:sram1\|io\[0\]~81" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[1\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[3\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[5\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[7\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[9\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[11\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[13\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[15\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[0\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[2\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[4\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[6\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[8\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[10\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[12\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { io[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "io\[14\]" } } } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucaspeng/dclab/exp3/compile/recorder.fit.smsg " "Info: Generated suppressed messages file /home/lucaspeng/dclab/exp3/compile/recorder.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 12:30:29 2010 " "Info: Processing ended: Fri Jul 16 12:30:29 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Info: Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Info: Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 12:30:35 2010 " "Info: Processing started: Fri Jul 16 12:30:35 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off recorder -c recorder " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off recorder -c recorder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 12:30:50 2010 " "Info: Processing ended: Fri Jul 16 12:30:50 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 12:30:55 2010 " "Info: Processing started: Fri Jul 16 12:30:55 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off recorder -c recorder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off recorder -c recorder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[11\] " "Warning: Node \"sram:sram1\|data_buffer\[11\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[10\] " "Warning: Node \"sram:sram1\|data_buffer\[10\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[13\] " "Warning: Node \"sram:sram1\|data_buffer\[13\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[15\] " "Warning: Node \"sram:sram1\|data_buffer\[15\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[9\] " "Warning: Node \"sram:sram1\|data_buffer\[9\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[8\] " "Warning: Node \"sram:sram1\|data_buffer\[8\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[12\] " "Warning: Node \"sram:sram1\|data_buffer\[12\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[14\] " "Warning: Node \"sram:sram1\|data_buffer\[14\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[7\] " "Warning: Node \"sram:sram1\|data_buffer\[7\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[5\] " "Warning: Node \"sram:sram1\|data_buffer\[5\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[2\] " "Warning: Node \"sram:sram1\|data_buffer\[2\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[3\] " "Warning: Node \"sram:sram1\|data_buffer\[3\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[6\] " "Warning: Node \"sram:sram1\|data_buffer\[6\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[4\] " "Warning: Node \"sram:sram1\|data_buffer\[4\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[1\] " "Warning: Node \"sram:sram1\|data_buffer\[1\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[0\] " "Warning: Node \"sram:sram1\|data_buffer\[0\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|we " "Warning: Node \"sram:sram1\|we\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[11\] " "Warning: Node \"sram:sram1\|io_buffer\[11\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[10\] " "Warning: Node \"sram:sram1\|io_buffer\[10\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[13\] " "Warning: Node \"sram:sram1\|io_buffer\[13\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[15\] " "Warning: Node \"sram:sram1\|io_buffer\[15\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[9\] " "Warning: Node \"sram:sram1\|io_buffer\[9\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[8\] " "Warning: Node \"sram:sram1\|io_buffer\[8\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[12\] " "Warning: Node \"sram:sram1\|io_buffer\[12\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[14\] " "Warning: Node \"sram:sram1\|io_buffer\[14\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[7\] " "Warning: Node \"sram:sram1\|io_buffer\[7\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[5\] " "Warning: Node \"sram:sram1\|io_buffer\[5\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[2\] " "Warning: Node \"sram:sram1\|io_buffer\[2\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[3\] " "Warning: Node \"sram:sram1\|io_buffer\[3\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[6\] " "Warning: Node \"sram:sram1\|io_buffer\[6\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[4\] " "Warning: Node \"sram:sram1\|io_buffer\[4\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[1\] " "Warning: Node \"sram:sram1\|io_buffer\[1\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[0\] " "Warning: Node \"sram:sram1\|io_buffer\[0\]\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|oe " "Warning: Node \"sram:sram1\|oe\" is a latch" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "bclk " "Info: Assuming node \"bclk\" is an undefined clock" {  } { { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "bclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "sram:sram1\|comb~35 " "Info: Detected gated clock \"sram:sram1\|comb~35\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram:sram1\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram:sram1\|comb~34 " "Info: Detected gated clock \"sram:sram1\|comb~34\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram:sram1\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dac:dac1\|read " "Info: Detected ripple clock \"dac:dac1\|read\" as buffer" {  } { { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dac:dac1\|read" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "i2c:i2c1\|clk_slow\[3\] " "Info: Detected ripple clock \"i2c:i2c1\|clk_slow\[3\]\" as buffer" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "i2c:i2c1\|clk_slow\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:debounce3\|clean " "Info: Detected ripple clock \"debounce:debounce3\|clean\" as buffer" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:debounce3\|clean" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 register i2c:i2c1\|clk_slow\[4\] register i2c:i2c1\|i2c_counter\[4\] 40.149 ns " "Info: Slack time is 40.149 ns for clock \"pll:pll1\|altpll:altpll_component\|_clk0\" between source register \"i2c:i2c1\|clk_slow\[4\]\" and destination register \"i2c:i2c1\|i2c_counter\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "329.38 MHz 3.036 ns " "Info: Fmax is 329.38 MHz (period= 3.036 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "45.188 ns + Largest register register " "Info: + Largest register to register requirement is 45.188 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "41.667 ns + " "Info: + Setup relationship between source and destination is 41.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 80.975 ns " "Info: + Latch edge is 80.975 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll1\|altpll:altpll_component\|_clk0 83.333 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 39.308 ns " "Info: - Launch edge is 39.308 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll1\|altpll:altpll_component\|_clk0 83.333 ns 39.308 ns inverted 50 " "Info: Clock period of Source clock \"pll:pll1\|altpll:altpll_component\|_clk0\" is 83.333 ns with inverted offset of 39.308 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.735 ns + Largest " "Info: + Largest clock skew is 3.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 destination 6.390 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll1\|altpll:altpll_component\|_clk0\" to destination register is 6.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 91 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 91; COMB Node = 'pll:pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.787 ns) 2.905 ns i2c:i2c1\|clk_slow\[3\] 3 REG LCFF_X34_Y1_N31 3 " "Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 2.905 ns; Loc. = LCFF_X34_Y1_N31; Fanout = 3; REG Node = 'i2c:i2c1\|clk_slow\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.000 ns) 4.856 ns i2c:i2c1\|clk_slow\[3\]~clkctrl 4 COMB CLKCTRL_G15 80 " "Info: 4: + IC(1.951 ns) + CELL(0.000 ns) = 4.856 ns; Loc. = CLKCTRL_G15; Fanout = 80; COMB Node = 'i2c:i2c1\|clk_slow\[3\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl } "NODE_NAME" } } { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 6.390 ns i2c:i2c1\|i2c_counter\[4\] 5 REG LCFF_X38_Y23_N1 11 " "Info: 5: + IC(0.997 ns) + CELL(0.537 ns) = 6.390 ns; Loc. = LCFF_X38_Y23_N1; Fanout = 11; REG Node = 'i2c:i2c1\|i2c_counter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_counter[4] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 20.72 % ) " "Info: Total cell delay = 1.324 ns ( 20.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.066 ns ( 79.28 % ) " "Info: Total interconnect delay = 5.066 ns ( 79.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.390 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.390 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|i2c_counter[4] {} } { 0.000ns 1.091ns 1.027ns 1.951ns 0.997ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 source 2.655 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll1\|altpll:altpll_component\|_clk0\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 91 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 91; COMB Node = 'pll:pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns i2c:i2c1\|clk_slow\[4\] 3 REG LCFF_X34_Y1_N27 4 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X34_Y1_N27; Fanout = 4; REG Node = 'i2c:i2c1\|clk_slow\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[4] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.390 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.390 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|i2c_counter[4] {} } { 0.000ns 1.091ns 1.027ns 1.951ns 0.997ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[4] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 114 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.390 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.390 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|i2c_counter[4] {} } { 0.000ns 1.091ns 1.027ns 1.951ns 0.997ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[4] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.039 ns - Longest register register " "Info: - Longest register to register delay is 5.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c:i2c1\|clk_slow\[4\] 1 REG LCFF_X34_Y1_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y1_N27; Fanout = 4; REG Node = 'i2c:i2c1\|clk_slow\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.577 ns) + CELL(0.150 ns) 2.727 ns i2c:i2c1\|always4~5 2 COMB LCCOMB_X35_Y25_N10 4 " "Info: 2: + IC(2.577 ns) + CELL(0.150 ns) = 2.727 ns; Loc. = LCCOMB_X35_Y25_N10; Fanout = 4; COMB Node = 'i2c:i2c1\|always4~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { i2c:i2c1|clk_slow[4] i2c:i2c1|always4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.410 ns) 3.424 ns i2c:i2c1\|i2c_counter\[4\]~102 3 COMB LCCOMB_X35_Y25_N22 32 " "Info: 3: + IC(0.287 ns) + CELL(0.410 ns) = 3.424 ns; Loc. = LCCOMB_X35_Y25_N22; Fanout = 32; COMB Node = 'i2c:i2c1\|i2c_counter\[4\]~102'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { i2c:i2c1|always4~5 i2c:i2c1|i2c_counter[4]~102 } "NODE_NAME" } } { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.660 ns) 5.039 ns i2c:i2c1\|i2c_counter\[4\] 4 REG LCFF_X38_Y23_N1 11 " "Info: 4: + IC(0.955 ns) + CELL(0.660 ns) = 5.039 ns; Loc. = LCFF_X38_Y23_N1; Fanout = 11; REG Node = 'i2c:i2c1\|i2c_counter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { i2c:i2c1|i2c_counter[4]~102 i2c:i2c1|i2c_counter[4] } "NODE_NAME" } } { "i2c.v" "" { Text "C:/home/lucaspeng/dclab/exp3/i2c.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.220 ns ( 24.21 % ) " "Info: Total cell delay = 1.220 ns ( 24.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.819 ns ( 75.79 % ) " "Info: Total interconnect delay = 3.819 ns ( 75.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { i2c:i2c1|clk_slow[4] i2c:i2c1|always4~5 i2c:i2c1|i2c_counter[4]~102 i2c:i2c1|i2c_counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { i2c:i2c1|clk_slow[4] {} i2c:i2c1|always4~5 {} i2c:i2c1|i2c_counter[4]~102 {} i2c:i2c1|i2c_counter[4] {} } { 0.000ns 2.577ns 0.287ns 0.955ns } { 0.000ns 0.150ns 0.410ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.390 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.390 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|i2c_counter[4] {} } { 0.000ns 1.091ns 1.027ns 1.951ns 0.997ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[4] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { i2c:i2c1|clk_slow[4] i2c:i2c1|always4~5 i2c:i2c1|i2c_counter[4]~102 i2c:i2c1|i2c_counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { i2c:i2c1|clk_slow[4] {} i2c:i2c1|always4~5 {} i2c:i2c1|i2c_counter[4]~102 {} i2c:i2c1|i2c_counter[4] {} } { 0.000ns 2.577ns 0.287ns 0.955ns } { 0.000ns 0.150ns 0.410ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clkfast " "Info: No valid register-to-register data paths exist for clock \"clkfast\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "bclk register sram:sram1\|data_buffer\[6\] register dac:dac1\|dacdat 176.4 MHz 5.669 ns Internal " "Info: Clock \"bclk\" has Internal fmax of 176.4 MHz between source register \"sram:sram1\|data_buffer\[6\]\" and destination register \"dac:dac1\|dacdat\" (period= 5.669 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.576 ns + Longest register register " "Info: + Longest register to register delay is 4.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram:sram1\|data_buffer\[6\] 1 REG LCCOMB_X10_Y30_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y30_N0; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram:sram1|data_buffer[6] } "NODE_NAME" } } { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.150 ns) 1.338 ns adc:adc1\|data\[6\]~21 2 COMB LCCOMB_X4_Y33_N10 2 " "Info: 2: + IC(1.188 ns) + CELL(0.150 ns) = 1.338 ns; Loc. = LCCOMB_X4_Y33_N10; Fanout = 2; COMB Node = 'adc:adc1\|data\[6\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { sram:sram1|data_buffer[6] adc:adc1|data[6]~21 } "NODE_NAME" } } { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.275 ns) 2.548 ns dac:dac1\|Mux0~2 3 COMB LCCOMB_X1_Y34_N12 1 " "Info: 3: + IC(0.935 ns) + CELL(0.275 ns) = 2.548 ns; Loc. = LCCOMB_X1_Y34_N12; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { adc:adc1|data[6]~21 dac:dac1|Mux0~2 } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.275 ns) 3.260 ns dac:dac1\|Mux0~3 4 COMB LCCOMB_X1_Y34_N14 1 " "Info: 4: + IC(0.437 ns) + CELL(0.275 ns) = 3.260 ns; Loc. = LCCOMB_X1_Y34_N14; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { dac:dac1|Mux0~2 dac:dac1|Mux0~3 } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 3.787 ns dac:dac1\|Mux0~6 5 COMB LCCOMB_X1_Y34_N4 1 " "Info: 5: + IC(0.252 ns) + CELL(0.275 ns) = 3.787 ns; Loc. = LCCOMB_X1_Y34_N4; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { dac:dac1|Mux0~3 dac:dac1|Mux0~6 } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.275 ns) 4.492 ns dac:dac1\|Mux0~9 6 COMB LCCOMB_X2_Y34_N8 1 " "Info: 6: + IC(0.430 ns) + CELL(0.275 ns) = 4.492 ns; Loc. = LCCOMB_X2_Y34_N8; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { dac:dac1|Mux0~6 dac:dac1|Mux0~9 } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.576 ns dac:dac1\|dacdat 7 REG LCFF_X2_Y34_N9 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.576 ns; Loc. = LCFF_X2_Y34_N9; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dac:dac1|Mux0~9 dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 29.15 % ) " "Info: Total cell delay = 1.334 ns ( 29.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.242 ns ( 70.85 % ) " "Info: Total interconnect delay = 3.242 ns ( 70.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { sram:sram1|data_buffer[6] adc:adc1|data[6]~21 dac:dac1|Mux0~2 dac:dac1|Mux0~3 dac:dac1|Mux0~6 dac:dac1|Mux0~9 dac:dac1|dacdat } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.576 ns" { sram:sram1|data_buffer[6] {} adc:adc1|data[6]~21 {} dac:dac1|Mux0~2 {} dac:dac1|Mux0~3 {} dac:dac1|Mux0~6 {} dac:dac1|Mux0~9 {} dac:dac1|dacdat {} } { 0.000ns 1.188ns 0.935ns 0.437ns 0.252ns 0.430ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.275ns 0.275ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.129 ns - Smallest " "Info: - Smallest clock skew is -1.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 5.092 ns + Shortest register " "Info: + Shortest clock path from clock \"bclk\" to destination register is 5.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 91 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 91; CLK Node = 'bclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.685 ns) + CELL(0.537 ns) 5.092 ns dac:dac1\|dacdat 2 REG LCFF_X2_Y34_N9 1 " "Info: 2: + IC(3.685 ns) + CELL(0.537 ns) = 5.092 ns; Loc. = LCFF_X2_Y34_N9; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.222 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 27.63 % ) " "Info: Total cell delay = 1.407 ns ( 27.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.685 ns ( 72.37 % ) " "Info: Total interconnect delay = 3.685 ns ( 72.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.092 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.092 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 3.685ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk source 6.221 ns - Longest register " "Info: - Longest clock path from clock \"bclk\" to source register is 6.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 91 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 91; CLK Node = 'bclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.787 ns) 2.653 ns dac:dac1\|read 2 REG LCFF_X2_Y34_N5 3 " "Info: 2: + IC(0.996 ns) + CELL(0.787 ns) = 2.653 ns; Loc. = LCFF_X2_Y34_N5; Fanout = 3; REG Node = 'dac:dac1\|read'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { bclk dac:dac1|read } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.275 ns) 3.249 ns sram:sram1\|comb~34 3 COMB LCCOMB_X2_Y34_N18 3 " "Info: 3: + IC(0.321 ns) + CELL(0.275 ns) = 3.249 ns; Loc. = LCCOMB_X2_Y34_N18; Fanout = 3; COMB Node = 'sram:sram1\|comb~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { dac:dac1|read sram:sram1|comb~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.000 ns) 4.734 ns sram:sram1\|comb~34clkctrl 4 COMB CLKCTRL_G2 16 " "Info: 4: + IC(1.485 ns) + CELL(0.000 ns) = 4.734 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'sram:sram1\|comb~34clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { sram:sram1|comb~34 sram:sram1|comb~34clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.150 ns) 6.221 ns sram:sram1\|data_buffer\[6\] 5 REG LCCOMB_X10_Y30_N0 1 " "Info: 5: + IC(1.337 ns) + CELL(0.150 ns) = 6.221 ns; Loc. = LCCOMB_X10_Y30_N0; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { sram:sram1|comb~34clkctrl sram:sram1|data_buffer[6] } "NODE_NAME" } } { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.082 ns ( 33.47 % ) " "Info: Total cell delay = 2.082 ns ( 33.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.139 ns ( 66.53 % ) " "Info: Total interconnect delay = 4.139 ns ( 66.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.221 ns" { bclk dac:dac1|read sram:sram1|comb~34 sram:sram1|comb~34clkctrl sram:sram1|data_buffer[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.221 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|comb~34 {} sram:sram1|comb~34clkctrl {} sram:sram1|data_buffer[6] {} } { 0.000ns 0.000ns 0.996ns 0.321ns 1.485ns 1.337ns } { 0.000ns 0.870ns 0.787ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.092 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.092 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 3.685ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.221 ns" { bclk dac:dac1|read sram:sram1|comb~34 sram:sram1|comb~34clkctrl sram:sram1|data_buffer[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.221 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|comb~34 {} sram:sram1|comb~34clkctrl {} sram:sram1|data_buffer[6] {} } { 0.000ns 0.000ns 0.996ns 0.321ns 1.485ns 1.337ns } { 0.000ns 0.870ns 0.787ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { sram:sram1|data_buffer[6] adc:adc1|data[6]~21 dac:dac1|Mux0~2 dac:dac1|Mux0~3 dac:dac1|Mux0~6 dac:dac1|Mux0~9 dac:dac1|dacdat } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.576 ns" { sram:sram1|data_buffer[6] {} adc:adc1|data[6]~21 {} dac:dac1|Mux0~2 {} dac:dac1|Mux0~3 {} dac:dac1|Mux0~6 {} dac:dac1|Mux0~9 {} dac:dac1|dacdat {} } { 0.000ns 1.188ns 0.935ns 0.437ns 0.252ns 0.430ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.275ns 0.275ns 0.275ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.092 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.092 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 3.685ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.221 ns" { bclk dac:dac1|read sram:sram1|comb~34 sram:sram1|comb~34clkctrl sram:sram1|data_buffer[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.221 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|comb~34 {} sram:sram1|comb~34clkctrl {} sram:sram1|data_buffer[6] {} } { 0.000ns 0.000ns 0.996ns 0.321ns 1.485ns 1.337ns } { 0.000ns 0.870ns 0.787ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 register debounce:debounce3\|clean register sram:sram1\|io_buffer\[3\] -1.918 ns " "Info: Minimum slack time is -1.918 ns for clock \"pll:pll1\|altpll:altpll_component\|_clk0\" between source register \"debounce:debounce3\|clean\" and destination register \"sram:sram1\|io_buffer\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.896 ns + Shortest register register " "Info: + Shortest register to register delay is 1.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:debounce3\|clean 1 REG LCFF_X3_Y34_N5 41 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y34_N5; Fanout = 41; REG Node = 'debounce:debounce3\|clean'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:debounce3|clean } "NODE_NAME" } } { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.150 ns) 1.219 ns adc:adc1\|data\[3\]~27 2 COMB LCCOMB_X1_Y33_N28 2 " "Info: 2: + IC(1.069 ns) + CELL(0.150 ns) = 1.219 ns; Loc. = LCCOMB_X1_Y33_N28; Fanout = 2; COMB Node = 'adc:adc1\|data\[3\]~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { debounce:debounce3|clean adc:adc1|data[3]~27 } "NODE_NAME" } } { "adc.v" "" { Text "C:/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 1.896 ns sram:sram1\|io_buffer\[3\] 3 REG LCCOMB_X1_Y33_N2 1 " "Info: 3: + IC(0.257 ns) + CELL(0.420 ns) = 1.896 ns; Loc. = LCCOMB_X1_Y33_N2; Fanout = 1; REG Node = 'sram:sram1\|io_buffer\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { adc:adc1|data[3]~27 sram:sram1|io_buffer[3] } "NODE_NAME" } } { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.570 ns ( 30.06 % ) " "Info: Total cell delay = 0.570 ns ( 30.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.326 ns ( 69.94 % ) " "Info: Total interconnect delay = 1.326 ns ( 69.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { debounce:debounce3|clean adc:adc1|data[3]~27 sram:sram1|io_buffer[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.896 ns" { debounce:debounce3|clean {} adc:adc1|data[3]~27 {} sram:sram1|io_buffer[3] {} } { 0.000ns 1.069ns 0.257ns } { 0.000ns 0.150ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.814 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.814 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll1\|altpll:altpll_component\|_clk0 83.333 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll1\|altpll:altpll_component\|_clk0 83.333 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.064 ns + Smallest " "Info: + Smallest clock skew is 4.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 destination 6.720 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll1\|altpll:altpll_component\|_clk0\" to destination register is 6.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 91 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 91; COMB Node = 'pll:pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.787 ns) 2.906 ns debounce:debounce3\|clean 3 REG LCFF_X3_Y34_N5 41 " "Info: 3: + IC(1.028 ns) + CELL(0.787 ns) = 2.906 ns; Loc. = LCFF_X3_Y34_N5; Fanout = 41; REG Node = 'debounce:debounce3\|clean'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean } "NODE_NAME" } } { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.150 ns) 3.597 ns sram:sram1\|comb~35 4 COMB LCCOMB_X2_Y34_N20 3 " "Info: 4: + IC(0.541 ns) + CELL(0.150 ns) = 3.597 ns; Loc. = LCCOMB_X2_Y34_N20; Fanout = 3; COMB Node = 'sram:sram1\|comb~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { debounce:debounce3|clean sram:sram1|comb~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.000 ns) 5.099 ns sram:sram1\|comb~35clkctrl 5 COMB CLKCTRL_G0 16 " "Info: 5: + IC(1.502 ns) + CELL(0.000 ns) = 5.099 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'sram:sram1\|comb~35clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { sram:sram1|comb~35 sram:sram1|comb~35clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.271 ns) 6.720 ns sram:sram1\|io_buffer\[3\] 6 REG LCCOMB_X1_Y33_N2 1 " "Info: 6: + IC(1.350 ns) + CELL(0.271 ns) = 6.720 ns; Loc. = LCCOMB_X1_Y33_N2; Fanout = 1; REG Node = 'sram:sram1\|io_buffer\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { sram:sram1|comb~35clkctrl sram:sram1|io_buffer[3] } "NODE_NAME" } } { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.208 ns ( 17.98 % ) " "Info: Total cell delay = 1.208 ns ( 17.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.512 ns ( 82.02 % ) " "Info: Total interconnect delay = 5.512 ns ( 82.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean sram:sram1|comb~35 sram:sram1|comb~35clkctrl sram:sram1|io_buffer[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce3|clean {} sram:sram1|comb~35 {} sram:sram1|comb~35clkctrl {} sram:sram1|io_buffer[3] {} } { 0.000ns 1.091ns 1.028ns 0.541ns 1.502ns 1.350ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 source 2.656 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll1\|altpll:altpll_component\|_clk0\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 91 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 91; COMB Node = 'pll:pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.656 ns debounce:debounce3\|clean 3 REG LCFF_X3_Y34_N5 41 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X3_Y34_N5; Fanout = 41; REG Node = 'debounce:debounce3\|clean'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean } "NODE_NAME" } } { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.22 % ) " "Info: Total cell delay = 0.537 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 79.78 % ) " "Info: Total interconnect delay = 2.119 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce3|clean {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean sram:sram1|comb~35 sram:sram1|comb~35clkctrl sram:sram1|io_buffer[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce3|clean {} sram:sram1|comb~35 {} sram:sram1|comb~35clkctrl {} sram:sram1|io_buffer[3] {} } { 0.000ns 1.091ns 1.028ns 0.541ns 1.502ns 1.350ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce3|clean {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "debounce.v" "" { Text "C:/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean sram:sram1|comb~35 sram:sram1|comb~35clkctrl sram:sram1|io_buffer[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce3|clean {} sram:sram1|comb~35 {} sram:sram1|comb~35clkctrl {} sram:sram1|io_buffer[3] {} } { 0.000ns 1.091ns 1.028ns 0.541ns 1.502ns 1.350ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce3|clean {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { debounce:debounce3|clean adc:adc1|data[3]~27 sram:sram1|io_buffer[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.896 ns" { debounce:debounce3|clean {} adc:adc1|data[3]~27 {} sram:sram1|io_buffer[3] {} } { 0.000ns 1.069ns 0.257ns } { 0.000ns 0.150ns 0.420ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean sram:sram1|comb~35 sram:sram1|comb~35clkctrl sram:sram1|io_buffer[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce3|clean {} sram:sram1|comb~35 {} sram:sram1|comb~35clkctrl {} sram:sram1|io_buffer[3] {} } { 0.000ns 1.091ns 1.028ns 0.541ns 1.502ns 1.350ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl debounce:debounce3|clean } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce3|clean {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "pll:pll1\|altpll:altpll_component\|_clk0 17 " "Warning: Can't achieve minimum setup and hold requirement pll:pll1\|altpll:altpll_component\|_clk0 along 17 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "bclk 51 " "Warning: Circuit may not operate. Detected 51 non-operational path(s) clocked by clock \"bclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dac:dac1\|counter2\[3\] dac:dac1\|counter2\[1\] bclk 1.85 ns " "Info: Found hold time violation between source  pin or register \"dac:dac1\|counter2\[3\]\" and destination pin or register \"dac:dac1\|counter2\[1\]\" for clock \"bclk\" (Hold time is 1.85 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.689 ns + Largest " "Info: + Largest clock skew is 2.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 5.092 ns + Longest register " "Info: + Longest clock path from clock \"bclk\" to destination register is 5.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 91 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 91; CLK Node = 'bclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.685 ns) + CELL(0.537 ns) 5.092 ns dac:dac1\|counter2\[1\] 2 REG LCFF_X2_Y34_N3 4 " "Info: 2: + IC(3.685 ns) + CELL(0.537 ns) = 5.092 ns; Loc. = LCFF_X2_Y34_N3; Fanout = 4; REG Node = 'dac:dac1\|counter2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.222 ns" { bclk dac:dac1|counter2[1] } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 27.63 % ) " "Info: Total cell delay = 1.407 ns ( 27.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.685 ns ( 72.37 % ) " "Info: Total interconnect delay = 3.685 ns ( 72.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.092 ns" { bclk dac:dac1|counter2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.092 ns" { bclk {} bclk~combout {} dac:dac1|counter2[1] {} } { 0.000ns 0.000ns 3.685ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk source 2.403 ns - Shortest register " "Info: - Shortest clock path from clock \"bclk\" to source register is 2.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 91 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 91; CLK Node = 'bclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.403 ns dac:dac1\|counter2\[3\] 2 REG LCFF_X2_Y34_N13 3 " "Info: 2: + IC(0.996 ns) + CELL(0.537 ns) = 2.403 ns; Loc. = LCFF_X2_Y34_N13; Fanout = 3; REG Node = 'dac:dac1\|counter2\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { bclk dac:dac1|counter2[3] } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 58.55 % ) " "Info: Total cell delay = 1.407 ns ( 58.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 41.45 % ) " "Info: Total interconnect delay = 0.996 ns ( 41.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { bclk dac:dac1|counter2[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.403 ns" { bclk {} bclk~combout {} dac:dac1|counter2[3] {} } { 0.000ns 0.000ns 0.996ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.092 ns" { bclk dac:dac1|counter2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.092 ns" { bclk {} bclk~combout {} dac:dac1|counter2[1] {} } { 0.000ns 0.000ns 3.685ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { bclk dac:dac1|counter2[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.403 ns" { bclk {} bclk~combout {} dac:dac1|counter2[3] {} } { 0.000ns 0.000ns 0.996ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.855 ns - Shortest register register " "Info: - Shortest register to register delay is 0.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dac:dac1\|counter2\[3\] 1 REG LCFF_X2_Y34_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y34_N13; Fanout = 3; REG Node = 'dac:dac1\|counter2\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac:dac1|counter2[3] } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.438 ns) 0.771 ns dac:dac1\|counter2~12 2 COMB LCCOMB_X2_Y34_N2 1 " "Info: 2: + IC(0.333 ns) + CELL(0.438 ns) = 0.771 ns; Loc. = LCCOMB_X2_Y34_N2; Fanout = 1; COMB Node = 'dac:dac1\|counter2~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { dac:dac1|counter2[3] dac:dac1|counter2~12 } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.855 ns dac:dac1\|counter2\[1\] 3 REG LCFF_X2_Y34_N3 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.855 ns; Loc. = LCFF_X2_Y34_N3; Fanout = 4; REG Node = 'dac:dac1\|counter2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dac:dac1|counter2~12 dac:dac1|counter2[1] } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 61.05 % ) " "Info: Total cell delay = 0.522 ns ( 61.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.333 ns ( 38.95 % ) " "Info: Total interconnect delay = 0.333 ns ( 38.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { dac:dac1|counter2[3] dac:dac1|counter2~12 dac:dac1|counter2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.855 ns" { dac:dac1|counter2[3] {} dac:dac1|counter2~12 {} dac:dac1|counter2[1] {} } { 0.000ns 0.333ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.092 ns" { bclk dac:dac1|counter2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.092 ns" { bclk {} bclk~combout {} dac:dac1|counter2[1] {} } { 0.000ns 0.000ns 3.685ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { bclk dac:dac1|counter2[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.403 ns" { bclk {} bclk~combout {} dac:dac1|counter2[3] {} } { 0.000ns 0.000ns 0.996ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { dac:dac1|counter2[3] dac:dac1|counter2~12 dac:dac1|counter2[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.855 ns" { dac:dac1|counter2[3] {} dac:dac1|counter2~12 {} dac:dac1|counter2[1] {} } { 0.000ns 0.333ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dac:dac1\|counter2\[2\] daclrc bclk 4.810 ns register " "Info: tsu for register \"dac:dac1\|counter2\[2\]\" (data pin = \"daclrc\", clock pin = \"bclk\") is 4.810 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.249 ns + Longest pin register " "Info: + Longest pin to register delay is 7.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns daclrc 1 PIN PIN_C6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 4; PIN Node = 'daclrc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { daclrc } "NODE_NAME" } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.827 ns) + CELL(0.275 ns) 5.962 ns dac:dac1\|dacdat~2 2 COMB LCCOMB_X1_Y32_N4 5 " "Info: 2: + IC(4.827 ns) + CELL(0.275 ns) = 5.962 ns; Loc. = LCCOMB_X1_Y32_N4; Fanout = 5; COMB Node = 'dac:dac1\|dacdat~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.102 ns" { daclrc dac:dac1|dacdat~2 } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.438 ns) 7.165 ns dac:dac1\|counter2\[2\]~13 3 COMB LCCOMB_X2_Y34_N24 1 " "Info: 3: + IC(0.765 ns) + CELL(0.438 ns) = 7.165 ns; Loc. = LCCOMB_X2_Y34_N24; Fanout = 1; COMB Node = 'dac:dac1\|counter2\[2\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { dac:dac1|dacdat~2 dac:dac1|counter2[2]~13 } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.249 ns dac:dac1\|counter2\[2\] 4 REG LCFF_X2_Y34_N25 4 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.249 ns; Loc. = LCFF_X2_Y34_N25; Fanout = 4; REG Node = 'dac:dac1\|counter2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dac:dac1|counter2[2]~13 dac:dac1|counter2[2] } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.657 ns ( 22.86 % ) " "Info: Total cell delay = 1.657 ns ( 22.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.592 ns ( 77.14 % ) " "Info: Total interconnect delay = 5.592 ns ( 77.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.249 ns" { daclrc dac:dac1|dacdat~2 dac:dac1|counter2[2]~13 dac:dac1|counter2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.249 ns" { daclrc {} daclrc~combout {} dac:dac1|dacdat~2 {} dac:dac1|counter2[2]~13 {} dac:dac1|counter2[2] {} } { 0.000ns 0.000ns 4.827ns 0.765ns 0.000ns } { 0.000ns 0.860ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 2.403 ns - Shortest register " "Info: - Shortest clock path from clock \"bclk\" to destination register is 2.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 91 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 91; CLK Node = 'bclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.403 ns dac:dac1\|counter2\[2\] 2 REG LCFF_X2_Y34_N25 4 " "Info: 2: + IC(0.996 ns) + CELL(0.537 ns) = 2.403 ns; Loc. = LCFF_X2_Y34_N25; Fanout = 4; REG Node = 'dac:dac1\|counter2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { bclk dac:dac1|counter2[2] } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 58.55 % ) " "Info: Total cell delay = 1.407 ns ( 58.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 41.45 % ) " "Info: Total interconnect delay = 0.996 ns ( 41.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { bclk dac:dac1|counter2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.403 ns" { bclk {} bclk~combout {} dac:dac1|counter2[2] {} } { 0.000ns 0.000ns 0.996ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.249 ns" { daclrc dac:dac1|dacdat~2 dac:dac1|counter2[2]~13 dac:dac1|counter2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.249 ns" { daclrc {} daclrc~combout {} dac:dac1|dacdat~2 {} dac:dac1|counter2[2]~13 {} dac:dac1|counter2[2] {} } { 0.000ns 0.000ns 4.827ns 0.765ns 0.000ns } { 0.000ns 0.860ns 0.275ns 0.438ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { bclk dac:dac1|counter2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.403 ns" { bclk {} bclk~combout {} dac:dac1|counter2[2] {} } { 0.000ns 0.000ns 0.996ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "bclk io\[7\] sram:sram1\|io_buffer\[7\] 14.077 ns register " "Info: tco from clock \"bclk\" to destination pin \"io\[7\]\" through register \"sram:sram1\|io_buffer\[7\]\" is 14.077 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk source 6.214 ns + Longest register " "Info: + Longest clock path from clock \"bclk\" to source register is 6.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 91 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 91; CLK Node = 'bclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.787 ns) 2.653 ns dac:dac1\|read 2 REG LCFF_X2_Y34_N5 3 " "Info: 2: + IC(0.996 ns) + CELL(0.787 ns) = 2.653 ns; Loc. = LCFF_X2_Y34_N5; Fanout = 3; REG Node = 'dac:dac1\|read'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { bclk dac:dac1|read } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.245 ns) 3.219 ns sram:sram1\|comb~35 3 COMB LCCOMB_X2_Y34_N20 3 " "Info: 3: + IC(0.321 ns) + CELL(0.245 ns) = 3.219 ns; Loc. = LCCOMB_X2_Y34_N20; Fanout = 3; COMB Node = 'sram:sram1\|comb~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { dac:dac1|read sram:sram1|comb~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.000 ns) 4.721 ns sram:sram1\|comb~35clkctrl 4 COMB CLKCTRL_G0 16 " "Info: 4: + IC(1.502 ns) + CELL(0.000 ns) = 4.721 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'sram:sram1\|comb~35clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { sram:sram1|comb~35 sram:sram1|comb~35clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.150 ns) 6.214 ns sram:sram1\|io_buffer\[7\] 5 REG LCCOMB_X6_Y32_N8 1 " "Info: 5: + IC(1.343 ns) + CELL(0.150 ns) = 6.214 ns; Loc. = LCCOMB_X6_Y32_N8; Fanout = 1; REG Node = 'sram:sram1\|io_buffer\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { sram:sram1|comb~35clkctrl sram:sram1|io_buffer[7] } "NODE_NAME" } } { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 33.02 % ) " "Info: Total cell delay = 2.052 ns ( 33.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.162 ns ( 66.98 % ) " "Info: Total interconnect delay = 4.162 ns ( 66.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { bclk dac:dac1|read sram:sram1|comb~35 sram:sram1|comb~35clkctrl sram:sram1|io_buffer[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|comb~35 {} sram:sram1|comb~35clkctrl {} sram:sram1|io_buffer[7] {} } { 0.000ns 0.000ns 0.996ns 0.321ns 1.502ns 1.343ns } { 0.000ns 0.870ns 0.787ns 0.245ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.863 ns + Longest register pin " "Info: + Longest register to pin delay is 7.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram:sram1\|io_buffer\[7\] 1 REG LCCOMB_X6_Y32_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y32_N8; Fanout = 1; REG Node = 'sram:sram1\|io_buffer\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram:sram1|io_buffer[7] } "NODE_NAME" } } { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.420 ns) 1.154 ns sram:sram1\|io\[7\]~88 2 COMB LCCOMB_X5_Y30_N22 1 " "Info: 2: + IC(0.734 ns) + CELL(0.420 ns) = 1.154 ns; Loc. = LCCOMB_X5_Y30_N22; Fanout = 1; COMB Node = 'sram:sram1\|io\[7\]~88'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { sram:sram1|io_buffer[7] sram:sram1|io[7]~88 } "NODE_NAME" } } { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.951 ns) + CELL(2.758 ns) 7.863 ns io\[7\] 3 PIN PIN_Y11 0 " "Info: 3: + IC(3.951 ns) + CELL(2.758 ns) = 7.863 ns; Loc. = PIN_Y11; Fanout = 0; PIN Node = 'io\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { sram:sram1|io[7]~88 io[7] } "NODE_NAME" } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.178 ns ( 40.42 % ) " "Info: Total cell delay = 3.178 ns ( 40.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.685 ns ( 59.58 % ) " "Info: Total interconnect delay = 4.685 ns ( 59.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.863 ns" { sram:sram1|io_buffer[7] sram:sram1|io[7]~88 io[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.863 ns" { sram:sram1|io_buffer[7] {} sram:sram1|io[7]~88 {} io[7] {} } { 0.000ns 0.734ns 3.951ns } { 0.000ns 0.420ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { bclk dac:dac1|read sram:sram1|comb~35 sram:sram1|comb~35clkctrl sram:sram1|io_buffer[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|comb~35 {} sram:sram1|comb~35clkctrl {} sram:sram1|io_buffer[7] {} } { 0.000ns 0.000ns 0.996ns 0.321ns 1.502ns 1.343ns } { 0.000ns 0.870ns 0.787ns 0.245ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.863 ns" { sram:sram1|io_buffer[7] sram:sram1|io[7]~88 io[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.863 ns" { sram:sram1|io_buffer[7] {} sram:sram1|io[7]~88 {} io[7] {} } { 0.000ns 0.734ns 3.951ns } { 0.000ns 0.420ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "adclrc ce 12.596 ns Longest " "Info: Longest tpd from source pin \"adclrc\" to destination pin \"ce\" is 12.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns adclrc 1 PIN PIN_C5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C5; Fanout = 4; PIN Node = 'adclrc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adclrc } "NODE_NAME" } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.867 ns) + CELL(0.150 ns) 5.877 ns sram:sram1\|ce~1 2 COMB LCCOMB_X2_Y34_N4 1 " "Info: 2: + IC(4.867 ns) + CELL(0.150 ns) = 5.877 ns; Loc. = LCCOMB_X2_Y34_N4; Fanout = 1; COMB Node = 'sram:sram1\|ce~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.017 ns" { adclrc sram:sram1|ce~1 } "NODE_NAME" } } { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.931 ns) + CELL(2.788 ns) 12.596 ns ce 3 PIN PIN_AC11 0 " "Info: 3: + IC(3.931 ns) + CELL(2.788 ns) = 12.596 ns; Loc. = PIN_AC11; Fanout = 0; PIN Node = 'ce'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.719 ns" { sram:sram1|ce~1 ce } "NODE_NAME" } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.798 ns ( 30.15 % ) " "Info: Total cell delay = 3.798 ns ( 30.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.798 ns ( 69.85 % ) " "Info: Total interconnect delay = 8.798 ns ( 69.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.596 ns" { adclrc sram:sram1|ce~1 ce } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.596 ns" { adclrc {} adclrc~combout {} sram:sram1|ce~1 {} ce {} } { 0.000ns 0.000ns 4.867ns 3.931ns } { 0.000ns 0.860ns 0.150ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sram:sram1\|data_buffer\[6\] io\[6\] bclk -0.979 ns register " "Info: th for register \"sram:sram1\|data_buffer\[6\]\" (data pin = \"io\[6\]\", clock pin = \"bclk\") is -0.979 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 6.221 ns + Longest register " "Info: + Longest clock path from clock \"bclk\" to destination register is 6.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 91 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 91; CLK Node = 'bclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.787 ns) 2.653 ns dac:dac1\|read 2 REG LCFF_X2_Y34_N5 3 " "Info: 2: + IC(0.996 ns) + CELL(0.787 ns) = 2.653 ns; Loc. = LCFF_X2_Y34_N5; Fanout = 3; REG Node = 'dac:dac1\|read'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { bclk dac:dac1|read } "NODE_NAME" } } { "dac.v" "" { Text "C:/home/lucaspeng/dclab/exp3/dac.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.275 ns) 3.249 ns sram:sram1\|comb~34 3 COMB LCCOMB_X2_Y34_N18 3 " "Info: 3: + IC(0.321 ns) + CELL(0.275 ns) = 3.249 ns; Loc. = LCCOMB_X2_Y34_N18; Fanout = 3; COMB Node = 'sram:sram1\|comb~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { dac:dac1|read sram:sram1|comb~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.000 ns) 4.734 ns sram:sram1\|comb~34clkctrl 4 COMB CLKCTRL_G2 16 " "Info: 4: + IC(1.485 ns) + CELL(0.000 ns) = 4.734 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'sram:sram1\|comb~34clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { sram:sram1|comb~34 sram:sram1|comb~34clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.150 ns) 6.221 ns sram:sram1\|data_buffer\[6\] 5 REG LCCOMB_X10_Y30_N0 1 " "Info: 5: + IC(1.337 ns) + CELL(0.150 ns) = 6.221 ns; Loc. = LCCOMB_X10_Y30_N0; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { sram:sram1|comb~34clkctrl sram:sram1|data_buffer[6] } "NODE_NAME" } } { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.082 ns ( 33.47 % ) " "Info: Total cell delay = 2.082 ns ( 33.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.139 ns ( 66.53 % ) " "Info: Total interconnect delay = 4.139 ns ( 66.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.221 ns" { bclk dac:dac1|read sram:sram1|comb~34 sram:sram1|comb~34clkctrl sram:sram1|data_buffer[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.221 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|comb~34 {} sram:sram1|comb~34clkctrl {} sram:sram1|data_buffer[6] {} } { 0.000ns 0.000ns 0.996ns 0.321ns 1.485ns 1.337ns } { 0.000ns 0.870ns 0.787ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns io\[6\] 1 PIN PIN_AA11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA11; Fanout = 1; PIN Node = 'io\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { io[6] } "NODE_NAME" } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns io\[6\]~9 2 COMB IOC_X14_Y0_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X14_Y0_N0; Fanout = 1; COMB Node = 'io\[6\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { io[6] io[6]~9 } "NODE_NAME" } } { "recorder.v" "" { Text "C:/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.105 ns) + CELL(0.275 ns) 7.200 ns sram:sram1\|data_buffer\[6\] 3 REG LCCOMB_X10_Y30_N0 1 " "Info: 3: + IC(6.105 ns) + CELL(0.275 ns) = 7.200 ns; Loc. = LCCOMB_X10_Y30_N0; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.380 ns" { io[6]~9 sram:sram1|data_buffer[6] } "NODE_NAME" } } { "sram.v" "" { Text "C:/home/lucaspeng/dclab/exp3/sram.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 15.21 % ) " "Info: Total cell delay = 1.095 ns ( 15.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.105 ns ( 84.79 % ) " "Info: Total interconnect delay = 6.105 ns ( 84.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { io[6] io[6]~9 sram:sram1|data_buffer[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { io[6] {} io[6]~9 {} sram:sram1|data_buffer[6] {} } { 0.000ns 0.000ns 6.105ns } { 0.000ns 0.820ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.221 ns" { bclk dac:dac1|read sram:sram1|comb~34 sram:sram1|comb~34clkctrl sram:sram1|data_buffer[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.221 ns" { bclk {} bclk~combout {} dac:dac1|read {} sram:sram1|comb~34 {} sram:sram1|comb~34clkctrl {} sram:sram1|data_buffer[6] {} } { 0.000ns 0.000ns 0.996ns 0.321ns 1.485ns 1.337ns } { 0.000ns 0.870ns 0.787ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { io[6] io[6]~9 sram:sram1|data_buffer[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { io[6] {} io[6]~9 {} sram:sram1|data_buffer[6] {} } { 0.000ns 0.000ns 6.105ns } { 0.000ns 0.820ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Peak virtual memory: 146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 12:31:01 2010 " "Info: Processing ended: Fri Jul 16 12:31:01 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 248 s " "Info: Quartus II Full Compilation was successful. 0 errors, 248 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
