Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,LSRAM 18K,Chip Globals,Row Global,PLL,Transceiver Lanes
AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/Primitives,25187,9245,0,0,0,0,0,2,0,0,0
AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/Primitives,25182,9245,0,0,0,0,0,2,0,0,0
AnalyzInCirc_Top_0/inst_AnalyzInCirc_Controler/Primitives,152,96,0,0,0,0,0,0,0,0,0
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/Primitives,2,17,0,0,0,0,0,1,0,0,0
Clock_Reset_0/Clock_Controller_0/Primitives,18,15,0,0,0,0,0,0,0,0,0
Clock_Reset_0/Clock_Switch_0/Primitives,43,20,0,0,0,0,0,0,0,0,0
Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Primitives,1,3,0,0,0,0,0,1,0,0,0
Clock_Reset_0/Clock_Switch_0_0/Primitives,43,20,0,0,0,0,0,0,0,0,0
Clock_Reset_0/Clock_Switch_0_0/inst_Synchronizer_Reset_Out/Primitives,0,2,0,0,0,0,0,0,0,0,0
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/Primitives,0,0,0,0,0,0,0,2,0,1,0
Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/Primitives,0,0,0,0,0,0,0,1,0,1,0
Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/Primitives,0,0,0,0,0,0,0,1,0,1,0
Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/Primitives,0,0,0,0,0,0,0,1,0,1,0
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/Primitives,0,0,0,0,0,0,0,1,0,0,0
Clock_Reset_0/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_0/I_CD_1/Primitives,0,0,0,0,0,0,0,1,0,0,0
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/Primitives,0,0,0,0,0,0,0,1,0,0,0
Clock_Reset_0/Synchronizer_0/Primitives,1,2,0,0,0,0,0,1,0,0,0
Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Primitives,43,44,0,0,0,0,0,0,0,0,0
Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/Primitives,50,33,0,0,0,0,0,0,0,0,0
Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,72,72,0,0,2,0,0,0,0
Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Primitives,43,44,0,0,0,0,0,0,0,0,0
Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/Primitives,50,33,0,0,0,0,0,0,0,0,0
Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,72,72,0,0,2,0,0,0,0
Communication_0/Communication_ANW_MUX_0/Primitives,9,5,0,0,0,0,0,0,0,0,0
Communication_0/Communication_CMD_MUX_0/Primitives,128,6,0,0,0,0,0,0,0,0,0
Communication_0/Communication_Controler_0/Primitives,376,270,0,0,0,0,0,0,0,0,0
Communication_0/Communication_Switch_0/Primitives,8,1,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Primitives,82,83,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Primitives,128,100,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,22,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,10,0,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/Primitives,47,84,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,72,72,0,0,2,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/Primitives,34,67,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Primitives,147,101,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,22,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,10,0,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/Primitives,38,68,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,72,72,0,0,2,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Primitives,44,82,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/Primitives,65,38,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/Primitives,46,84,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,36,36,0,0,1,0,0,0,0
Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/Primitives,1,9,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/Primitives,42,32,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/Primitives,20,19,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/Primitives,86,7,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/Primitives,1,0,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Primitives,88,100,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Primitives,94,60,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Primitives,82,83,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Primitives,128,100,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,22,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,10,0,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/Primitives,46,84,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,72,72,0,0,2,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/Primitives,34,67,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Primitives,147,101,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,22,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,10,0,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/Primitives,38,68,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,72,72,0,0,2,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/Primitives,44,82,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/Primitives,65,38,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/Primitives,46,84,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,36,36,0,0,1,0,0,0,0
Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/Primitives,1,9,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/Primitives,42,32,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/Primitives,20,19,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/Primitives,86,7,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/Primitives,1,0,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Primitives,88,100,0,0,0,0,0,0,0,0,0
Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Primitives,94,60,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/Primitives,35,66,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/Primitives,79,46,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/Primitives,39,68,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,72,72,0,0,2,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Primitives,42,83,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Primitives,132,101,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,22,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,10,0,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/Primitives,46,84,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,72,72,0,0,2,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Primitives,33,36,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Primitives,142,113,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/Primitives,0,28,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,13,0,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,28,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,14,0,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,576,576,0,0,16,0,0,0,0
Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/Primitives,77,7,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/Synchronizer_0/Primitives,0,2,0,0,0,0,0,0,0,0,0
Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/Primitives,97,44,0,0,0,0,0,0,0,0,0
Controler_0/ADI_SPI_0/Primitives,154,126,0,0,0,0,0,0,0,0,0
Controler_0/ADI_SPI_1/Primitives,154,126,0,0,0,0,0,0,0,0,0
Controler_0/Answer_Encoder_0/Primitives,190,45,0,0,0,0,0,0,0,0,0
Controler_0/Command_Decoder_0/Primitives,117,97,0,0,0,0,0,0,0,0,0
Controler_0/REGISTERS_0/Primitives,6,6,36,36,0,0,1,0,0,0,0
Controler_0/Reset_Controler_0/Primitives,255,139,0,0,0,0,0,0,0,0,0
Controler_0/SPI_LMX_0/SPI_interface_0/Primitives,0,42,0,0,0,0,0,0,0,0,0
Controler_0/SPI_LMX_0/spi_master_0/Primitives,62,73,0,0,0,0,0,0,0,0,0
Controler_0/SPI_LMX_0_0/SPI_interface_0/Primitives,0,42,0,0,0,0,0,0,0,0,0
Controler_0/SPI_LMX_0_0/spi_master_0/Primitives,62,73,0,0,0,0,0,0,0,0,0
Controler_0/gpio_controler_0/Primitives,362,264,0,0,0,0,0,0,0,0,0
Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Primitives,35,36,0,0,0,0,0,0,0,0,0
Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Primitives,107,89,0,0,0,0,0,0,0,0,0
Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0,0,0,0
Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0,0,0,0
Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0,0,0,0
Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0,0,0,0
Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,72,72,0,0,2,0,0,0,0
Data_Block_0/Communication_Builder_0/Primitives,314,274,0,0,0,0,0,0,0,0,0
Data_Block_0/CtrlBus_HandShake_0/Primitives,25,57,0,0,0,0,0,0,0,0,0
Data_Block_0/CtrlBus_HandShake_0/inst_Synchronizer_Busy/Primitives,0,2,0,0,0,0,0,0,0,0,0
Data_Block_0/CtrlBus_HandShake_0/inst_Synchronizer_Enable/Primitives,0,2,0,0,0,0,0,0,0,0,0
Data_Block_0/CtrlBus_HandShake_0/inst_Synchronizer_PRH_Reset/Primitives,0,2,0,0,0,0,0,0,0,0,0
Data_Block_0/DataRamManage_0/Primitives,217,162,0,0,0,0,0,0,0,0,0
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/Primitives,0,0,36,36,0,0,1,0,0,0,0
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/Primitives,0,0,36,36,0,0,1,0,0,0,0
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/Primitives,0,0,36,36,0,0,1,0,0,0,0
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/Primitives,0,0,36,36,0,0,1,0,0,0,0
Data_Block_0/FIFOs_Reader_0/Primitives,186,65,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/Primitives,26,27,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,20,28,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,0,12,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/Primitives,26,26,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,19,28,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,0,12,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/Primitives,26,26,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,20,28,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,0,12,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/Primitives,26,26,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,20,28,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,0,12,0,0,0,0
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Primitives,14,37,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Primitives,14,37,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Primitives,14,37,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Primitives,14,37,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/Primitives,26,27,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,19,28,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,0,12,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/Primitives,26,26,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,19,28,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,0,12,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/Primitives,26,26,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,19,28,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,0,12,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/Primitives,26,26,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,19,28,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,0,12,0,0,0,0
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Primitives,14,37,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Primitives,14,37,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Primitives,14,37,0,0,0,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Primitives,14,37,0,0,0,0,0,0,0,0,0
Data_Block_0/Primitives,1,0,0,0,0,0,0,0,0,0,0
Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/Primitives,52,0,6912,6912,0,0,192,0,0,0,0
Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/Primitives,52,0,6912,6912,0,0,192,0,0,0,0
Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/Primitives,52,0,6912,6912,0,0,192,0,0,0,0
Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/Primitives,52,0,6912,6912,0,0,192,0,0,0,0
Data_Block_0/Sample_RAM_Block_0/Primitives,72,0,0,0,0,0,0,0,0,0,0
Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Primitives,4,0,0,0,0,0,0,0,0,0,0
Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Primitives,24,0,0,0,0,0,0,0,0,0,0
Data_Block_0/Synchronizer_0_2/Primitives,1,2,0,0,0,0,0,1,0,0,0
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/Primitives,1,35,0,0,0,0,0,0,0,0,0
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/Primitives,98,78,0,0,0,0,0,0,0,0,0
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/Primitives,68,36,0,0,0,0,0,0,0,0,0
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,576,576,0,0,16,0,0,0,0
Data_Block_0/Trigger_Top_Part_0/EventFifoFreeLogic_0/Primitives,81,17,0,0,0,0,0,0,0,0,0
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Primitives,328,209,0,0,0,0,0,0,0,0,0
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Primitives,115,36,0,0,0,0,0,0,0,0,0
PF_IO_C0_0/PF_IO_C0_0/Primitives,0,0,0,0,1,0,0,0,0,0,0
PF_IO_C0_0_0/PF_IO_C0_0/Primitives,0,0,0,0,1,0,0,0,0,0,0
Primitives/Primitives,3,0,0,0,102,6,0,2,0,0,0
Synchronizer_0/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/CtrlBus_HandShake_1/Primitives,26,37,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/CtrlBus_HandShake_1/inst_Synchronizer_Busy/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/CtrlBus_HandShake_1/inst_Synchronizer_Enable/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Primitives,2,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/SampleCompose_0/Primitives,0,12,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/SampleCompose_0_0/Primitives,0,12,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/SampleCompose_0_1/Primitives,0,12,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/SampleCompose_0_2/Primitives,0,12,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/SampleCompose_0_3/Primitives,0,12,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/SampleCompose_0_4/Primitives,0,12,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/SampleCompose_0_5/Primitives,0,12,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/SampleCompose_0_6/Primitives,0,12,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Synchronizer_0_2/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Synchronizer_0_2_0/Primitives,1,3,0,0,0,0,0,1,0,0,0
Transceiver_Main_0/Test_Generator_for_Lanes_0/Primitives,73,79,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_Controller_0/Primitives,105,42,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_RxMainLinkController/Primitives,30,16,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/Primitives,23954,2256,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0/COREFIFO_C12_0/Primitives,130,131,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Primitives,89,64,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/Primitives,71,132,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,144,144,0,0,4,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Primitives,131,131,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Primitives,94,64,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/Primitives,71,132,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,144,144,0,0,4,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0/COREFIFO_C13_0/Primitives,18,19,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Primitives,89,64,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/Primitives,15,20,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,36,36,0,0,1,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Primitives,20,19,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Primitives,100,64,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/Primitives,15,20,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,36,36,0,0,1,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/Primitives,0,0,0,0,0,0,0,0,2,0,1
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/Primitives,18,11,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/Primitives,21,19,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/Primitives,10,10,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/Primitives,4,3,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Primitives,1,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/Primitives,0,4,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/Primitives,1,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/Primitives,2,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/Primitives,6,1,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/Primitives,19,8,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/Primitives,16,10,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/Primitives,4,3,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/Primitives,4,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/RxLaneControl_0/Primitives,134,186,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/Synchronizer_0/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/Synchronizer_0_0/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/Synchronizer_0_2/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/Synchronizer_0_2_0/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/Synchronizer_0_2_1/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/Synchronizer_0_2_2/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/Synchronizer_0_2_3/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/Synchronizer_0_2_4/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/Transceiver_LaneStatus_0/Primitives,0,16,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/TxLaneControl_0/Primitives,383,102,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/Primitives,23954,2256,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0/COREFIFO_C12_0/Primitives,130,131,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Primitives,89,64,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/Primitives,71,132,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,144,144,0,0,4,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0_1/COREFIFO_C12_0/Primitives,131,131,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Primitives,94,64,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/Primitives,71,132,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,144,144,0,0,4,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0/COREFIFO_C13_0/Primitives,18,19,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Primitives,89,64,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/Primitives,15,20,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,36,36,0,0,1,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0_0/COREFIFO_C13_0/Primitives,20,19,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Primitives,100,64,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,14,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,6,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/Primitives,15,20,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,36,36,0,0,1,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/Primitives,0,0,0,0,0,0,0,0,2,0,1
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/Primitives,18,11,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/Primitives,21,19,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/Primitives,4,3,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Primitives,1,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/Primitives,0,4,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/Primitives,1,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/Primitives,2,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/Primitives,6,1,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/Primitives,19,8,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/Primitives,16,10,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/Primitives,4,3,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/Primitives,4,0,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/RxLaneControl_0/Primitives,134,186,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/Synchronizer_0/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/Synchronizer_0_0/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/Synchronizer_0_2/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/Synchronizer_0_2_0/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/Synchronizer_0_2_1/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/Synchronizer_0_2_2/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/Synchronizer_0_2_3/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/Synchronizer_0_2_4/Primitives,0,2,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/Transceiver_LaneStatus_0/Primitives,0,16,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/TxLaneControl_0/Primitives,385,102,0,0,0,0,0,0,0,0,0
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_TxMainLinkController/Primitives,4,2,0,0,0,0,0,0,0,0,0
