;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV 717, <-20
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-26
	SUB -207, <-120
	ADD 210, 30
	ADD 196, 202
	SUB -207, <-120
	SLT 190, 200
	DJN @300, 90
	ADD 6, -2
	ADD 196, 202
	SUB @127, 106
	DJN -1, @-20
	ADD #270, <6
	CMP @-127, 100
	SUB @9, @20
	SUB @121, 103
	SUB @-127, 100
	SUB @127, 106
	CMP @121, 103
	SPL 900
	CMP @19, 20
	SLT 190, 200
	JMP <-127, 100
	JMP <19, 20
	SUB 0, -0
	MOV 717, <-20
	SUB @-127, 100
	SUB 12, @10
	SLT 196, 202
	CMP @121, 103
	SPL 960, 20
	CMP 0, -2
	SUB -207, <-120
	SUB @-127, 100
	CMP -207, <-120
	SUB #0, -13
	DJN -1, @-20
	SPL 0, 900
	ADD #-270, <1
	SLT 196, 202
	ADD 210, 30
	SPL 900, 16
	CMP -207, <-120
	DJN -1, @-20
	SUB @-127, 100
	ADD 190, 200
	MOV -1, <-26
	SUB -207, <-120
