Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov  5 01:12:04 2019
| Host         : DESKTOP-6FMUF9B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab5_control_sets_placed.rpt
| Design       : Lab5
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           14 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              63 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------+------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal          |     Enable Signal     |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+--------------------------------+-----------------------+------------------------------------------------------------------------------------+------------------+----------------+
|  green_data_reg[0]_i_2_n_0     |                       | green_data_reg[0]_i_3_n_0                                                          |                1 |              1 |
|  red_data_reg[0]_i_2_n_0       |                       | red_data_reg[0]_i_3_n_0                                                            |                1 |              1 |
|  pixel_clock_gen/inst/clk_out1 |                       | hdmi_controller/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  pixel_clock_gen/inst/clk_out1 |                       | hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  pixel_clock_gen/inst/clk_out1 |                       | hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                 |                1 |              4 |
|  pixel_clock_gen/inst/clk_out1 |                       | timing_inst/vpos_ena                                                               |                5 |             11 |
|  pixel_clock_gen/inst/clk_out1 | timing_inst/hpos_clr0 | timing_inst/vpos_clr                                                               |                3 |             11 |
|  pixel_clock_gen/inst/clk_out1 |                       | hdmi_controller/DataEncoders[0].DataEncoder/SR[0]                                  |                9 |             20 |
|  pixel_clock_gen/inst/clk_out1 |                       |                                                                                    |               14 |             23 |
|  pixel_clock_gen/inst/clk_out1 |                       | count[26]_i_1_n_0                                                                  |                7 |             26 |
+--------------------------------+-----------------------+------------------------------------------------------------------------------------+------------------+----------------+


