<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/asyn_rst_syn.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_encoder.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_transmitter_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/hdmi_colorbar_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/serializer_10_to_1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/video_display.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/video_driver.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:3s</data>
            <data>139</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 7 5800X 8-Core Processor</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/asyn_rst_syn.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/asyn_rst_syn.v(line number: 23)] Analyzing module asyn_rst_syn (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_encoder.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_encoder.v(line number: 21)] Analyzing module dvi_encoder (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_transmitter_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_transmitter_top.v(line number: 24)] Analyzing module dvi_transmitter_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/hdmi_colorbar_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/hdmi_colorbar_top.v(line number: 23)] Analyzing module hdmi_colorbar_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/serializer_10_to_1.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/serializer_10_to_1.v(line number: 25)] Analyzing module serializer_10_to_1 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/video_display.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/video_display.v(line number: 23)] Analyzing module video_display (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/video_driver.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/video_driver.v(line number: 24)] Analyzing module video_driver (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 18)] Analyzing module clk_wiz_0 (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;hdmi_colorbar_top&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/hdmi_colorbar_top.v(line number: 23)] Elaborating module hdmi_colorbar_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/hdmi_colorbar_top.v(line number: 52)] Elaborating instance clk_wiz_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 18)] Elaborating module clk_wiz_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 230)] Elaborating instance u_pll_e3</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 119)] Net clkfb in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 122)] Net pfden in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 123)] Net clkout0_gate in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 124)] Net clkout0_2pad_gate in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 125)] Net clkout1_gate in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 126)] Net clkout2_gate in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 127)] Net clkout3_gate in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 128)] Net clkout4_gate in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 129)] Net clkout5_gate in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 130)] Net dyn_idiv in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 131)] Net dyn_odiv0 in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 132)] Net dyn_odiv1 in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 133)] Net dyn_odiv2 in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 134)] Net dyn_odiv3 in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 135)] Net dyn_odiv4 in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 136)] Net dyn_fdiv in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 137)] Net dyn_duty0 in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 138)] Net dyn_duty1 in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 139)] Net dyn_duty2 in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 140)] Net dyn_duty3 in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v(line number: 141)] Net dyn_duty4 in clk_wiz_0(original module clk_wiz_0) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/hdmi_colorbar_top.v(line number: 62)] Elaborating instance u_video_driver</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/video_driver.v(line number: 24)] Elaborating module video_driver</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_colorbar_top/u_video_driver} parameter value:
    H_SYNC = 11'b00000101000
    H_BACK = 11'b00011011100
    H_DISP = 11'b10100000000
    H_FRONT = 11'b00001101110
    H_TOTAL = 11'b11001110010
    V_SYNC = 11'b00000000101
    V_BACK = 11'b00000010100
    V_DISP = 11'b01011010000
    V_FRONT = 11'b00000000101
    V_TOTAL = 11'b01011101110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/hdmi_colorbar_top.v(line number: 78)] Elaborating instance u_video_display</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/video_display.v(line number: 23)] Elaborating module video_display</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_colorbar_top/u_video_display} parameter value:
    H_DISP = 11'b10100000000
    V_DISP = 11'b01011010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/hdmi_colorbar_top.v(line number: 88)] Elaborating instance u_rgb2dvi_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_transmitter_top.v(line number: 24)] Elaborating module dvi_transmitter_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_transmitter_top.v(line number: 56)] Elaborating instance reset_syn</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/asyn_rst_syn.v(line number: 23)] Elaborating module asyn_rst_syn</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_transmitter_top.v(line number: 64)] Elaborating instance encoder_b</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_encoder.v(line number: 21)] Elaborating module dvi_encoder</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_colorbar_top/u_rgb2dvi_0/encoder_b} parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_transmitter_top.v(line number: 75)] Elaborating instance encoder_g</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_encoder.v(line number: 21)] Elaborating module dvi_encoder</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_colorbar_top/u_rgb2dvi_0/encoder_g} parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_transmitter_top.v(line number: 86)] Elaborating instance encoder_r</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_encoder.v(line number: 21)] Elaborating module dvi_encoder</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_colorbar_top/u_rgb2dvi_0/encoder_r} parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_transmitter_top.v(line number: 98)] Elaborating instance serializer_b</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/serializer_10_to_1.v(line number: 92)] Elaborating instance gtp_ogddr_p</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/serializer_10_to_1.v(line number: 104)] Elaborating instance gtp_outbuft_p</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/serializer_10_to_1.v(line number: 118)] Elaborating instance gtp_ogddr_n</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/serializer_10_to_1.v(line number: 130)] Elaborating instance gtp_outbuft_n</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_transmitter_top.v(line number: 106)] Elaborating instance serializer_g</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_transmitter_top.v(line number: 114)] Elaborating instance serializer_r</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_transmitter_top.v(line number: 122)] Elaborating instance serializer_clk</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N72 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N75 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N83 (bmsWIDEINV).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N84 (bmsREDAND).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N156_7:0_2 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>hdmi_colorbar_top</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>