INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:31:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 buffer13/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer8/dataReg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.857ns (19.594%)  route 3.517ns (80.406%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=505, unset)          0.508     0.508    buffer13/clk
    SLICE_X13Y119        FDRE                                         r  buffer13/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer13/outs_reg[2]/Q
                         net (fo=4, routed)           0.470     1.194    buffer13/control/Q[0]
    SLICE_X12Y119        LUT2 (Prop_lut2_I0_O)        0.043     1.237 r  buffer13/control/result0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.237    cmpi0/S[0]
    SLICE_X12Y119        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.261     1.498 r  cmpi0/result0_carry/CO[2]
                         net (fo=40, routed)          0.792     2.290    buffer13/control/CO[0]
    SLICE_X6Y114         LUT5 (Prop_lut5_I0_O)        0.122     2.412 f  buffer13/control/transmitValue_i_8__0/O
                         net (fo=2, routed)           0.413     2.824    buffer14/control/transmitValue_i_2__3_3
    SLICE_X3Y113         LUT6 (Prop_lut6_I0_O)        0.043     2.867 r  buffer14/control/transmitValue_i_3__11/O
                         net (fo=1, routed)           0.223     3.091    buffer14/control/transmitValue_i_3__11_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I2_O)        0.043     3.134 r  buffer14/control/transmitValue_i_2__3/O
                         net (fo=8, routed)           0.241     3.375    buffer14/control/fullReg_reg
    SLICE_X3Y113         LUT6 (Prop_lut6_I5_O)        0.043     3.418 r  buffer14/control/transmitValue_i_2__2/O
                         net (fo=2, routed)           0.387     3.805    fork7/control/generateBlocks[0].regblock/dataReg_reg[5]
    SLICE_X8Y114         LUT5 (Prop_lut5_I1_O)        0.043     3.848 r  fork7/control/generateBlocks[0].regblock/fullReg_i_5/O
                         net (fo=4, routed)           0.321     4.170    fork8/control/generateBlocks[1].regblock/dataReg_reg[5]_1
    SLICE_X15Y114        LUT6 (Prop_lut6_I4_O)        0.043     4.213 r  fork8/control/generateBlocks[1].regblock/dataReg[5]_i_1/O
                         net (fo=6, routed)           0.669     4.882    buffer8/E[0]
    SLICE_X0Y108         FDRE                                         r  buffer8/dataReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=505, unset)          0.483     7.683    buffer8/clk
    SLICE_X0Y108         FDRE                                         r  buffer8/dataReg_reg[5]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X0Y108         FDRE (Setup_fdre_C_CE)      -0.194     7.453    buffer8/dataReg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  2.571    




