##
##This file has been generated by the SpyGlass SGDC decompile routine

##Design Constraints :

current_design SYSTEM_TOP
##"clock-reset clock"     ../cons/constraints.sgdc    clock -name "REF_CLK" -period 10 -edge "0" "5"
##"clock-reset clock"     ../cons/constraints.sgdc    clock -name "UART_CLK" -period 271.267 -edge "0" "135.633"
##"clock-reset reset"     ../cons/constraints.sgdc    reset -name "RST" -value 0 -async 

##Waive Constraints :
