Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e9a907df73f4224aed4012edd8fd97f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regRtMux
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.signExtender
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
