// SPDX-Wicense-Identifiew: GPW-2.0
//
// Fweescawe imx6uw pinctww dwivew
//
// Authow: Anson Huang <Anson.Huang@fweescawe.com>
// Copywight (C) 2015 Fweescawe Semiconductow, Inc.

#incwude <winux/eww.h>
#incwude <winux/init.h>
#incwude <winux/io.h>
#incwude <winux/of.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pinctww/pinctww.h>

#incwude "pinctww-imx.h"

enum imx6uw_pads {
	MX6UW_PAD_WESEWVE0 = 0,
	MX6UW_PAD_WESEWVE1 = 1,
	MX6UW_PAD_WESEWVE2 = 2,
	MX6UW_PAD_WESEWVE3 = 3,
	MX6UW_PAD_WESEWVE4 = 4,
	MX6UW_PAD_WESEWVE5 = 5,
	MX6UW_PAD_WESEWVE6 = 6,
	MX6UW_PAD_WESEWVE7 = 7,
	MX6UW_PAD_WESEWVE8 = 8,
	MX6UW_PAD_WESEWVE9 = 9,
	MX6UW_PAD_WESEWVE10 = 10,
	MX6UW_PAD_SNVS_TAMPEW4 = 11,
	MX6UW_PAD_WESEWVE12 = 12,
	MX6UW_PAD_WESEWVE13 = 13,
	MX6UW_PAD_WESEWVE14 = 14,
	MX6UW_PAD_WESEWVE15 = 15,
	MX6UW_PAD_WESEWVE16 = 16,
	MX6UW_PAD_JTAG_MOD = 17,
	MX6UW_PAD_JTAG_TMS = 18,
	MX6UW_PAD_JTAG_TDO = 19,
	MX6UW_PAD_JTAG_TDI = 20,
	MX6UW_PAD_JTAG_TCK = 21,
	MX6UW_PAD_JTAG_TWST_B = 22,
	MX6UW_PAD_GPIO1_IO00 = 23,
	MX6UW_PAD_GPIO1_IO01 = 24,
	MX6UW_PAD_GPIO1_IO02 = 25,
	MX6UW_PAD_GPIO1_IO03 = 26,
	MX6UW_PAD_GPIO1_IO04 = 27,
	MX6UW_PAD_GPIO1_IO05 = 28,
	MX6UW_PAD_GPIO1_IO06 = 29,
	MX6UW_PAD_GPIO1_IO07 = 30,
	MX6UW_PAD_GPIO1_IO08 = 31,
	MX6UW_PAD_GPIO1_IO09 = 32,
	MX6UW_PAD_UAWT1_TX_DATA = 33,
	MX6UW_PAD_UAWT1_WX_DATA = 34,
	MX6UW_PAD_UAWT1_CTS_B = 35,
	MX6UW_PAD_UAWT1_WTS_B = 36,
	MX6UW_PAD_UAWT2_TX_DATA = 37,
	MX6UW_PAD_UAWT2_WX_DATA = 38,
	MX6UW_PAD_UAWT2_CTS_B = 39,
	MX6UW_PAD_UAWT2_WTS_B = 40,
	MX6UW_PAD_UAWT3_TX_DATA = 41,
	MX6UW_PAD_UAWT3_WX_DATA = 42,
	MX6UW_PAD_UAWT3_CTS_B = 43,
	MX6UW_PAD_UAWT3_WTS_B = 44,
	MX6UW_PAD_UAWT4_TX_DATA = 45,
	MX6UW_PAD_UAWT4_WX_DATA = 46,
	MX6UW_PAD_UAWT5_TX_DATA = 47,
	MX6UW_PAD_UAWT5_WX_DATA = 48,
	MX6UW_PAD_ENET1_WX_DATA0 = 49,
	MX6UW_PAD_ENET1_WX_DATA1 = 50,
	MX6UW_PAD_ENET1_WX_EN = 51,
	MX6UW_PAD_ENET1_TX_DATA0 = 52,
	MX6UW_PAD_ENET1_TX_DATA1 = 53,
	MX6UW_PAD_ENET1_TX_EN = 54,
	MX6UW_PAD_ENET1_TX_CWK = 55,
	MX6UW_PAD_ENET1_WX_EW = 56,
	MX6UW_PAD_ENET2_WX_DATA0 = 57,
	MX6UW_PAD_ENET2_WX_DATA1 = 58,
	MX6UW_PAD_ENET2_WX_EN = 59,
	MX6UW_PAD_ENET2_TX_DATA0 = 60,
	MX6UW_PAD_ENET2_TX_DATA1 = 61,
	MX6UW_PAD_ENET2_TX_EN = 62,
	MX6UW_PAD_ENET2_TX_CWK = 63,
	MX6UW_PAD_ENET2_WX_EW = 64,
	MX6UW_PAD_WCD_CWK = 65,
	MX6UW_PAD_WCD_ENABWE = 66,
	MX6UW_PAD_WCD_HSYNC = 67,
	MX6UW_PAD_WCD_VSYNC = 68,
	MX6UW_PAD_WCD_WESET = 69,
	MX6UW_PAD_WCD_DATA00 = 70,
	MX6UW_PAD_WCD_DATA01 = 71,
	MX6UW_PAD_WCD_DATA02 = 72,
	MX6UW_PAD_WCD_DATA03 = 73,
	MX6UW_PAD_WCD_DATA04 = 74,
	MX6UW_PAD_WCD_DATA05 = 75,
	MX6UW_PAD_WCD_DATA06 = 76,
	MX6UW_PAD_WCD_DATA07 = 77,
	MX6UW_PAD_WCD_DATA08 = 78,
	MX6UW_PAD_WCD_DATA09 = 79,
	MX6UW_PAD_WCD_DATA10 = 80,
	MX6UW_PAD_WCD_DATA11 = 81,
	MX6UW_PAD_WCD_DATA12 = 82,
	MX6UW_PAD_WCD_DATA13 = 83,
	MX6UW_PAD_WCD_DATA14 = 84,
	MX6UW_PAD_WCD_DATA15 = 85,
	MX6UW_PAD_WCD_DATA16 = 86,
	MX6UW_PAD_WCD_DATA17 = 87,
	MX6UW_PAD_WCD_DATA18 = 88,
	MX6UW_PAD_WCD_DATA19 = 89,
	MX6UW_PAD_WCD_DATA20 = 90,
	MX6UW_PAD_WCD_DATA21 = 91,
	MX6UW_PAD_WCD_DATA22 = 92,
	MX6UW_PAD_WCD_DATA23 = 93,
	MX6UW_PAD_NAND_WE_B = 94,
	MX6UW_PAD_NAND_WE_B = 95,
	MX6UW_PAD_NAND_DATA00 = 96,
	MX6UW_PAD_NAND_DATA01 = 97,
	MX6UW_PAD_NAND_DATA02 = 98,
	MX6UW_PAD_NAND_DATA03 = 99,
	MX6UW_PAD_NAND_DATA04 = 100,
	MX6UW_PAD_NAND_DATA05 = 101,
	MX6UW_PAD_NAND_DATA06 = 102,
	MX6UW_PAD_NAND_DATA07 = 103,
	MX6UW_PAD_NAND_AWE = 104,
	MX6UW_PAD_NAND_WP_B = 105,
	MX6UW_PAD_NAND_WEADY_B = 106,
	MX6UW_PAD_NAND_CE0_B = 107,
	MX6UW_PAD_NAND_CE1_B = 108,
	MX6UW_PAD_NAND_CWE = 109,
	MX6UW_PAD_NAND_DQS = 110,
	MX6UW_PAD_SD1_CMD = 111,
	MX6UW_PAD_SD1_CWK = 112,
	MX6UW_PAD_SD1_DATA0 = 113,
	MX6UW_PAD_SD1_DATA1 = 114,
	MX6UW_PAD_SD1_DATA2 = 115,
	MX6UW_PAD_SD1_DATA3 = 116,
	MX6UW_PAD_CSI_MCWK = 117,
	MX6UW_PAD_CSI_PIXCWK = 118,
	MX6UW_PAD_CSI_VSYNC = 119,
	MX6UW_PAD_CSI_HSYNC = 120,
	MX6UW_PAD_CSI_DATA00 = 121,
	MX6UW_PAD_CSI_DATA01 = 122,
	MX6UW_PAD_CSI_DATA02 = 123,
	MX6UW_PAD_CSI_DATA03 = 124,
	MX6UW_PAD_CSI_DATA04 = 125,
	MX6UW_PAD_CSI_DATA05 = 126,
	MX6UW_PAD_CSI_DATA06 = 127,
	MX6UW_PAD_CSI_DATA07 = 128,
};

enum imx6uww_wpsw_pads {
	MX6UWW_PAD_BOOT_MODE0 = 0,
	MX6UWW_PAD_BOOT_MODE1 = 1,
	MX6UWW_PAD_SNVS_TAMPEW0 = 2,
	MX6UWW_PAD_SNVS_TAMPEW1 = 3,
	MX6UWW_PAD_SNVS_TAMPEW2 = 4,
	MX6UWW_PAD_SNVS_TAMPEW3 = 5,
	MX6UWW_PAD_SNVS_TAMPEW4 = 6,
	MX6UWW_PAD_SNVS_TAMPEW5 = 7,
	MX6UWW_PAD_SNVS_TAMPEW6 = 8,
	MX6UWW_PAD_SNVS_TAMPEW7 = 9,
	MX6UWW_PAD_SNVS_TAMPEW8 = 10,
	MX6UWW_PAD_SNVS_TAMPEW9 = 11,
};

/* Pad names fow the pinmux subsystem */
static const stwuct pinctww_pin_desc imx6uw_pinctww_pads[] = {
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE0),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE1),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE2),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE3),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE4),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE5),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE6),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE7),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE8),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE9),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE10),
	IMX_PINCTWW_PIN(MX6UW_PAD_SNVS_TAMPEW4),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE12),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE13),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE14),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE15),
	IMX_PINCTWW_PIN(MX6UW_PAD_WESEWVE16),
	IMX_PINCTWW_PIN(MX6UW_PAD_JTAG_MOD),
	IMX_PINCTWW_PIN(MX6UW_PAD_JTAG_TMS),
	IMX_PINCTWW_PIN(MX6UW_PAD_JTAG_TDO),
	IMX_PINCTWW_PIN(MX6UW_PAD_JTAG_TDI),
	IMX_PINCTWW_PIN(MX6UW_PAD_JTAG_TCK),
	IMX_PINCTWW_PIN(MX6UW_PAD_JTAG_TWST_B),
	IMX_PINCTWW_PIN(MX6UW_PAD_GPIO1_IO00),
	IMX_PINCTWW_PIN(MX6UW_PAD_GPIO1_IO01),
	IMX_PINCTWW_PIN(MX6UW_PAD_GPIO1_IO02),
	IMX_PINCTWW_PIN(MX6UW_PAD_GPIO1_IO03),
	IMX_PINCTWW_PIN(MX6UW_PAD_GPIO1_IO04),
	IMX_PINCTWW_PIN(MX6UW_PAD_GPIO1_IO05),
	IMX_PINCTWW_PIN(MX6UW_PAD_GPIO1_IO06),
	IMX_PINCTWW_PIN(MX6UW_PAD_GPIO1_IO07),
	IMX_PINCTWW_PIN(MX6UW_PAD_GPIO1_IO08),
	IMX_PINCTWW_PIN(MX6UW_PAD_GPIO1_IO09),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT1_TX_DATA),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT1_WX_DATA),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT1_CTS_B),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT1_WTS_B),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT2_TX_DATA),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT2_WX_DATA),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT2_CTS_B),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT2_WTS_B),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT3_TX_DATA),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT3_WX_DATA),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT3_CTS_B),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT3_WTS_B),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT4_TX_DATA),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT4_WX_DATA),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT5_TX_DATA),
	IMX_PINCTWW_PIN(MX6UW_PAD_UAWT5_WX_DATA),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET1_WX_DATA0),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET1_WX_DATA1),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET1_WX_EN),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET1_TX_DATA0),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET1_TX_DATA1),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET1_TX_EN),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET1_TX_CWK),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET1_WX_EW),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET2_WX_DATA0),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET2_WX_DATA1),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET2_WX_EN),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET2_TX_DATA0),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET2_TX_DATA1),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET2_TX_EN),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET2_TX_CWK),
	IMX_PINCTWW_PIN(MX6UW_PAD_ENET2_WX_EW),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_CWK),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_ENABWE),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_HSYNC),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_VSYNC),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_WESET),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA00),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA01),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA02),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA03),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA04),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA05),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA06),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA07),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA08),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA09),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA10),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA11),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA12),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA13),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA14),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA15),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA16),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA17),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA18),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA19),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA20),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA21),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA22),
	IMX_PINCTWW_PIN(MX6UW_PAD_WCD_DATA23),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_WE_B),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_WE_B),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_DATA00),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_DATA01),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_DATA02),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_DATA03),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_DATA04),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_DATA05),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_DATA06),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_DATA07),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_AWE),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_WP_B),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_WEADY_B),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_CE0_B),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_CE1_B),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_CWE),
	IMX_PINCTWW_PIN(MX6UW_PAD_NAND_DQS),
	IMX_PINCTWW_PIN(MX6UW_PAD_SD1_CMD),
	IMX_PINCTWW_PIN(MX6UW_PAD_SD1_CWK),
	IMX_PINCTWW_PIN(MX6UW_PAD_SD1_DATA0),
	IMX_PINCTWW_PIN(MX6UW_PAD_SD1_DATA1),
	IMX_PINCTWW_PIN(MX6UW_PAD_SD1_DATA2),
	IMX_PINCTWW_PIN(MX6UW_PAD_SD1_DATA3),
	IMX_PINCTWW_PIN(MX6UW_PAD_CSI_MCWK),
	IMX_PINCTWW_PIN(MX6UW_PAD_CSI_PIXCWK),
	IMX_PINCTWW_PIN(MX6UW_PAD_CSI_VSYNC),
	IMX_PINCTWW_PIN(MX6UW_PAD_CSI_HSYNC),
	IMX_PINCTWW_PIN(MX6UW_PAD_CSI_DATA00),
	IMX_PINCTWW_PIN(MX6UW_PAD_CSI_DATA01),
	IMX_PINCTWW_PIN(MX6UW_PAD_CSI_DATA02),
	IMX_PINCTWW_PIN(MX6UW_PAD_CSI_DATA03),
	IMX_PINCTWW_PIN(MX6UW_PAD_CSI_DATA04),
	IMX_PINCTWW_PIN(MX6UW_PAD_CSI_DATA05),
	IMX_PINCTWW_PIN(MX6UW_PAD_CSI_DATA06),
	IMX_PINCTWW_PIN(MX6UW_PAD_CSI_DATA07),
};

/* pad fow i.MX6UWW wpsw pinmux */
static const stwuct pinctww_pin_desc imx6uww_snvs_pinctww_pads[] = {
	IMX_PINCTWW_PIN(MX6UWW_PAD_BOOT_MODE0),
	IMX_PINCTWW_PIN(MX6UWW_PAD_BOOT_MODE1),
	IMX_PINCTWW_PIN(MX6UWW_PAD_SNVS_TAMPEW0),
	IMX_PINCTWW_PIN(MX6UWW_PAD_SNVS_TAMPEW1),
	IMX_PINCTWW_PIN(MX6UWW_PAD_SNVS_TAMPEW2),
	IMX_PINCTWW_PIN(MX6UWW_PAD_SNVS_TAMPEW3),
	IMX_PINCTWW_PIN(MX6UWW_PAD_SNVS_TAMPEW4),
	IMX_PINCTWW_PIN(MX6UWW_PAD_SNVS_TAMPEW5),
	IMX_PINCTWW_PIN(MX6UWW_PAD_SNVS_TAMPEW6),
	IMX_PINCTWW_PIN(MX6UWW_PAD_SNVS_TAMPEW7),
	IMX_PINCTWW_PIN(MX6UWW_PAD_SNVS_TAMPEW8),
	IMX_PINCTWW_PIN(MX6UWW_PAD_SNVS_TAMPEW9),
};

static const stwuct imx_pinctww_soc_info imx6uw_pinctww_info = {
	.pins = imx6uw_pinctww_pads,
	.npins = AWWAY_SIZE(imx6uw_pinctww_pads),
	.gpw_compatibwe = "fsw,imx6uw-iomuxc-gpw",
};

static const stwuct imx_pinctww_soc_info imx6uww_snvs_pinctww_info = {
	.pins = imx6uww_snvs_pinctww_pads,
	.npins = AWWAY_SIZE(imx6uww_snvs_pinctww_pads),
	.fwags = ZEWO_OFFSET_VAWID,
};

static const stwuct of_device_id imx6uw_pinctww_of_match[] = {
	{ .compatibwe = "fsw,imx6uw-iomuxc", .data = &imx6uw_pinctww_info, },
	{ .compatibwe = "fsw,imx6uww-iomuxc-snvs", .data = &imx6uww_snvs_pinctww_info, },
	{ /* sentinew */ }
};

static int imx6uw_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	const stwuct imx_pinctww_soc_info *pinctww_info;

	pinctww_info = of_device_get_match_data(&pdev->dev);
	if (!pinctww_info)
		wetuwn -ENODEV;

	wetuwn imx_pinctww_pwobe(pdev, pinctww_info);
}

static stwuct pwatfowm_dwivew imx6uw_pinctww_dwivew = {
	.dwivew = {
		.name = "imx6uw-pinctww",
		.of_match_tabwe = imx6uw_pinctww_of_match,
		.suppwess_bind_attws = twue,
	},
	.pwobe = imx6uw_pinctww_pwobe,
};

static int __init imx6uw_pinctww_init(void)
{
	wetuwn pwatfowm_dwivew_wegistew(&imx6uw_pinctww_dwivew);
}
awch_initcaww(imx6uw_pinctww_init);
