/**
  ******************************************************************************
  * @file    stm32f4xx_hal_uart.c
  * @author  MCD Application Team
  * @brief   UART HAL module driver.
  *          This file provides firmware functions to manage the following 
  *          functionalities of the Universal Asynchronous Receiver Transmitter (UART) peripheral:
  *           + Initialization and de-initialization functions
  *           + IO operation functions
  *           + Peripheral Control functions  
  *           + Peripheral State and Errors functions  
  *           
  @verbatim       
  ==============================================================================
                        ##### How to use this driver #####
  ==============================================================================
  [..]
    The UART HAL driver can be used as follows:
    
    (#) Declare a UART_HandleTypeDef handle structure.
  
    (#) Initialize the UART low level resources by implementing the HAL_UART_MspInit() API:
        (##) Enable the USARTx interface clock.
        (##) UART pins configuration:
            (+++) Enable the clock for the UART GPIOs.
            (+++) Configure these UART pins as alternate function pull-up.
        (##) NVIC configuration if you need to use interrupt process (HAL_UART_Transmit_IT()
             and HAL_UART_Receive_IT() APIs):
            (+++) Configure the USARTx interrupt priority.
            (+++) Enable the NVIC USART IRQ handle.
        (##) DMA Configuration if you need to use DMA process (HAL_UART_Transmit_DMA()
             and HAL_UART_Receive_DMA() APIs):
            (+++) Declare a DMA handle structure for the Tx/Rx stream.
            (+++) Enable the DMAx interface clock.
            (+++) Configure the declared DMA handle structure with the required 
                  Tx/Rx parameters.                
            (+++) Configure the DMA Tx/Rx Stream.
            (+++) Associate the initialized DMA handle to the UART DMA Tx/Rx handle.
            (+++) Configure the priority and enable the NVIC for the transfer complete 
                  interrupt on the DMA Tx/Rx Stream.

    (#) Program the Baud Rate, Word Length, Stop Bit, Parity, Hardware 
        flow control and Mode(Receiver/Transmitter) in the Init structure.

    (#) For the UART asynchronous mode, initialize the UART registers by calling
        the HAL_UART_Init() API.
    
    (#) For the UART Half duplex mode, initialize the UART registers by calling 
        the HAL_HalfDuplex_Init() API.
    
    (#) For the LIN mode, initialize the UART registers by calling the HAL_LIN_Init() API.
    
    (#) For the Multi-Processor mode, initialize the UART registers by calling 
        the HAL_MultiProcessor_Init() API.
        
     [..] 
       (@) The specific UART interrupts (Transmission complete interrupt, 
            RXNE interrupt and Error Interrupts) will be managed using the macros
            __HAL_UART_ENABLE_IT() and __HAL_UART_DISABLE_IT() inside the transmit 
            and receive process.
          
     [..] 
       (@) These APIs (HAL_UART_Init() and HAL_HalfDuplex_Init()) configure also the 
            low level Hardware GPIO, CLOCK, CORTEX...etc) by calling the customized 
            HAL_UART_MspInit() API.
          
     [..] 
        Three operation modes are available within this driver :     
  
     *** Polling mode IO operation ***
     =================================
     [..]    
       (+) Send an amount of data in blocking mode using HAL_UART_Transmit() 
       (+) Receive an amount of data in blocking mode using HAL_UART_Receive()
       
     *** Interrupt mode IO operation ***    
     ===================================
     [..]    
       (+) Send an amount of data in non blocking mode using HAL_UART_Transmit_IT() 
       (+) At transmission end of transfer HAL_UART_TxCpltCallback is executed and user can 
            add his own code by customization of function pointer HAL_UART_TxCpltCallback
       (+) Receive an amount of data in non blocking mode using HAL_UART_Receive_IT() 
       (+) At reception end of transfer HAL_UART_RxCpltCallback is executed and user can 
            add his own code by customization of function pointer HAL_UART_RxCpltCallback
       (+) In case of transfer Error, HAL_UART_ErrorCallback() function is executed and user can 
            add his own code by customization of function pointer HAL_UART_ErrorCallback

     *** DMA mode IO operation ***    
     ==============================
     [..] 
       (+) Send an amount of data in non blocking mode (DMA) using HAL_UART_Transmit_DMA() 
       (+) At transmission end of half transfer HAL_UART_TxHalfCpltCallback is executed and user can 
            add his own code by customization of function pointer HAL_UART_TxHalfCpltCallback 
       (+) At transmission end of transfer HAL_UART_TxCpltCallback is executed and user can 
            add his own code by customization of function pointer HAL_UART_TxCpltCallback
       (+) Receive an amount of data in non blocking mode (DMA) using HAL_UART_Receive_DMA() 
       (+) At reception end of half transfer HAL_UART_RxHalfCpltCallback is executed and user can 
            add his own code by customization of function pointer HAL_UART_RxHalfCpltCallback 
       (+) At reception end of transfer HAL_UART_RxCpltCallback is executed and user can 
            add his own code by customization of function pointer HAL_UART_RxCpltCallback
       (+) In case of transfer Error, HAL_UART_ErrorCallback() function is executed and user can 
            add his own code by customization of function pointer HAL_UART_ErrorCallback
       (+) Pause the DMA Transfer using HAL_UART_DMAPause()      
       (+) Resume the DMA Transfer using HAL_UART_DMAResume()  
       (+) Stop the DMA Transfer using HAL_UART_DMAStop()      
    
     *** UART HAL driver macros list ***
     ============================================= 
     [..]
       Below the list of most used macros in UART HAL driver.
       
      (+) __HAL_UART_ENABLE: Enable the UART peripheral 
      (+) __HAL_UART_DISABLE: Disable the UART peripheral     
      (+) __HAL_UART_GET_FLAG : Check whether the specified UART flag is set or not
      (+) __HAL_UART_CLEAR_FLAG : Clear the specified UART pending flag
      (+) __HAL_UART_ENABLE_IT: Enable the specified UART interrupt
      (+) __HAL_UART_DISABLE_IT: Disable the specified UART interrupt
      (+) __HAL_UART_GET_IT_SOURCE: Check whether the specified UART interrupt has occurred or not
      
     [..] 
       (@) You can refer to the UART HAL driver header file for more useful macros 
      
  @endverbatim
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */ 

/* Includes ------------------------------------------------------------------*/
#include "stm32f4xx_hal.h"

/** @addtogroup STM32F4xx_HAL_Driver
  * @{
  */

/** @defgroup UART UART
  * @brief HAL UART module driver
  * @{
  */
#ifdef HAL_UART_MODULE_ENABLED
    
/* Private typedef -----------------------------------------------------------*/
/* Private define ------------------------------------------------------------*/
/** @addtogroup UART_Private_Constants
  * @{
  */
/**
  * @}
  */
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/** @addtogroup UART_Private_Functions   UART Private Functions
  * @{
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart);
static void UART_EndRxTransfer(UART_HandleTypeDef *huart);
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma);
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma);
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma);
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma);
static void UART_DMAError(DMA_HandleTypeDef *hdma); 
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma);
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma);
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma);
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma);
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma);
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart);
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart);
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart);
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout);
static void UART_SetConfig (UART_HandleTypeDef *huart);
/**
  * @}
  */

/* Exported functions ---------------------------------------------------------*/
/** @defgroup UART_Exported_Functions UART Exported Functions
  * @{
  */

/** @defgroup UART_Exported_Functions_Group1 Initialization and de-initialization functions 
  *  @brief    Initialization and Configuration functions 
  *
@verbatim    
===============================================================================
            ##### Initialization and Configuration functions #####
 ===============================================================================  
    [..]
    This subsection provides a set of functions allowing to initialize the USARTx or the UARTy 
    in asynchronous mode.
      (+) For the asynchronous mode only these parameters can be configured: 
        (++) Baud Rate
        (++) Word Length 
        (++) Stop Bit
        (++) Parity: If the parity is enabled, then the MSB bit of the data written
             in the data register is transmitted but is changed by the parity bit.
             Depending on the frame length defined by the M bit (8-bits or 9-bits),
             please refer to Reference manual for possible UART frame formats.           
        (++) Hardware flow control
        (++) Receiver/transmitter modes
        (++) Over Sampling Method
    [..]
    The HAL_UART_Init(), HAL_HalfDuplex_Init(), HAL_LIN_Init() and HAL_MultiProcessor_Init() APIs 
    follow respectively the UART asynchronous, UART Half duplex, LIN and Multi-Processor
    configuration procedures (details for the procedures are available in reference manual (RM0329)).

@endverbatim
  * @{
  */

/**
  * @brief  Initializes the UART mode according to the specified parameters in
  *         the UART_InitTypeDef and create the associated handle.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
  { 
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}

/**
  * @brief  Initializes the half-duplex mode according to the specified
  *         parameters in the UART_InitTypeDef and create the associated handle.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
  }
 
  /* Check the parameters */ 
  assert_param(IS_UART_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if(huart->gState == HAL_UART_STATE_RESET)
  { 
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
  
  /* In half-duplex mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
  
  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}

/**
  * @brief  Initializes the LIN mode according to the specified
  *         parameters in the UART_InitTypeDef and create the associated handle.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @param  BreakDetectLength Specifies the LIN break detection length.
  *         This parameter can be one of the following values:
  *            @arg UART_LINBREAKDETECTLENGTH_10B: 10-bit break detection
  *            @arg UART_LINBREAKDETECTLENGTH_11B: 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
  }
   
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));
  assert_param(IS_UART_LIN_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_LIN_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
  
  /* In LIN mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
  
  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
  
  /* Set the USART LIN Break detection length. */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
  SET_BIT(huart->Instance->CR2, BreakDetectLength);
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}

/**
  * @brief  Initializes the Multi-Processor mode according to the specified
  *         parameters in the UART_InitTypeDef and create the associated handle.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @param  Address USART address
  * @param  WakeUpMethod specifies the USART wake-up method.
  *          This parameter can be one of the following values:
  *            @arg UART_WAKEUPMETHOD_IDLELINE: Wake-up by an idle line detection
  *            @arg UART_WAKEUPMETHOD_ADDRESSMARK: Wake-up by an address mark
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
  assert_param(IS_UART_ADDRESS(Address));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if(huart->gState == HAL_UART_STATE_RESET)
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
  
  /* In Multi-Processor mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
  
  /* Clear the USART address */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
  /* Set the USART address node */
  SET_BIT(huart->Instance->CR2, Address);
  
  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}

/**
  * @brief  DeInitializes the UART peripheral. 
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
  
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
  
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState = HAL_UART_STATE_RESET;
  huart->RxState = HAL_UART_STATE_RESET;

  /* Process Lock */
  __HAL_UNLOCK(huart);

  return HAL_OK;
}

/**
  * @brief  UART MSP Init.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
   /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */ 
}

/**
  * @brief  UART MSP DeInit.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_MspDeInit could be implemented in the user file
   */ 
}

/**
  * @}
  */

/** @defgroup UART_Exported_Functions_Group2 IO operation functions 
  *  @brief UART Transmit and Receive functions 
  *
@verbatim   
  ==============================================================================
                      ##### IO operation functions #####
  ==============================================================================  
  [..]
    This subsection provides a set of functions allowing to manage the UART asynchronous
    and Half duplex data transfers.

    (#) There are two modes of transfer:
       (++) Blocking mode: The communication is performed in polling mode. 
            The HAL status of all data processing is returned by the same function 
            after finishing transfer.  
       (++) Non blocking mode: The communication is performed using Interrupts 
            or DMA, these APIs return the HAL status.
            The end of the data processing will be indicated through the 
            dedicated UART IRQ when using Interrupt mode or the DMA IRQ when 
            using DMA mode.
            The HAL_UART_TxCpltCallback(), HAL_UART_RxCpltCallback() user callbacks 
            will be executed respectively at the end of the transmit or receive process.
            The HAL_UART_ErrorCallback() user callback will be executed when 
            a communication error is detected.

    (#) Blocking mode APIs are:
        (++) HAL_UART_Transmit()
        (++) HAL_UART_Receive() 
        
    (#) Non Blocking mode APIs with Interrupt are:
        (++) HAL_UART_Transmit_IT()
        (++) HAL_UART_Receive_IT()
        (++) HAL_UART_IRQHandler()

    (#) Non Blocking mode functions with DMA are:
        (++) HAL_UART_Transmit_DMA()
        (++) HAL_UART_Receive_DMA()

    (#) A set of Transfer Complete Callbacks are provided in non blocking mode:
        (++) HAL_UART_TxCpltCallback()
        (++) HAL_UART_RxCpltCallback()
        (++) HAL_UART_ErrorCallback()

    [..] 
      (@) In the Half duplex communication, it is forbidden to run the transmit 
          and receive process in parallel, the UART state HAL_UART_STATE_BUSY_TX_RX 
          can't be useful.
      
@endverbatim
  * @{
  */

/**
  * @brief  Sends an amount of data in blocking mode. 
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
  {
    if((pData == NULL ) || (Size == 0)) 
    {
      return  HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
    {
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
        { 
          return HAL_TIMEOUT;
        }
        tmp = (uint16_t*) pData;
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
        if(huart->Init.Parity == UART_PARITY_NONE)
        {
          pData +=2U;
        }
        else
        { 
          pData +=1U;
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
        {
          return HAL_TIMEOUT;
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
    { 
      return HAL_TIMEOUT;
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
  }
}

/**
  * @brief  Receives an amount of data in blocking mode. 
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{ 
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
  { 
    if((pData == NULL ) || (Size == 0)) 
    {
      return  HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
        
    huart->RxXferSize = Size; 
    huart->RxXferCount = Size;
    
    /* Check the remain data to be received */
    while(huart->RxXferCount > 0U)
    {
      huart->RxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
        { 
          return HAL_TIMEOUT;
        }
        tmp = (uint16_t*) pData;
        if(huart->Init.Parity == UART_PARITY_NONE)
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
          pData +=2U;
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
          pData +=1U;
        }

      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
        { 
          return HAL_TIMEOUT;
        }
        if(huart->Init.Parity == UART_PARITY_NONE)
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
        }
        
      }
    }
    
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;   
  }
}

/**
  * @brief  Sends an amount of data in non blocking mode.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0)) 
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit data register empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;   
  }
}

/**
  * @brief  Receives an amount of data in non blocking mode 
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0)) 
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY; 
  }
}

/**
  * @brief  Sends an amount of data in non blocking mode. 
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0))
    {
      return HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
  }
}

/**
  * @brief  Receives an amount of data in non blocking mode. 
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{  
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
  {
    if((pData == NULL ) || (Size == 0)) 
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
        
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
    
    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
    
    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
    
    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;

    /* Enable the DMA Stream */
    tmp = (uint32_t*)&pData;
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
    
    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY; 
  }
}
    
/**
  * @brief Pauses the DMA Transfer.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
   uint32_t dmarequest = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
  }
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
    
    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
  
  return HAL_OK; 
}

/**
  * @brief Resumes the DMA Transfer.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
  /* Process Locked */
  __HAL_LOCK(huart);
  
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
  }
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
    
    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
    
    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
  
  return HAL_OK;
}

/**
  * @brief Stops the DMA Transfer.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
  uint32_t dmarequest = 0x00U;
  /* The Lock is not implemented on this API to allow the user application
     to call the HAL UART API under callbacks HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback():
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */
  
  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

    /* Abort the UART DMA Tx channel */
    if(huart->hdmatx != NULL)
    {
      HAL_DMA_Abort(huart->hdmatx);
    }
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

    /* Abort the UART DMA Rx channel */
    if(huart->hdmarx != NULL)
    {
      HAL_DMA_Abort(huart->hdmarx);
    }
    UART_EndRxTransfer(huart);
  }

  return HAL_OK;
}

/**
  * @brief  Abort ongoing transfers (blocking mode).
  * @param  huart UART handle.
  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. 
  *         This procedure performs following operations :
  *           - Disable PPP Interrupts
  *           - Disable the DMA transfer in the peripheral register (if enabled)
  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
  
  /* Disable the UART DMA Tx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

    /* Abort the UART DMA Tx channel: use blocking DMA Abort API (no callback) */
    if(huart->hdmatx != NULL)
    {
      /* Set the UART DMA Abort callback to Null. 
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;

      HAL_DMA_Abort(huart->hdmatx);
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

    /* Abort the UART DMA Rx channel: use blocking DMA Abort API (no callback) */
    if(huart->hdmarx != NULL)
    {
      /* Set the UART DMA Abort callback to Null. 
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;

      HAL_DMA_Abort(huart->hdmarx);
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
  huart->RxXferCount = 0x00U;

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->gState = HAL_UART_STATE_READY;

  return HAL_OK;
}

/**
  * @brief  Abort ongoing Transmit transfer (blocking mode).
  * @param  huart UART handle.
  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. 
  *         This procedure performs following operations :
  *           - Disable PPP Interrupts
  *           - Disable the DMA transfer in the peripheral register (if enabled)
  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));

  /* Disable the UART DMA Tx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if(huart->hdmatx != NULL)
    {
      /* Set the UART DMA Abort callback to Null. 
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;

      HAL_DMA_Abort(huart->hdmatx);
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0x00U;

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;

  return HAL_OK;
}

/**
  * @brief  Abort ongoing Receive transfer (blocking mode).
  * @param  huart UART handle.
  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. 
  *         This procedure performs following operations :
  *           - Disable PPP Interrupts
  *           - Disable the DMA transfer in the peripheral register (if enabled)
  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* Disable the UART DMA Rx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if(huart->hdmarx != NULL)
    {
      /* Set the UART DMA Abort callback to Null. 
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;

      HAL_DMA_Abort(huart->hdmarx);
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;

  return HAL_OK;
}

/**
  * @brief  Abort ongoing transfers (Interrupt mode).
  * @param  huart UART handle.
  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. 
  *         This procedure performs following operations :
  *           - Disable PPP Interrupts
  *           - Disable the DMA transfer in the peripheral register (if enabled)
  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
  *           - Set handle State to READY
  *           - At abort completion, call user abort complete callback
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
  uint32_t AbortCplt = 0x01U;

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if(huart->hdmatx != NULL)
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
    }
  }
  /* DMA Rx Handle is valid */
  if(huart->hdmarx != NULL)
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
  {
    /* Disable DMA Tx at UART level */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if(huart->hdmatx != NULL)
    {
      /* UART Tx DMA Abort callback has already been initialised : 
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if(HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
      {
        huart->hdmatx->XferAbortCallback = NULL;
      }
      else
      {
        AbortCplt = 0x00U;
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if(huart->hdmarx != NULL)
    {
      /* UART Rx DMA Abort callback has already been initialised : 
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
      {
        huart->hdmarx->XferAbortCallback = NULL;
        AbortCplt = 0x01U;
      }
      else
      {
        AbortCplt = 0x00U;
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if(AbortCplt == 0x01U)
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U; 
    huart->RxXferCount = 0x00U;

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
    huart->RxState = HAL_UART_STATE_READY;

    /* As no DMA to be aborted, call directly user Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
  }

  return HAL_OK;
}

/**
  * @brief  Abort ongoing Transmit transfer (Interrupt mode).
  * @param  huart UART handle.
  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. 
  *         This procedure performs following operations :
  *           - Disable PPP Interrupts
  *           - Disable the DMA transfer in the peripheral register (if enabled)
  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
  *           - Set handle State to READY
  *           - At abort completion, call user abort complete callback
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));

  /* Disable the UART DMA Tx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if(huart->hdmatx != NULL)
    {
      /* Set the UART DMA Abort callback : 
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;

      /* Abort DMA TX */
      if(HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
      }
    }
    else
    {      
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0x00U;

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;

      /* As no DMA to be aborted, call directly user Abort complete callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0x00U;

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;

    /* As no DMA to be aborted, call directly user Abort complete callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
  }

  return HAL_OK;
}

/**
  * @brief  Abort ongoing Receive transfer (Interrupt mode).
  * @param  huart UART handle.
  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. 
  *         This procedure performs following operations :
  *           - Disable PPP Interrupts
  *           - Disable the DMA transfer in the peripheral register (if enabled)
  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
  *           - Set handle State to READY
  *           - At abort completion, call user abort complete callback
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* Disable the UART DMA Rx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if(huart->hdmarx != NULL)
    {
      /* Set the UART DMA Abort callback : 
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;

      /* Abort DMA RX */
      if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U; 

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;

      /* As no DMA to be aborted, call directly user Abort complete callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U; 

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;

    /* As no DMA to be aborted, call directly user Abort complete callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
  }

  return HAL_OK;
}

/**
  * @brief  This function handles UART interrupt request.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
    {
      UART_Receive_IT(huart);
      return;
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
      {
        UART_Receive_IT(huart);
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
        }
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
        huart->ErrorCode = HAL_UART_ERROR_NONE;
      }
    }
    return;
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
  {
    UART_Transmit_IT(huart);
    return;
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}

/**
  * @brief  Tx Transfer completed callbacks.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}

/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}

/**
  * @brief  Rx Transfer completed callbacks.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}

/**
  * @brief  Rx Half Transfer completed callbacks.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}

/**
  * @brief  UART error callbacks.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}

/**
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback (UART_HandleTypeDef *huart)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
/**
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback (UART_HandleTypeDef *huart)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}

/**
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback (UART_HandleTypeDef *huart)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}

/**
  * @}
  */

/** @defgroup UART_Exported_Functions_Group3 Peripheral Control functions 
  *  @brief   UART control functions 
  *
@verbatim   
  ==============================================================================
                      ##### Peripheral Control functions #####
  ==============================================================================  
  [..]
    This subsection provides a set of functions allowing to control the UART:
    (+) HAL_LIN_SendBreak() API can be helpful to transmit the break character.
    (+) HAL_MultiProcessor_EnterMuteMode() API can be helpful to enter the UART in mute mode. 
    (+) HAL_MultiProcessor_ExitMuteMode() API can be helpful to exit the UART mute mode by software.
    
@endverbatim
  * @{
  */

/**
  * @brief  Transmits break characters.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
  
  huart->gState = HAL_UART_STATE_BUSY;
  
  /* Send break characters */
  SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 
  huart->gState = HAL_UART_STATE_READY;
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
  
  return HAL_OK; 
}

/**
  * @brief  Enters the UART in mute mode. 
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
{
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
  
  huart->gState = HAL_UART_STATE_BUSY;
  
  /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
  SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
  
  huart->gState = HAL_UART_STATE_READY;
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
  
  return HAL_OK; 
}

/**
  * @brief  Exits the UART mute mode: wake up software. 
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart)
{
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
  
  huart->gState = HAL_UART_STATE_BUSY;
  
  /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
  
  huart->gState = HAL_UART_STATE_READY;
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
  
  return HAL_OK; 
}

/**
  * @brief  Enables the UART transmitter and disables the UART receiver.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
  
  huart->gState = HAL_UART_STATE_BUSY;

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
  
  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
  
  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 
  huart->gState = HAL_UART_STATE_READY;
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
  
  return HAL_OK; 
}

/**
  * @brief  Enables the UART receiver and disables the UART transmitter.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;

  /* Process Locked */
  __HAL_LOCK(huart);
  
  huart->gState = HAL_UART_STATE_BUSY;

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
  
  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
  
  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
  
  huart->gState = HAL_UART_STATE_READY;
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
  
  return HAL_OK; 
}

/**
  * @}
  */

/** @defgroup UART_Exported_Functions_Group4 Peripheral State and Errors functions 
  *  @brief   UART State and Errors functions 
  *
@verbatim   
  ==============================================================================
                 ##### Peripheral State and Errors functions #####
  ==============================================================================  
 [..]
   This subsection provides a set of functions allowing to return the State of 
   UART communication process, return Peripheral Errors occurred during communication 
   process
   (+) HAL_UART_GetState() API can be helpful to check in run-time the state of the UART peripheral.
   (+) HAL_UART_GetError() check in run-time errors that could be occurred during communication. 

@endverbatim
  * @{
  */
  
/**
  * @brief  Returns the UART state.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
  uint32_t temp1= 0x00U, temp2 = 0x00U;
  temp1 = huart->gState;
  temp2 = huart->RxState;
  
  return (HAL_UART_StateTypeDef)(temp1 | temp2);
}

/**
  * @brief  Return the UART error code
  * @param  huart  pointer to a UART_HandleTypeDef structure that contains
  *              the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)
{
  return huart->ErrorCode;
}

/**
  * @}
  */

/**
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
  {
    huart->TxXferCount = 0U;

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);

  }
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}

/**
  * @brief DMA UART transmit process half complete callback 
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  HAL_UART_TxHalfCpltCallback(huart);
}

/**
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
  {
    huart->RxXferCount = 0U;
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
	
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
  }
  HAL_UART_RxCpltCallback(huart);
}

/**
  * @brief DMA UART receive process half complete callback 
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  HAL_UART_RxHalfCpltCallback(huart); 
}

/**
  * @brief  DMA UART communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  uint32_t dmarequest = 0x00U;
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
  {
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
  HAL_UART_ErrorCallback(huart);
}

/**
  * @brief  This function handles UART Communication Timeout.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @param  Flag specifies the UART flag to check.
  * @param  Status The new Flag status (SET or RESET).
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
        
        huart->gState  = HAL_UART_STATE_READY;
        huart->RxState = HAL_UART_STATE_READY;
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
        
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
}

/**
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
}

/**
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
}

/**
  * @brief  DMA UART communication abort callback, when initiated by HAL services on Error
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  huart->RxXferCount = 0U;
  huart->TxXferCount = 0U;

  HAL_UART_ErrorCallback(huart);
}

/**
  * @brief  DMA UART Tx communication abort callback, when initiated by user
  *         (To be called at end of DMA Tx Abort procedure following user abort request).
  * @note   When this callback is executed, User Abort complete call back is called only if no
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  huart->hdmatx->XferAbortCallback = NULL;

  /* Check if an Abort process is still ongoing */
  if(huart->hdmarx != NULL)
  {
    if(huart->hdmarx->XferAbortCallback != NULL)
    {
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
  huart->RxXferCount = 0x00U;

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;

  /* Call user Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
}

/**
  * @brief  DMA UART Rx communication abort callback, when initiated by user
  *         (To be called at end of DMA Rx Abort procedure following user abort request).
  * @note   When this callback is executed, User Abort complete call back is called only if no
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  huart->hdmarx->XferAbortCallback = NULL;

  /* Check if an Abort process is still ongoing */
  if(huart->hdmatx != NULL)
  {
    if(huart->hdmatx->XferAbortCallback != NULL)
    {
      return;
    }
  }
  
  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
  huart->RxXferCount = 0x00U;

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;

  /* Call user Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
}

/**
  * @brief  DMA UART Tx communication abort callback, when initiated by user by a call to
  *         HAL_UART_AbortTransmit_IT API (Abort only Tx transfer)
  *         (This callback is executed at end of DMA Tx Abort procedure following user abort request,
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;

  huart->TxXferCount = 0x00U;

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;

  /* Call user Abort complete callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
}

/**
  * @brief  DMA UART Rx communication abort callback, when initiated by user by a call to
  *         HAL_UART_AbortReceive_IT API (Abort only Rx transfer)
  *         (This callback is executed at end of DMA Rx Abort procedure following user abort request,
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;

  huart->RxXferCount = 0x00U;

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;

  /* Call user Abort complete callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
}

/**
  * @brief  Sends an amount of data in non blocking mode.
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        huart->pTxBuffPtr += 2U;
      }
      else
      {
        huart->pTxBuffPtr += 1U;
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
    }

    if(--huart->TxXferCount == 0U)
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
  }
}

/**
  * @brief  Wraps up transmission in non blocking mode.
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
    
  HAL_UART_TxCpltCallback(huart);
  
  return HAL_OK;
}

/**
  * @brief  Receives an amount of data in non blocking mode 
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
        huart->pRxBuffPtr += 2U;
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
        huart->pRxBuffPtr += 1U;
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
      }
    }

    if(--huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
     
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
  }
}

/**
  * @brief  Configures the UART peripheral. 
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
                                   USART_CR1_RE | USART_CR1_OVER8));

  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#else
    if(huart->Instance == USART1)
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#else
    if(huart->Instance == USART1)
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}

/**
  * @}
  */

#endif /* HAL_UART_MODULE_ENABLED */
/**
  * @}
  */

/**
  * @}
  */

/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Offset: 0x000 (R/ )  MPU Type Register */
  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
} MPU_Type;

/* MPU Type Register Definitions */
#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */

#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */

#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */

/* MPU Control Register Definitions */
#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */

#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */

#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */

/* MPU Region Number Register Definitions */
#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */

/* MPU Region Base Address Register Definitions */
#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */

#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */

#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */

/* MPU Region Attribute and Size Register Definitions */
#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */

#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */

#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */

#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */

#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */

#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */

#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */

#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */

#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */

#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */

/*@} end of group CMSIS_MPU */
#endif


#if (__FPU_PRESENT == 1U)
/**
  \ingroup  CMSIS_core_register
  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
  \brief    Type definitions for the Floating Point Unit (FPU)
  @{
 */

/**
  \brief  Structure type to access the Floating Point Unit (FPU).
 */
typedef struct
{
        uint32_t RESERVED0[1U];
  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 */
} FPU_Type;

/* Floating-Point Context Control Register Definitions */
#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */

#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */

#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */

#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */

#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */

#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */

#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */

#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */

#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */

/* Floating-Point Context Address Register Definitions */
#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */

/* Floating-Point Default Status Control Register Definitions */
#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */

#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */

#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */

#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */

/* Media and FP Feature Register 0 Definitions */
#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */

#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */

#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */

#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */

#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */

#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */

#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */

#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */

/* Media and FP Feature Register 1 Definitions */
#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */

#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */

#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */

#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */

/* Media and FP Feature Register 2 Definitions */

/*@} end of group CMSIS_FPU */
#endif


/**
  \ingroup  CMSIS_core_register
  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
  \brief    Type definitions for the Core Debug Registers
  @{
 */

/**
  \brief  Structure type to access the Core Debug Register (CoreDebug).
 */
typedef struct
{
  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
} CoreDebug_Type;

/* Debug Halting Control and Status Register Definitions */
#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */

#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */

#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */

#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */

#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */

#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */

#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */

#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */

#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */

#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */

#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */

#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */

/* Debug Core Register Selector Register Definitions */
#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */

#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */

/* Debug Exception and Monitor Control Register Definitions */
#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */

#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */

#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */

#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */

#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */

#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */

#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */

#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */

#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */

#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */

#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */

#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */

#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */

/*@} end of group CMSIS_CoreDebug */


/**
  \ingroup    CMSIS_core_register
  \defgroup   CMSIS_core_bitfield     Core register bit field macros
  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
  @{
 */

/**
  \brief   Mask and shift a bit field value for use in a register bit range.
  \param[in] field  Name of the register bit field.
  \param[in] value  Value of the bit field.
  \return           Masked and shifted value.
*/
#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)

/**
  \brief     Mask and shift a register value to extract a bit filed value.
  \param[in] field  Name of the register bit field.
  \param[in] value  Value of register.
  \return           Masked and shifted bit field value.
*/
#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)

/*@} end of group CMSIS_core_bitfield */


/**
  \ingroup    CMSIS_core_register
  \defgroup   CMSIS_core_base     Core Definitions
  \brief      Definitions for base addresses, unions, and structures.
  @{
 */

/* Memory mapping of Cortex-M4 Hardware */
#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */

#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */

#if (__MPU_PRESENT == 1U)
  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
#endif

#if (__FPU_PRESENT == 1U)
  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
  #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
#endif

/*@} */



/*******************************************************************************
 *                Hardware Abstraction Layer
  Core Function Interface contains:
  - Core NVIC Functions
  - Core SysTick Functions
  - Core Debug Functions
  - Core Register Access Functions
 ******************************************************************************/
/**
  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
*/



/* ##########################   NVIC functions  #################################### */
/**
  \ingroup  CMSIS_Core_FunctionInterface
  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
  \brief    Functions that manage interrupts and exceptions via the NVIC.
  @{
 */

/**
  \brief   Set Priority Grouping
  \details Sets the priority grouping field using the required unlock sequence.
           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
           Only values from 0..7 are used.
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
}


/**
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
}


/**
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}


/**
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}


/**
  \brief   Get Pending Interrupt
  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
  \param [in]      IRQn  Interrupt number.
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
 */
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
}


/**
  \brief   Set Pending Interrupt
  \details Sets the pending bit of an external interrupt.
  \param [in]      IRQn  Interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}


/**
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}


/**
  \brief   Get Active Interrupt
  \details Reads the active register in NVIC and returns the active bit.
  \param [in]      IRQn  Interrupt number.
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
 */
__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
{
  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
}


/**
  \brief   Set Interrupt Priority
  \details Sets the priority of an interrupt.
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}


/**
  \brief   Get Interrupt Priority
  \details Reads the priority of an interrupt.
           The interrupt number can be positive to specify an external (device specific) interrupt,
           or negative to specify an internal (core) interrupt.
  \param [in]   IRQn  Interrupt number.
  \return             Interrupt Priority.
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) < 0)
  {
    return(((uint32_t)SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
  }
  else
  {
    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
  }
}


/**
  \brief   Encode Priority
  \details Encodes the priority for an interrupt with the given priority group,
           preemptive priority value, and subpriority value.
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]     PriorityGroup  Used priority group.
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}


/**
  \brief   Decode Priority
  \details Decodes an interrupt priority value with a given priority group to
           preemptive priority value and subpriority value.
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
}


/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
  }
}

/*@} end of CMSIS_Core_NVICFunctions */


/* ##########################  FPU functions  #################################### */
/**
  \ingroup  CMSIS_Core_FunctionInterface
  \defgroup CMSIS_Core_FpuFunctions FPU Functions
  \brief    Function that provides FPU type.
  @{
 */

/**
  \brief   get FPU type
  \details returns the FPU type
  \returns
   - \b  0: No FPU
   - \b  1: Single precision FPU
   - \b  2: Double + Single precision FPU
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = SCB->MVFR0;
  if        ((mvfr0 & 0x00000FF0UL) == 0x220UL)
  {
    return 2UL;           /* Double + Single precision FPU */
  }
  else if ((mvfr0 & 0x00000FF0UL) == 0x020UL)
  {
    return 1UL;           /* Single precision FPU */
  }
  else
  {
    return 0UL;           /* No FPU */
  }
}


/*@} end of CMSIS_Core_FpuFunctions */



/* ##########################  Cache functions  #################################### */
/**
  \ingroup  CMSIS_Core_FunctionInterface
  \defgroup CMSIS_Core_CacheFunctions Cache Functions
  \brief    Functions that configure Instruction and Data cache.
  @{
 */

/* Cache Size ID Register Macros */
#define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)
#define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos      )


/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
    __DSB();
    __ISB();
  #endif
}


/**
  \brief   Disable I-Cache
  \details Turns off I-Cache
  */
__STATIC_INLINE void SCB_DisableICache (void)
{
  #if (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
    __DSB();
    __ISB();
  #endif
}


/**
  \brief   Invalidate I-Cache
  \details Invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache (void)
{
  #if (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;
    __DSB();
    __ISB();
  #endif
}


/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
  #if (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
    __DSB();

    ccsidr = SCB->CCSIDR;

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways--);
    } while(sets--);
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */

    __DSB();
    __ISB();
  #endif
}


/**
  \brief   Disable D-Cache
  \details Turns off D-Cache
  */
__STATIC_INLINE void SCB_DisableDCache (void)
{
  #if (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
    __DSB();

    ccsidr = SCB->CCSIDR;

    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways--);
    } while(sets--);

    __DSB();
    __ISB();
  #endif
}


/**
  \brief   Invalidate D-Cache
  \details Invalidates D-Cache
  */
__STATIC_INLINE void SCB_InvalidateDCache (void)
{
  #if (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
    __DSB();

    ccsidr = SCB->CCSIDR;

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways--);
    } while(sets--);

    __DSB();
    __ISB();
  #endif
}


/**
  \brief   Clean D-Cache
  \details Cleans D-Cache
  */
__STATIC_INLINE void SCB_CleanDCache (void)
{
  #if (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
    __DSB();

    ccsidr = SCB->CCSIDR;

                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways--);
    } while(sets--);

    __DSB();
    __ISB();
  #endif
}


/**
  \brief   Clean & Invalidate D-Cache
  \details Cleans and Invalidates D-Cache
  */
__STATIC_INLINE void SCB_CleanInvalidateDCache (void)
{
  #if (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
    __DSB();

    ccsidr = SCB->CCSIDR;

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways--);
    } while(sets--);

    __DSB();
    __ISB();
  #endif
}


/**
  \brief   D-Cache Invalidate by address
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t)addr;
     int32_t linesize = 32U;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */

    __DSB();

    while (op_size > 0) {
      SCB->DCIMVAC = op_addr;
      op_addr += linesize;
      op_size -= linesize;
    }

    __DSB();
    __ISB();
  #endif
}


/**
  \brief   D-Cache Clean by address
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if (__DCACHE_PRESENT == 1)
     int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t) addr;
     int32_t linesize = 32U;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */

    __DSB();

    while (op_size > 0) {
      SCB->DCCMVAC = op_addr;
      op_addr += linesize;
      op_size -= linesize;
    }

    __DSB();
    __ISB();
  #endif
}


/**
  \brief   D-Cache Clean and Invalidate by address
  \details Cleans and invalidates D_Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t) addr;
     int32_t linesize = 32U;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */

    __DSB();

    while (op_size > 0) {
      SCB->DCCIMVAC = op_addr;
      op_addr += linesize;
      op_size -= linesize;
    }

    __DSB();
    __ISB();
  #endif
}


/*@} end of CMSIS_Core_CacheFunctions */



/* ##################################    SysTick function  ############################################ */
/**
  \ingroup  CMSIS_Core_FunctionInterface
  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
  \brief    Functions that configure the System.
  @{
 */

#if (__Vendor_SysTickConfig == 0U)

/**
  \brief   System Tick Configuration
  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
           Counter is in free running mode to generate periodic interrupts.
  \param [in]  ticks  Number of ticks between two interrupts.
  \return          0  Function succeeded.
  \return          1  Function failed.
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
}

#endif

/*@} end of CMSIS_Core_SysTickFunctions */



/* ##################################### Debug In/Output function ########################################### */
/**
  \ingroup  CMSIS_Core_FunctionInterface
  \defgroup CMSIS_core_DebugFunctions ITM Functions
  \brief    Functions that access the ITM debug interface.
  @{
 */

extern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */


/**
  \brief   ITM Send Character
  \details Transmits a character via the ITM channel 0, and
           \li Just returns when no debugger is connected that has booked the output.
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
  }
  return (ch);
}


/**
  \brief   ITM Receive Character
  \details Inputs a character via the external variable \ref ITM_RxBuffer.
  \return             Received character.
  \return         -1  No character pending.
 */
__STATIC_INLINE int32_t ITM_ReceiveChar (void)
{
  int32_t ch = -1;                           /* no character available */

  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
  {
    ch = ITM_RxBuffer;
    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
  }

  return (ch);
}


/**
  \brief   ITM Check Character
  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
  \return          0  No character available.
  \return          1  Character available.
 */
__STATIC_INLINE int32_t ITM_CheckChar (void)
{

  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
  {
    return (0);                              /* no character available */
  }
  else
  {
    return (1);                              /*    character available */
  }
}

/*@} end of CMSIS_core_DebugFunctions */




#ifdef __cplusplus
}
#endif

#endif /* __CORE_CM7_H_DEPENDANT */

#endif /* __CMSIS_GENERIC */
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ! AJ  V  B     Z     Y[   [   B \(   ][  NG
 ^T  $  _  HqI `  P2	 a  X[ b  h

 c  pB d  xy
 ek   f{  , g   h  "2 i  fF j   k  - l    m   .  k     .  {     .       r  ? u   p v  x 	              'W  (\ nZ  (Y w   .       E
   )  $
     >  ).  $   4  #    J      
  YT 
  @  \ B   \ D  Qp F   G  ^ I  	$] K  
` M  ] O  ^ Q  _ S  1] U   _ Wb  *^     +[]     ,  ,    +	
      Q  -7d   P .p^            /
 q    0p         1  )    +_          /
 q  J  0         1  k    .]            /
 q    0         1      +N^        ]  /
 q    0         1      +]     \      /
 q    /]   1  -P_    R-<^    S2,           1=  k   3p        1    1    1    4}  5  6    6  M  6         	   .>] h         V  7         k +x] <    T   {  -\ <{  P   +\ )    $     /_ )    7\         27e         3 +6_           7S          8oG    ,   T  9_     :I       1Z    0J      .1c  "  1W  6     ;_     $     :g      $   7\          7\         7n         	  ;`          9
 q  K  :         1  l    ;\        &  9
 q    :         1      ; D d     9
 q    9Q_   	  <=^   R=^   C  >  F    ?  N      1  W  1  u  4  5   6    6    6      @J  v    4c  1W  
    ;    $   I  9]   D  :!    $   1.  e  A  $   6:    6F       Ba_ &  g  Cr] &   D_ Ez_   C@^   C]   CP_ &  C<^ &  F]   F^   F^    B\   ,  C]   CQ_   C=^   F]   F^   F^    B]   J  C
 q   E p  C
 q  C]    Bt^     C
 q   E_   C
 q   ER^ }  C
 }q   B] r    C
 rq   E` e  C
 eq   E\ Z  C
 Zq   GB] O  E  <S  C] <  F_ >  F] ?   D^ D^ D] D] u       ^a $	       |      +;    K*	 :b 9T     Mf     Ox     Y int S
  0      <b $I    ,[       0m                 	A  D   
5B	 J              
, L     4      $  
~ M4    IMR     EMR    a    k`    N`    PR     ` D             (;  )`     b    wb    a    IDR    ODR    `    bb    AFR     b   0  `     PMC    	b       H`         $1    ,            a G  7  CR 9      :   1 ;   CIR <   	 =   3 >   Z ?    @   rp A    VV B   $ C   (
 D   0\L E   4 F   8 G   < H   @Q I   D J   H#
 K   P L   TI M   X N   \( O   `' P   d Q   hm R   pCSR S   t T   x| U    V   1 W   [ X   `p	 Y   S0 Z     [  ;     
  SET  , . "    m /- ,f    rf   03 	e        )K    ;   %      F  p~         f %      
x   G 
/  vI 
1   _k 
2   r 
2    
2   } 
2   _x 
3   g  \         wd $
7I  
 
9    
  
:    
;   - 
<    
=   U 
>   0 
?   	 
@   s 
A     : 
J  
 
K   l
 
L   
N\   ' 
Q\           p 
]  vI 
^   f 
_   f 
a  : 
bI               / 
u   
v    
w    ;    h
I  _p 
   _r 
   _w 
    
B    
B   _bf 
   
   ? 
  t	 
	    
	  $, 

  (d 

  ,_ub 
  0_up 
  8_ur 
   < 
$
  @V 
4
  C_lb 
  DX' 
   L 
  PP 
g  Tn 
Q  X\ 
F  \[	 
   d    g  g    	      r  g   \ (
9	    
;    / 
@
  j 
@
  9 
@
  a 
B   	 
Cm  # 
F   0H4 
G  4UU 
I   8 
K  <`J 
N  @ 
O   D 
P  H 
Q  LF
	 
T   PN 
U	  T8U 
xK  X!p 
|  H!E;	 
}  L! 
  ! 
P
  !\ 
   	    	  I     	  g    	      	  	    
  g          	     
  g     

  ;   4
      ;   D
       
 
  "h	 
#
  vI 
%
     
&   _- 
'
   P
  D
  "E 
?
   
@
   ! 
A
  V  
BT    T   
      
Y   
[    B 
\	   
]  NG
 
^  $  
_   HqI 
`   P2	 
a
  X[ 
bF  h

 
cF  pB 
dF  xy
 
e   
f  , 
g    
hF  "2 
iF  fF 
jF   
kF  - 
lF    
m    	        	        	        
r+  ? 
u+   p 
v;  x   ;         K      #
Wm  $\ 
n
  $Y 
w   	  }      E
 }  %  g       %          D
        	 
g  	YT 
m  ;   8  $  ^ 5   '!  =  ?S  Pin A    p D   Da G   B` J   a M    b O  ;   Uw  `  `  b X^  &T`          'a    P &!b          (a      )       *a       .     (b     'a    Q+tmp    | ;  &/`     Z  'b   P(a    J   &z`       'b   P(a    k  'b w  R *a w        (b     'a    Q,p` w     &gb 8      Y  'b 8  P'a 8   Q,Ka :     ,Ia ;     ,Ta <     -tmp =   	   .a       /b   P/a   Q0Ka    i	  0Ia    	  0Ta    	  0b    
  1f    2`    d  S      \	   _d $	 (      B       +;    K*	 :b 9T     Mf     Ox     d i   Y int S
  0      <b $I    ,[       0m      d <             	A  D   
5B	 J      *        
, L*     J      :  
~ MJ    ACR     b    _    SR    CR    D	    _
      Z             (]  )`     b    wb    a    IDR    ODR    `    bb    AFR     b   -  CR /    CSR 0    d 1i  7[  CR 9      :   1 ;   CIR <   	 =   3 >   Z ?    @   rp A    VV B   $ C   (
 D   0\L E   4 F   8 G   < H   @Q I   D J   H#
 K   P L   TI M   X N   \( O   `' P   d Q   hm R   pCSR S   t T   x| U    V   1 W   [ X   `p	 Y   S0 Z     [  ;     
  SET  Ad g  ;       M6  , . "    m /- 	,f    	rf   03 
e   	   	  )K 	   ;         	5  p~ 	     	   f 	   	   x   G /  vI 1   _k 2   r 2    2   } 2   _x 3   V  K         wd $78  
 9    
  :    ;   - <    =   U >   0 ?   	 @   s A     : Jx  
 Kx   l
 Lx   NK   ' QK           p ]  vI ^   f _   f a  : b8               / u   v    w    ;    h8  _p    _r    _w     B    B   _bf       ?   t	 	    	  $, 	  (d 
  ,_ub   0_up   8_ur    < 
  @V #
  C_lb   DX'    L   PP V  Tn @  X\ 5  \[	    d    V  V    	      a  V   \ (9	    ;    / @z
  j @z
  9 @z
  a B   	 C\  # F   0H4 Gq  4UU I   8 K  <`J N  @ O   D P  H Q  LF
	 T   PN U	  T8U x:  X!p |  H!E;	 }  L!   ! ?
  !\    	    	  8     	  V    	      	  	    	  V          	     
  V     	  ;   #
      ;   3
       
   "h	 #t
  vI %t
     &   _- 'z
   ?
  3
  "E ?
   @
   ! A
  V  BT    T   
      Y   [    B \	   ]  NG
 ^  $  _   HqI `   P2	 a
  X[ b5  h

 c5  pB d5  xy
 e   f  , g    h5  "2 i5  fF j5   k5  - l5    m    	        	        	        r  ? u   p v*  x   *         :      #W\  $\ n
  $Y w   	  l      E
 l  %  V   w    %          3
        	 V  	YT \  ;   8  $  ^ 5   '!  =  ?Z  d A    d D   me G   re J   we N   u Q   d V    1f [  4C  Pe E    d H   d K   c N   e Q   e T   PLL WZ   Ld Xe  ]  c _    4d b   _e e   b h   c k    c n  ?b  Pin A    p D   Da G   B` J   a M    b O  &[5 A       'b 0    $     (    m   '9e     <     )c   P)e   Q      'c          )tc   P   *c    l     -  (r Q   **c    L     Q  (R Q   +f    @    ,?c k            -jc m   
  -d m      -oc m   W  -c n      &Wc H       &"d ?       'e          .c      .d      .c    G  /c b  \0       X  /` 	   T 0       u  /` !   X 1    }    2P @2Q\ 3    }  2P  @2Q\  *|e E   X  !  .c E  {  .e E     -B  G      (z   (   ( g  3$   2P0  4d         h  5tc   3  6B       7    -e     0         /`    l (      (      (      (      (      (       (      (      (      (      (      (      (      (      (      (      (      (      (      (      (      (      (      (       8b          9a a 97 7 9_ _        g $	       (      +;    K*	   M[     Om     d i   Y int S
  0       ,P       0b      d <{              	A  D   
5B	 J              
, L     4      $  
~ M4  -g  CR /    CSR 0    d 1D  76  CR 9      :   1 ;   CIR <   	 =   3 >   Z ?    @   rp A    VV B   $ C   (
 D   0\L E   4 F   8 G   < H   @Q I   D J   H#
 K   P L   TI M   X N   \( O   `' P   d Q   hm R   pCSR S   t T   x| U    V   1 W   [ X   `p	 Y   S0 Z     [s  ;   [  
  SET  Ad B  ;       M6  , . "    m /- 	,[    	r[   03 
e   	   	  )K 	   ;         	  p~ 	     	   f 	   	   m   G /  vI 1   _k 2   r 2    2   } 2   _x 3   1  &         wd $7  
 9    
  :    ;   - <    =   U >   0 ?   	 @   s A     : JS  
 KS   l
 LS   N&   ' Q&     c      p ]  vI ^   f _   f a  : b   c            / u   v    w    ;    h  _p    _r    _w     B    B   _bf       ?   t	       $,   (d   ,_ub   0_up   8_ur    <   @V   C_lb   DX'    L   PP 1  Tn   X\   \[	    d    1  1    n      <  1   \ (9n    ;    / @U	  j @U	  9 @U	  a B   	 C7  # F   0H4 GL  4UU I   8 K]  <`J N  @ O   D P  H Qc  LF
	 T   PN Un  T8U x  X!p |  H!E;	 }c  L! t  ! 	  !\    t    t         1          {        1                 1       ;         ;   	       
   "h	 #O	  vI %O	     &   _- 'U	   	  	  "E ?	   @	   ! A	  V  BI    I   	      Y
   [    B \n   ]
  NG
 ^  $  _   HqI `   P2	 a[	  X[ b  h

 c  pB d  xy
 e
   f
  , g    h  "2 i  fF j   k  - l    m    t  
      t  
      t  
      r
  ? u
   p v  x                  #W7  $\ n	  $Y w
   t  G      E
 G  %]  1   R    %t      z  i  	        	 1  	YT 7  ;   8  $  ^ 5   '!  =  ?5  d A    d D   me G   re J   we N   u Q   d V    1f [  a  Wf c    _f f   gf i    l   of p    g s@  x  #i z    +i }   f1    f     h   \  h     h   f   _g    (g    ,Df    0$g    43i    8g    <g    @%    D%h    Hf    Lg    PTi    Th    X bh   4C  Pe E    d H   d K   c N   e Q   e T   PLL W5   Ld X  &c \       5  'tc \5  P   (d        )tc 5    *B     p  +    *e [  7  ,      -`    l .\   .l   .   .   .   .    .h   .x   .   .   ."   .2   .   .   .   .   .   .   .   .,   .L   .\   .   .    (b M      x  +  *B  O     .      .      .      .      .      .      .      .      .      .      .      .      /      0P0  1?c         *jc      *d    h  *oc      *f      *c       (7h       4     *B     j  .      .       (f j      x   2  )Oh j2  }  *B  l     .      .      .      .         (f L      4   u  *B  N     .      .       (h 
      |     )Ii 
    *B  
     .      .      .      .         &f 
          'p 
   P (h K           )g K     *h M   <  *wf O     *
i Q   p  *f S     *h T   )  *f V      &jg         '7g   P*{h    3     2Eg i          37g i  F  4B  k     4h l     4h m   n  4Zh n     4h o     4i p   H  4i q   ~  4h r     4	h s     ,         5`    d .      .      .      .      .      .      .      .      .      .      .      .       67 7 6_ _  6   t   )x $	        l5  0    +;    K*	 :b 9T     Mf     Ox     Y int S
  0      <b $I    ,[       0m       A  D   5B	 J   	     
       , L  	   $  
      ~ M$  {  CR }    Du ~   PAR    o    `r    FCR     j 4  T  CR1     CR2            SR     EGR    [>        n	     CNT    $PSC    (ARR    ,RCR    0L 	   41 
   8
    <     @    DDCR    H
    LOR    P Hy   ;     
  SET  , . "    m /- ,f    rf   03 	e   5   
  )K 5   	;   E  
    f  p~         f E      
x   G 
/  vI 
1   _k 
2   r 
2    
2   } 
2   _x 
3     	|    
     wd $
7i  
 
9    
  
:    
;   - 
<    
=   U 
>   0 
?   	 
@   s 
A     : 
J  
 
K   l
 
L   
N|   ' 
Q|   	    
    p 
]  vI 
^   f 
_   f 
a  : 
bi     	    
      / 
u9   
v9    
w    ;    h
i  _p 
9   _r 
   _w 
    
B    
B   _bf 
   
   ? 
  t	 
    
   $, 
$  (d 
>  ,_ub 
  0_up 
9  8_ur 
   < 
D  @V 
T  C_lb 
  DX' 
   L 
  PP 
  Tn 
q  X\ 
f  \[	 
   d                     \ (
9    
;    / 
@  j 
@  9 
@  a 
B   	 
C
  # 
F   0H4 
G
  4UU 
I   8 
K
  <`J 
N  @ 
O   D 
P  H 
Q
  LF
	 
T   PN 
U  T8U 
xk
  X!p 
|  H!E;	 
}  L! 

  ! 
p  !\ 

         i                       $                 >       *  	;   T  
    	;   d  
     
 
?  "h	 
#  vI 
%     
&   _- 
'   p  d  "E 
?   
@   ! 
A  V  
BT    	T     
    
Y	   
[    B 
\   
]	  NG
 
^  $  
_   HqI 
`   P2	 
a  X[ 
bf  h

 
cf  pB 
df  xy
 
e
   
f
  , 
g    
hf  "2 
if  fF 
jf   
kf  - 
lf    
m    	  
  
    	  
  
    	  '
  
    
rK
  ? 
uK
   p 
v[
  x 	9  [
  
    	   k
  
    #
W
  $\ 
n  $Y 
w'
   	  
  
    E
 
  %
     
    %
      
  
  	d  
  
     
  YT 
  ;   8#  $  ^ 5   '!  =
  ;   CG  u  y  s F.  0A  q C    "o F   Ej J   k M   |q P   x S   p V   @^ [   o ^    u c   $ko f   (}v l   , m qR  ;   x'  u  m 0t y u l  s   '  
w `      Uh   ^ G  4d 2  5pn   8y   <u   @x   Dp   Hk   L
y   Ppy    TKp    Xv    \   %     7    w 7  ?Y  q A    ax D   v G   l K   t N    w V  \  p ^    v a   s d   r g   vk k   Io p   p t    j wd  $|A  p ~    v    s    r    Io    p    j    k    Sj      m     j     k    Ql    Sj     ~p L  $  k     y    y    q    j    au    n    oq    r      m   I  k     Rr    w    s     i     q     p    j    j    m     w T    u|     w    ]p    mp    u     Ct   &;   !  w  i Em v n  s   !  &;   ^  wr r r r o   q 2  <   !   Uh "Y  q #^  9s $  ^ &G  8d '-  9   	    
    	  n (j  'q .    M  (k   P)\y    S  (n    R)"r    t  *hi       ']n       (k   P)w      *hi       'm     4     (k   P)j       )k    !  )Oj    B  *@o    c  *t       'kv ~    2   |  (k ~  P)j ~     )k ~     )Oj      *@o      *t    E   'w S (     (k S  P(j S   Q)Oj S   p  *m U     *t V      'to +    4   T  (k +  P)j +     )k +     )Oj ,     *m .   =  *t /   g   ' s   &     (k    P(j     Q)Oj       *m      *t       'l w    v   9  )v w9    )Er x?  O  *hi z     *m {   
  *t |   A  +      +    T  +    |       'q =    \     (k =  P(nj =  Q*m ?   l  *t @     *y A        'pi     l     (k   P(nj   Q*m      *t    B   *y    a    's     d   t  (k   P(nj   Q*m       *t       *y    !   'q          )9s   R!  *v 9  s!  +    Y   ';q          )9s   !  *v 9  !  +       ,y        G  (k   P(q    Q)"k    !  -tmp    !   ,x  Z    F     )9s Z  	"  .v \9  T/      0Pt   ,
 K         )9s K  5"  *v M9  V"  +    4   ,&K )    F     )9s )  i"  .v +9  T/    ~  0Pt   ,er     p   t  (k   P(nj   Q*m    "  *t    "  *y    "   ,6y          (k   P)j    A#  )k    m#  )Oj    #  *m    #  *t    $   ,r h   ,  (k   P(q ,  Q*y    ^$   Y  1>s s!         ]  )v s9  $   1y h!           )v h9  $   1p ]!           )v ]9  $   1xj R!           )v R9  $   1/l G!         	  )v G9  %   1]l <!         4  )v <9  9%   ,v        Y  (v 9  P ,Iu        ~  (v 9  P ,i          (v 9  P ,*j          (v 9  P ,s          (v 9  P ,v          (v 9  P 1!q y       L   [  )v y9  Z%  (q y   Q*` {   %   1x R#      @     )v R9  V&  )Er S?  &  /      0Pt   1wn /#      @     )v /9  &  )Er /?  &  /      0Pt   1gs #         <  )v 9  '  )zy    ''  *y    H'   1k m#  `   :  )v m9  r'  )l m:  o(  *hi o   |)  + |  2 M    0Q` 2 M    0Q0 2 M    0Q0 +   +   +2 T  2: M    0QP +F T  2N M    0Q@ 2X M  )  0Q@ /b M  0Q   I  1t #           )v 9  J*  )u   *  )q    *  +         1.u #      &     )v 9  +  (j    Q 1i #      v   M  )v 9  O+  )p    +  +    S6  +    S6  +    S6  +    S6  +    S6  +    S6  +    S6   1k #      l    )v 9  ,  )v    u-  )p    ".  )n   .  )u    |/  2    _6    0Rw 0Sv 8%# 2    _6    0Rw 0Sv 8%# 2    _6    0Rw 0Sv 8%# 2    _6  /  0Rw 0Sv 8%# 2    _6  M  0Rw 0Sv 8%# 2    _6  k  0Rw 0Sv 8%# /    _6  0Rw 0Sv 8%#     1Tq #      v     )v 9  /  )p    J0  +    S6  +    S6  +    S6  +    S6  +    S6  +    S6  +    S6   1w 1#      l  ?   )v 19  0  )v 1   1  )p 1   {2  )n 2  (3  )u 2   3  2    _6    0Qw 0Sv 8%# 2    _6    0Qw 0Sv 8%# 2    _6    0Qw 0Sv 8%# 2    _6    0Qw 0Sv 8%# 2    _6     0Qw 0Sv 8%# 2    _6  $   0Qw 0Sv 8%# /    _6  0Qw 0Sv 8%#  1n #            )v 9  4  )Ty    4  )sl    4  )j    L5  .l   T2         0QT 2         0QT +    t  +       A  1Ow C#         X!  )v C9  5  )Ty C  6  )q C   r6  +      +      +      +    E   12p #         !  )v 9  6  )Ty !  b7  )q    7  +      +    t  +      +         1t #      ^   <"  )v 9  D8  )Ty   8  )q    49  +      +      +      +    E   ,v 
    z  #  )v 
9  9  2      v"  0Pt  2      "  0Pt  2      "  0Pt  2      "  0Pt  +      2    ~  "  0Pt  2      "  0Pt  2    ~  "  0Pt  2      #  0Pt  2    ~  #  0Pt  2      3#  0Pt  2    ~  G#  0Pt  2      [#  0Pt  2    k6  o#  0Pt  2    Y  #  0Pt  /    w6  0Pt   1Rv 
#         +$  )v 
9  9  )q 
   ):  2      #  0Q00R0 2      #  0Q40R0 2      $  0Q00R0 /      0Q40R0  1q D
#      <  N%  )v D
9  |:  )q D
   ;  )i D
  l;  )i D
  ;  ) D
   <  2    _6  $  0Su  2      $  0Q00R1 2    _6  $  0Rv 0Su  2      $  0Q40R1 2    _6  %  0Su  2    _6  !%  0Rv 0Su  2      9%  0Q00R1 /      0Q40R1  1x 
#         %  )v 
9  K<  )q 
   <  2      %  0Q00R0 2      %  0Q40R0 2      %  0Q00R0 /      0Q40R0  1iw 	#      l   |&  )v 	9  <  )q 	   2=  2      7&  0Q00R1 2      O&  0Q40R1 2      g&  0Q00R1 /      0Q40R1  1Hn 	#      X   '  )v 	9  =  )q 	   =  2      &  0Q00R0 2      &  0Q40R0 2      &  0Q00R0 /      0Q40R0  1t 	#      D   '  )v 	9  ">  )q 	   l>  2      e'  0Q00R1 2      }'  0Q40R1 2      '  0Q00R1 /      0Q40R1  ,x q	       '  (v q	9  P ,Xm b	       '  (v b	9  P 1mx F	#      :   /(  )v F	9  >  /    '  0Pt   1~s #         (  )v 9  >  )Ty (  *?  *hi    w?  *m    ?  *t     @  2      (  0Qu /    '  0Pu     1]k #         +)  )v 9  F@  )sl    d@  2      )  0Q00R0 /      0Q40R0  1lt #      X   )  )v 9  @  )sl    @  2      })  0Q00R1 /      0Q40R1  1pm ^#      x   )  )v ^9  @  )sl ^   @  2      )  0Q00R0 /      0Q40R0  1/k 9#      D   `*  )v 99  A  )sl 9   !A  2      K*  0Q00R1 /      0Q40R1  ,x &       *  (v &9  P ,u        *  (v 9  P 10n #      :   *  )v 9  BA  /    `*  0Pt   1u #      F   D+  )v 9  `A  )j    A  2      3+  0Qt /    *  0Pt   1t u#      x   +  )v u9  A  )q u   B  /      0R0  1n #         &,  )v 9  AB  )q    B  )m   C  )    ~C  +    _6  2      
,  0Qu 0R1 +    _6  +    _6  +    _6   1x #      r   p,  )v 9  D  )q    7D  /      0R0  1t #      ^   ,  )v 9  cD  )q    D  /      0R1  1Bv m#      .   -  )v m9  D  )q m   D  /      0QQ0R0  1r R#         \-  )v R9  D  )q R   E  /      0QQ0R1  ,t =       -  (v =9  P ,2m .       -  (v .9  P 1\j #      :   -  )v 9  6E  /    \-  0Pt   1k #      2   0.  )v 9  TE  2      .  0Qt /    -  0Pt   1m #         z.  )v 9  E  )q    E  /      0R0  1k #         :/  )v 9  F  )q    F  )m   G  )    @G  2    _6  .  0Qv  2      /  0Qu 0R1 2    _6  /  0Qv  2    _6  )/  0Qv  /    _6  0Qv   1	j #         /  )v 9  G  )q    G  /      0R0  1o #         /  )v 9  %H  )q    YH  /      0R1  1k p#      p   0  )v p9  H  )q p   H  /      0QQ0R0  1v O#      D   p0  )v O9  H  )q O   H  /      0QQ0R1  ,/r :       0  (v :9  P ,o +       0  (v +9  P 1m #      :   0  )v 9  I  /    p0  0Pt   1r #      2   D1  )v 9  /I  2      31  0Qt /    0  0Pt   1,o #         1  )v 9  |I  )q    I  /      0R0  1p #         N2  )v 9  I  )q    |J  )m   J  )    K  2    _6  1  0Qv  2      2  0Qu 0R1 2    _6  )2  0Qv  2    _6  =2  0Qv  /    _6  0Qv   1/v #         2  )v 9  K  )q    K  /      0R0  1p #         2  )v 9   L  )q    4L  /      0R1  1 n p#      l   33  )v p9  nL  )q p   L  /      0QQ0R0  1p O#      D   3  )v O9  L  )q O   L  /      0QQ0R1  ,:w :       3  (v :9  P ,mu +       3  (v +9  P 1t #      :   	4  )v 9  L  /    3  0Pt   1Ws #      2   X4  )v 9  
M  2      G4  0Qt /    3  0Pt   1Uo #      2   4  )v 9  WM   1z #      h   4  )v 9  xM  )m   M  )    M  +    _6   1p t#      ,   5  )v t9   N   1o _#         -5  )v _9  AN   1Zt G#      .   X5  )v G9  bN   1o /#  F    5  )v /9  N   ,Fk         5  (v  9  P ,y        5  (v 9  P 3l #      :   6  4v 9  N  /    5  0Pt   3i #   2   S6  4v 9  N  2   B6  0Qt / 5  0Pt   5Cl Cl 5o o 5l l 	5l l  "   P   { $	 x      N  I
    +;    K*	 :b 9T     Mf     Ox     Y int S
  0      <b $I    ,[       0m       A  D   5B	 J   	     
       , L  	   $  
      ~ M$  {  CR }    Du ~   PAR    o    `r    FCR     j 4  T  CR1     CR2            SR     EGR    [>        n	     CNT    $PSC    (ARR    ,RCR    0L 	   41 
   8
    <     @    DDCR    H
    LOR    P Hy   ;     
  SET  , . "    m /- ,f    rf   03 	e   5   
  )K 5   	;   E  
    f  p~         f E      
x   G 
/  vI 
1   _k 
2   r 
2    
2   } 
2   _x 
3     	|    
     wd $
7i  
 
9    
  
:    
;   - 
<    
=   U 
>   0 
?   	 
@   s 
A     : 
J  
 
K   l
 
L   
N|   ' 
Q|   	    
    p 
]  vI 
^   f 
_   f 
a  : 
bi     	    
      / 
u9   
v9    
w    ;    h
i  _p 
9   _r 
   _w 
    
B    
B   _bf 
   
   ? 
  t	 
    
   $, 
$  (d 
>  ,_ub 
  0_up 
9  8_ur 
   < 
D  @V 
T  C_lb 
  DX' 
   L 
  PP 
  Tn 
q  X\ 
f  \[	 
   d                     \ (
9    
;    / 
@  j 
@  9 
@  a 
B   	 
C
  # 
F   0H4 
G
  4UU 
I   8 
K
  <`J 
N  @ 
O   D 
P  H 
Q
  LF
	 
T   PN 
U  T8U 
xk
  X!p 
|  H!E;	 
}  L! 

  ! 
p  !\ 

         i                       $                 >       *  	;   T  
    	;   d  
     
 
?  "h	 
#  vI 
%     
&   _- 
'   p  d  "E 
?   
@   ! 
A  V  
BT    	T     
    
Y	   
[    B 
\   
]	  NG
 
^  $  
_   HqI 
`   P2	 
a  X[ 
bf  h

 
cf  pB 
df  xy
 
e
   
f
  , 
g    
hf  "2 
if  fF 
jf   
kf  - 
lf    
m    	  
  
    	  
  
    	  '
  
    
rK
  ? 
uK
   p 
v[
  x 	9  [
  
    	   k
  
    #
W
  $\ 
n  $Y 
w'
   	  
  
    E
 
  %
     
    %
      
  
  	d  
  
     
  YT 
  ;   8#  $  ^ 5   '!  =
  ;   CG  u  y  s F.  0A  q C    "o F   Ej J   k M   |q P   x S   p V   @^ [   o ^    u c   $ko f   (}v l   , m qR  ;   x'  u  m 0t y u l  s   '  
w `      Uh   ^ G  4d 2  5pn   8y   <u   @x   Dp   Hk   L
y   Ppy    TKp    Xv    \   %     7    w 7  ?Y  q A    ax D   v G   l K   t N    w V  \  p ^    v a   s d   r g   vk k   Io p   p t    j wd  &;     w  i Em v n  s     &;   5  wr r r r o   q 	  <   !   Uh "Y  q #5  9s $  ^ &G  8d '  9   	    
    	  n (A  @  y C    q F   j I   ~ L    | N  S&  | T    o| W    r} Y  ^  z `    } b   e| d   @| f   | h   ~ j   ~ l    { n1  '}~ =         (k =  P(q =   Q)| =   O  *tmp ?   0O   +a %       ,  )9s %  ^O  ,v ',  O  -         .|          ]  )v ,  O   +l          (v ,  P +l          (v ,  P .} #            )v ,  O  ({    Q .+| l#      X   )  )v l,  O  (l{ m)  Q,4} o   'P     .8{ G#   R   j  )v G,  lR  )^{ Gj  R   &  .z #      |     )v ,  R  )w    S  )~    8S   .z #      h     )v ,  dS  )w    S  )~    S   .8z #      ^   Q  )v ,  S  )w    0T  )~    \T   .I| m#      `     )v m,  T  )sl m   T  /      0QQ0R0  .z M#      .     )v M,  T  )sl M   T  /      0QQ0R4  .z /#      L   D  )v /,  U  )sl /   $U  /      0QQ0R0  .| #           )v ,  EU  )sl    cU  /      0QQ0R4  .} #           )v ,  U  )q    U  /      0R0  .{ J#           )v J,  U  )q J   kV  )m J  V  ) J   
W  1      M  0Qv  1      f  0Qu 0R4 1      z  0Qv  1        0Qv  /      0Qv      .[} #           )v ,  W  )q    W  /      0R0  .P~ #      r   9  )v ,  W  )q    W  /      0R4  .~ #      L     )v ,  +X  )q    IX  /      0QQ0R0  .h~ #      $     )v ,  jX  )q    X  /      0QQ0R4  .~ !#         %  )v !,  X  )q !   X  /      0R0  .| #           )v ,  X  )q    Y  )m   Y  )    /Z  1        0Qv  1        0Qu 0R4 1        0Qv  1        0Qv  /      0Qv   . ~ f#         /  )v f,  Z  )q f   Z  /      0R0  .~ ##      r   y  )v #,  Z  )q #   $[  /      0R4  .{ #      L     )v ,  P[  )q    n[  /      0QQ0R0  .sz #      $     )v ,  [  )q    [  /      0QQ0R4  .| #      :   Z  )v ,  [  /      0Q00R0  .<} #      t     )v ,  [  )m   <\  )    e\  1        0Q00R1 /      0Ru 0Sv   .} e#      :     )v e,  \  /      0Q00R0  .} L#      &   Q  )v L,  \  /      0Q00R1  .6~ 6#      0     )v 6,  \  /      0Q00R0  .}  #           )v  ,  \  /      0Q00R1  +z          (v ,  P +~          (v ,  P 2{ #      :   R  3v ,  	]  /      0Pt   2Yz #           3v ,  ']  3Ty   ^]  4nj   T1        0Pt  1        0Qt 1        0R3 /      0QT    5o o 5y y 5r r 56y 6y 5er er     ,   < $	       \  b    +;    K*	 :b 9T     Mf     Ox     Y int S
  0      <b $I       ,[       0m       A  D   5B	 J   	   	  
       , L	  	   )  
      ~ M)  {  CR }    Du ~   PAR    o    `r    FCR     j 9    SR     DR    BRR    CR1    CR2    CR3             ;   $  
  SET  Ad   , . "C  I  m /- 	,f    	rf   03 
e   	   	d  )K 	   	;     
    	  p~ 	     	p   f 	   	8   x   G /4  vI 14   _k 2   r 2    2   } 2   _x 3:     	  J  
     wd $7  
 9    
  :    ;   - <    =   U >   0 ?   	 @   s A     : J  
 K   l
 L   N   ' Q   	6    
    p ]Q  vI ^Q   f _   f aW  : b     	g  g  
    m  / u   v    w    ;    h  _p    _r    _w     B    B   _bf n      ? 6  t	 0    Z  $, ~  (d   ,_ub n  0_up   8_ur    <   @V   C_lb n  DX'    L N  PP   Tn   X\   \[	    d        6             \ (9    ;    / @  j @  9 @  a B   	 C	  # F   0H4 G	  4UU I   8 K
  <`J N4  @ O   D P4  H Q
  LF
	 T   PN U  T8U x	  X!p |Q  H!E;	 }  L! $
  !   !\ 0
   $    $       T    6  T      +  6  Y  ~    6  Y      `         6     	;     
    	;     
     
   "h	 #  vI %     &   _- '       "E ?@   @@   ! A@  V  BT    	T   P  
    YQ	   [    B \   ]Q	  NG
 ^J  $  _   HqI `   P2	 a  X[ b  h

 c  pB d  xy
 ea	   fq	  , g    h  "2 i  fF j   k  - l    m    	$  a	  
    	$  q	  
    	$  	  
    r	  ? u	   p v	  x 	  	  
    	   	  
    #W	  $\ nP  $Y w	   	$  	  
    E
 	  %
     
  4  %$
      *
  
  	  @
  
       YT   ;   8}
  $  ^ 5   '!  =X
  ;   C
  u  y  s F
  0AE  q C    "o F   Ej J   k M   |q P   x S   p V   @^ [   o ^    u c   $ko f   (}v l   , m q
  ;   x  u  m 0t y u l  s P    
w `F   F   Uh E  ^ 
  4d   5pn 6  8y ]  <u ]  @x ]  Dp ]  Hk ]  L
y ]  Ppy    TKp    Xv    \   %W  W     L  w   c  ?   A    { G    J    M   p T    W   F [     ]t  ;         S $> !' " # @  &     @      Uh       /    $    &   (    ,    . n  0 n  4^ 
  8# $  9y $  :py    <      n )  & 	 D    'U 	  ]  (` 	   ]  )j   )   )   )   )   )2   )P   )d   )   )   )   )   )   )J   )^   )   )   )   )   )      * B	}
         .  'U B	  ^  +tmp D	.  `^  ,    L  -PP     * /	}
         p  'U /	  s^  ,      -PP  *f  	}
      j     'U  	  ^  +tmp 	.  ^   &          '9s n  _  (U   '_  )       &        +  '9s n  :_  (U   [_  )       &     ,   k  '9s n  n_  (U   _  )       &L     ,     '9s n  _  (U   _  )       & {         '9s {n  _  (U }  `  )       & k         .U k  P & ]       5  .U ]  P * <}
  L d     'U <   `  '* <   >`  'Ed <$  \`  'd <   }`  ' <   `  )x    &     X   &  '9s n  `  (    `  /U   T0        -Pt  0        -Pt  ,      -Pt   &     
   f  '9s n  Wa  (U   xa  )    '   &     >     '9s n  a  (U   a  )    L   &     
     '9s n  a  (U   a  )    q   &     0   &  '9s n  b  (U   ,b  )       1g           Q  'U   Jb   1:            'U   kb  (l    b  (    b   1 r}
      6     'U r  b  (` t   c   1 O}
      6     'U O  ;c  (` Q   uc   1J 4}
      2   =  'U 4  c   1_ }
      2   h  'U   c   1 }
      2     'U    d   2          .U   P 2          .U   P 2j          .U   P 2        '  .U   P 2        L  .U   P 24        q  .U   P 2          .U   P 2 r         .U r  P 3          'U   Zd  (    xd  (    d  ([    e  (    *e  (    e  0      E  -Pt  )      0      b  -Pt  0      v  -Pt  0        -Pt  0        -Pt  0        -Pt  0    p    -Pt  ,    4  -Pt   4b }
      l   /  'U   f  )      0        -Pt  ,      -Pt   4 x}
      `     'U x  if  )      0      v  -Pt  ,      -Pt   1 }
           'U   f  (<     f  )      )      ,      -Pt   1 }
      D     'U   4g  )       1 }
      :   L  'U   Rg  )       1 g}
      l     'U g  pg  )      )       1 3}
      d     'U 3  g  ( 5   g  )      0        -Pt  )      ,      -Pt   1 }
      v   >  'U   $h  5       /`    |  1u }
      p   y  'U   wh  (    h   1 }
           'U   i  'm   i  '    i  +tmp   j  6         /`    l ,      -RQ     1 i}
         t  'U i  6j  'm i  j  ' i   j  +tmp k  k  ,      -QQ  1 <}
      R     'U <  (k  'm <  k  ' <   k   1b }
      H   
  'U   l  'm   l  '    l   1 }
           'U   m  'm   m  '    m  '    Mn  +tmp .  kn  (B     n  )      0    5    -Pt -Q -R0-Sw -} v  ,    5  -Pt -Q -R0-Sw -} v   1 h}
         'U h  n  'm h  =o  ' h   o  ' h   o  +tmp j.  p  (B  k   0p  )X    0r  5    -Pt -Q-R0-Sw -} v  0  5    -Pt -Q-R0-Sw -} v  ,  5  -Pt -Q@-R0-Sw -} v   2L          .U   P 2        0  .U   P 1 }
      &   k  'U   }p  ,      -Pt   1 }
           'U   p  'Up    q  'U    Fq  0        -Pt  ,      -Pt   1 n}
         9  'U n  q  '* n   q  0      (  -Pt  ,      -Pt   16 2}
      j     'U 2  r  0      w  -Pt  ,      -Pt   7w }
   ^     8U   lr  0     -Pt  ,    -Pt   9*c *c 9c c :7 7 9  9Cl Cl 9o o  B!   n   3 $	 	      #n  |  int x  Sx  o
 rn t	 u v  { |} ~$	 P    X=  =w	 /   	 	< 
 h 9= 
 r &	 hu  D   ;  N
	   
 ha  p g & ]r W  Ik ! "nm # $M	 %O &\ 'DU
 (l
 ), *	 + ,7J -R1	 ./h / 0. 1xD 2 3\ 4(+ 5HM 6+? 77 8F 9Ar :M ;O <E ? @- A	 B C6 D E7	 FAT G"
 HK I} JMJ K	 L M Nh QeA T Wq [	 \
 ]
 ^Zr _T `    +   K*	 :b 9    M    O    Y S
      <b $  	   ,  	   0  	   
  :  #   A  D  5B	 J  
  a  #   Q  , La  
    #   q  ~ M  {  CR }   Du ~  PAR   o   `r   FCR    j   
    #   	  (  )`    b   wb   a   IDR   ODR   `   bb   AFR     b 	  -  CR /   CSR 0   d 1  7  CR 9     :  1 ;  CIR <  	 =  3 >  Z ?   @  rp A   VV B  $ C*  (
 D  0\L E  4 F  8 G  < H  @Q I  D J*  H#
 K  P L  TI M  X N  \( O  `' P  d Q*  hm R  pCSR S  t T*  x| U   V  1 W  [ X  `p	 Y  S0 Z    [  T  CR1    CR2         SR    EGR   [>      n	    CNT   $PSC   (ARR   ,RCR   0L 	  41 
  8
   <    @   DDCR   H
   LOR   P Hy     SR    DR   BRR   CR1   CR2   CR3           , . ":  @  m /- ,   r  03 	e     [  )K    
    #     p~ 0     g   f    /   
  G 
/+	  vI 
1+	   _k 
20   r 
20    
20   } 
20   _x 
31	     
  A	  #    wd $
7	  
 
90    
  
:0    
;0   - 
<0    
=0   U 
>0   0 
?0   	 
@0   s 
A0     : 
J	  
 
K	   l
 
L	   
N   ' 
Q   
-  

  #   p 
]H
  vI 
^H
   f 
_0   f 
aN
  : 
b	   

  
^
  ^
  #   d
  / 
u
   
v
    
w0       h
  _p 

   _r 
0   _w 
0    
   
  _bf 
e
   
0   ? 
-  t	 
'    
Q  $, 
u  (d 
  ,_ub 
e
  0_up 

  8_ur 
0   < 
  @V 
  C_lb 
e
  DX' 
0   L 
E  PP 
  Tn 
  X\ 
  \[	 
0   d 0       -    0         \ (
9    
;0    / 
@  j 
@  9 
@  a 
B0   	 
C  # 
F0   0H4 
G  4UU 
I0   8 
K  <`J 
N+	  @ 
O0   D 
P+	  H 
Q
  LF
	 
T0   PN 
U  T8U 
x  X!p 
|H
  H!E;	 
}

  L! 
  ! 
  !\ 
'           0   K    -  K  0    "  -  P  u    -  P  0    W  0       -   {  
    #   
    #    
 

  "h	 
#  vI 
%     
&0   _- 
'       "E 
?7   
@7   ! 
A7  V  
B   
  G  #   
YH   
[   B 
\   
]H  NG
 
^A	  $  
_0   HqI 
`  P2	 
a  X[ 
b  h

 
c  pB 
d  xy
 
eX   
fh  , 
g0    
h  "2 
i  fF 
j   
k  - 
l    
m0    
  X  #   
  h  #   
  x  #   
r  ? 
u   p 
v  x 

    #   
    #   #
W  $\ 
nG  $Y 
wx   
    #   E
   %       +	  %  0    !    
  7  #    
  YT 
    8t  $  ^ 5     C  u  y  s Ft  ?  d A   d D  me G  re J  we N  u Q  d V   1f [  4C]  Pe E   d H  d K  c N  e Q  e T  PLL W   Ld X   ]  c _   4d b  _e e  b h  c k   c nh  ?  Pin A   p D  Da G  B` J  a M   b O    U!  `  `  0A  q C   "o F  Ej J  k M  |q P  x S  p V  @^ [  o ^   u c  $ko f  (}v l  , m q!    x  u  m 0t y u l  s   	  
w `      Uh   ^   4d   5pn -  8y   <u   @x   Dp   Hk   L
y   Ppy   TKp   Xv   \   %         w   ?(  q A   ax D  v G  l K  t N   w V  l  k    Rr   w   s    i 3  &    w  i Em v n  s w  	  &    wr r r r o   q   <D   !D   Uh "(  q #  9s $J  ^ &  8d '  9   
Z  Z  #     n (  S  | T   o| W   r} Yl  ?   A   { G   J   M  p T   W  F [    ]    =      S $> !' " # @  &    	=  @      Uh       /   $   &   (   ,   . Z  0 Z  4^   8# H  9y H  :py   <     n M   c  ' <`  T  'B =`    ' ?
  L  'v @
    ( D`  ( E`  ' X0      ' X0      ' X0      'C X0      ' X0      'H X0      '
 X0      '  Y)      
    #  1 )txt Z     ' [0      
0   D  #  1 'm \4    'G ]0      ' ]0      'M ^0      ' _)      ' `)      '
 a0      'E b0      * <"      +   P+A
 0   Q ,  )       4   9  - )   r  +} )   A .V   ! @     - 0   r  - 0   s  /aJ   Ks  0!    1j 0   s    , .S 0   ! L     2bin   s  1dec 0   s  3h	  1i 0   t  4" 9  5P2   0   ,* 0   ! 
   2  2var 0   9t   * x! ,     -\   qt  6! i   l  5Pu  6! t     5Pt 5Qu 5S5 4! t   5Pt 5Q\1 5R25S1  7      }  8c   \9       8`   P 9!      8`   T 9 !    +  8`   X 6B!    L  5Pu 5Q
 5Rt  6T!    f  5Pu 5Q\ 4j!    5Pu 5Q\  7 @" <     6b"      5P   4p"   5P`1 5Q
  7. y|" <     6"      5PL   4"   5P`1 5Q
  7 Y(# t     8l \l  h8^{ ]  `6F#    X  5P   6X#    u  5P  5Qh 6h#      5P  5Q}  6z#     5P`1 5Q
f 6#     5P`1 5Q
l 4#   5P`1 5Q
s  7i 9" p     8l <l  h8^{ =  `6"    4  5PT   6"    Q  5PT  5Qh 6"    n  5PT  5Q}  6
#     5P`1 5Q
F 6#     5P`1 5Q
L 4#   5P`1 5Q
S  * #      8tc ]  D8c   9#      8` 
   9#    6  8`    6#    J  5PD 6$    d  5P5Q4 :$    :($    6.$      5P4 6:$ !    5P	5Q05R0 6J$     5P`1 5Q
 4T$   5P`1 5Q
)  ;. k0   h$   i   <A 0   t  =a )   t  =b )   t  <(   8u  < 0   tu  < )   u  :n$ !  :r$   :v$   :z$ }  :~$   :$   :$   6$ !    5PT   6$ !    5P   6$ $!    5Pt 5Qp1  6$ 2    5Pt  6&%       5P @5Q
 5R0 6% /!  .   5P @5Q
  :%   6% :!  U   5P @5Q
  4%   5P    >  %?  >z` z` >a a ?w w v?i i ?k k >8{ 8{ ?d d ?|e |e ?f f  ?oG oG ?	
 	
 *?  >  ?o o >  >/` /` >a a         $	 	      Sx   j  Sj  o
 rn t	 u v  { |} ~$	 P    X=  =w	 /   	 	< 
 h 9= 
 r &	 hu  D   ;  N
	   
 ha  p g & ]r W  Ik ! "nm # $M	 %O &\ 'DU
 (l
 ), *	 + ,7J -R1	 ./h / 0. 1xD 2 3\ 4(+ 5HM 6+? 77 8F 9Ar :M ;O <E ? @- A	 B C6 D E7	 FAT G"
 HK I} JMJ K	 L M Nh QeA T Wq [	 \
 ]
 ^Zr _T `    +|   K*	 :b 9    M    O    Y int S
  q    <b $  	   ,  	   0  	   
  3     A  D  5B	 J  
  Z     J  , LZ  
  z     j  ~ Mz  {  CR }   Du ~  PAR   o   `r   FCR    j   
       	  (  )`    b   wb   a   IDR   ODR   `   bb   AFR     b   7P  CR 9     :  1 ;  CIR <  	 =  3 >  Z ?   @  rp A   VV B  $ C#  (
 D  0\L E  4 F  8 G  < H  @Q I  D J#  H#
 K  P L  TI M  X N  \( O  `' P  d Q#  hm R  pCSR S  t T#  x| U   V  1 W  [ X  `p	 Y  S0 Z    [  Tu  CR1    CR2         SR    EGR   [>      n	    CNT   $PSC   (ARR   ,RCR   0L 	  41 
  8
   <    @   DDCR   H
   LOR   P Hy \    SR    DR   BRR   CR1   CR2   CR3           , . "  
  m /- ,   r  03 	e  P   %  )K P   
|  `       p~     1   f `      
  G 
/  vI 
1   _k 
2  r 
2   
2  } 
2  _x 
3     
  	      wd $
7	  
 
9   
  
:   
;  - 
<   
=  U 
>  0 
?  	 
@  s 
A    : 
J	  
 
K	   l
 
L	   
N   ' 
Q   
  	     p 
]
  vI 
^
   f 
_  f 
a
  : 
b	   	  
(
  (
     .
  / 
uT
   
vT
    
w   |   h
  _p 
T
   _r 
  _w 
   
   
  _bf 
/
   
  ? 
  t	 
    
  $, 
?  (d 
Y  ,_ub 
/
  0_up 
T
  8_ur 
  < 
_  @V 
o  C_lb 
/
  DX' 
  L 
  PP 
  Tn 
  X\ 
  \[	 
  d                   \ (
9    
;   / 
@  j 
@  9 
@  a 
B  	 
C  # 
F  0H4 
G  4UU 
I  8 
K  <`J 
N  @ 
O  D 
P  H 
Q  LF
	 
T  PN 
U  T8U 
x  X!p 
|
  H!E;	 
}	  L! 
  ! 
  !\ 
                              ?           !    Y       E  
|  o     
|        
 
Z
  "h	 
#  vI 
%     
&  _- 
'       "E 
?   
@   ! 
A  V  
B   
       
Y   
[   B 
\   
]  NG
 
^	  $  
_  HqI 
`  P2	 
a  X[ 
b  h

 
c  pB 
d  xy
 
e"   
f2  , 
g   
h  "2 
i  fF 
j   
k  - 
l    
m   
  "     
  2     
  B     
rf  ? 
uf   p 
vv  x 
T
  v     
       #
W  $\ 
n  $Y 
wB   
       E
   %         %         
        
  YT 
  |  C2  u  y  s F  ?  Pin A   p D  Da G  B` J  a M   b O=  0A&  q C   "o F  Ej J  k M  |q P  x S  p V  @^ [  o ^   u c  $ko f  (}v l  , m q  |  xb  u  m 0t y u l  s 1  	b  
w `'   '   Uh &  ^ 2  4d m  5pn   8y >  <u >  @x >  Dp >  Hk >  L
y >  Ppy   TKp   Xv   \   %8  8   r  -  w r  ?  q A   ax D  v G  l K  t N   w VO  &|    w  i Em v n  s   	  &|    wr r r r o   q   <l   !l   Uh "  q #  9s $r  ^ &2  8d '  9 u  
       D  n (  ?   A   { G   J   M  p T   W  F [    ]  |  9      S $> !' " # @  &   	9  @      Uh        /   $   &    (   ,   .   0   4^ 2  8# D  9y D  :py   <     n I  'L     L   l  (U l  u  )      S  *P  @*Q
  +      *P  @*Q<    ' 8'      (U l  <v  ,c   d-P'      ,`   \ -'      ,`   ` )'     *P  @*Qd +'   *P  @*Qd  'Fk m    4   6  . m6  P   'y Q& P     . Q6  P-&    z  ,` Z  x /'    ,` e  |  ' 1T&      -X&      ,` 7  p -p&      ,` 8  t )&     *P3 )&     *P	*Qt *Rt  )&   3  *P	*Qt *Rt  )&   S  *P	*Qt *Rt  )&   s  *P	*Qt *Rt  )&     *P	*Qt *Rt  )&     *P	*Qt *Rt  +&   *P	*Qt *Rt   0gb gb 0a a 1    1   
   X    $	  
            +;    K*	   M[     Om     Y int S
  0       ,P       0b    A  D   5B	 J   	      
       , L   	   	  
       ~ M	  , . "-  3  m /- ,[    r[   03 e   y   N  )K y   	;     
      p~      Z   f    "   	m   G 	/  vI 	1   _k 	2   r 	2    	2   } 	2   _x 	3$     	  4  
     wd $	7  
 	9    
  	:    	;   - 	<    	=   U 	>   0 	?   	 	@   s 	A     : 	J  
 	K   l
 	L   	N   ' 	Q   	     
    p 	];  vI 	^;   f 	_   f 	aA  : 	b     	Q  Q  
    W  / 	u}   	v}    	w    ;    h	  _p 	}   _r 	   _w 	    	B    	B   _bf 	X   	   ? 	   t	 	    	D  $, 	h  (d 	  ,_ub 	X  0_up 	}  8_ur 	   < 	  @V 	  C_lb 	X  DX' 	   L 	8  PP 	  Tn 	  X\ 	  \[	 	   d                     \ (	9    	;    / 	@  j 	@  9 	@  a 	B   	 	C  # 	F   0H4 	G  4UU 	I   8 	K  <`J 	N  @ 	O   D 	P  H 	Q  LF
	 	T   PN 	U  T8U 	x  Xp 	|;  HE;	 	}  L 		   	  \ 		              >       >           C  h       C      J             n  	;     
    	;     
     
 	  h	 	#  vI 	%     	&   _- 	'       E 	?*   	@*   ! 	A*  V  	BI    	I   :  
    	Y;   	[    B 	\   	];  NG
 	^4  $  	_   HqI 	`{   P2	 	a  X[ 	b  h

 	c  pB 	d  xy
 	eK   	f[  , 	g    	h  "2 	i  fF 	j   	k  - 	l    	m    	  K  
    	  [  
    	  k  
    	r  ? 	u   p 	v  x 	}    
    	     
    	W   \ 	n:   Y 	wk   	    
    E
   !         !	      	  	  	  *	  
     	  YT 	  "? '    j	  #' 	  #' 	   $0 '    $ '    $$ '    $ v'    $ d'    $a R'    $ @'    $ 3'    %V* V* 
&[] [] + `   P     $	 p
            +;    K*	   M[     Om     Y int S
  0          ,P       0b            ]     ]    \    _    	SCR    	CCR    	SHP   6^    $^    (I^    ,K_    0_    4]    8,^    <	PFR   @	DFR    H	ADR    L] 0  P_ J  ` O  tj^     
           
             
   +        +  
   E      5  E  
   _      ^    
   {      A  D   5B	 J   
           , L  
           ~ M  7  	CR 9      :   1 ;   	CIR <   	 =   3 >   Z ?    @   rp A    VV B   $ Ck  (
 D   0\L E   4 F   8 G   < H   @Q I   D Jk  H#
 K   P L   TI M   X N   \( O   `' P   d Qk  hm R   p	CSR S   t Tk  x| U    V   1 W   [ X   `p	 Y   S0 Z     [  , . "    m /- ,[    r[   03 	e        )K    
;         2  p~         f       
m   G 
/  vI 
1   _k 
2   r 
2    
2   } 
2   _x 
3   S  
H         wd $
75  
 
9    
  
:    
;   - 
<    
=   U 
>   0 
?   	 
@   s 
A     : 
Ju  
 
Ku   l
 
Lu   
NH   ' 
QH   
        p 
]  vI 
^   f 
_   f 
a  : 
b5     
          / 
u   
v    
w    ;    h
5  _p 
   _r 
   _w 
    
B    
B   _bf 
   
   ? 
  t	 
	    
	  $, 
	  (d 


  ,_ub 
  0_up 
  8_ur 
   < 

  @V 
 
  C_lb 
  DX' 
   L 
  PP 
S  Tn 
=  X\ 
2  \[	 
   d    S  S    	      ^  S  \ (
9	    
;    / 
@w
  j 
@w
  9 
@w
  a 
B   	 
CY  # 
F   0H4 
Gn  4UU 
I   8 
K  <`J 
N  @ 
O   D 
P  H 
Q  LF
	 
T   PN 
U	  T8U 
x7  Xp 
|  HE;	 
}  L 
   
<
  \ 
   	    	  5     	  S    	      	  	    	  S          	     

  S     	  
;    
      
;   0
       
 
  h	 
#q
  vI 
%q
     
&   _- 
'w
   <
  0
  E 
?
   
@
   ! 
A
  V  
BI    
I   
      
Y   
[    B 
\	   
]  NG
 
^  $  
_   HqI 
`{   P2	 
a}
  X[ 
b2  h

 
c2  pB 
d2  xy
 
e   
f  , 
g    
h2  "2 
i2  fF 
j2   
k2  - 
l2    
m    
	        
	        
	        
r  ? 
u   p 
v'  x 
  '      
   7       
WY  !\ 
n
  !Y 
w   
	  i      E
 i  "  S   t    "          
0
         
S  YT 
Y  #     #  D1 #  T1 $        R  %tmp    v  &d    v  &oc    w  &    Sw  &jc    w   ' ' L        U"  V  
  ../startup/startup_stm32f446xx.s /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Debug GNU AS 2.28.0 %UB  I:;  (   (   $ >   :;I  $ >  & I  	5 I  
:;   :;I8   :;I8   :;I  I  ! I/  4 :;I?<  4 :;I?<      I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &4 :;I?  '.?:;'@B  ( :;I  ). ?:;'@B  *. ?:;'I@B  + :;I  ,4 :;I  - 1  ..?:;'I@B  /1  0 B  1. ?:;'@B  2.?:;'I@B  31  4. ?<n:;   %UB  I:;  (   (   $ >   :;I  $ >  5 I  	& I  
:;   :;I8   :;I8   :;I8  I  ! I/  ! I/   :;I  :;   :;I8  4 :;I?<  4 :;I?<  (       I   <  :;   :;I  :;   :;I8  :;   :;I8   :;  ! :;I8  " '  #'I  $ I  %:;  &:;  ':;  ( :;I  )'  *. ?:;'@B  +.?:;'@B  , 1  - :;I  ..?:;'I@B  / :;I  01XY  1 1  21RUXY  31RUXY  4 1  5U  64 1  7 1XY  8.?:;'I@B  9 :;I  :1XY  ;.?:;'@B  < :;I  =4 :;I  > 1XY  ?1RUXY  @1RUXY  A  B.:;'I   C :;I  D. :;'   E.:;'   F4 :;I  G. :;'I    %UB  $ >   :;I  $ >  & I  5 I  I  ! I/  	4 :;I?<  
4 :;I?<  :;   :;I8   :;I8   :;I  I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &.?:;'@B  ' :;I  ( :;I  ) 1  *.?:;'I@B  +4 :;I  ,4 :;I  -4 :;I  ..?:;'@B  / :;I  04 :;I  1  24 :;I   %UB  $ >   :;I  $ >  & I  5 I  I  ! I/  	4 :;I?<  
4 :;I?<  :;   :;I8   :;I8   :;I  I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &. ?:;'@B  '.?:;'@B  ( 1  ) :;I  *.?:;'I@B  +. ?:;'I@B  ,.?:;'I@B  -4 :;I  . :;I  /4 :;I  0  11  2 B  31  4.?:;'I@B  5 :;I  64 :;I  7U  8. ?:;'I@B  9. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  I  ! I/  	4 :;I?<  
4 :;I?<  :;   :;I8   :;I   :;I8  I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &.?:;'@B  ' :;I  (.?:;'I@B  ) :;I  *4 :;I  +U  ,  -4 :;I  . 1  /1  0 B  1.?:;'I@B  2.?:;'I@B  3 :;I  44 :;I  54 :;I  6. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  4 :;I?<  4 :;I?<  	I  
! I/  :;   :;I8   :;I8   :;I  I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &I:;  '.:;'@B  ( :;I  ) :;I  *4 :;I  + 1  ,.?:;'@B  -4 :;I  .4 :;I  /1  0 B  1.?:;'I@B  21  3.?:;'I@B  4 :;I  5. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  4 :;I?<  4 :;I?<  	I  
! I/  :;   :;I8   :;I8   :;I  I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &I:;  '.:;'@B  ( :;I  ) :;I  *4 :;I  +.?:;'@B  ,4 :;I  - 1  ..?:;'I@B  /1  0 B  11  2.?:;'I@B  3 :;I  44 :;I  5. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  4 :;I?<  4 :;I?<  	I  
! I/  :;   :;I8   :;I8   :;I  I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &.:;'@B  ' :;I  (4 :;I  ) 1  *.:;'I@B  +4 :;I  ,1  - B  . :;I  /4 :;I  01  1.?:;'I@B  2.?:;'@B  3.?:;'@B  4.?:;'I@B  5  6  7.?:;'I@B  8 :;I  9. ?<n:;  :. ?<n:;   %UB  $ >  $ >  I:;  (   (    :;I  & I  	5 I  
I  ! I/  4 :;I?<  4 :;I?<  :;   :;I8   :;I8   :;I      I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &I:;  '4 :;I?  (4 :;I  )4 :;I?  *.?:;'@B  + :;I  ,.?:;'I@B  - :;I  ..?:;'I@B  /4 :;I  0  14 :;I  2 :;I  3U  41  5 B  61  7.:;'@B  84 :;I  9  : 1  ;.?:;'I@B  <4 :;I  =4 :;I  >. ?<n:;  ?. ?<n:;   %UB  I:;  (   (   $ >   :;I  $ >  & I  	5 I  
I  ! I/  4 :;I?<  4 :;I?<  :;   :;I8   :;I8   :;I      I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &I:;  '.?:;'@B  ( :;I  )1  * B  +1  ,4 :;I  -  . :;I  /  0. ?<n:;  1. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  4 :;I?<  4 :;I?<  	I  
! I/      I   <   :;I  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I  :;   :;I8   :;I8  :;  :;  :;    :;I  !'  ".?:;'@B  # 1  $. ?:;'@B  %. ?<n:;  &. ?<n:;   %UB  $ >   :;I  $ >  5 I  & I  :;   :;I8  	 :;I8  
I  ! I/   :;I  4 :;I?<  4 :;I?<      I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I  :;   :;I8  :;   :;  ! :;I  "'  #4 G:;  $.?:;'@B  %4 :;I  &4 :;I  '. ?:;'@B    U%            P         T         P                 P         U                 T                 P                      P         P         P                 0         P         0         P           P   T   P                 P         P                 P         P                 P         P                 P         P                 P         P                 P         P                 P         P                 P         P                 P         P                 Q         Q         Q         Q                 P         P         P                 S         S                 R         R                 Q         Q         Q                 Q         p|         Q7         Q         p|                 T         4Q 7Q 7@K$"  *(          T                 Q                 P         P           P   p   P           P   p   P           ?           	                 P         P                 P         P                 P         P                 P         P        D   P   P   P   P        D j  Qj   Q   Q   Q        F N  0        N v  R   R        N j  Qj v  Q   Q        N `  S` b  u|   S   u|        X f  T   T        ` p  S        v   P   P   P   P          .  P. D  P          .  P. >  P        $ (  S, <  S< >  P          .  p 7. D  P7                 P         P         P         P                 P         P         P         P           Q   Q           Q   Q   Q           P   P   P   P           P                 0         S                 0         1s $         1s$         R         1s $         v s $         1s $         1s$         0                 0         U         1s $q          1s$q          U         r           1s $q          1s$q          0                 0         T         T         W        	 ?s 32$$         0           0   T           0 D  SD :  1t $B   S   1t $   v t $   1t $           0 :  UH   U           0 0  R0 2  p 2 D  VD P  SR T  ST n  R   R   V   R   V   R &  V& (  R( 8  S\ z  Vz   p    R                 0         R         R         0                 0         P         0         0                 0         S         0                 0         P         0          z                  P         P         P         P                 Q         T         Q         Q         T         Q                 R         V         R         V           P   T F  PF (  T( *  P* ,  P, 0  T0 @  P         l  Ql   U   Q (  U( @  Q        |   V                 P         T         P         T         P         T         P         T         P         P         P         P         T         P         T                 U         U         U         U         U         U         V         V         V         T         V         U         T                 0         1         U         0         U         U         g  Pg   T   P   T !  P!   T 6  P6   T   P   P   T   P   T         j  0j   U   0   U $  0$ <  U   U   U    U^ z  V   V   V 6  T6 B  VN   U   T   0         *  0* ,  1, z  Uz ~  0~   U6 B  U                 P         T         P         T         P         T         P         T         P         T         P         T           0   R Q  RT \  0\   R   R   0           0   P R  0T   0   P   0   0           0   S   0           0   S   0           0   P   0   P   0    z                  T                 P         U         P                 T                 T                 P         U         P                 T                 P         p         P                 0         R         S         0         R         S         0         S         0                 0         P         0         P         0         P         0         P         0         P         0         P         0         P         0          $                  0         Q         0         Q         0         Q         0         Q         0         R         0         R         0         S         0         S         0         S         0         S         0         S         0         S         0         S         0         S         0                 0         S         S         S         S         0         S         0                 0         S         S         S         S         0         S         S         S         S         0         S         S                 0         P         0         P         0         P         0         P         0                 R                 P         T         P         P         T         P         T         P                 0         0         V         V         V         U         T         U         T                 0         0         s 
          S         R         R                 0         0         p 	$2%#1$         p 	$2%#1$                 0         0         q H%?         r 1$                 0         0         0         q L%7         v L%7                 0         0         q 	$2%#1$                 0         0         0         q H%?                 0         W         0         W         W         W         W                 0         U         0         U         U        . <  Q< F  Q        . :  S: F  S        0 2  02 D  TD F  p         (  Q( .  Q            0  .  S                 Q         Q                 R         R                 S         S                 0         T         R                 0         U         p                  Q         Q                 R         R                 S         S                 0         T         R                 0         U         p            R   R           0   T   R           0   S                 Q         Q                 R         R                 S         S                 0         T         R                 0         U         p            R   R           0   T   R           0   S                 P         P         P         P         P         P                 Q         Q         Q         Q         Q         Q         Q         Q                 0         S         r         r         r         r                 0         S         r         0                 0         T         0                 0         r          R         p         R                 0         S                 0         T         T                 0         r 	         R         p         R                 0         S                 0         T         t          T         T                 0         r 	         R         p         R                 0         S                 0         T         t          T         T                 P         P                 P                 P         P                 P                 R         R                 0         T         1q $                 P         P         P                 P         P                 P                 P         P         P                 0         r          R         p         R                 0         S                 0         T         t          T         T                 Q         Q         Q                 R         R         R         R                 S         S         S                 0         T         R         S         T         R                 0         U         R         Q         U        h j  0j .  S. 0  p P x  S                 P         P                 P         P                 P         P                 P         P                 P         P                 P         P                 P         S         P         S         P         S         P         S         P         S         P         S                 0         P         0         P         0         P         0         P         0                 P         P         P         T                 Q         Q                 P         P         P         T                 Q         Q                 P         P                 Q         Q                 0         S         Q        `   P   T   P   T   P   T   P   T   P   T   P (  T( .  P. <  T< B  PB P  TP T  PT Z  TZ ^  P^ d  Td f  Pf h  P        `   Q   Q   Q   Q   Q   Q   Q   Q   Q   Q   Q (  Q( ,  Q, <  Q< @  Q@ P  QP R  QR Z  QZ \  Q\ d  Qd h  Q        ` |  0|   s 	   S   r   r   r   r   r   r  $  s 	$ (  S( *  r< >  rP W  rZ a  rd h  0                 P         T         P         T         P         P                 Q         U         Q         U         Q                 R         V         R         V         R                 P         P         P         P                 P         U         P         U         P         U         P         U         P         U         P         U         P         U                 Q         T         Q         Q         T         Q         T         Q         T         Q         T         Q         T         Q         T                 P         T         P         P         P         T         P         T         P         T         P         T         P         T         P         T         P         P                 Q         X         Q         X         Q         X         Q         X         Q         X         Q         X         Q         X         Q                 R         U         R         U         R         U         R         U         R         U         R         U         R         U         R                 S         W         S         W         S         W         S         W         S         W         S         W         S         W         S                                     }                  P         U         P         U         P         U         P         U         P         U         P         U         P         U                 Q         T         Q         Q         T         Q         T         Q         T         Q         T         Q         T         Q         T                 P         T         P         P         P         T         P         T         P         T         P         T         P         T         P         T         P         P                 Q         X         Q         X         Q         X         Q         X         Q         X         Q         X         Q         X         Q                 R         U         R         U         R         U         R         U         R         U         R         U         R         U         R                 S         W         S         W         S         W         S         W         S         W         S         W         S         W         S                                     }                  P         T         P         P         T         P         T         P         P         P         P                 Q         U         Q         Q         U         Q         U         Q                 R         R         R         R         R         R         R                 S         V         S         V         S                 P         T         P         T         P         T         P         T         P         P                 Q         U         Q         U         Q         U         Q         U         Q                 R         R         R         R         R         R         R         R         R                 P         T         P         T         P         T         P         T         P         P                 Q         U         Q         U         Q         U         Q         U         Q                 R         R         R         R         R         R         R         R         R                 P         T         P         T         P         T         P         T         P         P                 Q         Q         Q         Q         Q         Q         Q         Q         Q                 R         R         R         R         R         R         R         R         R                 P         T         P         T                 P         T         P         T         P         T                 Q         Q         Q         Q         Q         Q                 P         T         P         P         P         T         P         T         P         T         P         P                 Q         Q         Q         Q         Q         Q         Q                 R         R         R         R         R         R         R                 S         V         S         V         S         V         S                                     }                  P         T         P         T         P         T                 Q         Q         Q         Q         Q         Q                 P         T         P         T         P         T                 Q         Q         Q         Q         Q         Q                 P         T         P         T         P         T                 Q         Q         Q         Q         Q         Q                 P         T         P         T         P         T                 Q         Q         Q         Q         Q         Q                 P         T                 P         U         P         U         P         P                 Q         T         Q         Q         T         Q                 0         V         0                 0         S         S         s          S         q         0                 0         R         r 	         R         0                 P         T                 Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T                 P         T         P         T         P         P                 Q         U         Q         U         Q                 P         T         P                 Q         Q         Q                 P         P         P         T         P         T         P         T         P         T         P         P                 Q         Q         U         Q                 R         R         R         R         R         R         R         R         R                 S         S         S         S         S         S         S         S         S         S         S                 P         T         P                 Q         Q         Q                 P         T         P                 Q         Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T                 P         T         P         T         P         P                 P         T         P         T                 Q         Q         Q         Q                 P         T         P         T         P         T         P         T         P         P         P         P                 Q         U         Q         U         Q         U         Q         U         Q                 R         R         V         R                 S         S         S         S         S         S         S         S         S                 P         T         P         T                 Q         Q         Q         Q                 P         T         P         T                 Q         Q         Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T                 P         T         P         T         P         P                 P         T         P         T                 Q         Q         Q         Q                 P         T         P         T         P         T         P         T         P         P         P         P                 Q         U         Q         U         Q         U         Q         U         Q                 R         R         V         R                 S         S         S         S         S         S         S         S         S                 P         T         P         T                 Q         Q         Q         Q                 P         T         P         T                 Q         Q         Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T                 P         T         P         T         P         P                 P         P                 P         T         P         P         P         P                 Q         Q         Q                 R         R         R                 P         P                 P         P                 P         P        F ^  P^ `  P                 P         T           P   T   P   T   P   P                 R         R                 0         T         4q $                 P         P                 P                 P         P                 P         P         P         P                 P         P         P         P                 0         S         q         S         qr !         qq!         S         qq!r !         qq!q!         S         qq!q!r !         qq!q!q !         S        # qq!q!q !r !        $ qq!q!q !q!         S        + qq!q!q !q!r !        , qq!q!q !q!q!         S        3 qq!q!q !q!q!r !         S         r          0            P    P   P   P           Q   Q   Q                 P         P         P         P                 Q         Q         Q                 R         R         R                 P         P         P         P                 Q         Q         Q                 R         R         R                 P         P         P         P                 Q         Q         Q                 R         R         R                 P         T                 Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T         P                 Q         Q         Q                 P         T         P         T         P         T         P         T         P         P         P         P                 Q         U         Q         U         Q         U         Q         U         Q                 R         R         V         R                 S         S         S         S         S         S         S         S         S                 P         T         P                 Q         Q         Q                 P         T         P                 Q         Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T         P                 Q         Q         Q                 P         T         P         T         P         T         P         T         P         P         P         P                 Q         U         Q         U         Q         U         Q         U         Q                 R         R         V         R                 S         S         S         S         S         S         S         S         S                 P         T         P                 Q         Q         Q                 P         T         P                 Q         Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T                 P         T         P         P         P         P                 Q         U         Q                 R         R         R                 P         T                 P         T                 P         T                 P         T                 P         T                 P         T         P         P                 Q         V         Q         ,  P, B  TB L  P           0 $  S( J  SJ i  r 1  r   r   r                 P         P         P         P         P         P                 R                 P         P                 P         P         P         P         P         P                 S         p                  P         P                 P                 P         P                 P                 P         P                 P         P                 P         P                 P         P                 P         P                 P        L Z  PZ   U        L Z  QZ   W        L Z  RZ   R        L Z  SZ   X        L                         P         P         P         P                 0         r 0.         r 0.         r 0.         r 0.                 P         P                 p8         P                 P         P                 S                 P         P                 p8         P                 P         P                 S         S                 P         P                 P         P                 0         S                 0         P                 P         P         P         P                 0         S         r         0                 P         P         P         P                 0         S         r         0                 P         P         P         P                 P         P         P         P                 P         P         P         P                 P         T                 S         S         S         S         S         S                 Q         Q         Q         Q         Q         Q                 R         R                 s ?         P         s ?         P         s ?         s ?         P         P         s ?         P         s ?                 0         s 0.         0         s 0.         0         0                 P         T         P         T         P         T                 P         T         P         T         P         T                 P         T         P         T                 1         R         1         R         1         R                 P         T                 P         T                 P         T                 P         T         P         T                 0         r 0.         r 0.         r 0.         r 0.                 P         P         P         P         P         P                 P         P         P         P                 0         r 0.         r 0.         r 0.         0                 P         P         P         P         P         T         P         P         P         P                 Q         Q         Q         R         Q         Q                 R         R         R         R         R                                     P         P         P         P         P         T         P         P         P         P                 Q         Q         Q                 R         R         R                                     P         P         P         P         P         P         P         P         P         P                 Q         p(         Q         Q                 R         p,         R         R                 P         P         P         P         P         P         P         P         P         P                 Q         p          Q         Q                 R         p$         R         R                 P         P         P         T         P         T         P         T         P         T                 Q         Q         U         u         U         u         U         Q         U                 R         R         R         R         R         R                 S         V                 U         u~         U         u                 0         0         P         W         0         W          "   P"  *   P*  W   PW     T     P     T          "   Q*  W   QW     U     u     U     Q     U          "   R"  *   R*  W   RW     R     R     R             S     V        v     U     U     u          "   0*  Z   0Z  d   Pd     W     0     W                 P         T         P         P                 P         T         P         T         P         P                 Q         Q         Q         Q         Q                 R         V         R         V         R                 P         T         P         T         P         P                 Q         U         Q         Q         U         Q                 P         T         P         T         P         P           P     T      P  
   T
     P     P                 @         @)        ! !  P! !  X! !  P! !  P        ! !  Q! !  U! !  Q! !  Q        ! ! 
       ?! !  VW! !  VW! ! 
       ?        ! !  T        ! !  P! 6"  U6" <"  P        ! !  0! ."  V." 0"  P0" 6"  V6" <"  P        ! !  0! 6"  T        ! !  P! !  0! !  P! !  P        x! !  P! !  U! !  P        $ $  0$ (%  U4% T&  U        $ $      & &  O)0 0)        $ $      & & ! O)O)0 0))  zD0 0)        $ $ 
         $ $  PQ$ $  PQ        $ $  0$ $  T$ $  0$ T%  TT% ^%  1^% T&  T        $ $      $ $     A                 P         P         P         P         P         P        8' J'  PJ' P'  PP' '  P' '  P' '  P' '  P                 0         S         S         Q         S         S                 0         0         S         0         S                 2         2         R         2                 0         0         r 	$3%         r 	$3%                 2         2         S         S                                        ,    H    4                                     (                                                                                                                  .         $   D d                     $    ,               $       T              \                                                    T    )                                 .                             9                                                 X  @    L     l                <              $           t    *L                                     |       4       x       4          x                    d   >`           d       l       \    &       4    (       2       4       .        v                     :   F        .              ,       h       2                     :                     :                     :                     :                     :       l      v       l      v       &          `              @       @       L                                   F              F              z                                                                 h    2       2       2       2       F                            p       ^                            D       l                                   D       p                                          .       ^       r              x       D       x       X              D       X       l              <                 <                                          :              0       &       :       t       :       $       L       r                            $       L       r                                   L       .       `       ^       h       |    R       X                                                                           j    D  L d           ^       j                            &                   H       R                     p       v       d       l       :       D              0                     
              >                     
              X                                   ,       ,              `                     l              2       2       2       6       6                         |                x! ,   ! 
   ! @   ! L       4   <"    @" <   |" <   " p   (# t   #    h$           <    K       T&    & P       4   8'        L           \    J
      '    '    '    '    '    '    '    '    '            $    T      ' L                  $    !      8( P   (                                                                                                                                                           N v           v                                                      D D                                                                                                                                                                                            @ @ L L l l                                    6 B                                                                                                                          . . F                         F `                                                                                                                                                             ` h                                                                                                                                     h                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 L L                                                                                                                                                                                                                                                                                                                 ! ! ! 0"           x! x! ! ! ! ! ! ! <"       <" >" @" |" |" " " (# (# # # d$ h$ T&         T& & & 8'       8' '               ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '         ' 8(                   8( ( ( (              y   4'j{ .%8	 +5  E  &$ -' .    *) ,	
X} W	 2   A        r  O} Q  * =  * */   0 <!  C / 0   W  <L  H  #!)J -
  $
 ' (" /g  <= 
	M  #
  & 
E   =$/ >
C%Ad &? [ D'j (' ) *#	 &+#%   = ,- -k7 C O. *  1/  0 1 U 2| 3&Q  b 4 5 6& r 7 8  9/ 
: o ; [
 C GI HI I J6 K} P S^ V Wo XF
 \
 ]Z1 ^;R b ct d     (  b	    -T	  u    ]    @
  '  4  
    T   .  n  $.        X        *  
  =U  ,  #W  k:   g    ^?  1  B	      ;  +  p         <*	        U  ^&
  I  ,	  k  Q  km  '  u    *	    M      b  E  >
  K         M  R3      
  DA  B~	  A	  	  <
    D*  K       :  -          
    &  G	  B    U  ?  +  }      KL  
    LY
    	  I  K     ;  F  =U    {  p	  /  r~
  T
  2  G    	  '*  \  r  )	  2   q  (  
  ,         r%      s  b    xk    NO  @  H  M  R    (  	  &   I  d        ?  b  ;  p{
  6      I  l  =    M  R  M
  s  /  b	  q  {  ,    
  T	  
  Z   !x  1P  ~  Q  J  6     S      PZ  U$  <  /    d  Sr  z  C  5	  f     4  	    yu  h,
  H    4  "  /    .
  N    d  6
  \  
  L      	  

    `T      	    L  J    s1  $    I  K  L  {I   j  5  7      '  )  a  [   mw    
  u    w  |  	  ^  	  G  5  :Y                M  K!  x  R`    T    	     ]    ;     '  ;  M  U  -              (      M	  K1  #
    s  m     j  ,  n
  v  m    Q	  `   x  K  #  L   ,  G      .
  4  y  g         X    :  e   |  9   g/     D             /  7%  '     3+  (<  [@  a$  2  D  `  R    t    '       
  
  !
  P  U  6   Ss  o    S	  ]    * I
    3	  N Oz}  _y	 ` ax bVi c
 dM mA qE z: &^  & ) ;   * 4  R s	 	 T   (
 ~ h    : /  c  M5    3=  K	  *< M
 9 ^w t . #T I  E v f  g`    7 E s + 	 W ' k     3 @ A1 B[9  CQ Dpi    
   R  	    ! (L    $ a ^  P P	  _  :c  
 F    D      #t  !} /  =! SJ m< s { L R! 
    
S  * +1 ,  - .int /R	 0t  1 2 3W  4w
 5N 6PT 7: @ G	 O_a Z= eB nF uZ  ~ 	
 H[ ' $ Gl ~g  1    int t  R	    
$     !N % '! -,X 1  3J 9 =  ?= D0 IkF NF Sg    s { #M )S! 5[ ?  I S   Lu        ^
 *7 F d % n /
  t  ![   6
  	 d    ` y   [ 	 = W  {   U % ~ T T
 W  0      [	 
   8 S  `v J "l  hV Z    JM3 K
 L O ]?	 ^A
 _y	 _     $3 w| ~ AE F 6 d   G	 
  
8    Z
 2 
l	 J 
   7 D   z  i3   $ Kk g  Ar .  {
 	  	 
 }  / R b a    * =  IV " 	 \	  3  l	 J Q c  @ N 9   
 c )  i  H     t
  M8 ]	 d k   $ V ~	 ,J 	  ^
   G,   s  I  ,   Z-    C 	 	P Z P :s ^  N OV H
     H  U
 "  N 1  A  L P )&	 D~ C^    P  b  =2 T  q Sl HW	 i  [V  H;
   o@ U { ;
  r? i 3
 M   >x	 _B
 s @ v     C+ [& 	 0C 0	  h  
 = 	   
 (  Bi  # 5   T v- ^# lq u h CV  F 4 G M Xm    	    	 } X &  9
 /=  
  	 9Z V / s~ <  '\ Y n b $   !	 ` S:      Nf  1 > p8 1  	 
  X  " A  ?q lk 0	  v ) v },
     W_ x G  Z 7h hM    SX  	 v 	 + 	  D (
 g Q   1  <   3 (  t D _
    7; s	 `6	  31 M  P O 
 p * /k     F	 > & 1 /H  S y  R   e ?  ' 2 7	 n MB    "
 if Z1  W P
 N @J  Mo \  U  * k p  "  ,U ! D  [t 8  	E 	 	8 	] 	 	  	X 		 	 	p 	 	.! 	
 	cl	 	VZ	 	JJ 	3  	c 	 	' 	z 	V 	$ 	#
 	ig 	 	'Q	 	5n 	 	` 	n 	g 	aY 	\ 	 	J 	p 	q 	 	  	^ 	 	M
 	' 	/ 	' 	s 	! 	_L 		 	 	& 	? 	 	 	 	 	 	
 	 
 

 
 
! 
c  
) 
	 
 
 
 

 
D 

 
|b	 
B  
 
p 
 
k 
 
i	 
 
 
$ 
HJ 
7 

 
< 
 
K 
 
#V 
f 
:v 
' 
~ 
`
 
 
 
x 
| 
 
{	 
 
c 
 
 
H 
1	 
 
- 
>B 
3 	 ^  	 P A  _ e
  0  	 R $	 # A
 o Y
 5 <  8  z  3  V `  A )  CQ  + ;
 Z 8
 	 @	 "l  0C
 i I  .
 $	 ^  
   :s
  { d  f
  e  b q E	   b
 j ,    N 2 m&  N  p 
 e ~     |, : 6
 l  M    s
   /	 AL	 O <H O	 =
 hZ . F  |  .
   ;	 [ = 
   oA +	    2 sh
  
 Q ~  > V	   `^ c    	       1 9 u  / 	  `o H o  H
 3 =	 R    XB Y-  5  H "
  C   \ 2 D  I
 7 =  g	 m8 g u  	 A  q *U	   'y i  [   7h
 d H    b  ]m k 5
 2T
   ? 	 lX  ^~  Ep X  ^	 ` I F X/ u  yf e   ?  F	 o  -   8 # 0 "_
 v 7   (
 | 
 T     
 _ s h 7/  \ Q'	 i~	 2   ^N qV @ M    a?	 jc   ]t EE	  S5	 q  	  	
 	 	U  	 	 	Hc 	F 	 	  	 	i 	F[ 	)[  	G
 	j 	 	t8 	sa 	 	 	 	% 	  	 		 	4 	m 	 	+ 	Y% 	5  	  	 	%$ 	 		 	 	 	nt 	f? 	
 	~R  	 	
 	 - 	
 	 	 	J 	 	9 	
 	$ 	 	d 	0 	3  	c 	+ 	 	/>
 	 	%d  	 	8 	 	B 	 	_C  	
 	m  	 	H 	 	U  	,	  	#	 	 	E2	 	
 	 	V	 	 	^ 	H 	V 	' 	 	!  	 	  			 	4 	z 	! 	j 	q 

 
m 
2  
f 
 
n 
X 
	3 
 
Z 
 
= 
  
qo
 
$O 
 

 
w 
[ 
* 
2 
% 
 
 
R 
 
 
	 
 
 
 
8 
 
 
_  
wy 

 
 
 R 

 
0h 
. 
E
 
 
 
o 
 
< 
	 
7 
O 
Mf  
70 
n 
 
c 
M 
  
 
  
W 
F 
 
 
 
u 
f 
N 
 
9 
	 
3j 

 
; 
# 
  
  
 
d\ 
k
 
@ 
>s 
 
	8  
c 
$ 

 
A$ 
 
	 
bP 
) 
G 
1h 
O  
+ 
 
" 
U 
 
 
 
  
i	 
S+  
Y9 
@  
> 
 
m 
	 
m 
= 
X 
q 
'  
Y 
 
	 
l6  
bZ 
  
T 
@ ]
 L  }
 >   J   &  # 	 2t  M [z J   o  1 }   Av ?$   	 L   
 O
 ^  mm  
 y J
 q Z   v 
 L	   X	 Cy h!   :	 , -~  "   ":	 E j 4   /  o	 L7 F   < P,    T <
     \   r   I	 	 )K MI	  (   j    G     EV o? e J" E gY  N P@ e	 u    P  z m8  8R %	 qO
 Z3   4	 p X  [ "5 4 C  >	  1c	 H ,  h
  pM   ah   %   a V 7  ,     El	 d   | J  ;! Hb W C  z
  T L % W   K o  
   4
 3 J 	 /      J () \ 	  n	 g-  A  l; p ! .2	   RM - Xv 	 
 I K 	 	 
  H0 o  ` 8 L  - 	 l 	  
   M   ^	  sD (   K
  J  g w  "G  + 
   1  
 > F  c L < 
 j H f  
 E  [ ~ 	  F x P +A
  /  {	 # /
  o   	 u d 3z 
   5 I } N 
? 8   { Y @ A K     ,Y 	    5 s   &v	  F      
 	 [

  2 . c c ?7 u g  OB G G U T ;   ?6 	 +` Q  b   G    z  v F [ )
  EV .G	   &     8 \    M k v <	  Y 	   ,  >	 
 [5 = Qj  { ] 1	 W {   T? 
 $	 , ; C  1  7I w R+ 62 1 J
   t  T q2 &
 t1	  Yr G   I # Tm
   o T    0  X W/ z 
 m ^  0	  M J 3 E{ b q p  y nT    fX } u  >  o 
 u
 	 )  
}	 R( <H j^ . ]   x l c
 TK  Z%  > i
 W Fk
  ] B  `   g   v \  
  5) 1 4l
 	 Y	  M `V
   &   s  	 I
    Tt G k I Nt L
 %5  	 o u { + 5\
  2 
 i  v 
` #Z  e
  K	 G  :	  a [ O h ]|  rl ; ?  	 [ A 	 g	 j v E ;   q ' V !J  	 Q  x	 ;P @> *Y ! ?v ? du	 p,  W M s  $ %	   r   B  Y W U  C   ')  CG  	  Ue   1" #   `    8v | 	   		 GV
  ~ ]	 s_  B
 7 D Q t	 z  	 V  >  e   E  ]}
  o  : (W d )  ut  '    
 
  n <K g 	 Y	 f? 
    o   u  u 	 J _7 > {  2   mi Y `  %O C 3`   / (F v ~ h 
 P ^	 6 ` @g	 Q7 	 K  WA A qu A X z I! B  L M}    m 	 / 9	 >  K @ b  	  ' 1 	  R	  U ; $  Z T o r
  4  	K	  =#    }K D ?
 BC f`  Y	 w	 < ( . * 5 t ] |  T 
    U M  . 
  ,g t T F O R h 'U s O^  L Te T;   S o  } 	 ; k `	  W   
 X 	  &  	 Y x 	 z? R 
 \ tm
   ,  a    P   <	  u	  TV  y9 N "q  yB	 ?
 <	
 n& | 	 az	   t b Q ?D I 
 ;   i 

  zv W a
 : gj  I  #j - k 0Z *  	 fv     y
 ( 	  
 z   /N 	 )  L   a	   !   	     n
 g 8
 	 6   7 S [ B  n H     Y j  -}
 8  4 [  7   = B M  /Q 5	  w  
 R F\ v #	  J v` '  lp   
   fA  P + Oi   uR
 O J .	 0&
 @  E  'S T    	  M 6 a |	  @ { }    j{   e
 * r w |+ ? 1   o	    ; x#  j
 D/ 4	 g  v   o*	  	 0;  &y Z 	 n % 6  	 8 !	  J     b p
 5Y    n _   G I 	     } 
 2 _ {   
 	  c K 
  
 A ; un       5`  
 	 Z  0u   ~ +B  	 |
  E   p' D aT	 d 8 H
 \q W !)   Y  e  =  d V	 {N L
 ? Fl F% q AB  .	  8 x   rd     3k * C =  
  k J[  Pd pV 
 )i ;	 w	    J V (H   { I oM =  )x   
  R ^  P y  H $  ~  
5  j S R	 X :  V Q   &  C	 	 U  = P    Ul
 	 A@ ) i   Z n 
 B_ 
   O S t Fd i v K   K D + v
 Y 
 k    hW fy  J7 @	 Q/
 #  1m  L# d g[  )   9 m  ,    s C o $ 1  h < ` -&   	 [<	 \8 Z  ^o b 	  z 	 tq
    $  5P b K o R 7) [R b	 }	 	   G
  Y{ 
 k  1 [ 7 :S 	 o / J{ x	  %		  r | } 	 /' 8 K8 y y	 D  
 C\  l  C 	 C ; f +    w C   M u; 3 0 u   7 P	  
 M    5 e 'V  B G   r	      d , 
 e  ;   {  J	  o	    E  	 !J 
 (   N	 ^ =  5 d  !  
 N 
 N  1> f  _	 7 l  ;R @ u	     g V<  Y_
 >  B C @	 _   / <	  9< M nq M 4     1 @ w  U >  a  - f 
  s P 
    R  #  
  !  0 0 J 
   /  "0 s w	 (    4  D 	 :
 / p Q 	
 H wt  ] ) 
  Y    G 6 `+	 Z 	 
   mW   v 3
  >,  E    q 	 G>	   
 | h  +   G u / 6  5   < 	  . '  { 2 
    u p W  P 
   D   \	 b 
 >X    ) w  t  Yq >	   y	 W < ^ C  d W\
    b  4  3   L    ix  !S q  .
 J	 QY   T  ' #V I D u Q	 ? r U_  +  5	 k 
  	 o u7
   |q   %	  d}  0 q y	 } 
 p
  ?* o 7 K=  r'	 W	 +j	 !) +z 1      E 5 
 = o   &  . e D 0
    /
 6 1  s 	 4  	  e j z  29  % i  = SQ *  	 \  ? 3	     
 V " &     R    Q | e 6  . 1  -g
  #A F y   H A Fw b  m p  @p 
  o ;  s a	 4 ^ 
 n    + 2z " \ ) z i
  w .
 SU
 ?  y O >] ^] 5 w  5 j &V	  	 ke @ L k  | ~   Wd
 TW p   >#	 AM > 
 = 	 u	 	   dy  W  =     P@ 7 ~;
 z
      x	 j	 = Ry A0 g	 o 1  
 '
   ^c  3 9 @ Up  ![	 w 	      z f   M
 -  ]  4V  &+ m U	  4 % %	 p U #6 #   } 	 \  1! j g
 qK +   s  : <S
 cP 0 ZG	   
 Zk  l  [ AF  	   R ) V @ 6  |  tf	 l%  
  H     l Q  h  >Z 
 	  $ G 4 1 X	 Vp   z p. ]  L  ;x   : H R~ . }f  @ |
 	 ` |  	 
 ]
   b)  ~+ ~   /  a6 h{    
 zw
 P   z	 B @   $ m C ~ v_  M  2o 
 	)  W
 jq  tH i    e 
   ]
 !E \\	 ]  < ym n |  ` Lw     ^ ?  *
 	   L m   xU *  s I 
 *M   8 - SZ     |  %  	  (T c]  0 r {w	 $% [  E 	 Cx /   . / . ? (  B	  T   a 3	 Nq  s u WH  L y z '    2 vQ f
  i GY {.	 X S = [4
 T
    Y) 1a  *S  	 . a q( #F I'     . c     al a p R |. e  F 0    /! e   j g  #M i 0 "4 R
  $ P v N    d q   ]  M >_ }
 5  	L
 l	 
 >6   6(  .	  L  B Ur  Qu     8 
 )B  v	 @
  	 T |]	    U  (&    . 
 r5	 T  Y B    m t 
 ,) g t G f 
 }A  ;   @ c   
   .  s@   \ 4J
 y9   }       3  Z	 J  _ L f <U E
 |      Sq I  ! & 	 ' K  3z
 x Bp N  m 	 ~k ~ .	 	:	 H
 Ty	   K 	 x  s 	 0 1 a d  1 f 4  CT \ }x ,	 M  C  
  tk  k 9 l  ,    n	 p	 '	 V  < s)  \* Q g  E     |,	 v	    B =   { m  C   V  
 ?* _ < 7	 h   F `o    {L 2 [ b2 \ U  # 3 p N   J
   F7  g P  c	 p
      B    I cQ 6M ,R X   p *
  .  E  Q ^ (   SV @
 	  u 5 \J       T  _: *  X    1 &	 7 | Z 	 2 ' 6 .  |  S  j  w\
 " 3u   i K U .  @  o    i   c
 y 	 	 ]  $ <7	   *   } y ix   NW
 ]J  u	  #& W	  0A  ^ X3    w  x 
    J p	 v   i 7 P  V  s   E 4 l 	  E $ v	 A d g{  L 4 i O $ /  )  5 - 8 	 R
   R p 6 L  e  I2 
 6 w [ }  3o	 @   uj D%  A TI X 6   = p
 Q
 C	  0 ( % O2 >  p
 0B  9   W U : 2 +.	 ?	 qS 9 M  
 h8  
  = (	 ' c = U	  0+	 e4 =W :  o
 A	 	  S  D  Q  ! =_  Z @  Ew gK #I  3   
 L 6-	 :  q)  w  F 	 @   g  q>
  z   R  h      (  J
      I  %z  .:
  n   F   
    l  f    
    g  $W  bg  C]  =p         o4  9    F  F  9	       S  2  "     w    ~j   c       E  /	  2  J  q  *  ,  n  z    \.  eO  .	  x  2     	  6  \  
]  o5  j     x	    9j  q]  q           W	    
d   I    	  H   1
  }  0  |        K  M  U    X       $  c  |     a  4
    "  -  \&  9   V    '      p@    -  I2   t  	  L  q
  dH  =  C !f !H !G !. !I ! !@  ! !R# !I
 !	 !S ! !{ !3 !\ !R !k ! !l !	 ! !XP !d !O !	 !` !=@ ! !s$ !v
 ! ! ! ! ! ! !P  !Q
 ! ! ! !C !	 !h !e{ ! !o ! !8
 !E ! ! !   !%  !i  !
 !E	 ! !{ !  !P !' !3 ! !2 !! ! ! !/ !\ !	 ! !g ! !v ! !qb !y !_ !" !T8 !Y ! !' !ya !XP
 !qD !  !Y !hf !(Q !s ! !>| !4 ! !;c
 ! !  !b !8 !
 !}  ! !g| ! !Y !9	 !NL !t\	 ! !v !* !W  !p
 !  ! !r !Td !.  !Dx  !/ !
 !< !#Y "% " "O  " "	 "	 "u " " "( "l "U
 " " " "j.  "	 " "  " "x ", "
  " " "b& "Je "6I " " "6 " "8 "R
 "Qp "{
 "C
 " "r " "  " "7_ "	 "X* "j	 "J2 " " ". "9r	 "v  " " " "-
 "%  " "- " "	 " "e "i "	$ " n " "O "+- "c "x	 "N
 " "/ "O "E "n) "j
 "u "od	 "# "iZ "J "( " "J " "A "	 "6 "7 "* " "G	 " "	 "r "1 "r "" " "  " " " "Z "Q	 "E "k  " "s
 "
 "	 "U5 "
 "fN " "DB "EO  "  "Z " "w "@x #& # #
 #[ # # #r@ #[ #7B #^ #Lw #9b	 #J #&	 #- #l
 #r
 #  #Ph # # # #h  #VM # #dY #' # #Q #F #8 # # # # #w #g #5	 #Sa #D # #(R	 #a #  # #^ #D # #f	 #Y # #j #T # #c #"
 #^ #i # #WS # # #a #Z #r  #q #g #  #> #
 #.q #{ #i # # #  # #
 # #_> #Y #= #C< #%	 #
 # #3z #  #G # # #  #
 # #
 #$ #5 #e #: #< #   # #Q #/n #m #; # #   #bI	 #P	 # #
 #  # #e #'m # #S #~ #a #?
 # #{ #+ #1 #* $  $ $ $ $K $< $= $d  $ $6
 $ $ $ $5 $4 $r% $ $t $y  $ $ $K# $ P $ $M $ $ $0
 $ $	 $5 $3 $> $O  $ $_ $+ $~ $w $ $ $+7  $ $b $<
 $S7 $
 $ $1 $X $^A	 $I  $	 $v $0 $>0 $o	 $  $ $H $k  $F	 $C  $ $ $ $ $# $/ $< $  $T $] $
 $	 $ $F $W $ $ $% $u~ $d $ $  $F $ $p $e $ $mS	 $ $3 $	 $T
 $ $w $	 $E"  $ $ $
 $= $)	 $+ $ $
 $q $g $x $c $
 $  $R	 $j $ $- $ $x	 $8 $ $ $	 $ $ $C\ % %!( %R % % % %Xr % %U  %} %OJ % % %
 %q %e %[!  % %p	 %
 %b %3 %R %2 %" %jy
 %*  %j  % %. %
 %d	 %  % %' % %P %  %< %F %[
	 % %b %2 %H %	 %k %\ %zr
 %TZ %T %( %>
 %  %
 %y %G %: %	 %} %1 %l %H %+\ %Hy %m?  % %; %H
 %XM %` %2 %
 % %~ %c %	 %2 %[O  %c %e % %i5  %\ %\ %/ %m  %< %  %u
 %= %f % % %I % %  %  %]` %r3 % %! % %	 %f %>
 %s % % D %#
 % %. %Vo %? %# % %lQ %- %F % %`' %Z % %<0  &Ys & &2 & &  &| &Op
 & & &4S &!
 &c &  &T &Jo & &I &)W & &E &? &[ &+ &f=  & & & &D & & &  &K &
 & &q & &) &
 &  &r &z &| &2 &% & &3
 &F &vt	 &U & & &k &} &n &CV &	 &  & &
 &_	 &M	 &  & & & &	 &Q[ &~ &iE	 &(	 & & &x &C &? &	 &k &= & & &c &[ & & & &;O &X
 &` & &4 &| &(U &S  &Y &n &{ &< & &5^ &zM	 &
 & &c. &N & & & & & &s	 & &g
 &(% &  & &w  & & &[ &<  & & &A &6B &h &F ' ' ' ' '
 'EB	 'q ' ')Q '	 'b* '{= '/ 'x 'SN '  '*7 'i '9 ' '<3 ' '	 '[ ' '5e 'PL ' 'I ' ' '!r '; 'u	 '! 'Fc '
 ':  '` '  ' ' ' 'd	 '
 '' 'm '| ' ' '   'o 'l ' 'n
 'K  ' ' '9q ' '	 'C ' 't ' ' 'A ' '[ ': ' ' '9 'z '
 ' '  '| 's
 '
 '}  'h  ' ' '~ 'Q 'N= 'r< ' ' 'w '  ' ', '8 '  't '^ ' '' ' 'M '` '
 'L
 'Lo '` ' 'uB 'v ' 'Q '	 '@ ' 's '$ '	 '6 '=	 'X  'l	 'E
 'y  ' 'I (; (6
 (ic  ( (  (6< (y  ( (i (Y  (	 (	 (X ( (
G (	 (L ( (
 ( ( (k (
 (G (h ( (b (> (u (+ (\ ( (4 (	=	 (G ( (- ({ ( (T  (9: (	 ( (^) (1q
 (r (P	 ( (0 ( (  (Wy (> (r (eY
 (] (H ( (b  (:^ (  (Hj
 (	y	 ( (- (Y ( ( (m (
 (=" ( (p	 ( (G (Y (/ (E	 (k (# (^ (
 (u0 (- (2 ( ( (S (L
 (. ( ( (E1 ( (#; ( ( ( ( ( (w (H (d (Q (?	 (j (=R (' ( ($ (w (5	 (<	 (_ (C ( (
 ( ( ( (`@ ({ (* (% ( ( )S )r
 )(	 ) ) )3 )l )$ )l ) )} )	 )
 )c ):= )N )"# )E<  ) ) ) ) ) ): )c )!  )K )y )
 ) )H	 ) )m )1 )
 ) )H ) )sX )> )A )	 )% )u )l ) ))! )pP ) ) )\ )A ) ) )P	 )( )	 )L
 )~ ) )% )A )i );F )we )$ );C )=	 )0F )NX	 ),  ) )2  )N  )GT
 ) )u )`W )* ) )C ){-
 )0# )H )|  ) )Ou )% )6
 )C	 )@1 )9G )Zb  )  )>' )Q )t
 ) ) )-  )& )a )'  ){ ) ): )H	 ),
 )E )A )9 ) ) )\ )! )AT  )N )r )? )u )H )	 )Y. )G *z *	u *? *$ *; *S *^ *q,  *y	 * *# *8{  *y] *,1 * * *	 *R" * *s *\ *	 * *  *n * *n *1 * * *	 *%A *
 *i  *.
 *
 *|
 * * * * * * * * *p	 *v * *~	 *	 *
 * * # *y * * * * #  *
 *S * *6 *! *" *v: *W *W *6	 * */	 *: *&
 *  *2 *_ *  *Qy *5 *~ *L
 *Rk * *  *4  * *
 * *k *  * *%
 *u *\ *? *H  *X *> *, *I * *w *9 *	 *D *@ 	 *! *~ *	 *ip	 * *L *1+ *
 +  +D + +!A +o +9 +y + +@ +  +;A +y +f +  +& +5T + +. +X +	 + +5 +8 + +
 +! +f +t +	 +W	 +D	 +1@
 +i
 +p +
 +=
 +y + T +w +  +	 +3  + L + +	 +<-
 +i +w +_ +) +g +<W +;  +s +X +R	 +  +g +x + +
  + +M + + + +: +[ + +! +k  + +vC	 + +w
 + +x~ +5	 +]r +Je +  +S + +U	 +pr + +d +F +` +T +
 +U +{ +s + + +| +j +7L
 + ,  ,	 , , ,U ,. ,a  ,  ,`+ ,  , ,	 ,	 , , ,Z
 ,Q , ,j	 ,Cm	 ,
 ,
 , , ,@ ,q ,Y  ,k8 , , ,f ,8A ,[J ,7 , , , ,]( ,6	 ,8 , , ,
 ,x ,F , ,? ,_ ,O ,{ , , ,Z ,z
 ,?\	 ,^P ,KY ,
 , , , , ,X  ,O	 ,DQ	 , ,. ,| ,  ,A ,  , ,p , ,HD , ,  ,
 , ,Kk	 ,# ,B ,R
 ,
 , ,; , ,N ,* ,m ,G
 , ,U ,< ,h ,d , ,4  ,6 -B -
 - -A -m - - -  - -	 -2. - -
 -_ -%p	 - -fp -W  -| -gM - - -1 - -4 -? - - -.2
 -X -I -* -H -Y - -lX -W -F -`
 -^^	 -j -D - -  -	 -f	 -) -x -5 -x -x
 - -
 - - - -:
 -t -nl -  -	 - -N -X -0 - - - -| -} -1 ->\ -z
 -v_ -o - -( -e -x - - -F -3 -8. -1 - -  -f -E	 - -.9 -cz -t -f -4 -5 -Q -\ - -] -* -WK
 -i	 -& -;d	 - -/ .w .V . . .@ .} .L .v . . .& .W
 .L .T
 .a` . . .V .z
 .L . .Q .C .1e	 . .(	 .\<
 .wR .H .$ .  .P .% .	 .	 .0 . .	 .u . .K . .3 .^x .	 .O` . . .I$ .q .E .+  . . .} .x . .Pb . .| .
  . .= . . .  .Q .  	 . .' .O .Q . .` .  .	 .  .g . .Q . . .	 . .J .[ . .p .[n .H .7	 .y . .?p	 .q . .D .C .s .0 . .
 .-
 . .~ / / /, /7 /B / / / /ra
 / />w /9{ /v$ /k / /&X / /yX / / /
c /8 /$ /Y /2<
 /	 / /y / / / /? /{ /J /o / / /P /  /w / /_ // /Y /W$ /C / /	 / /_X
 / /  /4 /Q / /@ // /! /l /< /: /,  / /x /Y /.P	 / /
 /0T /| /h(	 /  /	 /	 /@ / /{ /I /\ /t /WG /z / /( /h /  /X / /9  / / /- / /%_ /{ /e /xC /O
 /\ / /* /N  / /$	 / / /  / /	 /
 /.5 /g /
 /'	 /
 /[  /D /:
 / /U
 0 0	 0x 0 0 0a9 0p 03 0B 0u 0O( 0y  0\ 06 0w  0b 0 0# 0  0 0Q 0j 0m 0" 0 0Q 0a 0n( 0 0d 05 0M 0\_ 0 0~J 0 0
 0F  0l[ 0b 0 0t 0
 0y> 0 0  0} 0D 0  0p1 0m 0D 0}&	 0Q 0  0` 05  07 0p 0)z	 0	 0u 0s 0	 0] 0\
 0)i	 0< 0o 0 0~ 0g	 0z 0Y  0V 06 0 0} 03| 0\  0Hr  0 0 0 0y 0	 0Wj 0S	 0U-
 0I 0sj 0O 0u 0H 0U 0Rp 0o 0 0f 0 0j 0| 0& 0|  0/Q 0*w 0 0	 0m 0L
 0G 0u 0 0;]
 0 0" 0 01 0b2 0 0O 0| 0? 0 1< 1:3  12 1{ 1#U 1 14% 1' 1h 1 1p 1Z 1PZ 1a 1{ 1 16 1 1q	 1_ 13 15	 1 1 1 1 1Q 1^ 1p 1" 1S 1~ 1Vv 1p 1 12 1- 1y  1	 1_ 1 R 1) 1 1N.  1	 1& 1 1r 1 1R	 1y 1P 1	 1 1i 1@ 1T6 1	 1 1f 1M 1 1o\ 1 1  1 1Y 13 1 1> 11 1 1F  1) 12a 1l 1
 1qg 1O~ 1 1q;  1V]
 1 1\ 1T 1P
 1]  1v 1 1 1 1 1C 1K 1yF 1 1@ 1	 1 1# 1" 1 1hi 1  1 1 1* 1> 1 1i 1	 18G 2R 2c 2q
 2 2I; 2 2& 2 2 25 2G 2  2 2 2)  2  2G 2w 2 23 2gG 2 2 2E 2	 2o
 2 2E` 2  2O 2+ 2^ 2v+ 2^ 2 2{ 2 2A 2t]
 2^2 2g 2(0 2		 2( 2 2~s 2J 2 2U*	 2
 27- 2 28W 2T 2= 2  2 2 2P
 2  2B 27q 2+V
 2bY 2yW 2 2>Z 21 2J. 2  2 2V| 2 2T3 2 2 2 2&  20 2 2a 2n  2? 2 2h	 2 2XN
 2 m 2
 29 2 2 2q9 2  25 2{ 2i 2[	 2 2 2Q5 2	  2` 2^  2n 2k 2h
 2$8 2 2 2c	 2  2 2u 27 2*R 2` 2t 2  2_ 2a
 2
 22  2 3 3X 3 31, 3 3 3a 3vN 3 3] 3 3h 32~ 3 3_ 3& 3 3 3d;
 3 3  3^& 34 3 3 3~ 3Q
 3 3s 3=	 3 35 3 3]B	 3=
 3$ 3	  3c 33 3 3 3  3  3o  3, 3 3 3 3!O 3w 3C	 3 36 3n 3e 3MI  3 3 3`
 3I 3-C	 3C 39 3
 3[ 3o
 3g 3uJ 3t 32 3 3	\ 3w 3 3 37 3 3
 3 3m
 3n  3 3 3e< 30  3;; 3 3J 3C 37 3 3d 3Xa 3
 3+ 3O( 3 3_ 3: 30
 3gF 3 3&6 3 3<  3} 3 3 3; 37	 3_ 3x$ 3{ 3O 3qs 3U  3 	 3a	 3n6 3p
 3 3s 4c 4
B  4 4- 4 4df 4i  4 4
 4
 4P 4r 4 4L 4B 49N 4 4 4| 4/
 4) 4 4$ 470 4 4 4P 4	 4>+ 4 4 4 4 4 4X 4 4 46 4> 4  4 4 4\ 4! 4 4+
 4& 4 4B 4Lq 4 4# 4	 4  4 4*} 4k	 4)  4V,  4,
 4 4@ 4;
 4; 4d4 4d
 4 4` 4P 4 4 4* 4' 4K 4G 4_ 4I4 43  4S 4 4C 42
 4	 4 4U 4. 4]  4< 4 4S 4d 4O 4I 4L"	 44	 40	 4
 4+ 4&/	 4
 4, 4W 4 4. 4_ 4K 4~Y 4@4 4 4 4f 4c 4K 4t 4 4&> 47 4 4x 4
 4 4) 4kj	 4'W 5+  5J 5 5$ 5hE 5j> 5t 5q 5 5Y 5 5 5S 5o 5
 5z 5A8 5o 5 5 5j	 5HF
 5i 5 5 5
 5 5  5M 59  5( 5) 5?  5U 5  5la 5
 5
 5o 56 5 5 5 5 5; 5( 5. 5q% 5
 5G 5a
 56x 5 5L 5*  5 5 5- 5  5
 5 5a 5 5 5 5 5 5Dd 5C 5G 5` 5 5 5 5O 5 5? 5 5#	 5 5 5^ 5a
 5 5 5q+ 5 5Y	 5T 5( 5 5 5"	 5 5 54
 5
 5Y 5^	 5 5j 5 5 5Ij	 5 5 52 5' 5 59	 5G 5~	 5 5@
 5 5#	 5\ 563 6u
 6K 6n	 6y 6< 6	 6\  6O 6Q 6G 6R 6	 6S 6	 6XD  6 6	 6f 6~ 6[ 6 6
 60
 6 6!7	 6U 6k 6 6P 6m 6l 6	 6P	 6z 6 6~
 6  6u 6A{ 6e 6Yx	 6-o 6 6
  6 6p  6 6 6}z 6*= 6G 69 6; 6 6s 6 6! 6* 6 6 6q 6E 6XO 6	 6I 6 6" 6 6
j
 60 6@+ 6* 6 6 6 6 6 6e"  6	 6 6 6
  6 6
 6Y 6i 6wd
 6v 64 6 6 6 6_. 6 6d 6+e 60 6 6 6% 6  6+ 6 6 66 6a  6\
 6S 6 6~  6  6a 6 6o 6- 6t 6`S 6:  6W 6E  7 7	 7z; 7c 7J 7f 7K 7	 7@$ 7* 7S 7VP	 7 7	 7G 7s 7Q 7	 7e 7$ 73G 7+x 7K 7L 7Z 7 7Pg 7- 7 7  7  7 7Z 7$ 7/ 7SU	 7< 7
 7 7
 7/ 7 7	 7 79P 7 7
 7N 7~ 7!D	 7i 7M 7QG 7vo 7$	 7~ 7z 7	 7
 76 7- 7 7.Y 7  7t 7k 7X  7  75  7d 7 7 7# 7V 7q	 7f 7 7 7V 7H 70
 7 7T 7 71C  74 7 7K 7qZ 7So	 7Q  7r  7_N 7=9 7~  7sm  7 7~! 7 7 7/7 7 7	 7t 7& 7, 7]>	 7sn 7h  7 8&  8 8 8 8a	 8Z 8T 8j 8  80 8 8Q 8=Q 8c  8V
 8= 8Zq 8 8 8( 8 8% 84  8> 8oU  8Y: 8m 8 8VX 8j  8;. 8 8hH  85L 8
 8Ej 8: 8J 8
 8 8 8 8| 8,| 8D 8c 8J	 8 8 83 8/ 8K  8 8 8v* 8 8TM 8Y 8 8 8H
 8jS
 8H 8 8 8	 8v"	 8 8	 8, 8{ 8	 8C	 8[ 8s 8 8q 8Q	 8(= 8a 8S 8E} 8M 8 8! 8 8e	 8h 8X 8\ 8_
 8  8  8 8w 8:  8H 8L 8
 8 8:
 8I 8 8)<	 8C 8 8P 8 8 8V  87 8R9 8Me 8# 8 9C 9o/ 9v 9w 9% 9 9v  9 9
 9^ 9c 9~ 9[ 9 9 9C 9U 9S 9
 9K 9g 9J 9&Z	 9 9 9> 9
 9] 9% 9h 9 9 9 9c 9 9<] 9 9 9  9 9 9	 9 9x 9M 9e 9 9 9 9 9	 9 9Pd 9p 9v 9}
 9M 9X 9 9 9p 9 9> 9/ 9D 9= 9lW 9 9t 9O 9N  9[! 9Z 9:  9U
 9 9E 9?W 9cn  9 9N 9> 9 9
 9 9{) 9 9{	 9
 9  9* 9B 9 9o 9 9v 9 9 9 9a 9BJ 9Z 9?+ 9 9r 9 9"	 9 9_A 9  9. : : : :;
 : :: :J
 :' :		 :
 :N~
 : :	 : :YF :* :  :* :5 :*' :Z :V :d : : : : : :t :F :1\ : : :4 : :
 ::
 :m
  :% : : :
 :mo	 :m : :za :S  : :
  :O	 :S :jG : :|
 : :g : : :
	 :- :`	 :% :q  : :f0 : :~ :_ :	 :^ :  :b :Y  :jF : : :n$ :u : :
 :]  :q :	R :. :+  :ho  : :q	 :4 :p :I :$ : : :, : :w ::q :D : :$	 :  :  : :g	 :"F
 :=, :D :N : ;" ;
 ;~A	 ; ;jn ;$	 ;2  ;& ; ; ;+- ; ;N ;	 ; ;{  ; ; ; ; ;	 ;2 ;O ;<M ;V`
 ;" ;O{	 ;ER ; ;6 ;T( ;V ; ;	 ; ;< ; ;t ;H ;  ;Q  ;f ; ; ;<8 ;a ;/
 ;5	 ; ;
 ;S ;
 ;	 ;6 ;uo ;?	 ;Z	 ; ;~ ;w ; ;< ;vq ; ;{ ;
 ;g ;|~ ;bJ	 ;w ;Z ;M#  ;# ;  ; ;[ ; ;Z ;+ ;5 ; ; ;H ;1
 ; ;h ; ; ;"y	 ; ;
 ;Q	 ;lT ;  ; ;j ;'O ; ;2 ; ;- ; ;fJ ; ;y ;c ;f ;y ;) < <X <S <A < <h <7 <re < < < <R < <x; <G_ <  <Y < < <
 < <:  <L <
 <Cd
 < < <y
 <Ph < <s <$ <J < <G <7t  <7	 <Y <
 < <A <C <    <  <] < <
 <B <= <% < <# <)'	 < <  <8 <  <t	 <L <1
 <] <  < </ <Q <l	 <oa	 <
 <V	 <
 <S <  <d < <k <0 <_ <K  << < <%
 <Eo < <] <" < <Tn	 <F	 <j/  <_	 <j < <17 <8 <S) <O) <Q> <_ < < <  <F	 <  <; < <` < < < <[L	 <]	 <~
 < <=
 < =[? = = = = ={! =J = =# = =  = =Z =R =] = = = = =K =	 = = = =, =
 =  =  =w =e  = =y =,  =  =~X =! =	 = =v =F  =B =kQ =l	 =9 =G] =) =?[ =f =
	 =r =
 =`	 =y =6N = = =Q	 =Q =^ =( =_2 = = =q =  =_ = =
 =a: = = =`/ =S =	 =8 =E =&( =L =W = =x- = = =O%	 =c = = =%
  =` =@ = =X = =  =Q- ="g = =P =F
 = = =~ >+ >  >3 > >; >9 >	 > >< >g^ > >U >  >. > >T
 >ju >f >F >+ > > > >I > 
 > >
 > > >{/ > >
 >WL >^ >, >4 >f >5 >b > > >Z{ > > > > >a >W >& >h >@ >b >O	 >	 > > >;
 > >& >;2 > > >J >! >	 >F >d
 > > >- >) >Z
 >Hq
 > > >U > >' > >9
 >	 >` >v
 >d
 > > >8	 >V& >b >< >k* > >* >
 >u > >0	 >u > >g& > > >s >, >n >Y ?bM
 ? ?o5 ? ?; ?N ?H ? ? / ? ?u
 ? ?| ? ?=	 ?T ?	 ?p ?! ?5	 ?i> ?L ?N ? ?v	 ? ?	 ?`	 ?P ?;O ?e ?\x  ?*  ?=  ?9 ? ?* ?0 ?.M
 ? ?iP ?X  ?+ ?Z  ?R ?t ?U=
 ? ? ?) ?W ?  ?n ?/v  ?)2 ?K&	 ? ?O ?p ? ?E; ? ? ?'  ?a ?
 ?e@ ? ?/ ?f ?| ?i ? ?i ?T ?`
 ? ?  ?} ? ? ? ? ?% ? ?3o ?9! ? ? ?&E ?. ?*K ?d ?(}	 ? ? ?W3 ?a ?d	 ?R ? ? ?] ? ?k	 ?C ? ?  ? ? ?; ?G ?[ ?C @(, @F @ @ @W @ @b	 @:t @A @ @ @	E @ @
 @ @ @k @  @Lf @Q @_ @6  @ @ @ @	 @ @1} @n  @ @+} @b	 @  @;	 @8 @N @  @ @g	 @3
 @[
 @ @J
 @R @-	 @ @
 @N  @V- @V @~e @ @W
 @Z? @0 @ @ @ @m @T @) @] @* @ @r @3 @M @k @ @/ @q @"  @c @\ @
 @s @ @G @{	 @ @P @ @ @ @M @m	 @( @E
 @ @=V @Z @; @; @51 @- @ @
 @ @7 @H @! @ @
 @ @ @` @ @A @ @9	 @l @^} @? @p @
 @ @	 @R @K  @= @ @ @ @ A	 A Aj Ag Ad Aa
 A A'= Ak A3? A A A
 A}	 A
 Ah, A AK
 A=9  A|W Ad
 A A>	 AL A A
 AD AQ A#H A % Ai
 A4T AK Au A~. A	 Aj; A  A A Aj
 A A		 Aq8  A A4	 A  A^] A As A	 A>G  AG A) A{	 A]9	 A+  A Av A A A  AT A A4 A A AD Ahh A A. A1 A AB A{ Al A)  A A} A! A
 A6
 A,,
 A< An Ax Al	 Alk At A A= A	 A]: A0 A] A% A. A A Ap	 Ak A	 A A\2
 A A A1	 AL# A A	 A A0 A) A A A3 A AE Aw AG
 A3 A A A B B B% B} BP  B By BB B	 B B
 B B Bcg
 B B
 B B Bg B" BF B/ Bd B Bf B BW BY B\ Bd B4 B3 B Bu B  BG BO BV
 B Bc
 B Bie	 B Bu B0 BcE B$  B+ B B BL B: B>  B BX Bm B/ B-W	 B	 B"  B4 BL	 Be Brb BX B! BQ B^ BU Bb
 Bo Be{ B BX B r  BK B BU2 B  BO	 B B  B`Q
 B6k B] B B B] B B^t B$ B Bg  B)A B Bn  Bb BA BJ BA
 BI
 B BN Bi+ B Bp B B B B Bq B< B BwG BT B# Bu B>A Bb~ B5 B BB BMb B C	 C  Cj CT C C@ C
 C8 C?  C C9d Ce  Cl C CJ C*0 C	 C	 C C C C4 C C	 Cy CW C  Cn C C	 C* C$ C\ C0 C C Cs
 C>i
 C Ca C C CL C  C^	 C	 Ce( CB CR< Ch C?i Cd C Cc C C6< C
 CC C C  C: C. C C C& Cy  C# C: CK& C[ C6" CP Cb	 C
 C C C  C C CR CC CL
 Cy Ct8 C C C, C Cq Cu		 Cm
 C
 C
 C/ C6 C4 Cq C 7 C51 Cf C
 C Cj	 Cl
 C) C'H	 C C5 CAH C5
 C8 C>g  C Cv CRA  CdL C' Cmn C  C. C- Cc DVW Dx& D} D9
 D	 D' D1 D DZ DV DA Dv D D De8
 DD D^
 D D\
 Dc" D& D}| Df D D|I D	 D D2 Dl
 D^ D,
 D5  Dw	 DA  D Dw DK
 DL Dsg D D:F D D DD% D4g D-5 D@ D9- D&  D D9 D D Dg_ D D D' D" D> DV D D
 DY D_ D 
 D D@ D0 D DK D D D Dd
 D} DK D>( Di4 D	z	 D Dw D! D; DSH	 DLQ D- D Dr D Dx  D  D DN Db
 DE	 D D5 D D-@ D
 DE) D/
 DW D D DE D D D1N D0	 Dd D?J D	q DnY DV  D Db" D& D D D'	 DZ DM E E	 E  E E E E Ei En 	 E	 EKE
 E< Ew E+$ EQ E2	 E:$ Er EQW Em Eq E  EI  E0u EKn E E EE E	 E{	 EM E4  Ew	 E E Er	 E E- E2n	 E
S Ey
 E*h	 E8 E0 E Ek E4 EF E_	 El? E+
 EU E
 E EY  E Evf Et ER
 E E E
 E  E> E EV E E
 E/ E E E Eh E5 E E EW	 E= E3 Ey E	 E` E

 E| E E  E  EA[ E E  EY E E'0 E6q E= E EQ E" E E E  E E, ER E^ E)4
 EV= Ei E= E| E
 E E  Eu	 E EKu E> E Es Eu E|	 E Ev E_@
 EA EQ F F	 Ff  FR/ F( F F
 F
 F F F
 F  F Ft F F F F' F? FX F F F F F  F=
 F1 F= FM F F;
 FF F, F F) F F F F
 Fw	 FV	 F8	 F	 F? F FP7
 FFA F'" F
 FT F F^ F F; F F2 F F FN  F F F F F& F+g FG
 FE F  F F F F F( F F@  Fp@ F) FTR F5m F F]G
 Ff F F9 F F F  Fx
 Ft Fc  F/n F:	 F~	 Fv FiO F% F$ F F^	 Fs  Fh0 F
 Fx	 F*^	 F
 F2} F9 F F Fw Ff  Fp  FbN  F,  F_ F? FX F; Ft
 F F	 F. G  G} G Gw G G l G	 G G
 Ge  Gg G G< Gy G GBH G;6 G G G%	 G GS G G5  G1 G GY	 G% GkC G' G/ G G2 Ga G/	 G'  G' Go
 G	 G
 G G  G. G  G( GH' G0 G G1	 Gy G; G G
 G"  G Gn GgU G* G  G GY G G G8@ G G G G	 Gl	 G G	 G G G3 G2p G! G( Gg
 G G Gj? G G Gf Gf G  G<` G- G G G" G8  G Gty G G) Gh Gx GT G GC GK	 G9 G\ G Gg7 GA Gn
 G>
 G	 G/  G GS GVG G|
 Gb
 HZ Hw; H  H H HEN H| H  H  H
 HO
 Hw H  H HAU HN< H H2 H H H!
 Hi
 H  H. H{	 H4 H H. H H8
 H/	 H HO He| HiK	 H/ Hn H{ H3s H	 H HI HX H HI
 H=	 H  H9 H\ Hp H Hr H H H H H H  H3 H	 H  Hc H2a HI Hu HA HZ H HZ
 HY H'  H Hq H H_6 H  Hbu H Hu H  H	 H H5
 H
 H H^ H H|	 H	 Hj
 HH	 H Ha Hf\ H
 H H
 Hc H3 H< 
 H
 H^ H.y H H( HA HF	 H	 H5  H@ Hz H  HM H  H *	 I IFl Iyx	 I	 I4
 I*>  Ic I0 INP I I Ih	 I
 I(V IO I&  I$ I IP IB IE-  I Ip  I Im
 I I] I  I~` I1 I I 
 I I	 I Ia
 IX I IO I I Is I IX I< IZ I I I IM I I@ Iz
 I+
 I I8 IE Ic IZ I I6> I. IQ I
 I" I( I IL I I	 I|  I I	 Ig Iu I I I6 I  IU Ip I= I I|# IW I I I I I  I3Y
 I I IB I	 IB I:^ I2  ID If	 I Iw  IE I I$ I# Iz I I	 Imp I( I
 I J J47
 J' J~W
 J J> J? JrX J J= J JUz J?X J, J  J< JR  J=3 J J# J, Ji JI  J
 JEm Ja JdA J J  J' Jt J5 J Jw J
 Ju J
	 J
 JD Jj JhK J JP
 J JC	 J J J~ J J	 J J J% J J J JK J  Jy
 J_V J}S Jh J: J	 J J J# J. Ja2  Jg J J Jt% J J1 J J` J  Jr J8a J4
 J J} J1*  J7 JZj J9 J J:r
 J
 J' JO J. J J JQ J JD JT4 J
 Ju J- JO5 J	 J= J~E J JIB J J  JM& JO J J J  J Kq	 K5k Kf Kz K K} K: Kv	 K KF Kj K  K!E KMx K K_ Kk K 
 Kv KK K2 K Kv K K Kk K Kp KUD K9 K K  K K4 KaL K; KBW K Km} Kt KK Kl	 K*R K= K K' KV_ KIP KS	 KN(  K	 K K Kl
 KI KF
 KfL K
 K K	 K KJ K	 K2	 K
 Kd. K KI K" KG K KD K KRT KD K0 Ku  KG 
 K K
 KD Kz Kk; K#u K KX Kz KY K/I K K K? Kw K34  K" L L L3
 Lx Ld
 L* L\ L LK L.q	 L
 LK L L	 L L` LP  LI  LLt Lb
 L  L  L L L{  L
8 L8 Llw L!B  L6 L L2 L* LAo L> L L LAA L Le L LD LT  L<
 L L L L L" L L	 LI L* L L&  L
 L= LV Lw
 L	 LY L6 L@ LQ LI L_ L L	 Lj	 L LY L$ L LT L{ LT Ll	 L L- L	*  L	 Ln L L LFw	 LQ, L0 Ly
 L L L7 Lp L	 L  L L<  LaO Lb, Li L
w  LF L4E LK
 LP L  L L  L@	 L L~ L L L]  LB Mo MB3	 M M MaM M& MX M/ M	 M MI
 M, M	 MK	 M M M M Ms MN$ M MOI Mt MO	 MYN ML M M Mr
 Mu ML	 MC MT	 M M M0 M_ M? M Mnz M` M M My M-  M	 M4  M4$ MG	 M$ M6 MS	 M: MUa	 M M0 M^ M  M Ml MIF M  M MFH M M M M] M	
 M M/1 M0 M MV M M` M M8 M M4 M)	 M| MI M Mb M
 Mz M6 MX M. M@ M0 M M
 M MG M M# M MK
 Mr MC M
 Mv M
 MZ! M$ M M_ M
 MW MX M	 M M] M2 MG MGN Nx Nd  N N3d N N2	 N NX
 N^ Ng N N8 Nl= NNC N& N N%  N Nf	 Nc N Nd ND  Nx N: N  NS N[l N%	 N\	 N Nj  Nq N0b N NM NB Ny
 N!d N Nz N[ Ng  N  Nl^ N
 N N  N N>  N|Y Nu
 N
 N NM N N|
 N6 NW NGA NC N Nc N N NU
 N: N Nf N Nf N[ N=	 N   N N N
 N^ N*	 NN N
 N NO	 N>% N{ N NJ= Nn N& N;. N}3	 N NO ND O O OF OU	 O	
 Ox	 Oz" O OV	 O	 O
 O  OK Ol O6 O- Os Ob On O O O O O  OJ O
 O OPb OM
 O Os O O Ot	 O O O a OkN O  OY O-< O O O. O O3	 O*M Om O OV
 O<	 O OP O
  O OH Oy O$R O 9 O? O Oab O  O-_ Oi Ot O'	 O O OS
 OZ O Ow O  OK  O O O OB@ O+ OY OV O	 O Oi( O- OW, Oo Op O O
 Os
 O O O O O Ojo Os O O( O+ O
 P3 PF P	 P4^ P.  P  P7 P P P  Pj PQ POt Px P} Pm P< P: Pg	 Pr
 P6 P Py P PR P Pq2 Pb P  Pb P P;	 P P P P P P P9 P  PLh	 Pw2 P"  P6.
 P Pv	 P P8k Po
 P PT P P= P[ Pi  P	 P8 P}  P P5 P
 P	 P4, PsQ PN PC P P1 P
H Pj	 P P P P	 P- PF P.[ P0 Pn P P P Pw= P P0 P P P4 P*T P% Pcy P. P	 Pk PgC Ph Psb  P P P P f  P P PM P PVY	 P& PB P P{} Pp P P P: P Qu QG Q< QK  Q4P QL Q3
 Qf Q	 Q( Q* Qq Q QO
 QC Q
 Qg QE Q Q Q
 Q Q$ Q Q QS Q Q'E	 Qw Q  Q Q Q Q8	 Q
 QhH Q Q@ Q~/ Q QC Q%a Q6 Q	 QgN	 Q6 Q QaQ Q' Qlg  Q Q Q| Qo Q<x QH Q
 Q8 QR Q Q  Qk Q}( Q Q8 QS Qzp Qr Q( Q= Q% Q Q` Q	 QH Q QVK Q/ Q	 Q Qe  QP  Qn QJ QG' Q
 Qc-  QDz Q1	 Q
 Q] Q3 Q Qa Qr Q( Q{ Q QP
 Q* Q	 QK Q  Q8: Q Q Q  QY Q Q] QH Q
 QL" Q Qz QN Q$ Q QU Q%
 R RJ RVl  Rk RI RX R` RA~ R R' R
 R5 RAC R R! R\ R RB0 R R Rz Ro5 R R
 R Rc R R3 RU
 R9) R R R  R2 Ro R RE  R/
 R Rq
 RU R;	 R Rd R  RA  R*
 R R R=  R Rl Ri> R R? R( RB- Ra RL
 RD  Rw@ R Ri R, R Rmq	 Rzu Rdk
 R> RU RO RBN RW Rxl R

 Rn RSc
 R RZ
 R RI~ RL
 R RB Ru R Rs	 Rf R= RhL Rg
 RT3  RM R: R< R R Re	 R5 R R RQ RJ  Rx R, R% R(& R RF R  R3 S S SRW S SI  SN S S'\  S S SH Shj
 S3 Sa S
 S
 SO  S?	 S1^ S	 S1
 SX S
 S[b S, S*	 S S+ S Sgo S
 S Sy S S S2?
 SA# SK S S S[ S Sf
 S Sg S_ S  S S6 S SP SP S9 SfE S	 S SN S  S>  S" S S SH S S SH S
 S t S S* S  S Sc+ S Sa S	 S S4 SZ Sn S SP Sb S[	 S$ S1 S ScW S$! S SH S' S Su
 S
 S1  Sb S_ SN	 SF SE	 S S`C Se S SU SA	 S~ SqB S0 S|  S# Sd Sn. S SR S.  S Sr Sl SQZ S
 S:y
 S  T T
 T T Tt T%> TyL T T,g T T[ T%
 T  T T& Td T) T1 T; TFm T T@
 Tx	 T7_ T	 T] T T|L T Tp T Tr T T T T
 T T: T# TQ TM TC Th T?o
 Tn T  T@ Tk
 T[% TO  T  T  T' T T @ To
 Tq
 T  TO TB TH	 Tr
 T
 TF|	 T
 T
 TU	 T T T T{T T7  Ts
 T> TP
 TZ1 Tg	 T`O T T T T^ T  Tvk
 TS  T4 Tu Teq T Tw T/U  TG" TJ T Tj T6 T T6  T T T0 Tb Tm TV Tf To T2 T TJI
 TO T)P Ta[  T T Ts
 T Tv T T6	 U U
	 U
 U
 U U]
 Ud U=E U
 UU	 U
 U"  Uv U)O U; U	 U	 Uub U;	 U	 U U UL	 Ub U U	 U	 Ud  U$ U
 Um	
 UYn Ui U UQ/ U U U2 UA UO U Uo Uw
 Ud U U U[ Uq< UH UZ  U, U U U'u Uc Ur Uf UM
 U  UO UQF U=  U	l Um U?
 U$y UA4 U U$ U	 Ud7 U
 U  U@t U U UW U
 U	 U U UJ U<W U  Ug Uv  U)  UrQ ULe U
 Ua U U3 Ug U	 Uk  U U UU. U UK< U UM
 UMQ U U7 U  Ue U U<L US
 U? Us  UW U  Ui Usx V| V  Vx4 VO Vz V< Vf VM V VA V}'  VW_ V Vv V  Vi  VV  V~7 V V8  V VdI V" V V?
 VB V% Vpz V	 V Vn V V6 V V V! Vm V  VO	 V Vl VP VB
 V>	 V V
 V+ V Vv
 VK V1g VS
 V V V V Vs V8) VU ViY V V V+ V~l	 V
 V V	 VTX V* V V2s	 V V Vx V[ V+ Vr VY V!	 V V% V VSg V V V&	 Vh V V[ VE
 V V< V V Vk	 V	 Vw V[: V8
 VO
 V! V= V. V V VW V Vy
 Vb V9!  V Vf V V+  W[B W7 W W0	 W:5 W W4 W+ WA  W  Wg Wt	 W} W W W W  WK W
 W W W' WS W3m W W  W	 Wc W. W WZ W	 W W  W W
 W WN Wu W W W\ W Wk, W4' W W"
 W W)( WRD WG W@ W W W W W Wg; W3 W' W` W W W} W W{
 W; W 	 Wl W.w  W W W
 W W' W
 W: W Wb WG W
 W W\h W	 W	 W" WW W  Wj
 W	 W8  WQ  W  W	 W: W8 Wt W	} W. W
 W Wi  W{ W W: W W W* W WX W WZ X4
 X-  X Xv XZ	 X	 X Xr X Xh X7m X
 X\  XJ, Xns Xz X XZ X X X9 XE
 Xo  X
 X_ XX X9	 Xx XI X X  Xa
 XF X" X X Xh
 X X X X X  X7 Xo XI Xh` X X Xj  X[ X X|=  Xe X X: X) X' X X  X} X X X Xg
 X X%  XG> X
 XN6 X\ XX	 X XL X X Xt XB Xf
 XA_
 X J	 X X$ X^ X	 X XW X, X`y Xf X8P
 X X X X X
 X X Xg X	 Xq X X: X( X X X7 X X{ X> X
 X X& X2" Xo X- X
 Xx Xg1 Xm Xz XJ YX  YV Y& Y	 Y YgS Y0y Yr Y Ye  Y Y
 Y,	 Y, Y Y Yf	 YB
 Y	 Y' Y' Y Y
 Ys Ym! YY Y&? Y.	 Y YI Y  Yh Y Y Y > Y Y Y&|	 Yt YE>
 Y Ya/ Y" Y Y8 Ylp Y; Y# Yx Y Y Y	 YD Y	 Y  YW4 Y& Y Y9%
 Y	 Y
 YE Y  Y	 Y Y|N Y; Y	 Y3 YL Y YA YT
 Y< YL Y" Yn	 Y
 Ya Y Y;
 YK Y= Y Yn Y3 Y YL Y Y7 Yq  YS Y Y]  Yc Y^ YO Y Y Y Y9 Y YV_ Y	
 Y Y  YF Y Y
 Y%5	 YL	 YV  Y YK Y Yj YI Ytl Y) Ya
 Z
 Z2
 Zr Zo Z Z  Z Z Z
 Z Z]	 Z
 Z
 Z:	 Z48 Z Z ZS ZVE  ZC Z Z Zf Z	 Z%" ZZ  Z Z  Z  Z6 Z4 Z   Zx  Z Z
 ZC> Z Z Z. Z8W
 ZG;  Z% Z@ ZI Z* Z
 ZB Z Z Z8	 ZC Z> Z ZQ
 Z; Z	 ZR
 Z8	 ZH
 ZA Z4[ Z(; Z  Zrh Zu Z Zu9 Z  Z ZX ZvM Z$ Z Z
	 ZO Z  ZQ Zt Z! Z Z Z  Za5 Z Z^ Z6
 Zzk Z0 Z
 Z^1 Z3 ZWh
 ZEn ZD Zj Z ZQX Z' Z Z Z Za  Z,	 Z] Z Z Z  Z Z Z" ZH ZT Z Z [1  [
 [ [W [Y [2v [g0 [ [B [d	 [ [r  [c [R0  [z [	 [  [l  [Q  [T [ [  [ [[	 [
 [X [Y [@6 [ [ [ [JQ [ [ [F	 [
 [ [ [WD
 [v [w [e [Y [m
 [) [& [ [ [{ [ [
 [ [ [Q [ [C [
 [T [` [ [ [ [X: [	 [4 [ [ [$  [ [ [s [ [/G [ [4F  [ [# [ [ [` [?
 [% [ [ [ [ [O [+Q  [ [ [ [Q [o_
 [kB  [ [ [W [ [  [ [ [I [ [J [T [c \ \Z \p \
 \ \!Y \Z8 \%	 \b \
 \	 \ \ \ 7 \=
 \|o \b: \ \<
 \ \ \ \ \`p \% \ \Ju	 \ \- \E \ \BO
 \ \		 \s  \x \Gl \ \  \? \t \ \ \  \ \+ \@	 \U \ \P \6Q \ \= \8	 \  \ \4{ \4* \  \ \  \ \ \o \"  \ \ \ \ \L  \ \ \'  \ \Z \_  \9O \ \_R \ \+ \ \ \ \6F ]
 ] ]
 ]: ]\ ]@	 ]	 ] ])	 ]
 ] ]{  ]6Q ] ]A  ] ] ]j0 ]L ]r ]e  ],~  ]p ]M
 ] ]Wd ]5u ]) ]l  ]d ] ] ]L`  ]O ]G ] ]W0 ] ]
 ]=z ] ] ]f' ]6 ]0	 ]` ]
 ]4  ] ]o' ]g ] ] ]9 ] ]y ]o ] ] ] ]xZ ] ] ]i ]t ]? ] ]a ]  ]bB ]"  ] ]f ]]
 ] ]
 ] ] ]33 ]q ]~Y ] ]_ ] ]DD ]& ] ]h
 ]H ]
	 ]C ]k ] ]s	 ] ]e( ] ]a ]1 ]	@ ]Lp ]
 ]d ]r* ]H ]C ]V ]p ]	 ^s ^L ^ ^4 ^* ^ ^ ^v ^ ^ ^ ^Dg ^ ^	 ^^ ^~ ^U ^\ ^W ^ ^< ^c} ^. ^B	 ^2 ^ ^	 ^_t	 ^D ^  ^? ^8 ^ ^ ^` ^ ^U^ ^J ^~ ^
 ^6 ^ ^ ^ ^ ^Xo ^H ^G ^ ^A ^v ^X ^ ^	 ^q ^\ ^ ^; ^ ^ ^ ^ ^^ ^3D ^ ^ ^e	 ^h ^x  ^u^ ^ ^l ^R ^ ^* ^N ^  ^? ^7@ ^ ^M ^ ^  ^  ^ ^  ^O ^ ^n` ^ ^ ^Z ^  ^] ^$ ^ ^ ^ ^-p ^C ^9
 ^ ^	 ^W} ^<	 ^b	 ^q	 ^x ^  ^B ^mR ^	 _k	 _% _ _ _@  _ _w _ _ _&6	 _o\ _~  _u _ _
 _Q  _ _ _ _i _R _J _J _V _z _2* _L _a _! _u> _t _  _ _ _ _w _E _QR
 _ _, _ _e] _W  _Q _@ _"	 _o _2G
 _ _ _e  _o	 _ _- _ _	 _ _ _ _ _)9 _
 _0
 _	 _, _ _ _O
 _B _D% _a _ _ _9 _? _5 _L _[O _L _
 _: _
 _	 _B _J _] _ _1t	 _ _C _5	 _V- _=  _r _0 _/,	 _I _l _
 _ _}J _ _& _
 _ _~ _u _.F _G	 _4 _'~ _"4 _
 ` 
 ` ` ` `g `f ` `
 `  ` `)	 ` `8 ` `W `c
 ` `J=  ` `q `P ` `t `Z `=	 ` ` `O ` `r_ `	 `. `? `h ` `-  `	 ` ` ` `I `r `} `_ ` `h  ` `r `f ` `7  `(  `	 ` `]
 `pn `Yd `} `g  `b `A	 ` `C^ `G\ `
 `m `* ` `| `
 `	 ` `  ` ` ` `OD `/ `s? `1 ` ` `V ` `$,  `F `m `M ` `;  ` `1	 aq' a	 af a|& a
 a a3	 a# a]k a e a
 a	G a aq a/ aFl aW a<% a  a4 a| a a aB at
 aq aC a_ a aX aA a a a  a
 a
 a a aM a a} a  a\ a! aqs	 ak aFT a a.
 a1 a> a a9 a' aq aV a]u a	 aV a8 a"N
 a a  a	 a12 a~) a@ am a a a a a4 a, a	 aq an1 aC
 a a< aUB ap a  a a r aL a aB a a  a  a\ a ai aK aH  a_* a a3 a af aA0 a{ a anV  aT a aZ a} a
 a aI a	 a[ a6 aW al a a b b b1 b# bU bg b  b=
 bY
 bg b b* bpP b4 b b	 b^i b'6
 b  b b$ b
 b6	 bo b
 b{ b[ b bM bN b+ b% bh bR b b	 b} b~
 bJ bm
 b bZ b  bx b=O bRW b# b~	 b
 bY bg b\<  b,y  b	 b bB	 bd b~  bY6 bh	 b0e bx b, bY
 b- bJ b/8 bfi b
 b b,J byu b' bR b$ b	 bb b0h b b1	 bB b b	 b bX bG	 b.	 b+ b b b b9 b,- bL b_Z b  b1 b] b_) b bU  b.D  b/ b  bsf b[ b b b b b> b b  bQ^ cXR  c cn c c cm cVM	 cB  c2 c	 c  c ck cp c  cY c cW c c c_ c5z c_1	 c cFY cO< c c
 cb c`	 cO' c c_ cSm cR cr
 c37 cS cU c c cM c\ cU c c c<L c c4  c	 c<
 c~ c/ c c cf c1 c c c c ck
 c= ch cX	 c cXc c! c c c
 c{ c/	 c< c
 c c$ c#	 c c  c c cID cv ca c cH c
 c'  c ck c c
 c c9s cUU c1A c c c c c?	 c$c dam dt
 di dQz dy db ds d d*	 d dO d3 d.  d+
 dP	 d] d dZJ dX d d d(< d d# d> di d d8 dyJ d d7 d d( d d d- d
 d| dDf d
 d d dt dM d?	 dv dn dt d- dq5 d, dK d3Q d> d/
 d	 d d>u dX d@ d 
 d] d d0\ d dl dqv dx d> d{p di d d~X	 dSx
 d< d`r  d, dw
 d  d* d$ d dq$ d^ db d
 d
 d1L d d dl dY d dA d@/ d d d/ d3 e  eCg
 e e ea  e) e# eX e1 e3 ec eB e4
 em e e! eW eg e e1 e ee
 e e%{ e e#d
 e e) e e e" e e e]A e)V e? e e( eh e# e eI  e	 eT e 6 eca e eR_	 ehS e` eH ee	 eK e	 e eY  ewV e
 e ec e& e?) e e e e  es	 e3
 e	 e eG^ e ey e< e) e  eOh  e# e eF e1 e e eN e   eDf
 e e`  e5 e2x
 e eCL e e e fp	 f@. f}[ f- f f? f# fJ
 f f  fE f f f  f	 f^K f	 fX fx  f f ff  f f
 f!~	 f_ fpS f f fF f fG fm f`U fK f^ f& fX f fO5
 f5`
 fq( fY  f f] f f f f*l fN f f# f  f7 fN fI f f3
 f f fY fc fW
 f	 f	 f f f fg fn f  fb f2 fy f fL	 f  f fP f6" f?	 f) fC f f f f6 f f`d  f fq
 fr f,P f; fTc f g?7 g} gb g19 g g)  g) g gN g g| g gZZ gA1
 g2( gy g
 giO g  gT g g1/
 g g: gRS gL gy gI gnT g|N g9 g% g g
 g  g	 g g g3u g
 g21 g	 gCe g! g7 g* g g|	 g g g g g@/  gF gRw  gn gw g g$ g g g+ gp gU g g
 g,J gf{ g] gB gO g g  g7
 gA gD3 g) g g g2  gz go g gq
 gm g gU gy gl	 g!  g] gl g g-} gN
 g' g g% g6 gJ  g g8 g  g^ gV g] g g\	 g8	 g@ gs1 gVk gC g3 gr[	 hb h>8	 h( hD: h h  h  h h(  h]
 h5 hg h`H h^ h h  h~ h hTi
 h	 h hy  h hS	 h? h h^ h h* hS h h8O h# h^ h	 hb
 h h]Z hP  hb h%5 hk4 hK h: hw? hm h h hz h hk h h-
 h h h hu h h hY_ h7 h~  h7 hE h{L hS[ h{
 hc# h  h  hq h hvD hU h h
 hEc h7 hn  h7 h/ hb
 h h  hy h/Y hC hP h h1 h?
 h hg hc h"f h*] h hW  h h  h
 h h hPg h hl hT h h	 hN hw	 i iH i
 ipd iQ iI im_ i iaT  i	 i  i ih iu iR i i i ik iF i io9  iS i
 i	 i_D iQ i
 id i i>> i
 i im iH i i iG i i> i`z i
 il i iG9 iY	 iO i# i i`i  iG iD i i_ i i ig\ i5i i i
 i i5? iI i6M ia iq iO iM iMv
 i id i	 i  i}- iH ir ie iT i i i  iB i  ij i( i	 i4) i?
 i] i
5 i, ix7 i	 i7 i^
 i& iy iI iB i i i}# iM iR	 i%  ih i#j i isO i i3	 j=
 j#G j
 jz jR  j: jR j: j jy
 jX j ja j jW	 j+ j;j j{	 j7  j j#3  jA j ja j jR j| j[. jwJ j/  j jO} j j j\ j j j j|  jm jK j j j j j j\ j- jR j j	 j	 je j jb
 jI j? j j j j j jV j1	 j# j j, j	 j@K	 jZC j j j0 jp]  j j j}  j j4	 j  j L j j% jm  j	 jM j j/ j  j j j\ j j	 j8& j)F	 j k kT k k5 k8 kC k$ k kd k;	 k%  kU k] k2 kA kn, ki  k7 kSK k k7	 k{ kY k k k
 k k< kH  kp  k2 kD ke k k k k kJ k  kf k|
 k! k%2 k_ kH$ kE ke kJ k kc	 k
 kB kvD  krq k k k\	 kc) kc k! k k k1 kDP kM k k# k k]	 k? kz k k}	 k ke- kh  k kG  kc k{
 k  kK8
 k= k` k kW< kq{ kn k, k: k k k@ k k  kF k k> k k|c kx k k|# kg kFM k
 k k2
 kv kC k kn	 kB lt	 l4|
 lc l l l	 l lU l 
 l<r lN l@ l; ljH l^S  l lHR	 l	 l
 lW% l lOS l l$ lx l l\ l2 lQ l\ l l l l" lI'  l l

 lk	 le  lM
 ld l~ lb-	 l	 lU l l l	 le l  l  l! l l
	 l| lG l= lH
 lq l { l?
 l(h l l%
 l lK: lB. loA l
 l/
 l  l l> l le l l lB l	 lx l/ l} l lE lC
 lI l)  l\ l l l*4 l*	 l l
 l%
 l} lm l l l7
 m mAh mN m9 mnN
 mE m mC m` m, m9 m7 m|m mjE
 mc m(d mu ml	 mr3 m
 m= m& m~ mk@	 mN$  m mR m m;  m
 m m m`
 m7F mw m m$ m m m mr m mj m m	 m

 mt
 m m mT
 m 
 mw m~ m m m
 m m
 m
 m
 m% m^
 mHU m& m m m&H
 m m? mr m`< m m] m m	 m:e  m;
 m m m
 m m} m m m m	v mPa  mE mi' m m& m m|i	 m mO  m m<
 m  m1Z m^^
 m
 m m! m	 m  mj m m$a m_" mG  m? nB nA	 n n* n6 n nrj n_ n,
 nR n^ noG nY nt noB n n~ n
 n\  n n n n3 nU n_Z
 nI%  nS
 n0
 n9 n!/ n  n({ nB n|
 n n nV
 nc
 nz no n	 ne nh nk n9 nn	 n n+	 nN n  n?  n~ nw nK
 ni	 n` n n/ nYU n) nz nYi njr nji
 nA n#	 nPe
 n> n nJ n nL n< n( nE	 n1j  n n] n n)  n n0 n++ n(P n n*	 n|	 n n	| nG n  nt n7g n6s n
 nz n.n n< n n1+ nq n(1  ni n n!} n nY nG nl n n n&	 n	 o| o o{ o ot o"	 oU o%
 oob
 o oR	 o3 of o oy o
 o o9@  o oa o^ oF	 o o
 o o oN o` oS o	 o
k o o# o  ob o o+ o# o,	 o`5 oA o oL o4 o o o
 o
 o
? oh o o o
 oj o7I oD
 oJc  oN o o>	 o  o;u
 o^ o o;8  o' o	 o;@	 o2 o o; o o19 o  oF o
 oeB o o o o oU o  o#( o oi oZ oy oR	 o]O o o o o7 o`( o
 o  on
 o6H o o@ o oy o o o o oUz
 o o o	 o
 o o/  o+3 p' pW	 p
 p pwI p pw pC p po pUG p	 pS p.	 p p_ p> pS p0 p p\ p
 pr  p pk pD p"  pc	 pp5
 p? pO:	 p p  p px
 p] p
 pj p  p  pX@ p~ ph p p p	 p, p) pr pP	 pV pw p\ pI p	 pq
 p p? p` pj  p  p7 pQ p@% p\Y p pp
 p
 p^
 p p pU p  pG p1 p	 p^  pz p p'? p$ pg p, pQr pa p; p pq_ p  p	 pl	 p p pj p> p pF pA p p
 pQ pn3 pt
 p p p pj[ pN p p  pgR pP pj p p
 q( q q q`7 q	 q~x q qe q qve q- q qu q q q
 q qL9 qH	 qJ= qB
 q/v qN q q$? q( q@ q^ qZ qm q q q\
 qg q
 q q' q q2 qK qx q q}D qe q q+ q 
 q qM qj q q  qN qG  q q q8
 q  q qp qXP qou
 qaC qz qhp qw
 q$( q q qL) q] q| qG qSt  qL qC
 qr qJ  q qa q   q qw q+ q  qsj q qK q^ qx qE q q q5 qS q}
 q%n q* qv' q q q= q q  q	 qs
 q
 qU	 q qxe qj q[
 q+ q	 qd
 q qV q^	 qU	 q qpU q0Z q^d q3 r	 r
 r r	 rA r_ r r-
 r/ rQ
 rl r r6 r- rw r rMx r= r[	 r re\  rAz	 r r|` r r rj  rH r rv+ r  r(F rZ r rt r4	 r[ r+K  r0 rs9
 r ry ro r~ rB
 rJ r rl  r r
 r  r rf  r^ rK r ru r\ r rs r  rCj r? r r? rS  r r
 ry	 r r3 rr r r r%:  r# r r, r r r
 r  r  rL r	 r4 r rF r r!t r1 r]	 r rw rzM r r=
 r r ry rI r	 r	 rqb r r	 r	 r
 s s s	 s9 sa sZ[ sg sK	 s) sZ s so	 s^ sW] s9@ s?T	 s  sY s: s=
 swF s  s+  sq  s s s sl s
 s  s s s| s2 s  s  s s= s	 s s  sc sq

 s< s: s| s	 sQ s] s sj sX s{ s s:l sas s~Z
 se} sg	 sa	 sb= s
 s{
 s	 s"	 sl s  sDv sD s&
 s7 s! sa sT$ s7	 s3  s s| s s%/ s s s$
 su s% s  s sO  s s@ s1 sd6 s s!3	 s
 s(b  s s_V sj s s s s s! s	 sQ s s sa s s s t t t
 t4 t
 t?
 t; tb tF t tt t t t`$ t t th	 t~ t txw tYF	 tq t t t> t tt t t t t	 tc t tz t@	 t tN ts t
 t t4  tO t
 tS t tm	 t>? t t=X t t^ t t t2 tL.
 t] t% t~	 t7 t  t> t tY teI t1 tP t t t?
 tR tu t t  tO tT6 tw	 t}	 t t t ta t  t;	 t| t	 t! te t  t  t1 t= t/ t{<	 tJ tR t t t.	 t  t t  t} tf t t t* t t t	 tW t tq] t	 t^	 tP ubL uB u	 u4a	 u' u ut  uf u>
 u	 u	 uV u u u uC  u u u
 u{p
 u uc u
 u  u' uaI uI u
 u uCb u u? u] u7i  u2x uK u u uo u uO  u ug u0` u uJ  u;K udB u$L u	 ue u
j u$S  u u u uB uC uNW  u6 u u{7 u  u u
 u uB uN uo ur u  u u`  u{C u	 uA uc  uh, u2 u
 uM u[ u u; ug u| u1
 u} u= uE u*	 u u uvy u	J u u  u  uc u uV uX  u
 u6 u u u| ur0 u< u` u	 ub u% u uo/
 v	 v vl  v v	 vZ vOm vz  v[' v_ vz v
 vx vxR	 v-p v v8 vT vu v v ve v_< v?	 v vw v"# v vaJ va v vU va v  v v3
 v.  vU vd
 v1
 vG v7 vv
 v v	 v4 v
 vj vl vd v  vLX v vFC v vU v" v v
 v v vr	 v u v v vcR vT  vP v vHJ v:	 v. v	[  v|Q
 vx v
 v v v  v vh v v	 v v4 v vn vXt v v v>
 v}{ v_ v) v+
 v1 vcv  v% v vx& v vI	 v
 v vv v v v@ v
 vU v vK8 v v$ vQ v	 vA	 vN w; wK w w w9 wT	 w  wZ we3 w> wF w wjr w w^6 w_
 w) w	 w  w w wL w w wr w{	 w w! w wT wE w9 wk w w< wu2	 w< w  wu wA w	 wJ  w] w	 wz wA wF w w w w` w5? w
 wV w w% w  wZ
 wk w w2 wN w`
 w w  wb  w w w# w; w@ wg wP wJP  w( w&l w w! w! w w w w' w0  w	l w w w w wK w w	 w&* w1g wuP w wZ w#G wa  ws	 w. w w w3 w7 wJ	 x xs x	 x	 x} x  x x" x x: xn xC x x xY x^ x:o  x   xw\ x6 x x x xx	 x x< xAk x x	 x  x1 x xi	 x   xh x: xy x9 x, xZ x xA~ x	 xS6
 x x$* xJ x@Q x	k x8 y+S yz y
 y' yJ y4 y<  yz y? ya  yT* y	 y  yU  zc	 zR z@ zn} z8n z z: z0	 z.D z { {W
 {  {U {b { { { {d> {4 {[2 {  {~ {s0 {T { { { {T  {Hf {|  {c< {M; {. {T {= {a { {@ {4 {S { {6  { {& { | |G |s- |cL
 |;` |Z | |[ | |( | | |O |9
 | |= | |	 |L | | |     z    C?  GV <    'x 4w  5	 6;C 7] 8m
 A  B}	 C_N D E F G HUn I J K  Lb MQx N- OT P
 Q-  R'] S#T  T
 U V& WJn XW2 YWT ZY [ \
 ]0K ^ _1 `*Z
 a;y b. cWb	 dQ  eau  f gd  h  j k ll> m= n o  p y Z 6	  z #  
 G   
  " nE 4  f '   U u
   I	 h +  	  l  %  @  y  Y	 <&  E (  N   p; "   ,  	 :
 ! >  mP	 Q GI 3	 	 X  J  
 a  D  pW Z (  N   	 C X1
 d    ^ X %	 h
 cc A +    I H D   M	 9 &
   2 4 !  G'  P  eT X 	q  9 # w
    0   9Y x   AQ    		
   8  1   _ /x xr Q
 9	 @ 3 C r   3  s c @ u   
 ]	  ;9  x  Qx  8% B]  gr	 B   @ O 6   & r <  6$ f ] -	  ; CY o =   VM < GC #   	  $  P  6 r Ya B  p    1     5
 9  +       `   N ]	 N \	  |  0L   
 p  ; g t T	 	 
 r   .$ * > `   s d pt WK   -  \  &     G}  @ [ 	 	 f wS  E      [	 
 	  + n . {    mk 	 
  ,c ;D	 l O E P F
 	 -   | ~ 0 t   D   =>  Q	 ^! GF 
 N / 1 l
 l  c [ x
 -
 
 m  c \  !  M.	 -. D	 5 WO	 & v: 0   k Z hH Z	  My Ii Lu    
 `	 2 b   D=	 
  \ 8   )   e M  O+  z 7    s  y >
 &
 QP `% Rt
 h f3 A  <M L
  
&	  XI 	 c    !  0M	  8
 	   O 0 U q
 {  r . x mK   %   UZ  T	 ) w] n &  e	 !$ [  "#   w ha P  D  `E  xo u C F  c    P  s  -   
  o z gp m   [ % 	 (	 U  m   ) 	 X E  b B -  * 0  	MT 	%H 	N;	 	
 	v2 	T 	? 	, 	 	\ 	I
 	 	\ 	 	  		 	 	P 	 	1{ 	sO  	 	 	 	  	d 	  	 	F 	a 		 	
 	HG 	Qz 	q 	 	 	 	Ma 	wD 	 		 	 	 	[  	om 	f 		 	K 	
 	w  	a 	\ 	k 	   	  	d 
 Z 
pr 
	 
^c	 
 
R> 
=a
 
$ 
s	 

 
o 
=)  
0 
 
 
y 
6 
I 
- 
h 
> 
	 
g 
 
 
K	 
 
" 
2 
c	 
 
 
A 
R  
	 
Vc 

 
 
 
 
p	 
 
>|  
- 
?> 
 
v 
 
K 
 
 
 
w' 
NE 
= 
		 
		 
^ 
& 
G`	 
9; 
e
 
5 
%G 
t 
 
	 
F 
	 

 
F	 
 
 
 

 
	G 

 
q 
 
Xs 
 

 
q  
X 
\ 
  
E
 
 
> 
W 

 

 
Cf 
/ 
L    2* = 	  Z  ?   
     
 + ~    Y   L a g  75 
  ^}	   + n a  d 6   	 K^ J [ h
   % 0
 v  r B  e 	q    -[ < &   9H R E& Z ` { u
 Q 2 "3  Yz   % o  q
  
  |     	 j  i S m 
  ` 8 r B
   ( M
  <f K ( F	  -\    T g 
 4 B  G$	 ~ )B ; <  N  Z|   D)	  U m p o u j A  6 4  C7 	 n - I  
  u" y 0S   8
 G5 
  J W  C 
 ^ 
 2& 	 E       	   V( 9   
  3 n	 ( "  Lm a>   
  
 l Uv     E		 X 	  1 p
    U +   q= l v 
 R 4 0  7      b 73   $   A G  & 6 	 E ( V   % 	  Q= ^  A $   5
 /	 C  I  _ y    8  + A
 #9	 D 
 H 
 b  L ( DC	 B l
    w  i {  H  # `  _ i
  .	 eY   i ]/ ,    	 	  ' 1   q > ( G ' [  V   C	 x  ? .	 5   v S c9 z	 D  vd   7O  	  	     / KT E ~ W 
  t: f        8
 ` B U   r  V	 }` uZ  B P ! J  /Y + H  D
  ( ,	 r	 -
 
 U  E
  d  |
 1   l  G0	 @L  b Z	  x  5 6 
 s 
   f  
   2 " L   D	  ^u ( `  	 H
 	  
 ~{ 7	   k[ P  e { t -

 -Z   ,
 . u ) \P  PW  O  EB 
 _   e= 4 <  py     	 . r_  X  c h
 < i    -  
 #	 x	  	 2   u 
  ' zh V b i!  B K    
   b   yI  O Y  i
 \  q 	 ( @ B   z	  2 ? 9  g nW \ O   l i	   ^ + L	 ] N  &m
 J,	     , Q 5 ;  C   i  l	 B	   X  {@ 	 V s^ 12  ? 6 v1 ( S 5 'n 
   / 3 ~	 eA Z	 e 5/  l  U q *I %2 7 4 w 	 r  05 
 x
 A  g	 S W+ 
   d 	 c $  }>	     l   ;+  Z  W  < ' 1 	 ; w   0
  	  y a	 U $	   C ;	 cX   n  	 ^ j 
 X )    8
  } ^7	 k 6 ,  6  k    b  ZI L k	  S v /
 	r  F 
 2
 ]  | 	 b   *	 tU g  T  y7 &
 L
 ,? *< 0    ? 8     a { ( " 	`  p   7 
  ` 9  g 	   ^  A Q   !>   @
 	  5 W# & *c  M  c ,  .J	  K    5 B` Z  _	   
 /	 	   2 @ 1  w  \   Y 
 k s  7
 \0 P K7   > H 3,  6  \	 # %
  b
 	 E  	 g  U  * 8   	 	 B# t   1 \:
  h$ G 		  _   H  '	 H 3
 M  U v  	 V  {  f    #  ;    =R   `g 
 p s h ~ B  
   ` E  _  , . 	 	
   p  c R S} Q + v   l
 J / f  O
  u " 5	 z
 c 6    _  =9
 |	  Y
  I[   y   X	 |[   	 O X { X4    S ] ' 
     \   6 2  -  .    ) 
 8  j
  &
 
 	 > ^ m E #, " H  X
 M   !	 Z  w   @  a 
     x  i \ p
 W  $  W 	v  w +a 
 J JK W  # }	 t    Y
 	 	 	 J F   8Q
 E m! a  # ~ L Sr
 <  b    :  
  K
  L	 `	   1b 5  5 ~ J q	   t& 
 KR * T ; 	  t W	 B  b o
  4 
 H 
 2 $    $'
  qq L  T c\ ^G # k yT .l X 8 k N  < lT  s 8 P    5 xI	  d	 z
  % + W    \ |-    w
 0  ( H   #  hL  *	 j    +|    
 * t K 91  7
 9! e 
 N $	 
  se  y  /   
 |  [C D\  E  p  M 4 ?[	 L   	 	 E
  t  1  w	 9   _	 n  \ 0 ur   	 Z  G  a  " a'   w    > 4   p  d p ej Q" !f  B
  >
 . X  `T
 Z 8
  } Q  k h UN  b K	 O   K!    5
 #k +  D   &X   l   D  O	 /	 
 / d  &W '	 c  #   '	 	   Z .
 s !	 h    r     N FI <	 % #} \ 
 [ #a  ! 4   W  D 	  B @
 / :
 J 
  l @B 	 P	 m   o	    d	  4 |  /   n UE 	 r   
 O D * 	 Z: k   6 )
 s	 | C{
 d    f f  (
 2
 68	 9 <g  ?+ BA	 EDj H K6n W/    g  : `f 0    	    6  ,8
 -} . 2m  3g 4 51 6U 7 8 9h @ A# BC C Eh F G]\ I, L0 er	 i o! @	     ! "	    " y ;=	 
   d  O  K   z  
 " 7=	 	 Eh  x  \     /  0 1U 4 7 8 :PA ;GJ <| = @ A B\0 LCL Oe
 U  \<U ] i j0 nO( oI p sph  vH }q ~   ~[  GU  
 + # 
   #c 9 E E ({ 	 r
 L  $
 [# ?  
 U 0 v  *  7  E s& > gs _e   	 ) a  
   =?    I  3E 0	   % } rZ _ 0 T  &  \?
  O $ 	    * $  L  ;
 ' q
  +T  ! Z  @  
 2 
  e	  
  0Z 5    'X (^ *S   ;	  
      i+ `D x |
 " W  	 3 X T C  m Db y ?b S 
 / &
  \  < 	    "5C 'z    
 # % '?
 *	 ,q .V 0k+ 2 4  6t 8 ;3 =    }Zw d 1     `D x &
 Ll
 )3  \  <    { E  
 @    c " H(W
 dM j   4 l#	 ! H  6X	 C  "  %0  . 	 = Pa s ) K Q g< :t
  p. j  @ a 6 > . }
 L
 D f  }Y  
 I V W     X \'     *f  KT n    (z <m    >   [p !0 &    	o 
 
'K U  8 Dz 	 y u 6- 98 : ;M <f    ;  $ )	 *m
 /t <g =e
 >b B!9 K    )\	 .1    z "_Z * .Zf 0. 9 ;?
 < =}
 >T    E Fzm JY O
 Xi \M
 `S d fI rp  w  |( }l	  \   u 8
 _  X - ?@ M 	 6 z  r	  a   j    *P E     Q  RQ< S4 T V W*k XQ  Y?f  Zo [ \ ]s ^Q _# cv	 f` g+ rm$ sO t q  v8 {   d  Up	 ; W4	  
     
 L 	 Q 2 O= m m     ; jM At h
 :  |d 
 	  ~      JQ L N O Qf f l x  p	 2  !4    &K Fx R g   h  $ 9  0  0
 _	  L  B ^  [	  <  M4     8 )X
 F O	  r	 	 ?M  fQ E m  f  f (  _  ~ w
 'b -  X
 
 &q q U # 	 
  	  _  	     M &	 a b 
 !E z T [     >d 5 } nW 2   
 J ^ 	 yK TJ
 t       Z w	  h*   A8 O J  dw      O`            wm	  ^  Z
    6  [x    N   m
  L     L    ! !! ! ! !{  !  ! ! ! ! !E !7 !
 !). ! !b4	 ! !~0 !DK !; !y" !y !c ! !U !4 ! !D	 ! !en
 !}O !K| !Wg	 !8 !wY !L
 ! ! !k !C !{v
 !A ! ! ! ! ! !	 !o !H ! !$ ! ! !N ! !<2 ! ! ! !y !& !3 !! "4 " "V "3 "7 "-z  " "e "B "N " "	 "M	 "
 "_
 "| "x "K "I "l "d " "b
 ". " "E  "M  "  "  "7K " "W  "  "y "(_ "\ "L  " " "	 "#G "Ls  "? " "~ "T>  "l "s "# "JH #
 #
 #i
 #f #A #+& #U #	 # #
 #{ #X #&j #R # #G # # # # #" #e	 # #	 # #b # #cw #r # #D #g  # # # # # #Sv	 #  # # #  # #M # # # # # N	 #* # #	 #6
 #6 #T # #	 #b #C	 #: #9	 #IA
 #j  # #h # #5 # # #. # #  # # #& #" # #N  #l  $D $% $^ $: $x/ $g $ $y $  $  $ $G
 $m $i $ $Z $S $^  $ $mH $k $ $/ $ $pk $A $C $$  $
 $hh	 $	w $ $S  $^ $.) $V $F	 $ $Q3 $ $AU $# $  $ $ $ $X $h $e $R
 $@z $. $J $ $+ $0  $8A $]
 $ $n $k $	 $3 ${ ,  - - - ."| .d .?h /a /
 0 0 0#X 0 0	 04 0 0[  0@ 0B	 0: 0 1I
 1Y 1Y
 1 1 1C 4N	 4N 4 4D  4u 4 4H 4C
 4~
 4w 4[ 5b  5 5 5 5l	 59 5e 5	 5"9 5 5B 5 5 5~  5 5T	 5 5
 5 69 6 6 6  6 6C6 6 6T 6S8 6@	 6c" 6
 6	C 6 6"S 7
    |7
 }\ ~ : % sx
 Z  	   y {3
 `D	 <s   q 5 L	 F
 ) N @f   	  H(	   #   
 Q b|
  t t  b 1  &L H! 
 W `
  9 + 0  68 0<  l    F [ g	 	  Gw J   h ?     W ' N S 4 ~  e 9 y 	 = w\ +p ?  # 	 


 
 @ +U
 v	  { l
 B ;  \ 9     A: a	 r  J[  H M <  _
 5=  .  ` \ ' v BE  x x RN ^
  8# A  ~X
 P0 M 
 y       o C C  X	 v
  w
 9  " u |
 R  = & u  =  c\ O  ,  %  " ` *   	  BS j  =   f X
 _ - G R     }e r : ' \ 	  LL {5   1 n   V
 Z  " W  n  z<    5
 /F 8  [ <  XF   
 } _L c .	   a   e  Q W y +	 -	 ?	 B   R : = 1 !
 * l c 
    M ]  /s $ 	 <  8	  	 T ?   $ Q	 S	 s  G  Yj =  ]  %f	 >V	  P   cQ   
 	   L   z 
 m 7~  E + ,   ' %    
 cG  ? HY [  G q Q 3   n 9J T 	 	 	]F
 	/ 	  	w
 	rP 	
 
 
 
 
 
Yk 
! 
c 
' 
 
J] 
M 
 
  
@ 
4D 
Ac 
t 
 
&	 
a  
Um 
 
 
G
 
	 
 
< 
 
	 
r
 
A 
  
z 
 	 
s 8
 c ;w
 h 9    0 On 
    &||  f' g+ he iS] j  kB@ lW m n o
 p qy  rT s
 tIZ u v* xS M 	 & i
 > S X  O |; uA  I >  { Ys  Z   S
 	 ;     &! E  % 
  { t
 - 
 E R	 9 F  	   J U v  5
 #  
 
 
   |	 a	 	   > ? 	 X
 _	 ~^	  ol
 kA )  F
   L J 4[ 

 1 > 
 |  U   
'      W }E  S
     &D  8K S v   6  	  M    X ?   lw  p1 g w  
D  lg ` 2   -
 ! 2% 	 4 M  l
 (Z 	 	 b CU   !~ 8? 	 A l| s <      I  E {  i   B   X 	 C  c 	  
 ]	 s3 -	 Cd   
6 8 L r
 U'
   
 - R 	 + 	 A   s      5 n  a qx Y g 
   |< ~ ;     &@ jI l[ nD( p3 r5 {
 |Yi	  A
 e gc   0o =    N a  .6 7 D 3    .   ~F	 9  O  W  d    k n +  U  N 	 -   hJ   |) 0  & =H  j8	  Jq	   y  @
   "` 
 }v  , Z   m  ]@  z	   ~ X    &t j  kl l3 m  nN otZ pB
 xP	 y! z {KU z K b ^/	 ?  )  | ] B     8
 <l    0 
	   G
 vy	 
   D
 z 	 \ dt %   (     &0	 	 ZU  *X N 9  P	  G ka 2   4	  Q
 H   K K 
  ;  } 7{  F X   u	 (  w
 / 	 {     ]  	 1 r  u  J Ng A h  < r ^" ; p   ! F	 n 	  g S Q  - H D  2 t  b Vr ev  s  c  y, p. [
 K)  /  
   3 E     gw - g 
 O    &P
 U^ ]4 ^  _D ` ad b	 cz- dg  m5 nY- o	 p& qh ra s# |D }
 r w`	 / $ 
 	   0%	 D 	  ] } c
 | X  G  #  Yl A    &	 B C Kw8 L]7 M0
 ZR? \N ^/  h ef
 [ u " 1  )l \
 #	 Y 8= R   _ 4 @0
 \  K
  $V '
 #     \ V  b	  N i I  ' 5X k
 N   	  /      &h M9 	 o O X $x 1 *	 %  ) ) w  
 V
   N 7 }  C v  i 3 
   8   0  -
 X  -  
 w ] !4	 _ K  RO  hJ V  W P  s  P, V  * 4  0    5r =  P|  iO     j4   it
 xm  .   \ D @  `  n  0o T	   %  R K
 +| 4 6+ [G M V  F b # ! M &E v  H K 7  $ 2S b   $/ G ` g 	 
 0N Z t, h m| @	 A	  
   e k    1y Ls 	  
 - B
 l ^   4w JN    4  +{
 H	 A P4 i gv  $	 *   _ ) O 1      '
   %. R	 W h   'f
 X 
E	  A.  ;	   t   e m   /  [%
 f=  	 !  H  v] < u   ~  :'  V[   ' 8	 Ul   vZ XX  #q  uV   6  ^ c S  <
 v ci Q        
 	
 	 	2
 	h  	:
 	f 	 	t 		    &  {(] |jl }W ~
 l 0i {M
  A  ^; D      D Pn *- z/    
6 e
 ~F R Z  t%  p  - + 	  	 9 U   j Y i xG    N   
 )h Xs h . :  `
 _ 	 m| g & G    &"^  5 0 	 * lp }  Q      	 9
 x
 ( 4r 
 p  8	 3  	 ) P\ a
 #
 H  3    %     } M  C  y ) N
  5    J wC
 81  	 QW ? e 3 E & v .$  t {  
	   C %Q  &
 	    E Qm  
 > ` 7  gy v _   S    X Y Zj(  [LC \} ]B ^ _ `L a> b cp dv em fc*  gJR h	  ij j ka
 l_
 m; o3 p"0 q
 r  s	 t
 uH v  w x  y b z
 {L |
 }V ~^	 
 $  * ! G  g: o >    
  y   c'j{ .%8	 +5  E  &$ -' .    *) ,	
X} W	 2   A        r  O} Q  * =  * */   0 <!  C / 0   W  <L  H  #!)J -  $ ' (" /g  <= 
M  #
 	 & E   =$/ >C%Ad &? [ D'j (' ) *#	 &+#%   = ,- -k7 C O. *  1/  0 1 U 2| 3&Q  b 4 5 6& r 7 8  9/ 
: o ; [
 C   |  y   |'j{ .%8	 +5  E  &$ -' .    *) ,	
X} W	 2   A        r  O} Q  * =  * */   0 <!  C / 0   W  <L  H  #!)J -	  $	 ' (" /g  <
= 	M  #
  & 	E   =$/ >	C%Ad &? [ D'j (' ) *#	 &+#%   = ,- -k7 C O. *  1/   0 U 1| 2&Q  3b 4 5 6& r 7 8  9/ 
: o ; [
 C b ` a ` ,a ` Eb a   B  y   U'j{ .%8	 +5  E  &$ -' .    *) ,	
X} W	 2   A        r  O} Q  * =  * */   0 <!  C / 0    W !<L  H  #")J -
  $
 ' (# /g  <= 
	M  $
  & 
E   =%/ >
C&Ad '? [ D(j )' * +#	 &,#%   = -- .k7 C O/ *  1   0 U 1| 2&Q  3b 4 5 6& r 7 8  9/ 
: o ; [
 C ie jf kd me nb od   (  y   )'j{ .%8	 +5  E  &$ -' .    *) ,	
X} W	 2   A        r  O} Q  * =  * */   0 <!  C / 0   W  <L  H  #!)J -
  $
 ' (" /g  <= 
	M  #
  & 
E   =$/ >
C%Ad &? [ D'j (' ) *#	 &+#%   = ,- -k7 C O. *  1  / 0 U 1| 2&Q  3b 4 5 6& r 7 8  9/ 
: o ; [
 C   l5  y   'j{ .%8	 +5  E  &$ -' .    *) ,	
X} W	 2   A        r  O} Q  * =  * */   0 <!  C / 0    !W "<L  H  ##)J -	  $	 ' ($ /g  <
= 	M  %
  & 	E   =&/ >	C'Ad (? [ D)j *' + ,#	 &-#%   = .- /k7 C O0 *  11  2 3 U | 4&Q  5b 6 7 8& r 9 :  / 
 o ; [
 C   N  y   b'j{ .%8	 +5  E  &$ -' .    *) ,	
X} W	 2   A        r  O} Q  * =  * */   0 <!  C / 0    !W "<L  H  ##)J -	  $	 ' ($ /g  <
= 	M  %
  & 	E   =&/ >	C'Ad (? [ D)j *' + ,#	 &-#%   = .- /k7 C O0 *  11  2 3 U | 4&Q  5b 6 7 8& r 9 :  / 
 o ; [
 C   \  y   'j{ .%8	 +5  E  &$ -' .    *) ,	
X} W	 2   A        r  O} Q  * =  * */   0 <!  C / 0    W !<L  H  #")J -
  $
 ' (# /g  <= 
	M  $
  & 
E   =%/ >
C&Ad '? [ D(j )' * +#	 &,#%   = -- .k7 C O/ *  10  1 2 U | 3&Q  4b 5 6 7& r 8 9  :/ 
; o  [
 C   #n  y   (5  )'j{ .%8	 +E  &$ -' .    *) ,	
X} W	 2   A        r  O} Q   * =!  "* #*/   0 <!  C /$ 0 % & 'W (<L  H  #))J -	  $	 ' (* /g  <
= %	M  +
  & 	E   =,/ >	C-Ad .? [ D/j 0' 1 2#	 &3#%   = 4- 5k7 C O6 *  1   7 U | 8&Q  b 9 : ;& r < =  / 
 o  [
 C . 	 >[ ?0 
(9 	 @ AO e    g  	    `D x &
  \  <      	    s      8R < = ?1 Ca    Sx  y   ('j{ .%8	 +5  E  &$ -' .    *) ,	
X} W	 2   A        r  O} Q  * =  * */   0 <!  C / 0  ! " #W $<L  H  #%)J -	  $	 ' (& /g  <
= !	M  '
  & 	E   =(/ >	C)Ad *? [ D+j ,' - .#	 &/#%   = 0- 1k7 C O2 *  13   4 U | 5&Q  b 6 7 8& r 9 :  / 
; o  [
 C     y   "
'j{ .%8	 +5  E  &$ -' .    *) ,	
X} W	 2   A        r  O} Q  * =  * */   0 <!  C 
/ 0   W  <L  H  #!)J -  $ ' (" /g  <	= M  #
  & E   =$/ >C%Ad &? [ D'j (' ) *#	 &+#%   = ,- -k7 C O. *  1/  0 1 U 2| 3&Q  b 4 5 6& r 7 8  9/ 
: o ; [
 C $<$O     y   A    *) ,	
X} W	 2   A        r  O} Q  * =  * */   0 <!  C 'j{ .%8	 +5  E  &$ -' ./ 0   W <L  H  # )J -	  $	 ' (! /g  <
= 	M  "
  & 	E   =#/ >	C$Ad %? [ D&j '' ( )#	 &*#%   = +- ,k7 C O- *  1.  / 0 U 1| 2&Q  3b 4 5 6& r 7 8  9/ 
: o ; [
 C ms  
   =        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/lib/gcc/arm-none-eabi/6.3.1/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h                     "K0!"!"!"!#2   05%v g6q.   #\NN??2      /            $L1xJ             /@> ?[                        /      /                                                      ==
 X
   D        ../Drivers/STM32F4xx_HAL_Driver/Src /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/sys /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/lib/gcc/arm-none-eabi/6.3.1/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_cortex.c   core_cm4.h   cmsis_gcc.h   stm32f446xx.h   _default_types.h   _stdint.h   system_stm32f4xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stm32f4xx_hal_def.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h       /M;M  D  JYMgII 4t.N.                  
.Iu<J.   O~.J/z<s       ~.[	      M Xu.      >.=r.=!-0000000y       	v.      
 4-t2YLuJ
.6f      	      	v      	      	v   4b      ! 	   B        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/lib/gcc/arm-none-eabi/6.3.1/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_gpio.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx.h   stm32f4xx_hal_def.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h       ..guK<!!K#!/Y$!!K$MY < < J J 	J JJ   = M / =L00!/L01!/L00!!L0 .  10>2 J<!ug# X= J'      
v<&. < dJ?002w?M?uY < J J J 	J JJY?=N	   B#y    &8         !B>0"00P"z.            "Z/0 
   A        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/lib/gcc/arm-none-eabi/6.3.1/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_rcc.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_rcc.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   types.h   stdio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h               8<O g I. J <??ZZi.Z X*JQ Y I.???ZZ . f?ZZ.[ X>4.P1??ZZW.??ZZ!.??ZZ4	JZ#X < .??ZvU..[>ZZ 4 f?Zv(?h0.??ZZ.f??ZZ3??ZZ.}J..!*      P =//!!M|U.=//!!M                  %.KM"h/p#    8.i@Z3N>[L\O	<<^i>v^.Z6Z.i@Z l MxM>. .
  @   L "  l "      1Z<Z5[L.Z6^0YKKFXZN
<
<Z@
<B      1[MM[
            "i1> z   D        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/lib/gcc/arm-none-eabi/6.3.1/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_rcc_ex.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_rcc.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   types.h   stdio.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h          <Pq.<P0&POM.. .P.; PO"&6JMOPPP`PP
J . J <!}...[>ZZ2/ <[L=0#J f Xt?Zv 3...>>Z[	 J .=4=2 J J=J JJ	J$>>h[O.=3	g2%>>Z[	. J .=6@ JJ>>Z[o.@      DgYuYZYYuZY[[[[[=[[[[[[^F      =/q. fi.<[
YY/T [	YY/v [
tKuy &Y8hF.<[	vgi .[	thYy "Y8ZF..[	vgi .[	thYy ~ .. .y. .y. 
      4b      .?=Z[
. ?=Z[%      $?=Z[%      .?=Z[
.?=Z[%      $?=Z[%   (.KM"h/#KM"L/\#2       $?[ZZ ~.[?1Zv3?[ZZ3?[ZZ4?[ZZ5?[ZZ6
<.NMNNMNNMM?v   BP g I 0 I. J <??ZZd._ X*JR Y I 0 I.???ZZ. f f?ZZ.` X>w.f.P1??ZZW.??ZZ!.??ZZ4	JZ#X < .??ZvU..[>ZZ 4 ?Zv4(?h3.??ZZ.f??ZZ36??ZZ.}J.!*      1Z<Z5[L.Z6^0YKKKEXZN
<
<Z@
<B m   A        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/lib/gcc/arm-none-eabi/6.3.1/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_tim.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx.h   stm32f4xx_hal_def.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_uart.h         %&M"#$0101 <J  #002001##1!d.      %&M"#$010> <J  '0>20>?##1!`.      &&M"#$1?0? <J  $0?##1!m.   (%!K#/1/#!!      (%K!#/1/?/M!!   (%K!#/1/1!!      (%K!#/#/?/M!!      )%K!#/1/?/M!!   )"0>  . )##1M!      &&10101#
kq ./K1/?!1
.\
                   2? f XM??1  F ?[@      ? f XM@      [\      [ f XN      $\t??[[[g.& zJ0 b       [ f XM@                  2? f XM??1                  2? f XM??1                  2? f XM??1                  2? f XM??1                  2? f XM??1      Cj?? ML?<& zJ0  .5??T ??$??$?? ??$??       A&<\R.>o >#>#>(>#>      Cj?? ML?<& zJ0  .5??T ??$??$?? ??$??       A&<\R.>o >#>#>(>#>       M ? 1 > ?r.       
 vJ 
J > >Dz
t1:X>>G m1km1km1kf  `  F 2 > B 0 K " [L   tL    L  ,fkZT  X>> k20" [L [L
 L$L        11##       &X o. > > 1 [ Z 0 >       &X o. > > 1 [ Z 0 >       # J >).=` 0	 0	 0R 05       !      %!">      !      !      $!">@@@A>o<@@@      !      $!">@@@A>o<@@@      "      0ZM=1Z63ZL=0ZD2ZL=0ZD2ZL=0ZD2ZQZQZQZX/J=J=J=
J=R=R=R=?      %!">      "      $!">      "/      "/      "/      "/      "/      "/  h ## < < J J 
JJ  #/1 < < J J 
J J J J J J JJy. <#/1#10 <J  #3i<<   .	<?M>r.0s<      .	<?M>r.0s<      .	<?M>r.0s<      .	<?M>r.0s<      <	<?M[M>l.0r<      z.<	J?w?1##1K\KYj/[#11>K.0l<      #%K!# < < J J 
J J JJ  '/2/?/?!!j./      ( f > > ..l[i>>@ l[ml[{l[Pf        #&M"#$1?0> <J  %0>20>?##1!b.       yJ 5 > ><>>e >&>&>\       ! f D >?[Y5X>>O ?[Yh&?[YZ&?[Yh         y.	. t > ? / / / / / 0<-<>D.L%L
 j[Y[YZ%j[Y[YZ .      %'?MK      3L JJ  #N\u.      3L JJ  # X XN f XNu.      2XL JJ  #N\\.Z%Z%Z	       2XL JJ  # X XN f XN\.Z%Z%Z	       $\w  4R??i9XZ JJ  #N[B.??iZ%??iZ%??iZ	 J4        2XL JJ  # X XN f XM@Y.Z%Z%Z	       3L JJ  #N\u.      3L JJ  # X XN f XM@r.      	2XL JJ  #N\\.Z%Z%Z	       	2XL JJ  # X XN f XN\.Z%Z%Z	       
$\w  4R??i9XZ JJ  #N[B.??iZ%??iZ%??iZ	 J4        2XL JJ  # X XN f XM@Y.Z%Z%Z	       3M\      3M f XN      2XM\c.Z%Z%Z      2XM f XNb.Z%Z%Z      %\tv& zJ0   ??[9X[[H.??[Z%??[Z%??[Z       3XM f XM@_.Z%Z%Z      .YZ JJ  #Ox.      
.YZ JJ  # X XN f XNu.      .[ZYZ JJ  #Ox.      3[_YZ JJ  # X XN f XNu.      3<YYt X\q.Y      4<YYt X f XNq.Y      4<YYYYp YX\m.YY      4'	.Y[Y\ f XM@b.[j[      Njt X!.  & zJ0<??i[[?XC 3?>w[[*XX 3[?i?1w[Y[Z`z .      4'	.Y[Y\ f XM@b.[j[    D        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/lib/gcc/arm-none-eabi/6.3.1/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_tim_ex.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx.h   stm32f4xx_hal_def.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_uart.h         '?MK            *J?1MiZ[[Y[Y[/!/!!!0NY[>!F.            2? f XM??1      4[\      4[ f XN      3\[\      4[[ f XN      $\[>?w[[d.  &vJ4       4\[ f XN      3M[\      3M f XM f XN      2X[M[\\.Z%Z%Z      2XMhN f XM f XNY.Z%Z%Z      $\w  4R??i9X[[[E.??iZ%??iZ%??iZ 4        2XM f XM f XM@\.Z%Z%Z      3M[\      3M f XM f XN      2X[M[\\.Z%Z%Z      2XMhN f XM f XNY.Z%Z%Z      $\w  4R??i9X[[[E.??iZ%??iZ%??iZ 4        	2XM f XM f XM@\.Z%Z%Z      
3M\      
4M f XM f XN      
3[[M\      
3[[M f XM f XN       E % >   ./1YNZYL>!m<       E % >   ./1YNZYMZ>!j<       E % >   ./1YNZYN>?Z>!d<    zJ & > ? Z [ Z Z 0 > !m.       J B ! K K K K K K ? 0 >l.        J 0 > >e.             !">            / F   B        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/lib/gcc/arm-none-eabi/6.3.1/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_uart.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_uart.h   stm32f4xx_hal_rcc.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h         [      Y[       Xb.Jii[Zh.!Y0NJ&   
<111#1R#111#J fXaX JvYY]  L v>  iYZ=1>A!         .D?[AY[[/=0e 0j<      ,.D?[AY[[[/=0b 0s<      ,<R?[AY[[YM[/=0^ 0r<      ,JR?[AY[ZMYM[/=0\ 0q<            
.?0//10n     O?X"At .4 f > / ? > / /%Y0s >YJwX.2?>I J.      O X"f .4 f > / ? > / 1%0yf^f>YJ>X?>B J.      Xg.  & L ! ! " / ? 1 Zm.N       Xd.  & L ! ! " / ? 1 [ Zj.N       $/XS. .4)X W< > ! ! " / ? ? ? ? 2 [ M 2 ZY.
      24X"L. .4  > ! " / ? ? ? ? 2 [ w 1 M \ ZT.
       J = K]KX> m.1 [1K[qf        J >]X>!m yf K[\>!h.      	./XKX eJ0M00 O0M00      0Y[ZM20AZM20A/##=1      	0[ZM20A1?      	0Y[ZM20A1?            !"Z2[l      "[>1            #            !"Z1Y\[>      $/XS.J0nf&S !0YNKJ[[>0            #            "#/_K^K qf0/ O0/      //!&? <D . <? <>N <"N <"N <"N? <CK J%?ZM2/MJ=% !JPQ=C <C <E=&=      !!/"            	2Y]2Z62Z	.[M4>L<.<_<> ZM4>=
  .8..	./##=1      !"?0C/##=1      !"?0C/##=1            
0[ZM21Jd.P1?B1?      !"1?            0Y[ZM21Jd.P1?B1?      !"1?       J > ? Z ? >t.        J > ? Z ? >t.        J > ? Z ? >t.        J > ? 1 1 1 " ? >k.        J > ? 1 1 1 " ? >k.       /1      ! ,
   `        ../Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/lib/gcc/arm-none-eabi/6.3.1/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Inc /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  main.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_rcc.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h   stdlib.h   string.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal.h   stdio.h   main.h 	  stm32f4xx_hal_conf.h 	  stm32f4xx.h   stdint.h   stdint.h   features.h   _newlib_version.h   _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  _ansi.h   newlib.h   config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   types.h   stdio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   xlocale.h   string.h   stdlib.h   alloca.h       3w=!!M=/!!L  x! /  ! $#z   ! 0 y   4wJ6  ! 
<x (    KK      =L=  <"   @" "==/!!/!!L  |" "==/!!/!!L  " 3K/!=!AYO/!]p<^_
  (# 3=//=!AYO/!]p<^_  # 5/=/=/=!!!Q0//="_?ge<X  h$  (55////0=<=Y/ 
.K=.K >gK/  X).<
.!>/,&JYYKQxM.].`uZKy    $        ../Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/lib/gcc/arm-none-eabi/6.3.1/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_msp.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_uart.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stm32f4xx.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_tim_ex.h     T& 13@hhhhhhk  &  "J<o.       JEfl  8' 1J<W<=////X/////Q
      "JtJlflQ    1        ../Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/lib/gcc/arm-none-eabi/6.3.1/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_it.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stm32f4xx_hal_def.h   stm32f4xx.h   stm32f446xx.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h   stm32f4xx_it.h     ' 3  '    '    '    '    '   '   '   ' $/ l   #        ../Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/lib/gcc/arm-none-eabi/6.3.1/include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.15.0.201708311556/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Inc /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  system_stm32f4xx.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx.h   stdint.h   stdint.h   features.h   _newlib_version.h   _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h 	  main.h 	  stm32f4xx_hal_rcc.h   stm32f4xx_hal_def.h   stm32_hal_legacy.h 
  stdio.h   _ansi.h   newlib.h   config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h     ' x[1i1M
       LX=c !<h`X=&/>?gK {    7         ../startup  startup_stm32f446xx.s     8(  1!#!!!#!!!!!!#!1!!#00/\ 54/26  (   FMC_PMEM_MEMSET2_0 (0x01U << FMC_PMEM_MEMSET2_Pos) __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__)) CAN_F5R2_FB7 CAN_F5R2_FB7_Msk USB_OTG_PKTSTS_1 (0x2U << USB_OTG_PKTSTS_Pos) SYSCFG_EXTICR3_EXTI11_PD 0x3000U EXTI_EMR_EM20 EXTI_EMR_MR20 TIM_ETRPRESCALER_DIV8 (TIM_SMCR_ETPS) CAN_F9R2_FB29 CAN_F9R2_FB29_Msk RCC_CSR_PADRSTF RCC_CSR_PINRSTF USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk RCC_APB1LPENR_TIM5LPEN_Msk (0x1U << RCC_APB1LPENR_TIM5LPEN_Pos) EXTI_FTSR_TR22_Msk (0x1U << EXTI_FTSR_TR22_Pos) OVR_EVENT ADC_OVR_EVENT CAN_F11R1_FB2 CAN_F11R1_FB2_Msk __ARM_FEATURE_SAT 1 CAN_F10R2_FB23_Msk (0x1U << CAN_F10R2_FB23_Pos) MPU_REGION_NUMBER6 ((uint8_t)0x06) USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk USB_OTG_GINTMSK_GONAKEFFM_Pos (7U) IWDG_KR_KEY IWDG_KR_KEY_Msk __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE CAN_F7R1_FB24_Pos (24U) GPIO_AFRH_AFSEL10_2 (0x4U << GPIO_AFRH_AFSEL10_Pos) GPIO_BSRR_BR_10 GPIO_BSRR_BR10 CAN_FA1R_FACT19_Pos (19U) TIM_TS_TI1F_ED 0x00000040U HAL_MODULE_ENABLED  ADC_CR1_RES_0 (0x1U << ADC_CR1_RES_Pos) CAN_F11R1_FB25 CAN_F11R1_FB25_Msk ADC_CCR_ADCPRE_Pos (16U) USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE) FMC_SDTR1_TMRD_Pos (0U) __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED CAN_RF1R_FMP1_Pos (0U) TIM_DMABase_OR TIM_DMABASE_OR RCC_MCO1 0x00000000U __ATOMIC_ACQ_REL 4 __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE SDIO_ICR_CTIMEOUTC_Pos (2U) GPIO_IDR_ID3_Msk (0x1U << GPIO_IDR_ID3_Pos) __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk SPDIFRX_SR_WIDTH5_Msk (0x7FFFU << SPDIFRX_SR_WIDTH5_Pos) __HAL_RCC_ADC2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET) FMC_BTR3_ACCMOD FMC_BTR3_ACCMOD_Msk ADC_SMPR1_SMP12_Msk (0x7U << ADC_SMPR1_SMP12_Pos) RTC_DR_MT_Pos (12U) SAI_xCR1_CKSTR_Pos (9U) __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE CAN_F9R1_FB18 CAN_F9R1_FB18_Msk CAN_F11R2_FB9_Msk (0x1U << CAN_F11R2_FB9_Pos) SAI_xCR1_MODE_1 (0x2U << SAI_xCR1_MODE_Pos) CAN_F3R2_FB2_Pos (2U) CAN_F2R1_FB13 CAN_F2R1_FB13_Msk CAN_F7R1_FB18_Pos (18U) ADC_SQR2_SQ10_2 (0x04U << ADC_SQR2_SQ10_Pos) __thumb__ 1 USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk SDIO_STA_DATAEND_Pos (8U) __HAL_DBGMCU_UNFREEZE_TIM13() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM13_STOP)) ADC_CR1_DISCNUM_Pos (13U) __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM _CLOCK_T_DECLARED  EXTI_EMR_MR10_Pos (10U) CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk IS_UART_MODE(MODE) ((((MODE) & 0x0000FFF3U) == 0x00U) && ((MODE) != 0x00U)) FLASH_CR_STRT FLASH_CR_STRT_Msk FMC_SDCR2_RBURST FMC_SDCR2_RBURST_Msk ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk FMC_BTR4_CLKDIV_1 (0x2U << FMC_BTR4_CLKDIV_Pos) __tm_min FMC_BTR4_ACCMOD_Msk (0x3U << FMC_BTR4_ACCMOD_Pos) DCMI_CWSIZE_CAPCNT_Msk (0x3FFFU << DCMI_CWSIZE_CAPCNT_Pos) DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE) FMC_BCR4_BURSTEN_Msk (0x1U << FMC_BCR4_BURSTEN_Pos) SPDIFRX_CR_VMSK SPDIFRX_CR_VMSK_Msk CAN_F6R2_FB10_Pos (10U) USB_OTG_HPTXSTS_PTXQSAV_2 (0x04U << USB_OTG_HPTXSTS_PTXQSAV_Pos) SPDIFRX_CR_DRFMT_Msk (0x3U << SPDIFRX_CR_DRFMT_Pos) CAN_TSR_TXOK1_Msk (0x1U << CAN_TSR_TXOK1_Pos) _POSIX_C_SOURCE EXTI_EMR_MR3_Msk (0x1U << EXTI_EMR_MR3_Pos) USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_BIM_Pos) CAN_F10R1_FB11_Pos (11U) USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk GPIO_OSPEEDR_OSPEED13_0 (0x1U << GPIO_OSPEEDR_OSPEED13_Pos) GPIO_AFRH_AFRH5_1 GPIO_AFRH_AFSEL13_1 CAN_RDT1R_DLC_Pos (0U) RCC_PLLCFGR_PLLR_2 (0x4U << RCC_PLLCFGR_PLLR_Pos) CAN_F6R2_FB1_Pos (1U) FMC_BTR3_BUSTURN_0 (0x1U << FMC_BTR3_BUSTURN_Pos) CAN_F10R2_FB4 CAN_F10R2_FB4_Msk EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk USB_OTG_HPTXSTS_PTXQSAV_6 (0x40U << USB_OTG_HPTXSTS_PTXQSAV_Pos) RCC_CFGR_MCO1PRE_Pos (24U) stderr (_REENT->_stderr) CAN_MCR_TXFP CAN_MCR_TXFP_Msk CAN_FS1R_FSC20_Msk (0x1U << CAN_FS1R_FSC20_Pos) ADC_CR1_RES_Msk (0x3U << ADC_CR1_RES_Pos) FMC_PMEM_MEMHIZ2_2 (0x04U << FMC_PMEM_MEMHIZ2_Pos) IS_RCC_PLLSAIN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U)) QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk RCC_CSR_RMVF_Msk (0x1U << RCC_CSR_RMVF_Pos) CAN_F9R1_FB28_Pos (28U) TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 __FAST8  PHY_CONFIG_DELAY ((uint32_t)0x00000FFFU) CAN_FA1R_FACT9_Pos (9U) FMPI2C_ICR_ADDRCF_Pos (3U) ADC_SQR1_SQ13_0 (0x01U << ADC_SQR1_SQ13_Pos) HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD RTC_BKP4R_Msk (0xFFFFFFFFU << RTC_BKP4R_Pos) tickstart RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2 ETH_MMCRIR 0x00000104U CAN_F4R2_FB26_Msk (0x1U << CAN_F4R2_FB26_Pos) TIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U GPIO_AF15_EVENTOUT ((uint8_t)0x0F) _h_errno FMC_BWTR2_ADDHLD_3 (0x8U << FMC_BWTR2_ADDHLD_Pos) CAN_F13R1_FB5 CAN_F13R1_FB5_Msk CAN_F6R1_FB22_Msk (0x1U << CAN_F6R1_FB22_Pos) USB_OTG_GRSTCTL_AHBIDL_Msk (0x1U << USB_OTG_GRSTCTL_AHBIDL_Pos) __PMT(args) args USART6_BASE (APB2PERIPH_BASE + 0x1400U) RCC_CSR_SFTRSTF_Pos (28U) RTC_CR_COE_Msk (0x1U << RTC_CR_COE_Pos) DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE) USART_CR2_LBCL_Msk (0x1U << USART_CR2_LBCL_Pos) USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__,__PLLM__,__PLLN__,__PLLP__,__PLLQ__,__PLLR__) (RCC->PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__) | ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | ((((__PLLP__) >> 1U) -1U) << RCC_PLLCFGR_PLLP_Pos) | ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos) | ((__PLLR__) << RCC_PLLCFGR_PLLR_Pos))) CAN_F12R1_FB21_Pos (21U) TIM_CCR1_CCR1_Msk (0xFFFFU << TIM_CCR1_CCR1_Pos) FLASH_SECTOR_7 7U USB_OTG_HCINT_XFRC_Msk (0x1U << USB_OTG_HCINT_XFRC_Pos) __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE RCC_APB2LPENR_ADC2LPEN RCC_APB2LPENR_ADC2LPEN_Msk USB_OTG_DIEPINT_BERR_Pos (12U) RTC_BKP18R_Msk (0xFFFFFFFFU << RTC_BKP18R_Pos) IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) HAL_DMA_ERROR_DME 0x00000004U ADC_SQR2_SQ12_1 (0x02U << ADC_SQR2_SQ12_Pos) CAN_F11R1_FB21 CAN_F11R1_FB21_Msk ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk GPIO_MODER_MODER5_1 (0x2U << GPIO_MODER_MODER5_Pos) __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1 CAN_F1R1_FB9 CAN_F1R1_FB9_Msk CAN_F9R2_FB24_Msk (0x1U << CAN_F9R2_FB24_Pos) SYSCFG_EXTICR4_EXTI12_PF 0x0005U __ARM_PCS_VFP 1 DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE _BLKSIZE_T_DECLARED  DfsdmClockSelection Dfsdm1ClockSelection USB_OTG_HCSPLT_HUBADDR_Msk (0x7FU << USB_OTG_HCSPLT_HUBADDR_Pos) CAN_F8R2_FB14_Pos (14U) EXTI_PR_PR11_Msk (0x1U << EXTI_PR_PR11_Pos) APSR_Z_Pos 30U PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE RCC_AHB1ENR_DMA2EN_Msk (0x1U << RCC_AHB1ENR_DMA2EN_Pos) FMPI2C_CR1_SBC_Msk (0x1U << FMPI2C_CR1_SBC_Pos) USB_OTG_BCNT_Pos (4U) CAN_F12R1_FB15_Pos (15U) INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1) RCC_BDCR_BDRST_BB (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)) DMA_SxM1AR_M1A_Msk (0xFFFFFFFFU << DMA_SxM1AR_M1A_Pos) __ADDR_4th_CYCLE ADDR_4TH_CYCLE USB_OTG_HCSPLT_PRTADDR_4 (0x10U << USB_OTG_HCSPLT_PRTADDR_Pos) EXTI_PR_PR19_Msk (0x1U << EXTI_PR_PR19_Pos) CAN_F1R2_FB5_Pos (5U) I2C_SR2_MSL I2C_SR2_MSL_Msk SPDIFRX_SR_RXNE_Msk (0x1U << SPDIFRX_SR_RXNE_Pos) _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_new._reent._getdate_err)) USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U) _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_new._reent._mbsrtowcs_state) GPIO_MODER_MODE2_Pos (4U) __HAL_RCC_PLLSAI_CLEAR_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYF)) USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk CAN_F3R2_FB0 CAN_F3R2_FB0_Msk RTC_BKP19R RTC_BKP19R_Msk SVCall_IRQn IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || ((PIN) == PWR_WAKEUP_PIN2)) TIM9_BASE (APB2PERIPH_BASE + 0x4000U) RTC_ALRMBR_MNU_Msk (0xFU << RTC_ALRMBR_MNU_Pos) HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL TIM_CCx_ENABLE 0x00000001U GPIO_PUPDR_PUPD13_1 (0x2U << GPIO_PUPDR_PUPD13_Pos) PWR_CR_FISSR PWR_CR_FISSR_Msk SDIO_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFU << SDIO_RESP1_CARDSTATUS1_Pos) CAN_FM1R_FBM17 CAN_FM1R_FBM17_Msk WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11 __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2 TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U CAN_F5R2_FB5_Msk (0x1U << CAN_F5R2_FB5_Pos) RCC_CR_PLLI2SON_Msk (0x1U << RCC_CR_PLLI2SON_Pos) RTC_SSR_SS_Msk (0xFFFFU << RTC_SSR_SS_Pos) HAL_StatusTypeDef RCC_CKGATENR_CM4DBG_CKEN_Pos (2U) CAN_F6R2_FB29_Msk (0x1U << CAN_F6R2_FB29_Pos) CAN_FM1R_FBM16_Msk (0x1U << CAN_FM1R_FBM16_Pos) CAN_F12R2_FB7 CAN_F12R2_FB7_Msk TIM_DIER_UDE_Msk (0x1U << TIM_DIER_UDE_Pos) SAI_xFRCR_FSDEF_Pos (16U) GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk CAN_F6R2_FB14 CAN_F6R2_FB14_Msk FLASH_OPTCR_RDP_1 (0x02U << FLASH_OPTCR_RDP_Pos) RCC_CIR_PLLSAIRDYF RCC_CIR_PLLSAIRDYF_Msk USB_OTG_GRSTCTL_TXFNUM_Pos (6U) CAN_F0R2_FB19 CAN_F0R2_FB19_Msk CAN_F13R2_FB27 CAN_F13R2_FB27_Msk ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U FMC_BWTR4_DATAST_1 (0x02U << FMC_BWTR4_DATAST_Pos) CAN_TI0R_EXID CAN_TI0R_EXID_Msk CAN_F2R1_FB14_Msk (0x1U << CAN_F2R1_FB14_Pos) USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE CAN_F0R1_FB21_Pos (21U) __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) __HAL_RCC_SPI3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN)) GPIO_PUPDR_PUPD6_1 (0x2U << GPIO_PUPDR_PUPD6_Pos) RTC_CR_WUCKSEL_0 (0x1U << RTC_CR_WUCKSEL_Pos) USB_OTG_GOTGCTL_DBCT_Msk (0x1U << USB_OTG_GOTGCTL_DBCT_Pos) TIM_CCER_CC3NP_Pos (11U) HAL_MspDeInit CAN_F2R2_FB2 CAN_F2R2_FB2_Msk QUADSPI_PSMKR_MASK_Pos (0U) ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U FMC_BCR3_MWID_Msk (0x3U << FMC_BCR3_MWID_Pos) HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6 TPI ((TPI_Type *) TPI_BASE ) CAN_MCR_RFLM_Pos (3U) __DBL_EPSILON__ ((double)2.2204460492503131e-16L) I2C_CCR_CCR_Pos (0U) EXTI_EMR_MR2_Pos (2U) PWR_CSR_UDSWRDY PWR_CSR_UDRDY ADC_SMPR2_SMP2_0 (0x1U << ADC_SMPR2_SMP2_Pos) USART_CR3_ONEBIT_Msk (0x1U << USART_CR3_ONEBIT_Pos) RCC_PLLI2SCFGR_PLLI2SN_6 (0x040U << RCC_PLLI2SCFGR_PLLI2SN_Pos) I2C_SR1_BTF_Pos (2U) DAC_WAVE_NONE 0x00000000U GPIO_BRR_BR4_Msk (0x1U << GPIO_BRR_BR4_Pos) SDIO_RESPCMD_RESPCMD_Pos (0U) CAN_F9R1_FB16_Pos (16U) PWR_CR_LPDS PWR_CR_LPDS_Msk __HAL_DBGMCU_FREEZE_TIM4() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM4_STOP)) HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6 TIM_SR_CC4IF TIM_SR_CC4IF_Msk EXTI_IMR_MR12 EXTI_IMR_MR12_Msk CAN_TI0R_RTR_Pos (1U) __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK CAN_F7R1_FB12_Msk (0x1U << CAN_F7R1_FB12_Pos) WWDG_CFR_W6 WWDG_CFR_W_6 TIM_CR2_MMS_1 (0x2U << TIM_CR2_MMS_Pos) CAN_FM1R_FBM14_Pos (14U) GPIO_AF9_TIM12 ((uint8_t)0x09) QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk FMPI2C_ISR_BERR_Msk (0x1U << FMPI2C_ISR_BERR_Pos) __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)) EXTI_PR_PR18_Pos (18U) CAN_F8R1_FB2_Msk (0x1U << CAN_F8R1_FB2_Pos) CAN_F3R1_FB3_Pos (3U) OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0 ADC_SMPR2_SMP0_1 (0x2U << ADC_SMPR2_SMP0_Pos) FMC_BWTR1_ACCMOD_Pos (28U) EXTI_PR_PR0_Pos (0U) USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) DCMI_ESUR_FEU_Msk (0xFFU << DCMI_ESUR_FEU_Pos) SDIO_DCTRL_DMAEN_Pos (3U) CAN_F2R1_FB31_Pos (31U) EXTI_SWIER_SWIER1_Pos (1U) CAN_F13R2_FB11_Pos (11U) CAN_F12R2_FB22 CAN_F12R2_FB22_Msk FMC_SDCR1_NB FMC_SDCR1_NB_Msk GPIO_AFRH_AFRH1_3 GPIO_AFRH_AFSEL9_3 DMA_SxNDT_11 (0x0800U << DMA_SxNDT_Pos) CAN_F13R2_FB0_Msk (0x1U << CAN_F13R2_FB0_Pos) I2C_CCR_DUTY I2C_CCR_DUTY_Msk RCC_APB1RSTR_FMPI2C1RST RCC_APB1RSTR_FMPI2C1RST_Msk __UINTMAX_C(c) c ## ULL SDIO_CMD_WAITRESP_Msk (0x3U << SDIO_CMD_WAITRESP_Pos) QUADSPI_SR_FLEVEL_3 (0x08U << QUADSPI_SR_FLEVEL_Pos) RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk DMA_HIFCR_CDMEIF6_Pos (18U) CAN_F2R2_FB31 CAN_F2R2_FB31_Msk SYSCFG_MEMRMP_SWP_FMC_0 (0x1U << SYSCFG_MEMRMP_SWP_FMC_Pos) USB_OTG_HCINT_DTERR_Pos (10U) CAN_F10R1_FB3_Msk (0x1U << CAN_F10R1_FB3_Pos) USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk TIM_SMCR_ETF_3 (0x8U << TIM_SMCR_ETF_Pos) FMC_PATT_ATTSET2_2 (0x04U << FMC_PATT_ATTSET2_Pos) I2C_CR1_SWRST_Msk (0x1U << I2C_CR1_SWRST_Pos) __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER _REENT_ASCTIME_SIZE 26 CAN_F8R2_FB1_Pos (1U) RTC_CALR_CALM_4 (0x010U << RTC_CALR_CALM_Pos) __EXPORT  __HAL_RCC_TIM10_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN)) CoreDebug_DHCSR_S_HALT_Pos 17U USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk USB_OTG_GOTGINT_IDCHNG USB_OTG_GOTGINT_IDCHNG_Msk TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) CAN_F6R1_FB2_Pos (2U) RCC_APB2ENR_SAI2EN RCC_APB2ENR_SAI2EN_Msk CAN_F4R1_FB18_Pos (18U) RTC_CALR_CALW8_Pos (14U) DWT_LSUCNT_LSUCNT_Msk (0xFFUL ) ADC_CR2_CONT_Msk (0x1U << ADC_CR2_CONT_Pos) CAN_F1R2_FB14_Pos (14U) FMPI2C_ISR_ADDR_Msk (0x1U << FMPI2C_ISR_ADDR_Pos) __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED CAN_F0R2_FB27_Pos (27U) EXTI_EMR_MR17_Pos (17U) FMC_BWTR2_BUSTURN FMC_BWTR2_BUSTURN_Msk TIM_CCR2_CCR2_Pos (0U) DMA_LIFCR_CFEIF1_Pos (6U) RCC_APB1ENR_TIM5EN_Msk (0x1U << RCC_APB1ENR_TIM5EN_Pos) USB_OTG_GLPMCFG_BESL_Pos (2U) ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH DAC1_CHANNEL_2 DAC_CHANNEL_2 PWR_CR_VOS PWR_CR_VOS_Msk RCC_PLLSAIP_DIV6 0x00000006U TIM_EVENTSOURCE_UPDATE TIM_EGR_UG SAI_xCR2_COMP_0 (0x1U << SAI_xCR2_COMP_Pos) USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk CAN_F2R1_FB20 CAN_F2R1_FB20_Msk __HAL_UART_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__)) CAN_F7R2_FB19_Msk (0x1U << CAN_F7R2_FB19_Pos) GPIO_BRR_BR0_Msk (0x1U << GPIO_BRR_BR0_Pos) GPIO_BSRR_BS3_Pos (3U) CAN_F3R1_FB5_Msk (0x1U << CAN_F3R1_FB5_Pos) RCC_APB1LPENR_FMPI2C1LPEN RCC_APB1LPENR_FMPI2C1LPEN_Msk CAN_F9R1_FB15_Msk (0x1U << CAN_F9R1_FB15_Pos) ADC_SMPR2_SMP3_Msk (0x7U << ADC_SMPR2_SMP3_Pos) RCC_MAX_FREQUENCY 180000000U __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE HAL_DMA_ERROR_TIMEOUT 0x00000020U RCC_APB1LPENR_SPDIFRXLPEN_Pos (16U) CAN_F5R2_FB27 CAN_F5R2_FB27_Msk __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET SDIO_CMD_SDIOSUSPEND SDIO_CMD_SDIOSUSPEND_Msk __generic(expr,t,yes,no) _Generic(expr, t: yes, default: no) DAC ((DAC_TypeDef *) DAC_BASE) ADC_SMPR1_SMP16_Msk (0x7U << ADC_SMPR1_SMP16_Pos) USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk GPIO_OSPEEDR_OSPEED7_Pos (14U) I2C_CR1_START_Pos (8U) __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED RCC_PLLI2SCFGR_PLLI2SQ_Msk (0xFU << RCC_PLLI2SCFGR_PLLI2SQ_Pos) DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk GPIO_OSPEEDR_OSPEED2_Pos (4U) __NVIC_PRIO_BITS 4U TIM_CCMR2_OC3M_0 (0x1U << TIM_CCMR2_OC3M_Pos) __ARM_FEATURE_UNALIGNED 1 FLASH_VOLTAGE_RANGE_4 0x00000003U __NOR_ADDR_SHIFT NOR_ADDR_SHIFT CAN_F1R2_FB11_Pos (11U) FMC_SR_ILS_Pos (1U) USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk ITM_IRR_ATREADYM_Pos 0U __ORDER_PDP_ENDIAN__ 3412 FLASH_OPTCR1_nWRP_9 (0x200U << FLASH_OPTCR1_nWRP_Pos) CAN_F9R2_FB23 CAN_F9R2_FB23_Msk FMC_BTR1_DATAST_4 (0x10U << FMC_BTR1_DATAST_Pos) __UHQ_FBIT__ 16 EXTERNAL_CLOCK_VALUE ((uint32_t)12288000U) RTC_TSTR_PM_Msk (0x1U << RTC_TSTR_PM_Pos) DMA_SxPAR_PA_Msk (0xFFFFFFFFU << DMA_SxPAR_PA_Pos) IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || ((BURST) == DMA_PBURST_INC4) || ((BURST) == DMA_PBURST_INC8) || ((BURST) == DMA_PBURST_INC16)) CAN_F12R2_FB5_Pos (5U) SDIO_MASK_RXFIFOEIE_Pos (19U) __HAL_RCC_GPIOB_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOBRST)) DMA_PBURST_INC16 ((uint32_t)DMA_SxCR_PBURST) RCC_FLAG_SFTRST ((uint8_t)0x7C) RCC_AHB1ENR_CRCEN_Pos (12U) ITM_TCR_TraceBusID_Pos 16U SDIO_CLKCR_WIDBUS_Pos (11U) CAN_F8R2_FB9_Pos (9U) RTC_CR_FMT_Msk (0x1U << RTC_CR_FMT_Pos) __HAL_RCC_TIM5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET) GPIO_MODER_MODE2_Msk (0x3U << GPIO_MODER_MODE2_Pos) I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk __HAL_RCC_RNG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST)) CAN_F2R1_FB2_Msk (0x1U << CAN_F2R1_FB2_Pos) RCC_CR_HSICAL_4 (0x10U << RCC_CR_HSICAL_Pos) GPIO_PUPDR_PUPD8_Pos (16U) HAL_GetREVID __pure2 __attribute__((__const__)) __predict_false(exp) __builtin_expect((exp), 0) CAN_F7R2_FB13 CAN_F7R2_FB13_Msk GPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0 CAN_F5R1_FB13 CAN_F5R1_FB13_Msk UART4 ((USART_TypeDef *) UART4_BASE) EXTI_PR_PR10 EXTI_PR_PR10_Msk CAN_F1R2_FB18 CAN_F1R2_FB18_Msk USB_OTG_DCTL_CGONAK_Msk (0x1U << USB_OTG_DCTL_CGONAK_Pos) CAN_F10R1_FB3 CAN_F10R1_FB3_Msk GPIO_AFRH_AFSEL11_2 (0x4U << GPIO_AFRH_AFSEL11_Pos) SPDIFRX_IMR_OVRIE SPDIFRX_IMR_OVRIE_Msk ADC_SMPR2_SMP1_Pos (3U) ITM_RxBuffer SCB_CCR_USERSETMPEND_Pos 1U CAN_F12R1_FB19 CAN_F12R1_FB19_Msk GPIO_ODR_OD11_Msk (0x1U << GPIO_ODR_OD11_Pos) RCC_CKGATENR_RCC_CKEN_Msk (0x1U << RCC_CKGATENR_RCC_CKEN_Pos) GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk EXTI_FTSR_TR5_Pos (5U) PWR_CSR_PVDO_Msk (0x1U << PWR_CSR_PVDO_Pos) TPI_FIFO0_ETM_ATVALID_Pos 26U RTC_BKP2R RTC_BKP2R_Msk CAN_F11R1_FB21_Msk (0x1U << CAN_F11R1_FB21_Pos) __ADDR_2nd_CYCLE ADDR_2ND_CYCLE FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) _WCHAR_T_DEFINED_  _RAND48_MULT_2 (0x0005) FMC_BCR2_WREN_Msk (0x1U << FMC_BCR2_WREN_Pos) ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk DMA_FLAG_FEIF2_6 0x00010000U USB_OTG_DIEPCTL_EPTYP_0 (0x1U << USB_OTG_DIEPCTL_EPTYP_Pos) __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE QUADSPI_PIR_INTERVAL_Pos (0U) SPI_CR1_DFF_Msk (0x1U << SPI_CR1_DFF_Pos) FLASH_SR_BSY FLASH_SR_BSY_Msk USART_CR1_IDLEIE_Msk (0x1U << USART_CR1_IDLEIE_Pos) CAN1_TX_IRQn DMA1_Stream5_BASE (DMA1_BASE + 0x088U) CAN_F13R1_FB28 CAN_F13R1_FB28_Msk CAN_FS1R_FSC10_Pos (10U) __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET RTC_ALRMBR_ST_1 (0x2U << RTC_ALRMBR_ST_Pos) RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET __HAL_RCC_TIM10_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET) RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk __HAL_RCC_USART2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST)) DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk ADC_SQR1_SQ14_2 (0x04U << ADC_SQR1_SQ14_Pos) FMC_SDCR1_WP_Msk (0x1U << FMC_SDCR1_WP_Pos) ADC_DR_DATA ADC_DR_DATA_Msk GPIO_OSPEEDR_OSPEED8_0 (0x1U << GPIO_OSPEEDR_OSPEED8_Pos) IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSI_ENABLE) || ((STATE) == TIM_OSSI_DISABLE)) ADC_SQR2_SQ7_Pos (0U) USART_CR1_M USART_CR1_M_Msk USART_SR_CTS_Msk (0x1U << USART_SR_CTS_Pos) TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) FMC_BCR4_MBKEN_Msk (0x1U << FMC_BCR4_MBKEN_Pos) CAN_F1R2_FB3_Pos (3U) _RAND48_MULT_0 (0xe66d) SDIO_ICR_TXUNDERRC_Pos (4U) SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) RCC_APB1ENR_SPI3EN_Msk (0x1U << RCC_APB1ENR_SPI3EN_Pos) EXTI_RTSR_TR5_Msk (0x1U << EXTI_RTSR_TR5_Pos) __ACCUM_IBIT__ 16 CAN_F5R2_FB31_Pos (31U) GPIO_BSRR_BR_11 GPIO_BSRR_BR11 SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk CAN_FM1R_FBM6_Msk (0x1U << CAN_FM1R_FBM6_Pos) CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk TPI_FIFO0_ETM0_Msk (0xFFUL ) CAN_F12R1_FB17 CAN_F12R1_FB17_Msk USB_OTG_GINTSTS_DISCINT_Msk (0x1U << USB_OTG_GINTSTS_DISCINT_Pos) RCC_APB1ENR_TIM13EN_Pos (7U) __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET RCC_AHB1RSTR_DMA1RST_Pos (21U) USB_OTG_GINTMSK_DISCINT_Msk (0x1U << USB_OTG_GINTMSK_DISCINT_Pos) ETH_MAC_TXFIFO_FULL 0x02000000U GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2 CAN_F10R1_FB14_Msk (0x1U << CAN_F10R1_FB14_Pos) RCC_CFGR_PPRE1_Msk (0x7U << RCC_CFGR_PPRE1_Pos) __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2 OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO CR_PLLSAION_BB RCC_CR_PLLSAION_BB __HAL_RCC_CRC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST)) __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi) __HAL_RCC_CAN2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN); UNUSED(tmpreg); } while(0U) __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET __HAL_RCC_TIM8_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET) TIM_TS_ITR3 0x00000030U GPIO_AFRH_AFRH1_2 GPIO_AFRH_AFSEL9_2 __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE EWUP_BIT_NUMBER PWR_CSR_EWUP_Pos RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER USB_OTG_GOTGCTL_SRQSCS_Msk (0x1U << USB_OTG_GOTGCTL_SRQSCS_Pos) CAN_F4R2_FB2_Pos (2U) CAN_F7R2_FB18_Pos (18U) HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC CAN_F5R2_FB25_Pos (25U) USB_OTG_GLPMCFG_L1DSEN_Pos (12U) USB_OTG_DIEPCTL_EPDIS_Msk (0x1U << USB_OTG_DIEPCTL_EPDIS_Pos) __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE USB_OTG_DOEPINT_OTEPDIS_Msk (0x1U << USB_OTG_DOEPINT_OTEPDIS_Pos) LSEON_BitNumber RCC_LSEON_BIT_NUMBER PWR_CR_FISSR_Msk (0x1U << PWR_CR_FISSR_Pos) TIM_EGR_CC2G TIM_EGR_CC2G_Msk CAN_F11R1_FB19_Pos (19U) ADC_CDR_DATA1_Pos (0U) RTC_BKP0R RTC_BKP0R_Msk CoreDebug_DEMCR_MON_REQ_Pos 19U __HAL_RCC_SPI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN)) __SERR 0x0040 RTC_TAFCR_ALARMOUTTYPE_Pos (18U) RTC_DR_MT_Msk (0x1U << RTC_DR_MT_Pos) __HAL_RCC_TIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) != RESET) SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk ADC_SR_OVR_Msk (0x1U << ADC_SR_OVR_Pos) CAN_F4R1_FB29 CAN_F4R1_FB29_Msk TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk FMPI2C_OAR1_OA1EN_Pos (15U) CAN_F12R1_FB6 CAN_F12R1_FB6_Msk USB_OTG_HCCHAR_EPNUM_1 (0x2U << USB_OTG_HCCHAR_EPNUM_Pos) USART_CR3_NACK USART_CR3_NACK_Msk __HAL_RCC_SPI3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN)) CAN_F13R1_FB28_Msk (0x1U << CAN_F13R1_FB28_Pos) CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk ALL_CHANNELS ADC_ALL_CHANNELS CAN_F13R2_FB5 CAN_F13R2_FB5_Msk TIM_CCMR2_CC3S_Msk (0x3U << TIM_CCMR2_CC3S_Pos) PWR_CSR_VOSRDY_Pos (14U) __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC) LITTLE_ENDIAN _LITTLE_ENDIAN RCC_APB1LPENR_I2C2LPEN_Msk (0x1U << RCC_APB1LPENR_I2C2LPEN_Pos) FMC_BCR3_EXTMOD FMC_BCR3_EXTMOD_Msk CAN_F6R2_FB26 CAN_F6R2_FB26_Msk TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) SPI_CR1_DFF_Pos (11U) RTC_ALRMBR_HU_0 (0x1U << RTC_ALRMBR_HU_Pos) CAN_F6R1_FB10 CAN_F6R1_FB10_Msk CAN_RDH1R_DATA7_Pos (24U) SDIO_ICR_CMDSENTC_Pos (7U) _add TIM_CLOCKSOURCE_TI2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2) GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk FMC_BTR1_CLKDIV_0 (0x1U << FMC_BTR1_CLKDIV_Pos) char +0 TIM_CCMR1_IC1PSC_0 (0x1U << TIM_CCMR1_IC1PSC_Pos) USB_OTG_HCCHAR_LSDEV_Pos (17U) CAN_F2R1_FB29_Msk (0x1U << CAN_F2R1_FB29_Pos) CAN_F2R2_FB22 CAN_F2R2_FB22_Msk DCMI_CR_CROP DCMI_CR_CROP_Msk UINT_FAST32_MAX (__UINT_FAST32_MAX__) SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX)) __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE)) DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk FMC_BCR2_MWID_Pos (4U) CAN_F10R2_FB19_Msk (0x1U << CAN_F10R2_FB19_Pos) GPIO_LCKR_LCK9_Pos (9U) CAN_FFA1R_FFA1_Msk (0x1U << CAN_FFA1R_FFA1_Pos) __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE CAN_FFA1R_FFA22_Msk (0x1U << CAN_FFA1R_FFA22_Pos) SYSCFG_EXTICR4_EXTI15_PE 0x4000U FMC_BWTR1_DATAST_3 (0x08U << FMC_BWTR1_DATAST_Pos) __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE ETH_MAC_TXFIFO_READ 0x00100000U __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE GPIO_MODER_MODE4_Msk (0x3U << GPIO_MODER_MODE4_Pos) RCC_BDCR_LSEBYP_Msk (0x1U << RCC_BDCR_LSEBYP_Pos) USB_OTG_HCINTMSK_XFRCM_Pos (0U) DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE) RCC_APB1LPENR_DACLPEN_Msk (0x1U << RCC_APB1LPENR_DACLPEN_Pos) HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT __LACCUM_FBIT__ 31 DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk USB_OTG_GOTGCTL_EHEN_Pos (12U) RCC_APB1ENR_SPDIFRXEN_Msk (0x1U << RCC_APB1ENR_SPDIFRXEN_Pos) USB_OTG_GINTMSK_RSTDEM USB_OTG_GINTMSK_RSTDEM_Msk RTC_CR_COSEL_Msk (0x1U << RTC_CR_COSEL_Pos) __daddr_t_defined  TIM_DMABase_OR3 TIM_DMABASE_OR3 CAN_F6R1_FB15 CAN_F6R1_FB15_Msk RTC_ALRMBR_DU_0 (0x1U << RTC_ALRMBR_DU_Pos) __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE TIM_DCR_DBL TIM_DCR_DBL_Msk CAN_F7R1_FB27_Msk (0x1U << CAN_F7R1_FB27_Pos) FMC_BWTR1_BUSTURN_0 (0x1U << FMC_BWTR1_BUSTURN_Pos) EXTI_SWIER_SWIER10_Msk (0x1U << EXTI_SWIER_SWIER10_Pos) LSI_VALUE ((uint32_t)32000U) SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) ADC_SMPR2_SMP9_1 (0x2U << ADC_SMPR2_SMP9_Pos) __HAL_RCC_UART4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN)) EXTI_EMR_MR10 EXTI_EMR_MR10_Msk UART_DIVMANT_SAMPLING8(_PCLK_,_BAUD_) (UART_DIV_SAMPLING8((_PCLK_), (_BAUD_))/100U) CAN_TDL0R_DATA0_Msk (0xFFU << CAN_TDL0R_DATA0_Pos) __FPU_USED 1U SAI_xCR1_SYNCEN_0 (0x1U << SAI_xCR1_SYNCEN_Pos) ADC_CR2_EXTSEL_0 (0x1U << ADC_CR2_EXTSEL_Pos) SYSCFG_EXTICR3_EXTI11_PG 0x6000U CAN_TDH1R_DATA4_Pos (0U) SAI_xCR2_MUTECNT_Pos (7U) CAN_RI0R_STID_Msk (0x7FFU << CAN_RI0R_STID_Pos) OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2 __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1 CoreDebug_DCRSR_REGSEL_Pos 0U RCC_BDCR_BYTE0_ADDRESS (PERIPH_BASE + RCC_BDCR_OFFSET) DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk FLASH_OPTCR1_nWRP_Pos (16U) MPU_ACCESS_NOT_CACHEABLE ((uint8_t)0x00) RTC_TSDR_DU_Pos (0U) SYSCFG_EXTICR2_EXTI4_PJ 0x0009U CAN_F11R2_FB8 CAN_F11R2_FB8_Msk USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk CAN_F12R2_FB30_Pos (30U) RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk CAN_F3R1_FB21 CAN_F3R1_FB21_Msk FMC_BCR3_WAITCFG_Pos (11U) __GNU_VISIBLE 0 USB_OTG_GAHBCFG_DMAEN_Pos (5U) CAN_F10R2_FB22_Pos (22U) FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) GPIO_AFRH_AFSEL13_3 (0x8U << GPIO_AFRH_AFSEL13_Pos) USB_OTG_HCCHAR_DAD_2 (0x04U << USB_OTG_HCCHAR_DAD_Pos) APB2FZ ADC_CR1_SCAN ADC_CR1_SCAN_Msk DMA_FLAG_HTIF3_7 0x04000000U TIM_CR2_CCPC_Pos (0U) __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET QUADSPI_CCR_DHHC_Pos (30U) ADC_SQR3_SQ2_0 (0x01U << ADC_SQR3_SQ2_Pos) RCC_APB2LPENR_TIM9LPEN_Pos (16U) GPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0 DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos) FMC_SDCR1_MWID_1 (0x2U << FMC_SDCR1_MWID_Pos) __HAL_RCC_I2C2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C2RST)) USART_GTPR_PSC USART_GTPR_PSC_Msk RCC_AHB1RSTR_GPIODRST_Pos (3U) __SMBF 0x0080 ADC_SMPR1_SMP10_2 (0x4U << ADC_SMPR1_SMP10_Pos) CAN_F7R1_FB8_Msk (0x1U << CAN_F7R1_FB8_Pos) SYSCFG_EXTICR4_EXTI13_PD 0x0030U ADC_CSR_STRT1_Pos (4U) CAN_F1R1_FB29_Pos (29U) USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFU << USB_OTG_HAINTMSK_HAINTM_Pos) GPIO_ODR_OD10_Msk (0x1U << GPIO_ODR_OD10_Pos) RCC_APB1RSTR_TIM14RST_Msk (0x1U << RCC_APB1RSTR_TIM14RST_Pos) _VA_LIST_DEFINED  _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1 RCC_CR_HSICAL_Pos (8U) GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0 FMC_BCR3_MTYP_1 (0x2U << FMC_BCR3_MTYP_Pos) __size_t  SYSCFG_EXTICR3_EXTI10_PF 0x0500U __GNUCLIKE_CTOR_SECTION_HANDLING 1 CAN_F4R2_FB11_Msk (0x1U << CAN_F4R2_FB11_Pos) __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE RTC_DR_DT_Msk (0x3U << RTC_DR_DT_Pos) USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U) TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk CAN_F12R1_FB11 CAN_F12R1_FB11_Msk SCB_CPUID_REVISION_Pos 0U RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET RCC_CR_HSIRDY_Pos (1U) USB_OTG_PCGCR_GATEHCLK_Pos (1U) CAN_MSR_SLAK_Pos (1U) CAN_FM1R_FBM6_Pos (6U) CAN_F0R2_FB21_Pos (21U) __HAL_RCC_TIM1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN)) FMC_BCR3_CBURSTRW_Msk (0x1U << FMC_BCR3_CBURSTRW_Pos) __STM32F4xx_CMSIS_VERSION ((__STM32F4xx_CMSIS_VERSION_MAIN << 24) |(__STM32F4xx_CMSIS_VERSION_SUB1 << 16) |(__STM32F4xx_CMSIS_VERSION_SUB2 << 8 ) |(__STM32F4xx_CMSIS_VERSION)) SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE UINT64_C(x) __UINT64_C(x) CR_PSIZE_MASK 0xFFFFFCFFU RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk CAN_F1R1_FB4_Pos (4U) __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN)) HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode SysTick_VAL_CURRENT_Pos 0U FMC_BCR2_CBURSTRW_Pos (19U) _PTR void * CAN_F7R2_FB20 CAN_F7R2_FB20_Msk CAN_F8R1_FB1_Msk (0x1U << CAN_F8R1_FB1_Pos) TIM_OR_TI1_RMP_Msk (0x3U << TIM_OR_TI1_RMP_Pos) __HAL_RCC_GPIOA_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOARST)) FMC_BTR3_DATAST_0 (0x01U << FMC_BTR3_DATAST_Pos) TIM_CCMR1_CC2S_1 (0x2U << TIM_CCMR1_CC2S_Pos) EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk GPIO_MODER_MODER8_Pos (16U) ADC_CSR_STRT2_Pos (12U) CAN_F12R1_FB10 CAN_F12R1_FB10_Msk USB_OTG_PKTSTS_0 (0x1U << USB_OTG_PKTSTS_Pos) FMC_BWTR1_ACCMOD_Msk (0x3U << FMC_BWTR1_ACCMOD_Pos) CAN_RI1R_IDE_Msk (0x1U << CAN_RI1R_IDE_Pos) CAN_TDT1R_TGT_Pos (8U) EXTI_RTSR_TR1_Msk (0x1U << EXTI_RTSR_TR1_Pos) FLASH_CR_EOPIE_Msk (0x1U << FLASH_CR_EOPIE_Pos) CAN_F0R2_FB15_Pos (15U) CAN_F6R1_FB5_Msk (0x1U << CAN_F6R1_FB5_Pos) USART_SR_CTS USART_SR_CTS_Msk _BLKCNT_T_DECLARED  I2C_CCR_FS_Msk (0x1U << I2C_CCR_FS_Pos) GPIO_AFRH_AFRH1_1 GPIO_AFRH_AFSEL9_1 _IONBF 2 OB_WDG_HW OB_IWDG_HW __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection CAN_F8R1_FB17_Msk (0x1U << CAN_F8R1_FB17_Pos) CAN_F4R1_FB3_Pos (3U) USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) RTC_ALRMBR_DU_Pos (24U) FMC_BWTR1_ADDHLD_0 (0x1U << FMC_BWTR1_ADDHLD_Pos) GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk DMA_HISR_FEIF4_Pos (0U) SYSCFG_EXTICR1_EXTI3_PE 0x4000U RTC_CALR_CALM_2 (0x004U << RTC_CALR_CALM_Pos) USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk CAN_F4R2_FB25_Msk (0x1U << CAN_F4R2_FB25_Pos) __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST)) RCC_PLLI2SCFGR_PLLI2SM_0 (0x01U << RCC_PLLI2SCFGR_PLLI2SM_Pos) CAN_IER_TMEIE CAN_IER_TMEIE_Msk GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk __have_longlong64 1 FMC_SR_IFEN FMC_SR_IFEN_Msk USB_OTG_GINTSTS_CIDSCHG_Pos (28U) CAN_TI1R_TXRQ_Msk (0x1U << CAN_TI1R_TXRQ_Pos) USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U) IS_FLASH_TYPEERASE(VALUE) (((VALUE) == FLASH_TYPEERASE_SECTORS) || ((VALUE) == FLASH_TYPEERASE_MASSERASE)) CAN_F12R1_FB8_Msk (0x1U << CAN_F12R1_FB8_Pos) ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING ADC_SQR2_SQ8_2 (0x04U << ADC_SQR2_SQ8_Pos) SPI2 ((SPI_TypeDef *) SPI2_BASE) TIM_DMA_ID_UPDATE ((uint16_t)0x0000) CAN_F3R2_FB11 CAN_F3R2_FB11_Msk GPIO_MODER_MODE6_Msk (0x3U << GPIO_MODER_MODE6_Pos) USB_OTG_HCINTMSK_BBERRM_Pos (8U) RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk FMC_BTR1_ACCMOD_Msk (0x3U << FMC_BTR1_ACCMOD_Pos) CAN_FS1R_FSC23_Msk (0x1U << CAN_FS1R_FSC23_Pos) QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk RTC_TR_SU_3 (0x8U << RTC_TR_SU_Pos) TIM_SMCR_ETPS_Msk (0x3U << TIM_SMCR_ETPS_Pos) DMA_LISR_TEIF0_Pos (3U) __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED CAN_F9R2_FB7 CAN_F9R2_FB7_Msk HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt GPIO_BSRR_BR6_Msk (0x1U << GPIO_BSRR_BR6_Pos) CAN_F2R2_FB25_Pos (25U) GPIO_MODER_MODE1_1 (0x2U << GPIO_MODER_MODE1_Pos) SYSCFG_EXTICR4_EXTI13_PA 0x0000U SPDIFRX_CR_SPDIFEN SPDIFRX_CR_SPDIFEN_Msk HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10 GPIO_IDR_IDR_1 GPIO_IDR_ID1 SDIO_MASK_RXFIFOEIE_Msk (0x1U << SDIO_MASK_RXFIFOEIE_Pos) CAN_F0R1_FB5 CAN_F0R1_FB5_Msk CAN_FA1R_FACT14_Pos (14U) CAN_F5R1_FB2_Msk (0x1U << CAN_F5R1_FB2_Pos) DMA_HIFCR_CHTIF6_Pos (20U) DMA_LISR_HTIF0_Pos (4U) CAN_F10R2_FB20_Msk (0x1U << CAN_F10R2_FB20_Pos) __HAL_RCC_SPI4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); UNUSED(tmpreg); } while(0U) CAN_TDL0R_DATA2_Msk (0xFFU << CAN_TDL0R_DATA2_Pos) DMA_FLAG_TEIF0_4 0x00000008U CAN_F13R2_FB12_Msk (0x1U << CAN_F13R2_FB12_Pos) CAN_F7R1_FB14 CAN_F7R1_FB14_Msk FMC_BWTR2_ACCMOD_1 (0x2U << FMC_BWTR2_ACCMOD_Pos) SAI_xCR1_MCKDIV_1 (0x2U << SAI_xCR1_MCKDIV_Pos) PWR_CSR_SBF_Pos (1U) CAN_F1R1_FB19 CAN_F1R1_FB19_Msk GPIO_AF12_SDIO ((uint8_t)0x0C) __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS __STM32F4xx_HAL_GPIO_H  RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk TIM_BDTR_DTG_6 (0x40U << TIM_BDTR_DTG_Pos) ADC_SMPR2_SMP7_2 (0x4U << ADC_SMPR2_SMP7_Pos) RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT HAL_UART_MODULE_ENABLED  CAN_F10R2_FB6_Pos (6U) RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk TIM_OCMODE_INACTIVE (TIM_CCMR1_OC1M_1) CAN_F2R2_FB19_Pos (19U) SDIO_MASK_RXDAVLIE_Pos (21U) SAI_xCR2_FFLUSH_Msk (0x1U << SAI_xCR2_FFLUSH_Pos) TIM6 ((TIM_TypeDef *) TIM6_BASE) CAN_F7R1_FB13_Pos (13U) CAN_FA1R_FACT15_Msk (0x1U << CAN_FA1R_FACT15_Pos) CAN_F5R1_FB20_Pos (20U) TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk DMA_FLAG_TEIF1_5 0x00000200U GPIO_BRR_BR10_Msk (0x1U << GPIO_BRR_BR10_Pos) FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION FMC_SDCR1_CAS_Pos (7U) DMA_SxFCR_FS DMA_SxFCR_FS_Msk FLASH_OPTCR_DB1M_Msk (0x1U << FLASH_OPTCR_DB1M_Pos) USB_OTG_GOTGINT_HNGDET_Pos (17U) FLASH_OPTCR_RDP_5 (0x20U << FLASH_OPTCR_RDP_Pos) ADC_CCR_VBATE_Msk (0x1U << ADC_CCR_VBATE_Pos) CAN_F13R2_FB19 CAN_F13R2_FB19_Msk USB_OTG_GINTMSK_LPMINTM_Pos (27U) GPIO_AFRL_AFRL3_0 GPIO_AFRL_AFSEL3_0 GPIO_PUPDR_PUPD13_Msk (0x3U << GPIO_PUPDR_PUPD13_Pos) USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE KR_KEY_RELOAD IWDG_KEY_RELOAD RTC_ALRMBR_SU_2 (0x4U << RTC_ALRMBR_SU_Pos) CAN_F10R1_FB6_Msk (0x1U << CAN_F10R1_FB6_Pos) CAN_F6R2_FB19_Msk (0x1U << CAN_F6R2_FB19_Pos) FMC_PCR_PBKEN_Pos (2U) FMC_BWTR4_DATAST_3 (0x08U << FMC_BWTR4_DATAST_Pos) __HAL_RCC_I2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET) FLASH_OPTCR1_nWRP_1 (0x002U << FLASH_OPTCR1_nWRP_Pos) USB_OTG_HPTXSTS_PTXQTOP_7 (0x80U << USB_OTG_HPTXSTS_PTXQTOP_Pos) __lock_acquire_recursive(lock) __retarget_lock_acquire_recursive(lock) CAN_F9R2_FB9_Pos (9U) __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING GPIO_IDR_ID14_Msk (0x1U << GPIO_IDR_ID14_Pos) CEC_CR_CECEN CEC_CR_CECEN_Msk IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON)) QUADSPI_SR_FLEVEL_5 (0x20U << QUADSPI_SR_FLEVEL_Pos) EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk CAN_F4R2_FB29_Pos (29U) __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE __SIZEOF_WCHAR_T__ 4 IS_TIM_DEADTIME(DEADTIME) ((DEADTIME) <= 0xFFU) __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN)) USB_OTG_GOTGCTL_BSESVLD_Pos (19U) __SLBF 0x0001 CAN_F7R1_FB30_Pos (30U) __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE USART_SR_ORE_Msk (0x1U << USART_SR_ORE_Pos) FMC_BWTR3_DATAST_7 (0x80U << FMC_BWTR3_DATAST_Pos) SYSCFG_EXTICR3_EXTI9_PE 0x0040U QUADSPI_FCR_CTOF_Msk (0x1U << QUADSPI_FCR_CTOF_Pos) FMC_SDCR1_MWID_Msk (0x3U << FMC_SDCR1_MWID_Pos) TIM_SR_BIF_Pos (7U) USB_OTG_CID_PRODUCT_ID_Pos (0U) IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) SAI_xCR1_PRTCFG_0 (0x1U << SAI_xCR1_PRTCFG_Pos) SDIO_MASK_DTIMEOUTIE_Pos (3U) CAN_F6R1_FB7 CAN_F6R1_FB7_Msk RCC_CR_HSICAL_Msk (0xFFU << RCC_CR_HSICAL_Pos) FLASH_FLAG_PGSERR FLASH_SR_PGSERR _BSD_SIZE_T_  SYSCFG_EXTICR3_EXTI8_PE 0x0004U GPIO_PIN_11 ((uint16_t)0x0800) TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS CAN_F7R2_FB2 CAN_F7R2_FB2_Msk DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6)) EXTI_IMR_MR17_Msk (0x1U << EXTI_IMR_MR17_Pos) USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk CAN_F2R2_FB24 CAN_F2R2_FB24_Msk __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE ADC_SQR3_SQ1_Msk (0x1FU << ADC_SQR3_SQ1_Pos) TIM_DMABase_EGR TIM_DMABASE_EGR __HAL_DBGMCU_UNFREEZE_TIM5() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM5_STOP)) TPI_FIFO1_ITM0_Pos 0U __HAL_RCC_UART4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); UNUSED(tmpreg); } while(0U) ___int8_t_defined 1 CAN_F2R2_FB2_Msk (0x1U << CAN_F2R2_FB2_Pos) CAN_F9R1_FB17_Pos (17U) ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING DAC_SR_DMAUDR2_Msk (0x1U << DAC_SR_DMAUDR2_Pos) __HAL_RCC_GPIOF_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); UNUSED(tmpreg); } while(0U) __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED ADC_SQR3_SQ2_Msk (0x1FU << ADC_SQR3_SQ2_Pos) __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) TIM_CCMR1_OC2PE_Msk (0x1U << TIM_CCMR1_OC2PE_Pos) __HAL_RCC_FMC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); UNUSED(tmpreg); } while(0U) CAN_FA1R_FACT24 CAN_FA1R_FACT24_Msk RCC_APB1ENR_WWDGEN_Msk (0x1U << RCC_APB1ENR_WWDGEN_Pos) ADC_RESOLUTION12b ADC_RESOLUTION_12B SAI_xCR1_DS_1 (0x2U << SAI_xCR1_DS_Pos) TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk RTC_CALR_CALM_8 (0x100U << RTC_CALR_CALM_Pos) EXTI_RTSR_TR1_Pos (1U) CAN_F2R2_FB23_Msk (0x1U << CAN_F2R2_FB23_Pos) SDIO_STA_CCRCFAIL_Msk (0x1U << SDIO_STA_CCRCFAIL_Pos) CAN_F5R1_FB9 CAN_F5R1_FB9_Msk EXTI_SWIER_SWIER7_Msk (0x1U << EXTI_SWIER_SWIER7_Pos) CAN_F2R2_FB3_Pos (3U) DMA_SxNDT_1 (0x0002U << DMA_SxNDT_Pos) FMPI2C_ICR_PECCF_Pos (11U) INT64_MIN (-__INT64_MAX__ - 1) CAN_F4R2_FB9 CAN_F4R2_FB9_Msk __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE CAN_F12R1_FB10_Pos (10U) USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1U << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) FLASH_ERROR_PG HAL_FLASH_ERROR_PROG USART_CR1_UE USART_CR1_UE_Msk DCMI_CR_BSM_0 0x00010000U __null_sentinel __attribute__((__sentinel__)) GPIO_MODER_MODE8_Msk (0x3U << GPIO_MODER_MODE8_Pos) __HAL_RCC_GET_I2S_APB2_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2S2SRC)) FMC_BCR2_MTYP FMC_BCR2_MTYP_Msk __HAL_RCC_RTC_DISABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE) CAN_F11R1_FB7 CAN_F11R1_FB7_Msk FMPI2C_CR2_ADD10_Msk (0x1U << FMPI2C_CR2_ADD10_Pos) GPIO_AFRH_AFRH1_0 GPIO_AFRH_AFSEL9_0 CAN_F7R2_FB4_Msk (0x1U << CAN_F7R2_FB4_Pos) FMC_SDCR2_MWID_Pos (4U) I2C_FLTR_DNF_Pos (0U) FMPI2C_OAR1_OA1MODE_Msk (0x1U << FMPI2C_OAR1_OA1MODE_Pos) _REENT_SMALL_CHECK_INIT(ptr)  MPU_INSTRUCTION_ACCESS_DISABLE ((uint8_t)0x01) __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE CAN_F8R1_FB0 CAN_F8R1_FB0_Msk SCB_CCR_STKALIGN_Pos 9U CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk CAN_F7R2_FB21_Msk (0x1U << CAN_F7R2_FB21_Pos) CAN_F7R2_FB0 CAN_F7R2_FB0_Msk CEC_CFGR_SFTOPT_Pos (8U) DAC_CR_WAVE1_0 (0x1U << DAC_CR_WAVE1_Pos) RCC_APB1LPENR_TIM7LPEN_Msk (0x1U << RCC_APB1LPENR_TIM7LPEN_Pos) GPIO_AFRL_AFSEL1_Msk (0xFU << GPIO_AFRL_AFSEL1_Pos) __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__)) TPI_FIFO1_ITM1_Pos 8U IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8)) SDIO_STA_TXFIFOF_Pos (16U) RCC_PLLSOURCE_HSE RCC_PLLCFGR_PLLSRC_HSE _UINT32_T_DECLARED  RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk RCC_APB1RSTR_I2C3RST_Pos (23U) RTC_CR_ADD1H RTC_CR_ADD1H_Msk CAN_F6R1_FB29_Msk (0x1U << CAN_F6R1_FB29_Pos) FMPI2C_CR1_PECEN FMPI2C_CR1_PECEN_Msk CEC_ISR_SBPE_Msk (0x1U << CEC_ISR_SBPE_Pos) USB_OTG_HCCHAR_MC_1 (0x2U << USB_OTG_HCCHAR_MC_Pos) SAI_xCR2_FTH_Pos (0U) ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED __FLT_MAX__ 3.4028234663852886e+38F USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD) __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE EXTI_PR_PR9_Pos (9U) TIM_RESET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) : ((__HANDLE__)->Instance->CCER &= (uint16_t)~TIM_CCER_CC4P)) __HAL_RCC_GPIOH_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) == RESET) DMA_HISR_TEIF6_Msk (0x1U << DMA_HISR_TEIF6_Pos) __HAL_RCC_RNG_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET) EXTI_IMR_MR13_Pos (13U) SDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk CAN_F6R2_FB2 CAN_F6R2_FB2_Msk __returns_twice __attribute__((__returns_twice__)) FMC_BCR2_MWID_Msk (0x3U << FMC_BCR2_MWID_Pos) FLASH_CR_PSIZE_0 (0x1U << FLASH_CR_PSIZE_Pos) ADC_SQR3_SQ5_Pos (20U) I2C_CR2_FREQ_3 (0x08U << I2C_CR2_FREQ_Pos) __FLT_MANT_DIG__ 24 DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk SDIO_CMD_CPSMEN_Pos (10U) DMA_HISR_TCIF5_Msk (0x1U << DMA_HISR_TCIF5_Pos) CAN_F8R2_FB20_Pos (20U) USB_OTG_DOEPINT_XFRC_Msk (0x1U << USB_OTG_DOEPINT_XFRC_Pos) _BSD_PTRDIFF_T_  CAN_F9R2_FB7_Pos (7U) MPU_REGION_SIZE_128MB ((uint8_t)0x1A) CAN_F9R2_FB0_Pos (0U) __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED CAN_F0R1_FB10_Pos (10U) ADC_SMPR1_SMP14_2 (0x4U << ADC_SMPR1_SMP14_Pos) CAN_F10R1_FB7_Pos (7U) CAN_F0R1_FB11_Msk (0x1U << CAN_F0R1_FB11_Pos) __DEC64_MAX__ 9.999999999999999E384DD CoreDebug_DEMCR_VC_NOCPERR_Pos 5U GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk RTC_ALRMAR_MNT_1 (0x2U << RTC_ALRMAR_MNT_Pos) CAN_F10R2_FB9 CAN_F10R2_FB9_Msk GPIO_AFRL_AFRL0_2 GPIO_AFRL_AFSEL0_2 ADC_SR_EOC ADC_SR_EOC_Msk RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE IS_GPIO_AF(AF) (((AF) == GPIO_AF0_RTC_50Hz) || ((AF) == GPIO_AF9_TIM14) || ((AF) == GPIO_AF0_MCO) || ((AF) == GPIO_AF0_TAMPER) || ((AF) == GPIO_AF0_SWJ) || ((AF) == GPIO_AF0_TRACE) || ((AF) == GPIO_AF1_TIM1) || ((AF) == GPIO_AF1_TIM2) || ((AF) == GPIO_AF2_TIM3) || ((AF) == GPIO_AF2_TIM4) || ((AF) == GPIO_AF2_TIM5) || ((AF) == GPIO_AF3_TIM8) || ((AF) == GPIO_AF4_I2C1) || ((AF) == GPIO_AF4_I2C2) || ((AF) == GPIO_AF4_I2C3) || ((AF) == GPIO_AF5_SPI1) || ((AF) == GPIO_AF5_SPI2) || ((AF) == GPIO_AF9_TIM13) || ((AF) == GPIO_AF6_SPI3) || ((AF) == GPIO_AF9_TIM12) || ((AF) == GPIO_AF7_USART1) || ((AF) == GPIO_AF7_USART2) || ((AF) == GPIO_AF7_USART3) || ((AF) == GPIO_AF8_UART4) || ((AF) == GPIO_AF8_UART5) || ((AF) == GPIO_AF8_USART6) || ((AF) == GPIO_AF9_CAN1) || ((AF) == GPIO_AF9_CAN2) || ((AF) == GPIO_AF10_OTG_FS) || ((AF) == GPIO_AF10_OTG_HS) || ((AF) == GPIO_AF11_ETH) || ((AF) == GPIO_AF12_OTG_HS_FS) || ((AF) == GPIO_AF12_SDIO) || ((AF) == GPIO_AF13_DCMI) || ((AF) == GPIO_AF15_EVENTOUT) || ((AF) == GPIO_AF5_SPI4) || ((AF) == GPIO_AF12_FMC) || ((AF) == GPIO_AF6_SAI1) || ((AF) == GPIO_AF3_CEC) || ((AF) == GPIO_AF4_CEC) || ((AF) == GPIO_AF5_SPI3) || ((AF) == GPIO_AF6_SPI2) || ((AF) == GPIO_AF6_SPI4) || ((AF) == GPIO_AF7_UART5) || ((AF) == GPIO_AF7_SPI2) || ((AF) == GPIO_AF7_SPI3) || ((AF) == GPIO_AF7_SPDIFRX) || ((AF) == GPIO_AF8_SPDIFRX) || ((AF) == GPIO_AF8_SAI2) || ((AF) == GPIO_AF9_QSPI) || ((AF) == GPIO_AF10_SAI2) || ((AF) == GPIO_AF10_QSPI)) DAC_CR_MAMP1_Msk (0xFU << DAC_CR_MAMP1_Pos) __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED PWR_PVDLEVEL_1 PWR_CR_PLS_LEV1 RCC_PLLMUL_32 RCC_PLL_MUL32 CAN_F12R2_FB23_Msk (0x1U << CAN_F12R2_FB23_Pos) TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS DMA_HISR_DMEIF6_Msk (0x1U << DMA_HISR_DMEIF6_Pos) __HAL_RCC_ADC1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN)) MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_AVALOVAL_Pos) CAN_FM1R_FBM22 CAN_FM1R_FBM22_Msk FMC_SDTR1_TRC_Pos (12U) UART_FLAG_IDLE ((uint32_t)USART_SR_IDLE) CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk CAN_F10R1_FB26 CAN_F10R1_FB26_Msk SAI_xCR2_FFLUSH_Pos (3U) FMC_BCR2_ASYNCWAIT FMC_BCR2_ASYNCWAIT_Msk __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN)) DAC_CR_WAVE1_1 (0x2U << DAC_CR_WAVE1_Pos) CAN_F3R2_FB13_Msk (0x1U << CAN_F3R2_FB13_Pos) FMC_BTR4_DATLAT_3 (0x8U << FMC_BTR4_DATLAT_Pos) ADC_CR2_EOCS ADC_CR2_EOCS_Msk RCC_CIR_HSIRDYF_Pos (2U) IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || ((PCLK) == RCC_HCLK_DIV16)) QUADSPI_CR_PRESCALER_3 (0x08U << QUADSPI_CR_PRESCALER_Pos) __HAL_RCC_GPIOE_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST)) __HAL_DBGMCU_UNFREEZE_RTC() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_RTC_STOP)) EXTI_RTSR_TR15_Pos (15U) FMPI2C_OAR2_OA2MSK_Pos (8U) CAN_F13R1_FB6_Pos (6U) CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk DWT_CTRL_EXCEVTENA_Pos 18U USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk SPI_CR1_BIDIMODE_Pos (15U) DCMI_DR_BYTE3_Pos (24U) HAL_LTDC_Relaod HAL_LTDC_Reload CAN_F12R1_FB10_Msk (0x1U << CAN_F12R1_FB10_Pos) __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL ADC_SQR1_SQ16_Pos (15U) CAN_F2R1_FB20_Pos (20U) SAI_xFRCR_FSALL_5 (0x20U << SAI_xFRCR_FSALL_Pos) PHY_BCR ((uint16_t)0x0000U) CAN_F1R1_FB26 CAN_F1R1_FB26_Msk CAN_IT_RQCP0 CAN_IT_TME DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk __HAL_RCC_SPI3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); UNUSED(tmpreg); } while(0U) __ELF__ 1 __trylocks_exclusive(...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__)) RCC_APB1ENR_DACEN_Msk (0x1U << RCC_APB1ENR_DACEN_Pos) RCC_AHB1ENR_GPIOGEN_Msk (0x1U << RCC_AHB1ENR_GPIOGEN_Pos) ADC_SMPR2_SMP7_Msk (0x7U << ADC_SMPR2_SMP7_Pos) CAN_F0R2_FB1_Pos (1U) SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) __HAL_FLASH_DISABLE_IT(__INTERRUPT__) (FLASH->CR &= ~(uint32_t)(__INTERRUPT__)) DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk CAN_F8R2_FB11_Msk (0x1U << CAN_F8R2_FB11_Pos) USB_OTG_PCGCR_PHYSUSP_Msk (0x1U << USB_OTG_PCGCR_PHYSUSP_Pos) PWR_PVDLEVEL_7 PWR_CR_PLS_LEV7 FMPI2C_TIMINGR_SCLL_Pos (0U) GPIO_PIN_4 ((uint16_t)0x0010) USART_GTPR_GT USART_GTPR_GT_Msk EXTI_IMR_MR5_Pos (5U) __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE TPI_DEVID_NrTraceInput_Msk (0x1FUL ) CAN_F1R2_FB6 CAN_F1R2_FB6_Msk __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1 SPDIFRX_CR_CBDMAEN SPDIFRX_CR_CBDMAEN_Msk __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN)) CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) MPU_REGION_SIZE_256B ((uint8_t)0x07) CAN_F0R2_FB18_Msk (0x1U << CAN_F0R2_FB18_Pos) SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) FMPI2C_TIMEOUTR_TEXTEN FMPI2C_TIMEOUTR_TEXTEN_Msk _LITTLE_ENDIAN 1234 CAN_F2R1_FB14_Pos (14U) __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN)) CAN_FM1R_FBM20_Pos (20U) GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk RCC_SSCGR_SSCGEN_Pos (31U) RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE CAN_F1R2_FB29_Pos (29U) CAN_F3R1_FB2 CAN_F3R1_FB2_Msk CEC_CFGR_RXTOL_Pos (3U) CAN_F12R1_FB15 CAN_F12R1_FB15_Msk CAN_F13R1_FB4_Msk (0x1U << CAN_F13R1_FB4_Pos) __HAL_FLASH_INSTRUCTION_CACHE_ENABLE() (FLASH->ACR |= FLASH_ACR_ICEN) CEC_CFGR_RXTOL_Msk (0x1U << CEC_CFGR_RXTOL_Pos) MPU_REGION_SIZE_64KB ((uint8_t)0x0F) RCC_AHB1ENR_GPIOCEN_Msk (0x1U << RCC_AHB1ENR_GPIOCEN_Pos) CAN_F4R1_FB30_Pos (30U) SDIO_CLKCR_CLKEN_Pos (8U) RCC_APB2ENR_USART6EN_Pos (5U) __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE ADC_SMPR1_SMP18_Pos (24U) USART_SR_RXNE_Msk (0x1U << USART_SR_RXNE_Pos) __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET) USB_OTG_HPRT_PSPD_Msk (0x3U << USB_OTG_HPRT_PSPD_Pos) HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk TIM_SR_CC2OF_Pos (10U) CAN_F3R1_FB12 CAN_F3R1_FB12_Msk CAN_F7R2_FB24_Msk (0x1U << CAN_F7R2_FB24_Pos) __ARM_SIZEOF_MINIMAL_ENUM 1 SCB_HFSR_VECTTBL_Pos 1U DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL ) GPIO_LCKR_LCK1_Msk (0x1U << GPIO_LCKR_LCK1_Pos) CAN_F5R2_FB16_Msk (0x1U << CAN_F5R2_FB16_Pos) USB_OTG_HCCHAR_EPTYP_Msk (0x3U << USB_OTG_HCCHAR_EPTYP_Pos) GPIO_AFRL_AFSEL3_Msk (0xFU << GPIO_AFRL_AFSEL3_Pos) CAN_F2R1_FB4_Pos (4U) FMC_PATT_ATTWAIT2_5 (0x20U << FMC_PATT_ATTWAIT2_Pos) _SYS__TYPES_H  FLASH_SR_PGSERR_Pos (7U) PWR_CR_DBP_Pos (8U) TPI_SPPR_TXMODE_Msk (0x3UL ) CAN_TI1R_RTR_Msk (0x1U << CAN_TI1R_RTR_Pos) __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT CAN_FFA1R_FFA22_Pos (22U) TIM_BDTR_DTG_Pos (0U) CAN_FFA1R_FFA18_Msk (0x1U << CAN_FFA1R_FFA18_Pos) AES_FLAG_RDERR CRYP_FLAG_RDERR CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk I2C_CR1_ENGC_Pos (6U) CAN_F8R2_FB21 CAN_F8R2_FB21_Msk __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE CAN_F4R1_FB24_Pos (24U) CAN_FM1R_FBM21_Msk (0x1U << CAN_FM1R_FBM21_Pos) __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET __UTA_FBIT__ 64 GPIO_MODER_MODER8_1 (0x2U << GPIO_MODER_MODER8_Pos) CAN_F1R2_FB4 CAN_F1R2_FB4_Msk RTC_TR_HT_Msk (0x3U << RTC_TR_HT_Pos) CAN_F11R1_FB25_Msk (0x1U << CAN_F11R1_FB25_Pos) __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE SPI_CR2_ERRIE_Msk (0x1U << SPI_CR2_ERRIE_Pos) HAL_NVIC_SetPriorityGrouping I2C_SR2_BUSY I2C_SR2_BUSY_Msk EXTI_IMR_IM10 EXTI_IMR_MR10 CAN_FFA1R_FFA0_Msk (0x1U << CAN_FFA1R_FFA0_Pos) CAN_F2R1_FB31_Msk (0x1U << CAN_F2R1_FB31_Pos) IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW)) __PKHBT(ARG1,ARG2,ARG3) ({ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); __RES; }) RTC_SSR_SS RTC_SSR_SS_Msk CAN_BTR_SJW_1 (0x2U << CAN_BTR_SJW_Pos) USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U) CAN_F11R1_FB10 CAN_F11R1_FB10_Msk FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE SAI_xCR1_SYNCEN_Pos (10U) __HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__))) DMA_HIFCR_CTCIF4_Pos (5U) ADC_JOFR4_JOFFSET4_Msk (0xFFFU << ADC_JOFR4_JOFFSET4_Pos) TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U ADC_CCR_MULTI_1 (0x02U << ADC_CCR_MULTI_Pos) TIM_DMA_COM (TIM_DIER_COMDE) __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE CAN_TDT0R_TGT_Msk (0x1U << CAN_TDT0R_TGT_Pos) __COPYRIGHT(s) struct __hack TIM_DIER_COMIE_Pos (5U) USB_OTG_HCCHAR_MPSIZ_Pos (0U) CAN_F10R2_FB6_Msk (0x1U << CAN_F10R2_FB6_Pos) SDIO_ICR_CTIMEOUTC_Msk (0x1U << SDIO_ICR_CTIMEOUTC_Pos) __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8 USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED FMC_BCR1_WREN_Msk (0x1U << FMC_BCR1_WREN_Pos) CAN_F1R1_FB6 CAN_F1R1_FB6_Msk GPIO_IDR_IDR_12 GPIO_IDR_ID12 GPIO_IDR_ID9_Pos (9U) RCC_CFGR_HPRE_2 (0x4U << RCC_CFGR_HPRE_Pos) RCC_APB2ENR_USART6EN_Msk (0x1U << RCC_APB2ENR_USART6EN_Pos) CAN_F0R2_FB6 CAN_F0R2_FB6_Msk EXTI_IMR_IM14 EXTI_IMR_MR14 TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk CAN_F6R2_FB5_Msk (0x1U << CAN_F6R2_FB5_Pos) RCC_CKGATENR_RCC_CKEN RCC_CKGATENR_RCC_CKEN_Msk OPTIONBYTE_USER 0x00000004U GPIO_AFRH_AFSEL9_0 (0x1U << GPIO_AFRH_AFSEL9_Pos) RCC_PLLI2SCFGR_PLLI2SN_Pos (6U) DAC_DHR12R2_DACC2DHR_Msk (0xFFFU << DAC_DHR12R2_DACC2DHR_Pos) SYSCFG_EXTICR2_EXTI4_PF 0x0005U USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) SPI_CR2_SSOE_Pos (2U) RTC_PRER_PREDIV_S_Msk (0x7FFFU << RTC_PRER_PREDIV_S_Pos) RTC_DR_WDU_0 (0x1U << RTC_DR_WDU_Pos) RTC_TSDR_WDU_Msk (0x7U << RTC_TSDR_WDU_Pos) TIM_TRGO_RESET 0x00000000U TIM_IT_TRIGGER (TIM_DIER_TIE) __HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART6EN)) RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk USB_OTG_DCFG_NZLSOHSK_Pos (2U) CAN_F11R1_FB30_Msk (0x1U << CAN_F11R1_FB30_Pos) __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER CAN_TSR_ALST0 CAN_TSR_ALST0_Msk APSR_Q_Msk (1UL << APSR_Q_Pos) NVIC ((NVIC_Type *) NVIC_BASE ) USB_OTG_DOEPCTL_SODDFRM_Pos (29U) GPIO_AFRL_AFSEL1_1 (0x2U << GPIO_AFRL_AFSEL1_Pos) CAN_F8R1_FB4_Pos (4U) CEC_ISR_BRE_Pos (3U) HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6 SDMMC1_IRQHandler SDIO_IRQHandler _MODE_T_DECLARED  __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__)) GPIO_BRR_BR7_Pos (7U) CEC_ISR_RXBR_Pos (0U) CEC_IER_ARBLSTIE_Pos (7U) __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var)) TIM_DMABase_CCR4 TIM_DMABASE_CCR4 __SSAT16(ARG1,ARG2) ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) RCC_APB1RSTR_SPDIFRXRST_Pos (16U) EXTI_PR_PR9 EXTI_PR_PR9_Msk IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) FMC_BCR2_MWID FMC_BCR2_MWID_Msk __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET CAN_F11R2_FB6_Pos (6U) USB_OTG_HOST_PORT_BASE 0x440U RCC_PLLCFGR_PLLSRC_HSI 0x00000000U RCC_CLOCKTYPE_PCLK2 0x00000008U GPIO_AFRL_AFSEL1_Pos (4U) SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL __UINT_LEAST32_MAX__ 0xffffffffUL TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U GPIO_AFRH_AFSEL13_0 (0x1U << GPIO_AFRH_AFSEL13_Pos) CAN_F8R1_FB20 CAN_F8R1_FB20_Msk FMC_BWTR3_DATAST_6 (0x40U << FMC_BWTR3_DATAST_Pos) DAC_DHR8R2_DACC2DHR_Msk (0xFFU << DAC_DHR8R2_DACC2DHR_Pos) CAN_F2R1_FB25 CAN_F2R1_FB25_Msk CAN_F5R2_FB20_Pos (20U) PWR_CR_MRUDS PWR_CR_MRLVDS DWT_LSUCNT_LSUCNT_Pos 0U RTC_TSTR_SU RTC_TSTR_SU_Msk IS_ALARM_MASK IS_RTC_ALARM_MASK CAN_F5R2_FB2_Msk (0x1U << CAN_F5R2_FB2_Pos) RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk __STM32F4xx_HAL_TIM_EX_H  __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE WWDG_CR_T_Pos (0U) CAN_F0R2_FB21 CAN_F0R2_FB21_Msk RCC_PLLSAICFGR_PLLSAIM_3 (0x08U << RCC_PLLSAICFGR_PLLSAIM_Pos) DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFU << USB_OTG_GLPMCFG_BESLTHRS_Pos) CAN_FS1R_FSC4_Msk (0x1U << CAN_FS1R_FSC4_Pos) __HAL_RCC_UART5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN)) FLASH_OPTCR1_nWRP_11 (0x800U << FLASH_OPTCR1_nWRP_Pos) CAN_F1R2_FB8_Msk (0x1U << CAN_F1R2_FB8_Pos) USB_OTG_NPTXFD_Pos (16U) SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) RCC_APB2RSTR_TIM1RST_Pos (0U) TIM_OR_TI4_RMP_Msk (0x3U << TIM_OR_TI4_RMP_Pos) __HAL_RCC_SDMMC1_IS_CLK_DISABLED __HAL_RCC_SDIO_IS_CLK_DISABLED CEC_CR_TXSOM CEC_CR_TXSOM_Msk __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE RCC_CKGATENR_SPARE_CKEN_Msk (0x1U << RCC_CKGATENR_SPARE_CKEN_Pos) ADC_CR1_DISCEN_Msk (0x1U << ADC_CR1_DISCEN_Pos) CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk __HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0U) PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk __HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); UNUSED(tmpreg); } while(0U) ETH_TX_BUF_SIZE ETH_MAX_PACKET_SIZE CEC_IER_SBPEIE_Msk (0x1U << CEC_IER_SBPEIE_Pos) CAN_F6R2_FB2_Pos (2U) RCC_PLLI2SCFGR_PLLI2SM_2 (0x04U << RCC_PLLI2SCFGR_PLLI2SM_Pos) CAN_F5R2_FB14_Pos (14U) CAN_F3R1_FB21_Msk (0x1U << CAN_F3R1_FB21_Pos) CAN_FFA1R_FFA5_Msk (0x1U << CAN_FFA1R_FFA5_Pos) _HAVE_STDC  RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI _POINTER_INT long __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED __SIG_ATOMIC_MAX__ 0x7fffffff I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk I2C_SR2_TRA_Msk (0x1U << I2C_SR2_TRA_Pos) __int_fast16_t_defined 1 FMC_BCR3_EXTMOD_Pos (14U) FMC_BTR3_ADDHLD FMC_BTR3_ADDHLD_Msk FMC_BCR2_EXTMOD FMC_BCR2_EXTMOD_Msk FMC_BTR1_DATAST_1 (0x02U << FMC_BTR1_DATAST_Pos) CEC_CFGR_BREGEN_Pos (5U) FMPI2C_ICR_NACKCF FMPI2C_ICR_NACKCF_Msk DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk DAC_DOR1_DACC1DOR_Msk (0xFFFU << DAC_DOR1_DACC1DOR_Pos) SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk CAN_F4R1_FB11 CAN_F4R1_FB11_Msk SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE CAN_F11R1_FB31_Pos (31U) RTC_CR_ALRBIE_Msk (0x1U << RTC_CR_ALRBIE_Pos) USB_OTG_DOEPCTL_EPTYP_Msk (0x3U << USB_OTG_DOEPCTL_EPTYP_Pos) ITM_TCR_ITMENA_Msk (1UL ) I2C_CR2_ITEVTEN_Pos (9U) __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL USB_OTG_GOTGCTL_SRQ_Msk (0x1U << USB_OTG_GOTGCTL_SRQ_Pos) PWR_REGULATOR_VOLTAGE_SCALE3 PWR_CR_VOS_0 DAC_CR_BOFF2 DAC_CR_BOFF2_Msk CAN_F0R2_FB4_Pos (4U) __HAL_RCC_I2C3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); UNUSED(tmpreg); } while(0U) SCB_CPUID_REVISION_Msk (0xFUL ) USART_CR1_M_Pos (12U) SPDIFRX_IMR_IFEIE_Pos (6U) RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk RCC_CFGR_MCO1PRE_1 (0x2U << RCC_CFGR_MCO1PRE_Pos) __HAL_RCC_QSPI_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_QSPILPEN)) CAN_F10R1_FB8 CAN_F10R1_FB8_Msk _REENT_RAND_NEXT(ptr) ((ptr)->_new._reent._rand_next) CAN_F2R2_FB4 CAN_F2R2_FB4_Msk CAN_F0R2_FB5_Msk (0x1U << CAN_F0R2_FB5_Pos) _UINT64_T_DECLARED  ADC_JSQR_JL_0 (0x1U << ADC_JSQR_JL_Pos) GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk __LARGEFILE_VISIBLE 0 __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE RCC_APB1LPENR_TIM13LPEN_Msk (0x1U << RCC_APB1LPENR_TIM13LPEN_Pos) GPIO_AFRH_AFRH3_2 GPIO_AFRH_AFSEL11_2 CAN_F7R2_FB24_Pos (24U) RCC_CFGR_SWS_HSI 0x00000000U SPI_I2SCFGR_I2SMOD_Pos (11U) __STM32F4xx_HAL_DMA_H  __HAL_RCC_PLL_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE) HAL_ResumeTick CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk CAN_F13R1_FB18_Pos (18U) ADC_SR_JEOC_Pos (2U) SPI_CR1_CRCNEXT_Pos (12U) GPIO_OSPEEDR_OSPEED7_0 (0x1U << GPIO_OSPEEDR_OSPEED7_Pos) INT32_C(x) __INT32_C(x) CAN_F3R2_FB30 CAN_F3R2_FB30_Msk RCC_PLLI2SCFGR_PLLI2SP_Msk (0x3U << RCC_PLLI2SCFGR_PLLI2SP_Pos) TIM_CCMR1_IC1F_Pos (4U) SPI_CR2_FRF_Pos (4U) USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) QUADSPI_CR_SMIE_Msk (0x1U << QUADSPI_CR_SMIE_Pos) GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1 CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk I2C_SR1_ADD10 I2C_SR1_ADD10_Msk TIM_CCER_CC1NP_Pos (3U) QUADSPI_CR_PMM_Msk (0x1U << QUADSPI_CR_PMM_Pos) SDIO_MASK_CMDSENTIE_Pos (7U) TIM_OCPOLARITY_LOW (TIM_CCER_CC1P) ETH_MAC_RXFIFO_EMPTY 0x00000000U IS_SPDIFRX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPDIFRX) CAN_F3R2_FB28_Msk (0x1U << CAN_F3R2_FB28_Pos) CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk EXTI_EMR_EM4 EXTI_EMR_MR4 GPIO_OTYPER_OT1_Pos (1U) _SYS__TIMEVAL_H_  __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16 CoreDebug_DHCSR_C_DEBUGEN_Pos 0U USB_OTG_GAHBCFG_TXFELVL_Msk (0x1U << USB_OTG_GAHBCFG_TXFELVL_Pos) __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL __HAL_DBGMCU_FREEZE_CAN2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN2_STOP)) __HAL_RCC_AHB1_RELEASE_RESET() (RCC->AHB1RSTR = 0x00U) RCC_RTCCLKSOURCE_HSE_DIV2 0x00020300U RTC_TSTR_ST_Pos (4U) __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET SAI_xCR1_DS_Pos (5U) __HAL_RCC_HSE_CONFIG(__STATE__) do { if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } } while(0U) USB_OTG_DCFG_NZLSOHSK_Msk (0x1U << USB_OTG_DCFG_NZLSOHSK_Pos) xPSR_Z_Msk (1UL << xPSR_Z_Pos) PWR_CSR_WUF_Pos (0U) FMC_SDTR1_TXSR_0 (0x1U << FMC_SDTR1_TXSR_Pos) __HAL_RCC_CAN1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST)) EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk FMC_BCR2_EXTMOD_Msk (0x1U << FMC_BCR2_EXTMOD_Pos) ADC_SQR1_L_2 (0x4U << ADC_SQR1_L_Pos) RCC_AHB1LPENR_DMA1LPEN_Msk (0x1U << RCC_AHB1LPENR_DMA1LPEN_Pos) xPSR_Q_Msk (1UL << xPSR_Q_Pos) CAN_F1R1_FB24_Pos (24U) USB_OTG_FRMNUM_3 (0x8U << USB_OTG_FRMNUM_Pos) DMA_LISR_HTIF2_Pos (20U) __HAL_RCC_TIM6_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST)) __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12 RTC_WPR_KEY_Msk (0xFFU << RTC_WPR_KEY_Pos) APSR_V_Pos 28U FMC_BTR1_DATAST_0 (0x01U << FMC_BTR1_DATAST_Pos) GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0 CAN_F10R2_FB11_Pos (11U) SPDIFRX_CR_CUMSK_Msk (0x1U << SPDIFRX_CR_CUMSK_Pos) RCC_CFGR_PPRE1_Pos (10U) RTC_CR_REFCKON RTC_CR_REFCKON_Msk _SYS_SIZE_T_H  TIM_SMCR_SMS_0 (0x1U << TIM_SMCR_SMS_Pos) DMA1_Stream1_BASE (DMA1_BASE + 0x028U) CAN_F7R2_FB1_Pos (1U) FMC_BTR4_DATAST_Msk (0xFFU << FMC_BTR4_DATAST_Pos) UART_PARITY_ODD ((uint32_t)(USART_CR1_PCE | USART_CR1_PS)) ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFU << USB_OTG_DTHRCTL_TXTHRLEN_Pos) RCC_PLLI2SCFGR_PLLI2SP_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SP_Pos) USB_OTG_GRXSTSP_DPID_Pos (15U) CAN_F4R1_FB11_Msk (0x1U << CAN_F4R1_FB11_Pos) ADC_SQR1_SQ16_1 (0x02U << ADC_SQR1_SQ16_Pos) MPU_REGION_SIZE_1GB ((uint8_t)0x1D) TIM11 ((TIM_TypeDef *) TIM11_BASE) EXTI_FTSR_TR2_Msk (0x1U << EXTI_FTSR_TR2_Pos) RCC_CR_HSICAL_2 (0x04U << RCC_CR_HSICAL_Pos) GPIO_AFRL_AFSEL4_3 (0x8U << GPIO_AFRL_AFSEL4_Pos) GPIO_AF7_SPI2 ((uint8_t)0x07) CAN_F9R2_FB28_Pos (28U) I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk __HAL_RCC_SPI2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST)) FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080U) RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk GPIO_BSRR_BS_7 GPIO_BSRR_BS7 SDIO_DLEN_DATALENGTH_Pos (0U) RTC_TSDR_DU_2 (0x4U << RTC_TSDR_DU_Pos) CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) FMPI2C_CR2_HEAD10R FMPI2C_CR2_HEAD10R_Msk HAL_FLASH_ERROR_NONE 0x00000000U USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk CAN_BTR_SJW CAN_BTR_SJW_Msk __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET CAN_TSR_CODE_Msk (0x3U << CAN_TSR_CODE_Pos) CAN_F0R2_FB29_Msk (0x1U << CAN_F0R2_FB29_Pos) FMC_PATT_ATTWAIT2_3 (0x08U << FMC_PATT_ATTWAIT2_Pos) FMPI2C_ISR_TC_Msk (0x1U << FMPI2C_ISR_TC_Pos) CAN_F11R1_FB21_Pos (21U) FMC_BWTR1_DATAST_1 (0x02U << FMC_BWTR1_DATAST_Pos) IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER CAN_TDH0R_DATA6_Msk (0xFFU << CAN_TDH0R_DATA6_Pos) USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk __FRACT_MIN__ (-0.5R-0.5R) RTC_ALRMAR_MSK3_Msk (0x1U << RTC_ALRMAR_MSK3_Pos) SPDIFRX_CR_VMSK_Msk (0x1U << SPDIFRX_CR_VMSK_Pos) CAN_MSR_TXM_Msk (0x1U << CAN_MSR_TXM_Pos) CAN_F11R1_FB7_Pos (7U) CRC_DR_DR CRC_DR_DR_Msk RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk __HAL_RCC_SPI2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST)) SYSCFG_EXTICR3_EXTI10_PE 0x0400U DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67 CAN_F7R2_FB9 CAN_F7R2_FB9_Msk CAN_F4R2_FB2_Msk (0x1U << CAN_F4R2_FB2_Pos) __HAL_RCC_ADC3_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET) RCC_PLLSAIDIVR_8 0x00020000U RCC_PLLI2SCFGR_PLLI2SP RCC_PLLI2SCFGR_PLLI2SP_Msk FMC_PMEM_MEMWAIT2_3 (0x08U << FMC_PMEM_MEMWAIT2_Pos) DCMI_ESCR_FSC_Msk (0xFFU << DCMI_ESCR_FSC_Pos) CAN_F1R1_FB16_Msk (0x1U << CAN_F1R1_FB16_Pos) RCC_SPDIFRXCLKSOURCE_PLLR 0x00000000U USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk USB_OTG_NPTXFD_Msk (0xFFFFU << USB_OTG_NPTXFD_Pos) CAN_F2R2_FB17 CAN_F2R2_FB17_Msk RTC_DR_MT RTC_DR_MT_Msk SPDIFRX_SR_SYNCD SPDIFRX_SR_SYNCD_Msk GPIO_ODR_OD12 GPIO_ODR_OD12_Msk CAN_FS1R_FSC27_Msk (0x1U << CAN_FS1R_FSC27_Pos) GPIO_AFRL_AFSEL7_Msk (0xFU << GPIO_AFRL_AFSEL7_Pos) __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FMCLPEN)) SYSCFG_EXTICR1_EXTI3_PH 0x7000U TIM11_BASE (APB2PERIPH_BASE + 0x4800U) RCC_HCLK_DIV16 RCC_CFGR_PPRE1_DIV16 CAN_F3R1_FB28_Pos (28U) HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32 GPIO_MODER_MODE5_1 (0x2U << GPIO_MODER_MODE5_Pos) CTRL CAN_TI0R_STID CAN_TI0R_STID_Msk TIM_DMAR_DMAB_Pos (0U) CAN_F11R1_FB6_Msk (0x1U << CAN_F11R1_FB6_Pos) FLASH_FLAG_PGPERR FLASH_SR_PGPERR IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET SPDIFRX_DR1_DRNL1_Pos (16U) CAN_F10R2_FB24_Msk (0x1U << CAN_F10R2_FB24_Pos) CAN_F4R2_FB18_Msk (0x1U << CAN_F4R2_FB18_Pos) CEC_IER_RXBRIE_Pos (0U) CAN_F13R2_FB16_Msk (0x1U << CAN_F13R2_FB16_Pos) ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk CAN_F6R1_FB14_Msk (0x1U << CAN_F6R1_FB14_Pos) ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE CAN_F9R1_FB10_Pos (10U) WWDG_CFR_W_Pos (0U) RTC_ALRMAR_MNU_3 (0x8U << RTC_ALRMAR_MNU_Pos) __has_builtin(x) 0 SDIO_STA_RXOVERR_Msk (0x1U << SDIO_STA_RXOVERR_Pos) GPIO_OSPEEDR_OSPEED9_0 (0x1U << GPIO_OSPEEDR_OSPEED9_Pos) SPDIFRX_IFCR_SBDCF_Pos (4U) EXTI_EMR_MR15 EXTI_EMR_MR15_Msk USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8)) FMC_PMEM_MEMHOLD2_7 (0x80U << FMC_PMEM_MEMHOLD2_Pos) USB_OTG_GINTSTS_SRQINT_Msk (0x1U << USB_OTG_GINTSTS_SRQINT_Pos) USB_OTG_HCCHAR_DAD_Msk (0x7FU << USB_OTG_HCCHAR_DAD_Pos) INJECTED_GROUP ADC_INJECTED_GROUP RCC_APB1LPENR_TIM7LPEN_Pos (5U) MPU_RBAR_REGION_Pos 0U __INTMAX_C(c) c ## LL __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE GPIO_MODER_MODER6_0 (0x1U << GPIO_MODER_MODER6_Pos) RTC_CR_DCE_Msk (0x1U << RTC_CR_DCE_Pos) CAN_F10R1_FB11_Msk (0x1U << CAN_F10R1_FB11_Pos) FLASH_OPTCR1_nWRP_2 (0x004U << FLASH_OPTCR1_nWRP_Pos) NOR_ERROR HAL_NOR_STATUS_ERROR CAN_F9R2_FB16_Msk (0x1U << CAN_F9R2_FB16_Pos) _TIME_T_ long RCC_APB1LPENR_UART5LPEN_Msk (0x1U << RCC_APB1LPENR_UART5LPEN_Pos) __HAL_RCC_DCMI_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN)) CAN_F2R2_FB14_Pos (14U) IS_OB_WRP_SECTOR(SECTOR) ((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U)) CAN_F11R2_FB2_Msk (0x1U << CAN_F11R2_FB2_Pos) SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) RCC_AHB1LPENR_FLITFLPEN_Pos (15U) RTC_WPR_KEY_Pos (0U) GPIO_BRR_BR12_Pos (12U) CAN_FFA1R_FFA8_Pos (8U) DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB FMC_BCR3_BURSTEN_Pos (8U) FLASH_OPT_KEY2 0x4C5D6E7FU __UINTPTR_TYPE__ unsigned int NOR_StatusTypedef HAL_NOR_StatusTypeDef __IMPORT  SAI_xCR1_PRTCFG_1 (0x2U << SAI_xCR1_PRTCFG_Pos) FMC_SDTR1_TRP_Msk (0xFU << FMC_SDTR1_TRP_Pos) FMPI2C_CR1_STOPIE_Msk (0x1U << FMPI2C_CR1_STOPIE_Pos) TIM_CCMR2_IC3F_0 (0x1U << TIM_CCMR2_IC3F_Pos) USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFU << USB_OTG_DIEPTXF_INEPTXFD_Pos) FMPI2C_ISR_PECERR FMPI2C_ISR_PECERR_Msk CAN_FM1R_FBM26 CAN_FM1R_FBM26_Msk RCC_APB1LPENR_TIM14LPEN_Pos (8U) __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SYSCFGRST)) DMA_PRIORITY_HIGH ((uint32_t)DMA_SxCR_PL_1) CAN_F9R2_FB5_Msk (0x1U << CAN_F9R2_FB5_Pos) TIM_SMCR_SMS_1 (0x2U << TIM_SMCR_SMS_Pos) SDIO_ICR_RXOVERRC_Pos (5U) RCC_CR_PLLSAION_Pos (28U) CAN_F6R1_FB31_Msk (0x1U << CAN_F6R1_FB31_Pos) GPIO_PUPDR_PUPD14_0 (0x1U << GPIO_PUPDR_PUPD14_Pos) GPIO_AFRL_AFSEL0_3 (0x8U << GPIO_AFRL_AFSEL0_Pos) SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 GPIO_AFRL_AFSEL2_1 (0x2U << GPIO_AFRL_AFSEL2_Pos) USB_OTG_PCGCCTL_PHYSUSP_Pos (4U) FMPI2C_CR2_SADD FMPI2C_CR2_SADD_Msk USB_OTG_DEVICE_BASE 0x800U SPI_I2SCFGR_CKPOL_Pos (3U) USART_SR_TXE USART_SR_TXE_Msk CAN_FA1R_FACT1_Pos (1U) CAN_F6R1_FB12_Msk (0x1U << CAN_F6R1_FB12_Pos) __HAL_RCC_I2C3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST)) PWR_CR_ADCDC1_Msk (0x1U << PWR_CR_ADCDC1_Pos) SAI_xCLRFR_CLFSDET_Msk (0x1U << SAI_xCLRFR_CLFSDET_Pos) ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT __HAL_RCC_GPIOF_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET) CAN_F4R2_FB24_Pos (24U) DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) CAN_F2R2_FB31_Pos (31U) QUADSPI_SR_TOF_Msk (0x1U << QUADSPI_SR_TOF_Pos) ADC_CCR_ADCPRE_0 (0x1U << ADC_CCR_ADCPRE_Pos) RTC_TR_HU_Msk (0xFU << RTC_TR_HU_Pos) SPI_I2SCFGR_I2SE_Pos (10U) I2C_CR1_START_Msk (0x1U << I2C_CR1_START_Pos) RCC_CFGR_OFFSET (RCC_OFFSET + 0x08U) GPIO_OSPEEDR_OSPEED6_1 (0x2U << GPIO_OSPEEDR_OSPEED6_Pos) CAN_FA1R_FACT20_Pos (20U) USART_CR1_PS USART_CR1_PS_Msk I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk UART_LINBREAKDETECTLENGTH_10B 0x00000000U SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk FMC_BCR1_MTYP_Msk (0x3U << FMC_BCR1_MTYP_Pos) AHB1ENR __ARM_ASM_SYNTAX_UNIFIED__ 1 __UINT_FAST32_TYPE__ unsigned int DCMI_CR_OUTEN_Msk (0x1U << DCMI_CR_OUTEN_Pos) TIM_CCMR2_OC4M_0 (0x1U << TIM_CCMR2_OC4M_Pos) DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFU << USB_OTG_DAINTMSK_IEPM_Pos) FMC_BCR2_FACCEN_Msk (0x1U << FMC_BCR2_FACCEN_Pos) HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode USB_OTG_GOTGCTL_AVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_AVALOEN_Pos) USART_GTPR_PSC_7 (0x80U << USART_GTPR_PSC_Pos) EXTI_PR_PR0 EXTI_PR_PR0_Msk __HAL_RCC_GET_SAI1_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI1SRC)) USART_CR1_RWU_Msk (0x1U << USART_CR1_RWU_Pos) CAN_F8R2_FB2_Msk (0x1U << CAN_F8R2_FB2_Pos) FLASH_SCALE2_LATENCY1_FREQ 30000000U DMA_HIFCR_CTEIF4_Msk (0x1U << DMA_HIFCR_CTEIF4_Pos) CAN_FM1R_FBM14 CAN_FM1R_FBM14_Msk CAN_F7R1_FB2_Pos (2U) CAN_FS1R_FSC3_Pos (3U) CAN_F4R2_FB18_Pos (18U) FMC_SDCR1_RPIPE_0 (0x1U << FMC_SDCR1_RPIPE_Pos) GPIO_OSPEEDR_OSPEED10_Msk (0x3U << GPIO_OSPEEDR_OSPEED10_Pos) CAN_F12R1_FB18_Msk (0x1U << CAN_F12R1_FB18_Pos) DCMI_RIS_OVR_RIS_Pos (1U) __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET RCC_PLLON_BIT_NUMBER 0x18U DBGMCU_CR_TRACE_MODE_1 (0x2U << DBGMCU_CR_TRACE_MODE_Pos) RCC_APB1LPENR_FMPI2C1LPEN_Msk (0x1U << RCC_APB1LPENR_FMPI2C1LPEN_Pos) __GNUC_PATCHLEVEL__ 1 GPIO_OSPEEDR_OSPEED3_Msk (0x3U << GPIO_OSPEEDR_OSPEED3_Pos) CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk SYSCFG_EXTICR1_EXTI0_PJ 0x0009U MPU_REGION_SIZE_32B ((uint8_t)0x04) SDIO_MASK_DCRCFAILIE_Pos (1U) CAN_F11R2_FB29_Pos (29U) __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET _mult __USQ_FBIT__ 32 ADC_SMPR1_SMP10_0 (0x1U << ADC_SMPR1_SMP10_Pos) IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0x0FU) DMA_IT_DME ((uint32_t)DMA_SxCR_DMEIE) __TA_FBIT__ 63 __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE SYSCFG_EXTICR4_EXTI12_Msk (0xFU << SYSCFG_EXTICR4_EXTI12_Pos) CAN_TI2R_IDE_Pos (2U) TIM_ICPSC_DIV8 (TIM_CCMR1_IC1PSC) __HAL_RCC_TIM1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST)) SPI_SR_RXNE_Msk (0x1U << SPI_SR_RXNE_Pos) FLASH_ACR_BYTE2_ADDRESS FLASH_ACR_BYTE2_ADDRESS_Msk feof(p) __sfeof(p) RCC_CIR_LSIRDYC_Pos (16U) SYSCFG_EXTICR1_EXTI1_PC 0x0020U CAN_IER_FOVIE0_Pos (3U) USART_CR2_LBCL_Pos (8U) ADC_CCR_DELAY ADC_CCR_DELAY_Msk CEC_RXDR_RXD_Pos (0U) CAN_F3R2_FB16 CAN_F3R2_FB16_Msk __HAL_TIM_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__)) CAN_F9R1_FB9 CAN_F9R1_FB9_Msk __UART_MASK_COMPUTATION UART_MASK_COMPUTATION OB_PCROP_STATE_ENABLE 0x00000001U __INT32_TYPE__ long int __HAL_RCC_WWDG_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN)) CAN_F8R2_FB9 CAN_F8R2_FB9_Msk RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk GPIO_OTYPER_OT1_Msk (0x1U << GPIO_OTYPER_OT1_Pos) EXTI_IMR_IM6 EXTI_IMR_MR6 I2C_OAR1_ADD7_Pos (7U) PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE RTC_CR_POL_Pos (20U) SAI_xSLOTR_NBSLOT_2 (0x4U << SAI_xSLOTR_NBSLOT_Pos) __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN)) CAN_F6R1_FB28_Pos (28U) CAN_F10R2_FB25 CAN_F10R2_FB25_Msk CAN_F6R2_FB28_Pos (28U) MPU_REGION_SIZE_16MB ((uint8_t)0x17) ADC_CR1_JEOCIE_Msk (0x1U << ADC_CR1_JEOCIE_Pos) USB_OTG_HCCHAR_ODDFRM_Pos (29U) QUADSPI_CR_FSEL_Pos (7U) __HAL_DBGMCU_FREEZE_TIM2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM2_STOP)) USB_OTG_PKTSTS_Pos (17U) PWR_CSR_EWUP1_Pos (8U) USART_CR3_DMAT_Msk (0x1U << USART_CR3_DMAT_Pos) SPDIFRX_IMR_CSRNEIE_Msk (0x1U << SPDIFRX_IMR_CSRNEIE_Pos) EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk GPIO_BSRR_BR_14 GPIO_BSRR_BR14 RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk SYSCFG_EXTICR2_EXTI5_PD 0x0030U CAN_FA1R_FACT16 CAN_FA1R_FACT16_Msk CAN_F0R2_FB20_Msk (0x1U << CAN_F0R2_FB20_Pos) TIM_DMABASE_EGR 0x00000005U PWR_CR_PLS_LEV4 0x00000080U GPIO_ODR_ODR_1 GPIO_ODR_OD1 RCC_PLLSAICFGR_PLLSAIM_5 (0x20U << RCC_PLLSAICFGR_PLLSAIM_Pos) CAN_F3R2_FB5_Msk (0x1U << CAN_F3R2_FB5_Pos) USART_SR_NE USART_SR_NE_Msk __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk FLASH_ACR_PRFTEN_Pos (8U) IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE INT_LEAST8_MAX (__INT_LEAST8_MAX__) __NEWLIB_PATCHLEVEL__ 0 CAN_F3R1_FB9_Pos (9U) __HAL_RCC_I2C2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); UNUSED(tmpreg); } while(0U) INTPTR_MIN (-__INTPTR_MAX__ - 1) DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP TIM_TS_ITR1 0x00000010U CAN_MSR_RXM_Pos (9U) TIM_CR1_DIR_Pos (4U) __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD) FMC_BTR2_DATLAT_Pos (24U) FMC_BTR3_CLKDIV_2 (0x4U << FMC_BTR3_CLKDIV_Pos) SAI_xCR1_SYNCEN_Msk (0x3U << SAI_xCR1_SYNCEN_Pos) FMPI2C_ICR_TIMOUTCF_Pos (12U) __LFRACT_FBIT__ 31 SysTick_LOAD_RELOAD_Pos 0U RCC_CKGATENR_AHB2APB2_CKEN RCC_CKGATENR_AHB2APB2_CKEN_Msk RTC_BKP12R RTC_BKP12R_Msk SAI_xSLOTR_NBSLOT_Msk (0xFU << SAI_xSLOTR_NBSLOT_Pos) CAN_F9R1_FB23_Pos (23U) UART_STATE_DISABLE 0x00000000U RCC_APB1LPENR_TIM3LPEN_Pos (1U) EXTI_IMR_MR1_Msk (0x1U << EXTI_IMR_MR1_Pos) CoreDebug_DHCSR_C_MASKINTS_Pos 3U TIM_CCMR2_OC3PE_Pos (3U) ADC_SMPR1_SMP13_Pos (9U) ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk TIM_DMABASE_CCER 0x00000008U DMA_LISR_DMEIF0_Msk (0x1U << DMA_LISR_DMEIF0_Pos) USART_SR_IDLE_Msk (0x1U << USART_SR_IDLE_Pos) DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk RTC_ALRMAR_MNU_Msk (0xFU << RTC_ALRMAR_MNU_Pos) CAN_BTR_TS2_Msk (0x7U << CAN_BTR_TS2_Pos) __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2 EXTI_EMR_MR7_Msk (0x1U << EXTI_EMR_MR7_Pos) __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED CAN_F12R2_FB27_Msk (0x1U << CAN_F12R2_FB27_Pos) USB_OTG_HCINTMSK_AHBERR_Pos (2U) ADC_SMPR2_SMP3_0 (0x1U << ADC_SMPR2_SMP3_Pos) CAN_F4R1_FB26_Msk (0x1U << CAN_F4R1_FB26_Pos) CAN_F12R2_FB14 CAN_F12R2_FB14_Msk __HQ_FBIT__ 15 QUADSPI_CCR_DCYC_4 (0x10U << QUADSPI_CCR_DCYC_Pos) RCC_PLLSAICFGR_PLLSAIM_1 (0x02U << RCC_PLLSAICFGR_PLLSAIM_Pos) SPI_I2SCFGR_DATLEN_0 (0x1U << SPI_I2SCFGR_DATLEN_Pos) __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET TIM_CR1_CMS_1 (0x2U << TIM_CR1_CMS_Pos) OB_WRP_SECTOR_2 0x00000004U RCC_PLLCFGR_PLLN_3 (0x008U << RCC_PLLCFGR_PLLN_Pos) CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE __Long long __WCHAR_T__  TIM_EGR_UG TIM_EGR_UG_Msk CAN_F12R2_FB4 CAN_F12R2_FB4_Msk __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE FMPI2C_CR1_SMBDEN FMPI2C_CR1_SMBDEN_Msk ADC_SMPR1_SMP14_1 (0x2U << ADC_SMPR1_SMP14_Pos) _unspecified_locale_info TIM_DCR_DBA_Msk (0x1FU << TIM_DCR_DBA_Pos) __USACCUM_IBIT__ 8 GPIO_BSRR_BR_2 GPIO_BSRR_BR2 USART_CR1_RWU USART_CR1_RWU_Msk __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET USART_SR_NE_Pos (2U) FPU_FPDSCR_DN_Pos 25U CAN_F12R1_FB14_Msk (0x1U << CAN_F12R1_FB14_Pos) SPI_CR1_CPOL_Msk (0x1U << SPI_CR1_CPOL_Pos) FMPI2C_TIMEOUTR_TIMEOUTB_Pos (16U) USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk CAN_F6R1_FB27 CAN_F6R1_FB27_Msk RCC_CIR_CSSC_Msk (0x1U << RCC_CIR_CSSC_Pos) _SYS__TIMESPEC_H_  __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg))) CAN_F9R1_FB24_Msk (0x1U << CAN_F9R1_FB24_Pos) FMC_SDCMR_CTB2_Pos (3U) CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk __INT64_MAX__ 0x7fffffffffffffffLL CAN_F13R2_FB0 CAN_F13R2_FB0_Msk EXTI_EMR_MR22 EXTI_EMR_MR22_Msk USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR SDIO_DCTRL_DBLOCKSIZE_2 (0x4U << SDIO_DCTRL_DBLOCKSIZE_Pos) CAN_F10R1_FB14_Pos (14U) RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk CAN_F11R2_FB25_Pos (25U) IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) CAN_F2R2_FB29 CAN_F2R2_FB29_Msk USB_OTG_GINTSTS_ESUSP_Pos (10U) SCB_CPUID_PARTNO_Pos 4U CAN_RF1R_FMP1_Msk (0x3U << CAN_RF1R_FMP1_Pos) USART_CR1_TCIE_Pos (6U) FMC_BTR3_DATAST_7 (0x80U << FMC_BTR3_DATAST_Pos) DMA_HIFCR_CTEIF6_Msk (0x1U << DMA_HIFCR_CTEIF6_Pos) _REENT_CHECK_MP(ptr)  __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE IS_I2S_APB1_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) SAI_xIMR_OVRUDRIE_Pos (0U) FMC_BTR4_DATAST FMC_BTR4_DATAST_Msk __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE TICK_INT_PRIORITY ((uint32_t)0U) FMC_BWTR4_BUSTURN_Pos (16U) UART5_IRQn __thumb2__ 1 FLASH_OPTCR_nRST_STDBY_Pos (7U) DAC_CR_MAMP1_Pos (8U) USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk RCC_PLLSAICFGR_PLLSAIN_3 (0x008U << RCC_PLLSAICFGR_PLLSAIN_Pos) CAN_F10R2_FB31_Pos (31U) FMC_BWTR2_ADDSET_2 (0x4U << FMC_BWTR2_ADDSET_Pos) __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE TIM_LOCKLEVEL_3 (TIM_BDTR_LOCK) __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE _LONG_DOUBLE long double RCC_APB1ENR_I2C2EN_Pos (22U) __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM RCC_AHB1ENR_DMA1EN_Msk (0x1U << RCC_AHB1ENR_DMA1EN_Pos) PWR_PVDLEVEL_6 PWR_CR_PLS_LEV6 CAN_F1R2_FB10_Msk (0x1U << CAN_F1R2_FB10_Pos) ADC_JSQR_JSQ2_1 (0x02U << ADC_JSQR_JSQ2_Pos) FMC_SDTR2_TRP_Pos (20U) USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk _REENT_SIGNGAM(ptr) ((ptr)->_new._reent._gamma_signgam) FMC_SDTR1_TRC_Msk (0xFU << FMC_SDTR1_TRC_Pos) CAN_F11R2_FB19_Pos (19U) CAN_F7R1_FB8_Pos (8U) __UINT_FAST8_MAX__ 0xffffffffU TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 CAN_TSR_ALST1_Pos (10U) FMC_BTR1_DATLAT_0 (0x1U << FMC_BTR1_DATLAT_Pos) CAN_TDT2R_TIME_Pos (16U) CAN_F8R1_FB13 CAN_F8R1_FB13_Msk USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U) FMC_BTR3_ADDSET FMC_BTR3_ADDSET_Msk CAN_F2R1_FB18 CAN_F2R1_FB18_Msk RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk USB_OTG_HCSPLT_HUBADDR_4 (0x10U << USB_OTG_HCSPLT_HUBADDR_Pos) QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk GPIO_LCKR_LCK5_Msk (0x1U << GPIO_LCKR_LCK5_Pos) TIM_CCMR1_OC2M_1 (0x2U << TIM_CCMR1_OC2M_Pos) GPIO_ODR_OD6_Pos (6U) __UHA_IBIT__ 8 CMP_PD_BIT_NUMBER SYSCFG_CMPCR_CMP_PD_Pos CAN_F12R1_FB2_Msk (0x1U << CAN_F12R1_FB2_Pos) GPIO_OSPEEDR_OSPEED12_0 (0x1U << GPIO_OSPEEDR_OSPEED12_Pos) ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE GPIO_PUPDR_PUPD13_Pos (26U) CAN_TSR_TXOK0_Pos (1U) SPI_CR2_SSOE_Msk (0x1U << SPI_CR2_SSOE_Pos) CAN_IER_EWGIE_Msk (0x1U << CAN_IER_EWGIE_Pos) CAN_TDL1R_DATA1_Msk (0xFFU << CAN_TDL1R_DATA1_Pos) RCC_APB1RSTR_CAN2RST_Msk (0x1U << RCC_APB1RSTR_CAN2RST_Pos) __HAL_RCC_TIM14_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN)) IS_OB_PCROP(SECTOR) ((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U)) __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE CAN_F13R1_FB25 CAN_F13R1_FB25_Msk FMC_SDTR1_TRCD_2 (0x4U << FMC_SDTR1_TRCD_Pos) CAN_FM1R_FBM25_Msk (0x1U << CAN_FM1R_FBM25_Pos) _RAND48_SEED_0 (0x330e) SDIO_MASK_RXOVERRIE_Msk (0x1U << SDIO_MASK_RXOVERRIE_Pos) __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14 FMC_SDRTR_COUNT FMC_SDRTR_COUNT_Msk CAN_F11R1_FB29_Msk (0x1U << CAN_F11R1_FB29_Pos) CAN_F5R1_FB16_Msk (0x1U << CAN_F5R1_FB16_Pos) SPDIFRX_DR1_DR_Msk (0xFFFFFFU << SPDIFRX_DR1_DR_Pos) EXTI_RTSR_TR21_Pos (21U) ADC_CCR_TSVREFE_Pos (23U) SDIO_MASK_RXDAVLIE_Msk (0x1U << SDIO_MASK_RXDAVLIE_Pos) EXTI_PR_PR13_Pos (13U) FMPI2C_CR1_GCEN FMPI2C_CR1_GCEN_Msk CAN_F13R2_FB29_Pos (29U) __HAL_RCC_TIM10_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST)) FMC_PATT_ATTSET2_6 (0x40U << FMC_PATT_ATTSET2_Pos) RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk __HAL_RCC_SDIO_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN); UNUSED(tmpreg); } while(0U) EXTI_PR_PR5_Msk (0x1U << EXTI_PR_PR5_Pos) DAC_CR_TEN2_Pos (18U) CAN_F4R2_FB14_Pos (14U) TIM_DIER_CC4DE_Msk (0x1U << TIM_DIER_CC4DE_Pos) UINT16_C(x) __UINT16_C(x) __HAL_DMA_GET_FS(__HANDLE__) (((__HANDLE__)->Instance->FCR & (DMA_SxFCR_FS))) USB_OTG_GUSBCFG_PHYSEL_Msk (0x1U << USB_OTG_GUSBCFG_PHYSEL_Pos) EXTI_EMR_MR7_Pos (7U) CAN_F6R1_FB4 CAN_F6R1_FB4_Msk CEC_CFGR_OAR_Msk (0x7FFFU << CEC_CFGR_OAR_Pos) EXTI_BASE (APB2PERIPH_BASE + 0x3C00U) IWDG_KR_KEY_Pos (0U) FMPI2C_ISR_TXIS_Msk (0x1U << FMPI2C_ISR_TXIS_Pos) RCC_FLAG_HSERDY ((uint8_t)0x31) FMC_SDCR2_MWID_1 (0x2U << FMC_SDCR2_MWID_Pos) CAN_F5R2_FB4 CAN_F5R2_FB4_Msk RCC_CFGR_MCO2_Pos (30U) RTC_DR_YT_3 (0x8U << RTC_DR_YT_Pos) ETH_TXBUFNB ((uint32_t)4U) ferror(p) __sferror(p) TIM_CR2_CCUS TIM_CR2_CCUS_Msk __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE CAN_RI1R_EXID_Msk (0x3FFFFU << CAN_RI1R_EXID_Pos) CAN_FFA1R_FFA11_Pos (11U) GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk RTC_ALRMAR_SU_Msk (0xFU << RTC_ALRMAR_SU_Pos) GPIO_IDR_ID13_Pos (13U) I2C_CR2_DMAEN_Msk (0x1U << I2C_CR2_DMAEN_Pos) IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL)) USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U) CAN_FA1R_FACT21_Msk (0x1U << CAN_FA1R_FACT21_Pos) CAN_F4R1_FB13_Pos (13U) SPI_I2SCFGR_CHLEN_Msk (0x1U << SPI_I2SCFGR_CHLEN_Pos) PWR_CSR_EWUP2_Msk (0x1U << PWR_CSR_EWUP2_Pos) FMPI2C_CR1_ANFOFF_Pos (12U) __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH USART_CR2_CPHA_Msk (0x1U << USART_CR2_CPHA_Pos) SYSCFG_EXTICR1_EXTI2_PI 0x0800U ADC_SMPR2_SMP4_1 (0x2U << ADC_SMPR2_SMP4_Pos) RCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk WRITE_REG(REG,VAL) ((REG) = (VAL)) CAN_TI1R_STID_Msk (0x7FFU << CAN_TI1R_STID_Pos) DMA_CHANNEL_4 0x08000000U CAN_F4R1_FB25_Msk (0x1U << CAN_F4R1_FB25_Pos) SYSCFG_EXTICR4_EXTI15_Pos (12U) __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE GPIO_BRR_BR13 GPIO_BRR_BR13_Msk USB_OTG_DIEPMSK_XFRCM_Pos (0U) RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk CAN_F5R1_FB18_Msk (0x1U << CAN_F5R1_FB18_Pos) ADC_CSR_STRT3_Msk (0x1U << ADC_CSR_STRT3_Pos) RCC_CSR_OFFSET (RCC_OFFSET + 0x74U) CEC_ISR_RXEND_Pos (1U) __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN)) CAN_F3R2_FB23 CAN_F3R2_FB23_Msk SAI_xCLRFR_CWCKCFG_Msk (0x1U << SAI_xCLRFR_CWCKCFG_Pos) FMC_PMEM_MEMSET2_Msk (0xFFU << FMC_PMEM_MEMSET2_Pos) RCC_PLLI2SCFGR_PLLI2SR_Pos (28U) CAN_F4R2_FB6 CAN_F4R2_FB6_Msk SDIO_STA_SDIOIT_Pos (22U) USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1 GPIO_OSPEEDR_OSPEED13_Pos (26U) USB_OTG_GOTGCTL_BVALOEN_Pos (6U) EXTI_SWIER_SWIER8_Msk (0x1U << EXTI_SWIER_SWIER8_Pos) RCC_APB2RSTR_TIM10RST_Pos (17U) USB_OTG_GINTSTS_HPRTINT_Msk (0x1U << USB_OTG_GINTSTS_HPRTINT_Pos) CAN_F7R1_FB19_Msk (0x1U << CAN_F7R1_FB19_Pos) GPIO_IDR_ID13 GPIO_IDR_ID13_Msk SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk TIM_CCMR2_OC3CE_Msk (0x1U << TIM_CCMR2_OC3CE_Pos) RTC_TSDR_MU_1 (0x2U << RTC_TSDR_MU_Pos) CEC_CFGR_LSTN_Pos (31U) TIM_DMABase_SR TIM_DMABASE_SR CAN_RI0R_EXID_Msk (0x3FFFFU << CAN_RI0R_EXID_Pos) CAN_F7R1_FB26 CAN_F7R1_FB26_Msk __BKPT(value) __ASM volatile ("bkpt "#value) DAC1_CHANNEL_1 DAC_CHANNEL_1 GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk __min_size(x) static (x) GPIO_AFRH_AFSEL10_1 (0x2U << GPIO_AFRH_AFSEL10_Pos) CAN_F3R2_FB30_Msk (0x1U << CAN_F3R2_FB30_Pos) CAN_TDH1R_DATA5_Pos (8U) CAN_F6R1_FB23_Pos (23U) FMC_BTR4_ADDHLD_3 (0x8U << FMC_BTR4_ADDHLD_Pos) GPIO_PUPDR_PUPD1_0 (0x1U << GPIO_PUPDR_PUPD1_Pos) TIM2_BASE (APB1PERIPH_BASE + 0x0000U) FMC_BTR4_BUSTURN_0 (0x1U << FMC_BTR4_BUSTURN_Pos) SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk CAN_F12R2_FB29 CAN_F12R2_FB29_Msk TIM_CLOCKSOURCE_TI1ED (TIM_SMCR_TS_2) TIM_CCMR2_IC3PSC_0 (0x1U << TIM_CCMR2_IC3PSC_Pos) FMC_SR_IFEN_Msk (0x1U << FMC_SR_IFEN_Pos) EXTI_IMR_MR11_Msk (0x1U << EXTI_IMR_MR11_Pos) CAN_F13R2_FB7_Msk (0x1U << CAN_F13R2_FB7_Pos) __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) TIM_CCER_CC1P_Pos (1U) RCC_FLAG_PINRST ((uint8_t)0x7A) __UINT16_C(c) c SYSCFG_CFGR_FMPI2C1_SCL_Msk (0x1U << SYSCFG_CFGR_FMPI2C1_SCL_Pos) CAN_TXSTATUS_OK ((uint8_t)0x01U) __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET SPDIFRX_DR1_DRNL2_Msk (0xFFFFU << SPDIFRX_DR1_DRNL2_Pos) DMA_IT_FE 0x00000080U DCMI_CR_VSPOL_Pos (7U) FMC_SDTR2_TRC_2 (0x4U << FMC_SDTR2_TRC_Pos) GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk USB_OTG_HCINT_TXERR_Msk (0x1U << USB_OTG_HCINT_TXERR_Pos) CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk RCC_APB1LPENR_I2C3LPEN_Pos (23U) __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET HAL_DMA_ERROR_NONE 0x00000000U FORMAT_BIN RTC_FORMAT_BIN CAN_F6R1_FB17_Pos (17U) RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk ADC_CSR_OVR3_Pos (21U) CAN_FFA1R_FFA9_Msk (0x1U << CAN_FFA1R_FFA9_Pos) USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk USB_OTG_HCCHAR_EPNUM_Pos (11U) __has_extension __has_feature IWDG_PR_PR IWDG_PR_PR_Msk TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk FMC_PMEM_MEMWAIT2_5 (0x20U << FMC_PMEM_MEMWAIT2_Pos) __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT)) TIM_CCMR2_IC4PSC_1 (0x2U << TIM_CCMR2_IC4PSC_Pos) DWT_CTRL_SYNCTAP_Pos 10U TIM_OR_TI1_RMP_0 (0x1U << TIM_OR_TI1_RMP_Pos) ADC_SMPR1_SMP11_1 (0x2U << ADC_SMPR1_SMP11_Pos) GPIO_LCKR_LCK1_Pos (1U) CAN_F9R1_FB12 CAN_F9R1_FB12_Msk RCC_PLLP_DIV8 0x00000008U GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk CAN_F9R2_FB16_Pos (16U) RCC_PLLCFGR_PLLR_1 (0x2U << RCC_PLLCFGR_PLLR_Pos) IS_HAL_REMAPDMA IS_DMA_REMAP USB_OTG_HCCHAR_MC_Msk (0x3U << USB_OTG_HCCHAR_MC_Pos) SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) CAN_TDL1R_DATA3_Msk (0xFFU << CAN_TDL1R_DATA3_Pos) FLASH_OPTCR_BFB2_Msk (0x1U << FLASH_OPTCR_BFB2_Pos) RTC_ALRMBR_DU_3 (0x8U << RTC_ALRMBR_DU_Pos) EXTI_IMR_MR17 EXTI_IMR_MR17_Msk DMA_LIFCR_CTEIF1_Msk (0x1U << DMA_LIFCR_CTEIF1_Pos) TIM_OPMODE_SINGLE (TIM_CR1_OPM) TIM_CR2_CCUS_Msk (0x1U << TIM_CR2_CCUS_Pos) CAN_F1R2_FB24_Pos (24U) CAN_F12R2_FB15_Pos (15U) USB_OTG_DOEPINT_OTEPDIS_Pos (4U) GPIO_OTYPER_OT4_Pos (4U) __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET RCC_APB2ENR_TIM8EN_Pos (1U) DMA_SxNDT_3 (0x0008U << DMA_SxNDT_Pos) SAI_xCR1_MODE_Pos (0U) RCC_SSCGR_SPREADSEL_Pos (30U) FMC_SDCR1_SDCLK_Pos (10U) DCMI_DR_BYTE0_Msk (0xFFU << DCMI_DR_BYTE0_Pos) FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk DMA_LISR_FEIF0_Pos (0U) USB_OTG_DIEPMSK_BIM_Msk (0x1U << USB_OTG_DIEPMSK_BIM_Pos) IWDG_SR_PVU_Msk (0x1U << IWDG_SR_PVU_Pos) GPIO_AFRH_AFSEL12_Msk (0xFU << GPIO_AFRH_AFSEL12_Pos) DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U) GPIO_AFRL_AFSEL3_1 (0x2U << GPIO_AFRL_AFSEL3_Pos) ODEN_BIT_NUMBER PWR_CR_ODEN_Pos EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk CAN_F8R1_FB27_Pos (27U) __HAL_RCC_TIM11_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); UNUSED(tmpreg); } while(0U) CAN_F8R1_FB15 CAN_F8R1_FB15_Msk CEC_ISR_TXACKE_Msk (0x1U << CEC_ISR_TXACKE_Pos) int +2 ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2 __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET RCC_MCO_DIV64 RCC_MCODIV_64 __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2LPEN)) CAN_F8R2_FB31 CAN_F8R2_FB31_Msk DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U) CAN_F8R1_FB2_Pos (2U) __UINT16_TYPE__ short unsigned int SDIO_MASK_CTIMEOUTIE_Msk (0x1U << SDIO_MASK_CTIMEOUTIE_Pos) __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE CAN_MCR_TXFP_Pos (2U) SCB_SHCSR_PENDSVACT_Pos 10U SYSCFG_EXTICR3_EXTI8_PF 0x0005U __HAL_RCC_SAI1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); UNUSED(tmpreg); } while(0U) SDIO_MASK_RXFIFOFIE_Pos (17U) TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk FLASH_OPTCR1_nWRP_10 (0x400U << FLASH_OPTCR1_nWRP_Pos) __HAL_RCC_SAI2_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI2SRC, (__SOURCE__))) SYSCFG_EXTICR4_EXTI14_PJ 0x0900U __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD) _REENT_L64A_BUF(ptr) ((ptr)->_new._reent._l64a_buf) CAN_BTR_TS1 CAN_BTR_TS1_Msk SPI_SR_RXNE SPI_SR_RXNE_Msk EXTI_IMR_IM18 EXTI_IMR_MR18 EXTI_SWIER_SWIER17_Pos (17U) CAN_F4R2_FB20_Msk (0x1U << CAN_F4R2_FB20_Pos) __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET GPIO_BRR_BR12 GPIO_BRR_BR12_Msk USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U) CAN_F7R1_FB0_Pos (0U) CAN_F7R2_FB8_Msk (0x1U << CAN_F7R2_FB8_Pos) FMC_BTR3_DATLAT_Msk (0xFU << FMC_BTR3_DATLAT_Pos) GPIO_PULLDOWN 0x00000002U DWT_CTRL_PCSAMPLENA_Pos 12U I2C_SR1_SB I2C_SR1_SB_Msk RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1 __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) FLASH_SCALE1_LATENCY2_FREQ 60000000U EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk CAN_F7R2_FB13_Pos (13U) CAN_F1R1_FB3_Msk (0x1U << CAN_F1R1_FB3_Pos) DMA_HIFCR_CFEIF5_Msk (0x1U << DMA_HIFCR_CFEIF5_Pos) EXTI ((EXTI_TypeDef *) EXTI_BASE) CAN_RF0R_RFOM0_Msk (0x1U << CAN_RF0R_RFOM0_Pos) CAN_F11R1_FB14_Pos (14U) FMC_PATT_ATTSET2_Pos (0U) TIM_TIM2_TIM8_TRGO 0x00000000U FMC_SDCR1_SDCLK_0 (0x1U << FMC_SDCR1_SDCLK_Pos) ETH_MAC_TRANSMISSION_PAUSE 0x00080000U GPIO_MODER_MODER14_0 (0x1U << GPIO_MODER_MODER14_Pos) CAN_RF0R_FMP0_Msk (0x3U << CAN_RF0R_FMP0_Pos) CAN_F4R2_FB22 CAN_F4R2_FB22_Msk __STM32F4xx_HAL_UART_H  FMPI2C_CR2_ADD10_Pos (11U) SAI_xSR_FLVL_Pos (16U) RCC_CR_HSICAL RCC_CR_HSICAL_Msk FMC_BWTR1_DATAST_0 (0x01U << FMC_BWTR1_DATAST_Pos) RCC_PLLI2SP_DIV2 0x00000002U MPU_RBAR_REGION_Msk (0xFUL ) CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) CAN_F13R1_FB30_Pos (30U) IWDG_SR_RVU IWDG_SR_RVU_Msk SDIO_ARG_CMDARG_Msk (0xFFFFFFFFU << SDIO_ARG_CMDARG_Pos) CR_ODSWEN_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (ODSWEN_BIT_NUMBER * 4U)) __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET RCC_PLLN_MIN_VALUE 50U __SQ_FBIT__ 31 DCMI_ICR_FRAME_ISC_Msk (0x1U << DCMI_ICR_FRAME_ISC_Pos) CAN_F1R2_FB25_Msk (0x1U << CAN_F1R2_FB25_Pos) SYSCFG_EXTICR3_EXTI11_Msk (0xFU << SYSCFG_EXTICR3_EXTI11_Pos) USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk CAN_F8R1_FB26_Msk (0x1U << CAN_F8R1_FB26_Pos) __INT8 "hh" OPTIONBYTE_RDP 0x00000002U SAI_xSLOTR_NBSLOT_1 (0x2U << SAI_xSLOTR_NBSLOT_Pos) FMC_BTR1_ADDSET_2 (0x4U << FMC_BTR1_ADDSET_Pos) FLASH_OPTCR1_nWRP_3 (0x008U << FLASH_OPTCR1_nWRP_Pos) __HAL_DBGMCU_UNFREEZE_WWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_WWDG_STOP)) USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) SCB_SHCSR_SVCALLPENDED_Pos 15U CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1 CAN_F9R2_FB23_Pos (23U) CAN_F6R1_FB3 CAN_F6R1_FB3_Msk USART_CR2_CPOL_Pos (10U) ADC_CSR_JEOC1_Pos (2U) FPU_MVFR0_A_SIMD_registers_Msk (0xFUL ) QUADSPI_PSMAR_MATCH_Pos (0U) CAN_F13R1_FB24_Pos (24U) CAN_F1R2_FB1 CAN_F1R2_FB1_Msk DBGMCU_CR_TRACE_IOEN_Pos (5U) CAN_F0R1_FB0_Msk (0x1U << CAN_F0R1_FB0_Pos) CAN_FA1R_FACT0_Msk (0x1U << CAN_FA1R_FACT0_Pos) USART_GTPR_PSC_1 (0x02U << USART_GTPR_PSC_Pos) __ULFRACT_MIN__ 0.0ULR unsigned signed __USAT(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk CAN_F7R2_FB18 CAN_F7R2_FB18_Msk RTC_CR_FMT RTC_CR_FMT_Msk __HAL_UART_GET_IT_SOURCE(__HANDLE__,__IT__) (((((__IT__) >> 28U) == 1U)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28U) == 2U)? (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & UART_IT_MASK)) SDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk _WANT_IO_LONG_LONG 1 CAN_F0R2_FB13 CAN_F0R2_FB13_Msk USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) GPIO_BSRR_BS5_Msk (0x1U << GPIO_BSRR_BS5_Pos) DMA_SxCR_CHSEL_Pos (25U) ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) RTC_TSTR_MNU_0 (0x1U << RTC_TSTR_MNU_Pos) SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) PWR_PVD_MODE_EVENT_RISING 0x00020001U CAN_F9R2_FB17_Pos (17U) SPDIFRX_SR_CSRNE SPDIFRX_SR_CSRNE_Msk GPIO_IDR_ID11_Msk (0x1U << GPIO_IDR_ID11_Pos) CAN_TDL1R_DATA2_Pos (16U) DMA_FLAG_HTIF0_4 0x00000010U GPIO_MODER_MODE9_1 (0x2U << GPIO_MODER_MODE9_Pos) SYSCFG_PMC_ADC3DC2 SYSCFG_PMC_ADC3DC2_Msk ADC_SQR1_L_1 (0x2U << ADC_SQR1_L_Pos) __HAL_RCC_SPDIFRX_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST)) DMA_LIFCR_CTEIF3_Msk (0x1U << DMA_LIFCR_CTEIF3_Pos) USB_OTG_GOTGCTL_AVALOEN_Pos (4U) USB_OTG_GINTSTS_IISOIXFR_Pos (20U) DAC_CR_TSEL1_Pos (3U) TIM_CCMR2_OC3M_Pos (4U) CAN_F10R2_FB28_Msk (0x1U << CAN_F10R2_FB28_Pos) I2C2_EV_IRQn TIM_SR_UIF TIM_SR_UIF_Msk __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN)) EXTI_EMR_MR11_Msk (0x1U << EXTI_EMR_MR11_Pos) FPU_FPCCR_LSPACT_Msk (1UL ) RCC_BDCR_BDRST_Pos (16U) CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) CAN_F9R1_FB0 CAN_F9R1_FB0_Msk CAN_F1R1_FB30_Pos (30U) RCC_RTCCLKSOURCE_HSE_DIVX 0x00000300U RTC_TR_SU_2 (0x4U << RTC_TR_SU_Pos) USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1U << USB_OTG_GINTMSK_IISOIXFRM_Pos) CAN_F5R2_FB10_Msk (0x1U << CAN_F5R2_FB10_Pos) RCC_DBP_TIMEOUT_VALUE 2U SPI1_IRQn TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G CAN_F12R2_FB10_Pos (10U) IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE)) GPIO_AFRH_AFSEL14_Pos (24U) GPIO_BSRR_BR_13 GPIO_BSRR_BR13 FMC_BWTR2_BUSTURN_Pos (16U) USB_OTG_DPID USB_OTG_DPID_Msk RCC_APB1RSTR_I2C3RST_Msk (0x1U << RCC_APB1RSTR_I2C3RST_Pos) CAN_F13R2_FB16 CAN_F13R2_FB16_Msk RCC_CFGR_PPRE2_0 (0x1U << RCC_CFGR_PPRE2_Pos) MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00) CAN_F0R1_FB18_Pos (18U) FMC_BCR1_WFDIS_Msk (0x1U << FMC_BCR1_WFDIS_Pos) LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS CAN_IER_FFIE1_Msk (0x1U << CAN_IER_FFIE1_Pos) GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0 CAN_F10R1_FB15_Msk (0x1U << CAN_F10R1_FB15_Pos) APB1RSTR SYSCFG_EXTICR1_EXTI2_PJ 0x0900U TIM2_IRQn FMPI2C_CR1_SMBHEN FMPI2C_CR1_SMBHEN_Msk __ADDR_3rd_CYCLE ADDR_3RD_CYCLE DMA_HIFCR_CDMEIF7_Pos (24U) GPIO_BSRR_BR14_Pos (30U) CAN_FMR_FINIT_Pos (0U) CAN_F9R2_FB30 CAN_F9R2_FB30_Msk CAN_F3R1_FB17_Pos (17U) RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3 SDIO_STA_TXDAVL_Msk (0x1U << SDIO_STA_TXDAVL_Pos) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk UART_MODE_RX ((uint32_t)USART_CR1_RE) FMPI2C1_EV_IRQn USB_OTG_DCFG_PFIVL_Pos (11U) CAN_FS1R_FSC17_Msk (0x1U << CAN_FS1R_FSC17_Pos) RTC_CALIBR_DCS RTC_CALIBR_DCS_Msk RTC_ALRMBR_MNT_1 (0x2U << RTC_ALRMBR_MNT_Pos) __UDA_FBIT__ 32 CAN_F10R2_FB17 CAN_F10R2_FB17_Msk SPI_I2SPR_I2SDIV_Pos (0U) __USES_INITFINI__ 1 __always_inline __attribute__((__always_inline__)) _REENT_CHECK_RAND48(ptr)  CAN_F8R1_FB2 CAN_F8R1_FB2_Msk SAI_xIMR_WCKCFGIE_Pos (2U) CAN_F2R2_FB15_Msk (0x1U << CAN_F2R2_FB15_Pos) USB_OTG_GOTGINT_HNGDET_Msk (0x1U << USB_OTG_GOTGINT_HNGDET_Pos) TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) CAN_RDT0R_TIME_Pos (16U) FMC_BTR4_BUSTURN FMC_BTR4_BUSTURN_Msk CAN_F10R2_FB0_Msk (0x1U << CAN_F10R2_FB0_Pos) __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk UINTPTR_MAX (__UINTPTR_MAX__) FMC_SDTR1_TRC_1 (0x2U << FMC_SDTR1_TRC_Pos) I2C_SR1_SB_Pos (0U) RTC_TSTR_MNU_1 (0x2U << RTC_TSTR_MNU_Pos) __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE USART_CR2_STOP_0 (0x1U << USART_CR2_STOP_Pos) RTC_CALR_CALW16 RTC_CALR_CALW16_Msk DMA_HIFCR_CFEIF7_Msk (0x1U << DMA_HIFCR_CFEIF7_Pos) DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk QUADSPI_CCR_DCYC_2 (0x04U << QUADSPI_CCR_DCYC_Pos) CAN_RF0R_RFOM0_Pos (5U) CAN_IER_EPVIE CAN_IER_EPVIE_Msk GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9 DMA_SxCR_PSIZE_0 (0x1U << DMA_SxCR_PSIZE_Pos) DMA_CHANNEL_7 0x0E000000U SD_SDMMC_FUNCTION_FAILED SD_SDIO_FUNCTION_FAILED USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U) ETH_MAC_RXFIFO_FULL 0x00000300U DMA_PINC_ENABLE ((uint32_t)DMA_SxCR_PINC) TIM_ETRPRESCALER_DIV1 0x00000000U RCC_PERIPHCLK_I2S_APB1 0x00000001U CAN_F3R1_FB24 CAN_F3R1_FB24_Msk __need_size_t CAN_F10R1_FB20_Msk (0x1U << CAN_F10R1_FB20_Pos) RCC_DCKCFGR_PLLSAIDIVQ_Msk (0x1FU << RCC_DCKCFGR_PLLSAIDIVQ_Pos) TIM_DIER_BIE TIM_DIER_BIE_Msk CAN_FS1R_FSC25 CAN_FS1R_FSC25_Msk CAN_F7R2_FB13_Msk (0x1U << CAN_F7R2_FB13_Pos) USB_OTG_HCSPLT_PRTADDR_0 (0x01U << USB_OTG_HCSPLT_PRTADDR_Pos) FMC_PCR_TCLR_Pos (9U) TIM_CR1_DIR_Msk (0x1U << TIM_CR1_DIR_Pos) CAN_F12R1_FB16_Msk (0x1U << CAN_F12R1_FB16_Pos) CAN_F0R2_FB10_Pos (10U) SAI_xCR2_MUTECNT_4 (0x10U << SAI_xCR2_MUTECNT_Pos) RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk RTC_CR_BKP_Msk (0x1U << RTC_CR_BKP_Pos) __GNUC_VA_LIST  USART_CR1_PCE_Msk (0x1U << USART_CR1_PCE_Pos) EXTI_IMR_MR19 EXTI_IMR_MR19_Msk __STRING(x) #x OB_PCROP_STATE_DISABLE 0x00000000U FMC_SDTR2_TMRD_2 (0x4U << FMC_SDTR2_TMRD_Pos) _CLOCK_T_ unsigned long __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE ___int_least16_t_defined 1 ADC_CSR_JSTRT3 ADC_CSR_JSTRT3_Msk USB_OTG_GOTGINT_HNSSCHG_Msk (0x1U << USB_OTG_GOTGINT_HNSSCHG_Pos) __HAL_RCC_TIM7_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET) CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk DMA_LIFCR_CHTIF2_Pos (20U) TIM_CR2_OIS1_Pos (8U) USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT IS_TIM_CCX_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM2) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM3) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM4) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM5) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM9) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM10) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM11) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM12) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM13) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM14) && (((CHANNEL) == TIM_CHANNEL_1)))) CAN_F9R2_FB7_Msk (0x1U << CAN_F9R2_FB7_Pos) USART_CR1_TXEIE_Msk (0x1U << USART_CR1_TXEIE_Pos) DMA2_Stream1_IRQn SYSCFG_EXTICR4_EXTI12_PJ 0x0009U __HAL_RCC_CAN2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET) TPI_FIFO1_ITM_ATVALID_Pos 29U SYSCFG_EXTICR4_EXTI12_PA 0x0000U GPIO_AFRL_AFRL0_1 GPIO_AFRL_AFSEL0_1 TIM_DMABase_CCR1 TIM_DMABASE_CCR1 APB2ENR ADC_SMPR2_SMP2_1 (0x2U << ADC_SMPR2_SMP2_Pos) FMC_SDCR2_RBURST_Msk (0x1U << FMC_SDCR2_RBURST_Pos) FMC_PATT_ATTSET2 FMC_PATT_ATTSET2_Msk SCB_ICSR_VECTACTIVE_Msk (0x1FFUL ) DMA_LIFCR_CFEIF0_Msk (0x1U << DMA_LIFCR_CFEIF0_Pos) FMC_PATT_ATTSET2_7 (0x80U << FMC_PATT_ATTSET2_Pos) RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk FMC_BCR1_CPSIZE_0 (0x1U << FMC_BCR1_CPSIZE_Pos) __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET SAI_GCR_SYNCOUT_0 (0x1U << SAI_GCR_SYNCOUT_Pos) CAN_F6R1_FB9_Msk (0x1U << CAN_F6R1_FB9_Pos) FMC_BCR4_WAITCFG_Msk (0x1U << FMC_BCR4_WAITCFG_Pos) FLASH_OPTCR1_nWRP_4 (0x010U << FLASH_OPTCR1_nWRP_Pos) USB_OTG_HCTSIZ_DOPING_Msk (0x1U << USB_OTG_HCTSIZ_DOPING_Pos) SYSCFG_EXTICR4_EXTI13_PC 0x0020U CAN_F5R1_FB10 CAN_F5R1_FB10_Msk TIM_CCER_CC1NP_Msk (0x1U << TIM_CCER_CC1NP_Pos) RCC_APB1RSTR_CECRST_Msk (0x1U << RCC_APB1RSTR_CECRST_Pos) CAN_F2R2_FB20_Pos (20U) GPIO_AF6_SAI1 ((uint8_t)0x06) RCC_CFGR_HPRE_DIV256 0x000000E0U SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk TIM_DIER_CC3DE_Pos (11U) GPIO_LCKR_LCK12_Pos (12U) SDIO_STA_TXUNDERR_Pos (4U) RCC_PLLCFGR_PLLQ_3 (0x8U << RCC_PLLCFGR_PLLQ_Pos) FPU_FPCCR_BFRDY_Pos 6U GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12 CAN_F8R2_FB17 CAN_F8R2_FB17_Msk CAN_F7R2_FB30_Msk (0x1U << CAN_F7R2_FB30_Pos) FMC_BCR3_MTYP_Msk (0x3U << FMC_BCR3_MTYP_Pos) USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk WCHAR_MAX (__WCHAR_MAX__) CAN_F0R2_FB17_Pos (17U) FMC_BCR3_WAITEN_Msk (0x1U << FMC_BCR3_WAITEN_Pos) DMA1_Stream0_IRQn CAN_F11R1_FB28 CAN_F11R1_FB28_Msk __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN)) ADC_CR2_EXTSEL_3 (0x8U << ADC_CR2_EXTSEL_Pos) CAN_TI2R_RTR_Msk (0x1U << CAN_TI2R_RTR_Pos) SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE FMC_BTR3_ADDSET_1 (0x2U << FMC_BTR3_ADDSET_Pos) SDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk SDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE QUADSPI_CCR_DDRM_Pos (31U) CAN_F11R1_FB5_Pos (5U) __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 : DMA_FLAG_FEIF3_7) SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE CAN_RDH1R_DATA5_Pos (8U) RCC_SAI1CLKSOURCE_PLLI2S ((uint32_t)RCC_DCKCFGR_SAI1SRC_0) SDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_NYETM_Pos) EXTI_RTSR_TR8_Msk (0x1U << EXTI_RTSR_TR8_Pos) __locks_shared(...) __lock_annotate(shared_lock_function(__VA_ARGS__)) CAN_F4R2_FB10 CAN_F4R2_FB10_Msk EXTI_EMR_MR18_Msk (0x1U << EXTI_EMR_MR18_Pos) CAN_F9R1_FB0_Msk (0x1U << CAN_F9R1_FB0_Pos) PWR_CR_PVDE PWR_CR_PVDE_Msk RCC_CR_PLLRDY_Pos (25U) __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9 FMC_SDCR1_NB_Pos (6U) __HAL_RCC_PLLI2S_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE) SAI_xCR1_MODE_Msk (0x3U << SAI_xCR1_MODE_Pos) RTC_ALRMBR_ST_2 (0x4U << RTC_ALRMBR_ST_Pos) USB_OTG_GINTMSK_WUIM_Pos (31U) DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk CAN_F4R2_FB30_Pos (30U) __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) == RESET) CAN_F5R1_FB6_Msk (0x1U << CAN_F5R1_FB6_Pos) __HAL_RCC_SPI3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST)) RCC_MCO2SOURCE_PLLCLK RCC_CFGR_MCO2 SDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk CAN_F10R1_FB24_Pos (24U) HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U __HAL_RCC_PLLSAI_GET_IT() ((RCC->CIR & (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE)) CAN_F13R2_FB21_Msk (0x1U << CAN_F13R2_FB21_Pos) RCC_CR_CSSON RCC_CR_CSSON_Msk TIM_CR2_OIS1_Msk (0x1U << TIM_CR2_OIS1_Pos) __LLACCUM_IBIT__ 32 TIM_DMABase_DCR TIM_DMABASE_DCR RCC_APB1RSTR_PWRRST_Pos (28U) USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U) __LLACCUM_EPSILON__ 0x1P-31LLK USB_OTG_HCINT_BBERR_Pos (8U) __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT RCC_APB1ENR_TIM4EN_Msk (0x1U << RCC_APB1ENR_TIM4EN_Pos) CAN_F3R1_FB4_Pos (4U) USB_OTG_DIEPCTL_SODDFRM_Pos (29U) __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk CAN_F0R1_FB20_Msk (0x1U << CAN_F0R1_FB20_Pos) TickPriority SYSCFG_PMC_ADC3DC2_Msk (0x1U << SYSCFG_PMC_ADC3DC2_Pos) RTC_TAFCR_TAMPFLT_1 (0x2U << RTC_TAFCR_TAMPFLT_Pos) USB_OTG_GUSBCFG_TOCAL_1 (0x2U << USB_OTG_GUSBCFG_TOCAL_Pos) xPSR_T_Pos 24U __HAL_RCC_FLITF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN)) CAN_F7R2_FB6 CAN_F7R2_FB6_Msk CAN_F10R1_FB23 CAN_F10R1_FB23_Msk __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_Msk SYSCFG_EXTICR4_EXTI15_PF 0x5000U CAN_F6R2_FB17_Pos (17U) USB_OTG_DOEPMSK_XFRCM_Pos (0U) CAN_RDT0R_DLC_Msk (0xFU << CAN_RDT0R_DLC_Pos) __HAL_DBGMCU_FREEZE_TIM1() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM1_STOP)) FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef __HAL_RCC_GET_SDMMC1_SOURCE __HAL_RCC_GET_SDIO_SOURCE ADC3 ((ADC_TypeDef *) ADC3_BASE) CAN_F13R1_FB17 CAN_F13R1_FB17_Msk DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET) __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET FMC_SDTR2_TRP_1 (0x2U << FMC_SDTR2_TRP_Pos) __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET PWR_CSR_BRE_Pos (9U) COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2 __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET CAN_F0R2_FB20 CAN_F0R2_FB20_Msk __HAL_TIM_MOE_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U) { (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); } } } while(0U) TIM_CCER_CC3P TIM_CCER_CC3P_Msk TIM_CR1_CMS TIM_CR1_CMS_Msk SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFFU) USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk CAN_F6R1_FB3_Pos (3U) GPIO_AFRH_AFSEL15_Pos (28U) IS_RCC_PLLR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U)) USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk _T_SIZE  __lock RTC_TSTR_SU_1 (0x2U << RTC_TSTR_SU_Pos) CAN_F4R1_FB3_Msk (0x1U << CAN_F4R1_FB3_Pos) _write HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1 USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U) FPU_MVFR1_FP_fused_MAC_Pos 28U SYSCFG_EXTICR3_EXTI11_PH 0x7000U QUADSPI_CCR_IMODE_Pos (8U) CAN_F0R2_FB23 CAN_F0R2_FB23_Msk GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15 __INT16_C(c) c IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U) FMC_BTR2_CLKDIV_1 (0x2U << FMC_BTR2_CLKDIV_Pos) __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR RCC_SYSCLKSOURCE_STATUS_PLLRCLK ((uint32_t)(RCC_CFGR_SWS_0 | RCC_CFGR_SWS_1)) USART_CR3_CTSIE_Pos (10U) SAI_xFRCR_FSALL_3 (0x08U << SAI_xFRCR_FSALL_Pos) CAN_F0R1_FB9_Msk (0x1U << CAN_F0R1_FB9_Pos) MPU_REGION_SIZE_1KB ((uint8_t)0x09) CAN_F9R1_FB12_Pos (12U) CAN_F10R2_FB30 CAN_F10R2_FB30_Msk CAN_F12R1_FB0 CAN_F12R1_FB0_Msk DMA_SxFCR_DMDIS_Pos (2U) GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk FLASH_SCALE1_LATENCY3_FREQ 90000000U SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk CAN_F8R2_FB27_Pos (27U) RCC_AHB1ENR_GPIOFEN_Pos (5U) GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM CAN_F8R2_FB20_Msk (0x1U << CAN_F8R2_FB20_Pos) EXTI_IMR_IM20 EXTI_IMR_MR20 USB_OTG_GLPMCFG_L1SSEN_Pos (7U) GPIO_BSRR_BS4_Pos (4U) IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) DMA_SxCR_PBURST_1 (0x2U << DMA_SxCR_PBURST_Pos) GPIO_MODER_MODER9_0 (0x1U << GPIO_MODER_MODER9_Pos) CAN_F12R1_FB28_Pos (28U) RCC_PLLI2SCFGR_PLLI2SN_3 (0x008U << RCC_PLLI2SCFGR_PLLI2SN_Pos) __POSIX_VISIBLE 200809 TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2 EXTI_FTSR_TR10_Msk (0x1U << EXTI_FTSR_TR10_Pos) __HAL_RCC_FMPI2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST)) RTC_TSTR_SU_Msk (0xFU << RTC_TSTR_SU_Pos) CAN_F12R1_FB12 CAN_F12R1_FB12_Msk CAN_F0R2_FB27_Msk (0x1U << CAN_F0R2_FB27_Pos) DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U) USB_OTG_HAINTMSK_HAINTM_Pos (0U) DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk CAN_F2R1_FB23_Msk (0x1U << CAN_F2R1_FB23_Pos) CAN_TDH1R_DATA5_Msk (0xFFU << CAN_TDH1R_DATA5_Pos) CAN_F3R1_FB10 CAN_F3R1_FB10_Msk FMC_BWTR1_ADDHLD_1 (0x2U << FMC_BWTR1_ADDHLD_Pos) RTC_TSDR_DU_1 (0x2U << RTC_TSDR_DU_Pos) CAN_TSR_TERR0_Msk (0x1U << CAN_TSR_TERR0_Pos) RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI FMC_BCR1_CBURSTRW FMC_BCR1_CBURSTRW_Msk TIM_CR2_CCPC_Msk (0x1U << TIM_CR2_CCPC_Pos) USB_OTG_GOTGCTL_OTGVER_Msk (0x1U << USB_OTG_GOTGCTL_OTGVER_Pos) ADC_CCR_DDS_Msk (0x1U << ADC_CCR_DDS_Pos) __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET CAN_F3R1_FB0_Msk (0x1U << CAN_F3R1_FB0_Pos) GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) RTC_ISR_INIT_Pos (7U) USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk __HAL_RCC_TIM14_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST)) USB_OTG_DOEPINT_XFRC_Pos (0U) CAN_F12R2_FB6_Pos (6U) MPU_REGION_SIZE_4MB ((uint8_t)0x15) __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE USB_OTG_GRSTCTL_TXFNUM_0 (0x01U << USB_OTG_GRSTCTL_TXFNUM_Pos) CAN_F7R1_FB19 CAN_F7R1_FB19_Msk CAN_F0R1_FB24 CAN_F0R1_FB24_Msk CAN_F5R2_FB25_Msk (0x1U << CAN_F5R2_FB25_Pos) PWR_CR_LPLVDS PWR_CR_LPLVDS_Msk CAN_F12R1_FB23_Msk (0x1U << CAN_F12R1_FB23_Pos) CAN_F0R1_FB14 CAN_F0R1_FB14_Msk TPI_ITATBCTR2_ATREADY_Msk (0x1UL ) USB_OTG_CHNUM USB_OTG_CHNUM_Msk GPIO_AFRL_AFRL0_0 GPIO_AFRL_AFSEL0_0 RCC_PLLI2SCFGR_PLLI2SQ_Pos (24U) __STM32F4xx_HAL_DEF  GPIO_LCKR_LCK9_Msk (0x1U << GPIO_LCKR_LCK9_Pos) RCC_APB2ENR_SDIOEN_Pos (11U) CAN_F11R2_FB14_Pos (14U) EXTI_SWIER_SWIER4_Pos (4U) GPIO_SPEED_FREQ_VERY_HIGH 0x00000003U SysTick ((SysTick_Type *) SysTick_BASE ) SYSCFG_EXTICR3_EXTI9_PD 0x0030U __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE CAN_FA1R_FACT14 CAN_FA1R_FACT14_Msk FMC_BCR4_WAITEN_Pos (13U) __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk GPIO_BSRR_BR11_Msk (0x1U << GPIO_BSRR_BR11_Pos) RCC_PLLSAICFGR_RST_VALUE 0x04003010U FD_SETSIZE 64 RCC_APB1ENR_SPI2EN_Msk (0x1U << RCC_APB1ENR_SPI2EN_Pos) RTC_ALRMBR_ST_0 (0x1U << RTC_ALRMBR_ST_Pos) FMC_BTR2_BUSTURN_Msk (0xFU << FMC_BTR2_BUSTURN_Pos) CAN_F2R1_FB5_Pos (5U) TIM_CCMR1_CC1S_0 (0x1U << TIM_CCMR1_CC1S_Pos) EXTI_FTSR_TR6_Pos (6U) __GCC_ATOMIC_INT_LOCK_FREE 2 __INT8_C(c) c __P(protos) protos ADC_SQR3_SQ4_Pos (15U) CONTROL_nPRIV_Msk (1UL ) USART1 ((USART_TypeDef *) USART1_BASE) FMC_BCR4_BURSTEN FMC_BCR4_BURSTEN_Msk FLASH_OPTCR_RDP_Msk (0xFFU << FLASH_OPTCR_RDP_Pos) ADC_CSR_AWD3 ADC_CSR_AWD3_Msk TIM_DMABASE_SMCR 0x00000002U CAN_F0R1_FB28_Pos (28U) I2C_SR2_PEC I2C_SR2_PEC_Msk RCC_APB2RSTR_SPI4RST_Pos (13U) _INT64_T_DECLARED  __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) DMA_LIFCR_CTCIF0_Msk (0x1U << DMA_LIFCR_CTCIF0_Pos) __HAL_RCC_PLLSAI_GET_FLAG() ((RCC->CR & (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY)) RCC_APB2ENR_SYSCFGEN_Msk (0x1U << RCC_APB2ENR_SYSCFGEN_Pos) FMC_BCR1_MWID_Msk (0x3U << FMC_BCR1_MWID_Pos) RCC_LSE_BYPASS ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) RTC_CALR_CALP RTC_CALR_CALP_Msk SDIO_ICR_SDIOITC_Msk (0x1U << SDIO_ICR_SDIOITC_Pos) FLASH_ACR_DCRST_Pos (12U) DCMI_ICR_OVR_ISC_Pos (1U) __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET RCC_APB1RSTR_TIM13RST_Msk (0x1U << RCC_APB1RSTR_TIM13RST_Pos) CLOCKSWITCH_TIMEOUT_VALUE 5000U EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk SAI_xCR2_FTH_1 (0x2U << SAI_xCR2_FTH_Pos) CAN_F13R2_FB24_Pos (24U) CAN_F5R2_FB12_Msk (0x1U << CAN_F5R2_FB12_Pos) CAN_F11R2_FB31_Pos (31U) FMPI2C_CR2_STOP FMPI2C_CR2_STOP_Msk CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk PWR_CSR_BRE_Msk (0x1U << PWR_CSR_BRE_Pos) RCC_PLLSAICFGR_PLLSAIM_0 (0x01U << RCC_PLLSAICFGR_PLLSAIM_Pos) SAI_xFRCR_FSALL_Msk (0x7FU << SAI_xFRCR_FSALL_Pos) CAN_F1R2_FB4_Pos (4U) DAC_CHANNEL2_SUPPORT  __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED FMC_PATT_ATTHIZ2_0 (0x01U << FMC_PATT_ATTHIZ2_Pos) USB_OTG_GINTMSK_SRQIM_Msk (0x1U << USB_OTG_GINTMSK_SRQIM_Pos) EXTI_RTSR_TR14_Msk (0x1U << EXTI_RTSR_TR14_Pos) RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE FMC_SDTR2_TWR_1 (0x2U << FMC_SDTR2_TWR_Pos) __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE FMC_PMEM_MEMWAIT2_Pos (8U) __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE DAC_DHR12RD_DACC2DHR_Pos (16U) FMC_SDTR2_TXSR_0 (0x1U << FMC_SDTR2_TXSR_Pos) DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0 GPIO_IDR_ID1_Pos (1U) CAN_F9R2_FB4 CAN_F9R2_FB4_Msk CAN_FA1R_FACT22 CAN_FA1R_FACT22_Msk EXTI_RTSR_TR10_Pos (10U) TIM_BDTR_LOCK_Pos (8U) CAN_F3R1_FB13_Msk (0x1U << CAN_F3R1_FB13_Pos) CAN_F8R2_FB24 CAN_F8R2_FB24_Msk DWT_CTRL_CYCTAP_Pos 9U GPIO_OTYPER_OT4_Msk (0x1U << GPIO_OTYPER_OT4_Pos) EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV FMC_BTR2_DATAST_1 (0x02U << FMC_BTR2_DATAST_Pos) SDIO_STA_RXACT SDIO_STA_RXACT_Msk __HQ_IBIT__ 0 CAN_RF0R_FOVR0_Msk (0x1U << CAN_RF0R_FOVR0_Pos) SPI_CRCPR_CRCPOLY_Msk (0xFFFFU << SPI_CRCPR_CRCPOLY_Pos) USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk FMC_BTR4_CLKDIV_2 (0x4U << FMC_BTR4_CLKDIV_Pos) __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) CAN_F4R2_FB3_Pos (3U) SDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE FLASH_OPTCR_nWRP_Msk (0xFFFU << FLASH_OPTCR_nWRP_Pos) __HAL_RCC_ADC1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET) SPDIFRX_DR0_PT_Msk (0x3U << SPDIFRX_DR0_PT_Pos) SDIO_MASK_TXFIFOFIE_Pos (16U) CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk RTC_ALRMBSSR_MASKSS_1 (0x2U << RTC_ALRMBSSR_MASKSS_Pos) CAN_F6R2_FB15_Msk (0x1U << CAN_F6R2_FB15_Pos) __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD DAC_DHR12LD_DACC1DHR_Pos (4U) OB_PCROP_SECTOR_2 0x00000004U EXTI_PR_PR15_Msk (0x1U << EXTI_PR_PR15_Pos) CAN_F13R1_FB30 CAN_F13R1_FB30_Msk RCC_APB1RSTR_WWDGRST_Msk (0x1U << RCC_APB1RSTR_WWDGRST_Pos) CAN_F8R1_FB11_Msk (0x1U << CAN_F8R1_FB11_Pos) IS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE RCC_APB2LPENR_USART1LPEN_Pos (4U) I2C_CR2_LAST_Pos (12U) CAN_F8R2_FB6 CAN_F8R2_FB6_Msk RCC_AHB2RSTR_OTGFSRST_Msk (0x1U << RCC_AHB2RSTR_OTGFSRST_Pos) GPIO_PUPDR_PUPD5_0 (0x1U << GPIO_PUPDR_PUPD5_Pos) __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG __UFRACT_EPSILON__ 0x1P-16UR FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) USB_OTG_DIEPCTL_TXFNUM_3 (0x8U << USB_OTG_DIEPCTL_TXFNUM_Pos) RCC_PLLI2SCFGR_PLLI2SN_4 (0x010U << RCC_PLLI2SCFGR_PLLI2SN_Pos) __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min)) RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk __HAL_RCC_TIM8_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET) SCB_SHCSR_BUSFAULTENA_Pos 17U SPI_CR1_BR SPI_CR1_BR_Msk __HAL_RCC_I2S_APB2_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__))) CAN_TDH1R_DATA7_Msk (0xFFU << CAN_TDH1R_DATA7_Pos) DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE) RTC_ALRMAR_ST_1 (0x2U << RTC_ALRMAR_ST_Pos) RCC_AHB1LPENR_GPIOHLPEN_Pos (7U) __HAL_DBGMCU_FREEZE_WWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_WWDG_STOP)) __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE USB_OTG_GRSTCTL_AHBIDL_Pos (31U) USB_OTG_GINTMSK_MMISM_Msk (0x1U << USB_OTG_GINTMSK_MMISM_Pos) USB_OTG_GINTMSK_PTXFEM_Msk (0x1U << USB_OTG_GINTMSK_PTXFEM_Pos) TIM_OR_ITR1_RMP_Msk (0x3U << TIM_OR_ITR1_RMP_Pos) USB_OTG_DOEPINT_STUP_Pos (3U) DMA_SxCR_DIR DMA_SxCR_DIR_Msk CAN_F4R2_FB15 CAN_F4R2_FB15_Msk __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0) GPIO_IDR_IDR_2 GPIO_IDR_ID2 CAN_F3R1_FB30_Msk (0x1U << CAN_F3R1_FB30_Pos) BDCR __DEC_EVAL_METHOD__ 2 OB_BOR_LEVEL1 ((uint8_t)0x08) TPI_ITATBCTR0_ATREADY_Pos 0U PMODE_BitNumber PMODE_BIT_NUMBER __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk CAN_F9R1_FB9_Msk (0x1U << CAN_F9R1_FB9_Pos) xPSR_Q_Pos 27U CoreDebug_DCRSR_REGWnR_Pos 16U GPIO_BSRR_BR0_Msk (0x1U << GPIO_BSRR_BR0_Pos) CAN_F12R2_FB5_Msk (0x1U << CAN_F12R2_FB5_Pos) __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk SDIO_CMD_CMDINDEX_Pos (0U) CAN_F1R2_FB18_Pos (18U) GPIO_MODER_MODE15_Pos (30U) SDIO_CMD_WAITPEND_Pos (9U) CAN_F8R1_FB18 CAN_F8R1_FB18_Msk __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE __lock_annotate(x)  CAN_F6R1_FB12_Pos (12U) TIM_CLOCKDIVISION_DIV4 (TIM_CR1_CKD_1) CAN_FM1R_FBM20_Msk (0x1U << CAN_FM1R_FBM20_Pos) GPIO_AFRH_AFRH5_2 GPIO_AFRH_AFSEL13_2 EXTI_FTSR_TR15_Pos (15U) TIM_CCMR1_CC1S_Pos (0U) BUFSIZ 1024 SYSCFG_EXTICR4_EXTI15_PH 0x7000U FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk USB_OTG_HOST_BASE 0x400U DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED GPIOB ((GPIO_TypeDef *) GPIOB_BASE) CAN_F11R2_FB19 CAN_F11R2_FB19_Msk __HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL) EXTI_EMR_MR7 EXTI_EMR_MR7_Msk FMC_SDCR2_CAS_Pos (7U) CAN_F12R1_FB7_Pos (7U) __lock_try_acquire_recursive(lock) __retarget_lock_try_acquire_recursive(lock) DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE) SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk DMA_SxCR_PL_Pos (16U) RCC_SAI2CLKSOURCE_PLLSAI 0x00000000U CAN_F8R2_FB18_Msk (0x1U << CAN_F8R2_FB18_Pos) __DA_FBIT__ 31 DAC_CR_MAMP2_1 (0x2U << DAC_CR_MAMP2_Pos) RTC_TAFCR_TAMPTS_Msk (0x1U << RTC_TAFCR_TAMPTS_Pos) I2C_OAR1_ADD9_Msk (0x1U << I2C_OAR1_ADD9_Pos) USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) CAN_F4R1_FB30 CAN_F4R1_FB30_Msk FMC_SDSR_RE_Msk (0x1U << FMC_SDSR_RE_Pos) _SIGNED signed DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk __HAL_RCC_SDMMC1_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET SYSCFG_EXTICR1_EXTI1_Msk (0xFU << SYSCFG_EXTICR1_EXTI1_Pos) RCC_PLLSAICFGR_PLLSAIP_1 (0x2U << RCC_PLLSAICFGR_PLLSAIP_Pos) DMA_LIFCR_CTCIF2_Msk (0x1U << DMA_LIFCR_CTCIF2_Pos) CAN_FS1R_FSC23_Pos (23U) EXTI_RTSR_TR10_Msk (0x1U << EXTI_RTSR_TR10_Pos) I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U) SET_BIT(REG,BIT) ((REG) |= (BIT)) I2C_CR2_FREQ_4 (0x10U << I2C_CR2_FREQ_Pos) RCC_CFGR_SW_HSI 0x00000000U CAN_F8R1_FB6_Msk (0x1U << CAN_F8R1_FB6_Pos) DCMI_SR_HSYNC_Pos (0U) __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous") USB_OTG_DCTL_RWUSIG_Msk (0x1U << USB_OTG_DCTL_RWUSIG_Pos) DAC_DHR12R1_DACC1DHR_Pos (0U) CAN_F3R2_FB28_Pos (28U) GPIO_AF5_SPI1 ((uint8_t)0x05) TIM_RCR_REP_Msk (0xFFU << TIM_RCR_REP_Pos) CAN_TDL0R_DATA3_Pos (24U) USB_OTG_GINTSTS_RSTDET_Msk (0x1U << USB_OTG_GINTSTS_RSTDET_Pos) TIM_CR1_CKD_Msk (0x3U << TIM_CR1_CKD_Pos) CAN_F8R1_FB22_Pos (22U) TIM_OCNIDLESTATE_RESET 0x00000000U RTC_ALRMAR_HU_0 (0x1U << RTC_ALRMAR_HU_Pos) RTC_TSTR_MNT_2 (0x4U << RTC_TSTR_MNT_Pos) __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE __HAL_RCC_SPDIFRX_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, (uint32_t)(__SOURCE__))) __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET) HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback ADC_SQR2_SQ8_3 (0x08U << ADC_SQR2_SQ8_Pos) SPI_CR1_CPHA SPI_CR1_CPHA_Msk __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__) do{ CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE); } while(0U) SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) CAN_FS1R_FSC17_Pos (17U) __USFRACT_EPSILON__ 0x1P-8UHR CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk CAN_F2R2_FB10_Pos (10U) FMC_BTR2_DATAST_4 (0x10U << FMC_BTR2_DATAST_Pos) RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk FMPI2C_CR1_TXIE_Msk (0x1U << FMPI2C_CR1_TXIE_Pos) CAN_F5R2_FB9_Msk (0x1U << CAN_F5R2_FB9_Pos) FMC_BCR1_WAITPOL_Msk (0x1U << FMC_BCR1_WAITPOL_Pos) FMC_BCR1_WAITEN_Pos (13U) TIM_SLAVEMODE_RESET 0x00000004U USB_OTG_HCDMA_DMAADDR_Pos (0U) RCC_APB2RSTR_SAI1RST_Pos (22U) FMC_PCR_TAR_2 (0x4U << FMC_PCR_TAR_Pos) __TQ_IBIT__ 0 __HAL_RCC_SDIO_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET) __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_FMPI2C1RST)) RTC_ALRMAR_PM_Pos (22U) CAN_F8R1_FB16_Pos (16U) I2C_CR2_ITBUFEN_Msk (0x1U << I2C_CR2_ITBUFEN_Pos) CAN_F11R2_FB17_Msk (0x1U << CAN_F11R2_FB17_Pos) CAN_F0R1_FB21 CAN_F0R1_FB21_Msk DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk RTC_ALRMAR_PM_Msk (0x1U << RTC_ALRMAR_PM_Pos) USB_OTG_DOEPMSK_EPDM_Pos (1U) I2C_SR1_AF_Pos (10U) __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM CAN_F1R1_FB5_Pos (5U) RTC_ALRMAR_DU_0 (0x1U << RTC_ALRMAR_DU_Pos) CAN_F7R1_FB3_Msk (0x1U << CAN_F7R1_FB3_Pos) SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk CAN_F3R2_FB28 CAN_F3R2_FB28_Msk FMC_SDTR2_TRAS_1 (0x2U << FMC_SDTR2_TRAS_Pos) CAN_F0R1_FB7_Pos (7U) GPIO_AFRH_AFSEL13_Pos (20U) ADC_SMPR1_SMP18_1 (0x2U << ADC_SMPR1_SMP18_Pos) MPU_REGION_SIZE_64B ((uint8_t)0x05) RTC_ALRMBR_HU_3 (0x8U << RTC_ALRMBR_HU_Pos) FLASH_OPTCR_nWRP_2 0x00040000U DMA_CHANNEL_1 0x02000000U FMPI2C_CR1_SMBDEN_Msk (0x1U << FMPI2C_CR1_SMBDEN_Pos) FMPI2C_ISR_ALERT_Pos (13U) __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED GPIO_BSRR_BS_9 GPIO_BSRR_BS9 CAN_F3R1_FB9_Msk (0x1U << CAN_F3R1_FB9_Pos) CAN_TXSTATUS_FAILED ((uint8_t)0x00U) DMA_SxFCR_FEIE_Pos (7U) FMC_BTR1_DATAST_2 (0x04U << FMC_BTR1_DATAST_Pos) USB_OTG_DCFG_PERSCHIVL_1 (0x2U << USB_OTG_DCFG_PERSCHIVL_Pos) CAN_F3R1_FB14_Msk (0x1U << CAN_F3R1_FB14_Pos) CAN_F6R2_FB4_Pos (4U) SAI_xCR2_MUTECNT_2 (0x04U << SAI_xCR2_MUTECNT_Pos) __PTRDIFF_T  I2C_SR1_TXE I2C_SR1_TXE_Msk TPI_FIFO1_ITM_bytecount_Pos 27U ADC_SMPR2_SMP7_Pos (21U) _NULL 0 RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U)) RDP_KEY ((uint16_t)0x00A5) RCC_AHB1ENR_GPIOCEN_Pos (2U) __STM32F4xx_HAL_VERSION_RC (0x00U) _IN_ADDR_T_DECLARED  RCC_AHB3ENR_FMCEN_Pos (0U) PVD_IRQn RCC_CIR_LSERDYC_Pos (17U) ADC_SQR3_SQ5_3 (0x08U << ADC_SQR3_SQ5_Pos) USB_OTG_HCCHAR_EPTYP_1 (0x2U << USB_OTG_HCCHAR_EPTYP_Pos) __HAL_RCC_GPIOA_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST)) USB_OTG_PCGCCTL_STOPCLK_Msk (0x1U << USB_OTG_PCGCCTL_STOPCLK_Pos) __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15 DCMI_CR_ESS DCMI_CR_ESS_Msk USB_OTG_EPNUM USB_OTG_EPNUM_Msk CAN_F4R1_FB4_Pos (4U) SYSCFG_EXTICR4_EXTI14_PI 0x0800U QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk CAN_TSR_TXOK2_Msk (0x1U << CAN_TSR_TXOK2_Pos) _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); } IS_RCC_PLLI2SQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U)) FLASH_OPTCR_OPTLOCK_Msk (0x1U << FLASH_OPTCR_OPTLOCK_Pos) LSION_BitNumber RCC_LSION_BIT_NUMBER TIM_TRGO_OC2REF ((TIM_CR2_MMS_2 | TIM_CR2_MMS_0)) DMA_LISR_TEIF3_Msk (0x1U << DMA_LISR_TEIF3_Pos) __ULLACCUM_IBIT__ 32 CAN_F7R2_FB19_Pos (19U) USB_OTG_GUSBCFG_TOCAL_Pos (0U) GPIO_AFRL_AFRL4_2 GPIO_AFRL_AFSEL4_2 CAN_FA1R_FACT4_Msk (0x1U << CAN_FA1R_FACT4_Pos) DMA_SxCR_PFCTRL_Pos (5U) CAN_F1R1_FB25_Msk (0x1U << CAN_F1R1_FB25_Pos) CAN_TSR_CODE_Pos (24U) CAN_F11R2_FB22_Msk (0x1U << CAN_F11R2_FB22_Pos) USB_OTG_DCFG_DAD_4 (0x10U << USB_OTG_DCFG_DAD_Pos) __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE FMC_BTR2_ACCMOD_0 (0x1U << FMC_BTR2_ACCMOD_Pos) TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) CRC ((CRC_TypeDef *) CRC_BASE) CAN_F10R2_FB18_Pos (18U) CAN_F6R1_FB0_Msk (0x1U << CAN_F6R1_FB0_Pos) CAN_FA1R_FACT24_Msk (0x1U << CAN_FA1R_FACT24_Pos) DMA_LISR_TCIF2_Msk (0x1U << DMA_LISR_TCIF2_Pos) _unused_rand CAN_F9R2_FB11 CAN_F9R2_FB11_Msk FMC_BWTR3_ADDSET_0 (0x1U << FMC_BWTR3_ADDSET_Pos) TIM_SMCR_MSM TIM_SMCR_MSM_Msk TIM_CCMR1_IC2F_Msk (0xFU << TIM_CCMR1_IC2F_Pos) ETH_MMCRGUFCR 0x000001C4U GPIO_AFRL_AFRL5_2 GPIO_AFRL_AFSEL5_2 __HAL_TIM_DISABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__)) __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD) TIM_SR_TIF_Msk (0x1U << TIM_SR_TIF_Pos) __HAL_RCC_WWDG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); UNUSED(tmpreg); } while(0U) USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk FLASH_SECTOR_2 2U __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL SDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFU << SDIO_DLEN_DATALENGTH_Pos) UINT_LEAST16_MAX (__UINT_LEAST16_MAX__) CAN_F2R1_FB6_Msk (0x1U << CAN_F2R1_FB6_Pos) RCC_CIR_LSIRDYF_Pos (0U) CAN_F5R2_FB1 CAN_F5R2_FB1_Msk DMA_SxCR_PSIZE_Pos (11U) USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U) QUADSPI_CR_DFM_Msk (0x1U << QUADSPI_CR_DFM_Pos) __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() USB_OTG_GUSBCFG_CTXPKT_Msk (0x1U << USB_OTG_GUSBCFG_CTXPKT_Pos) CAN_F6R1_FB23_Msk (0x1U << CAN_F6R1_FB23_Pos) CAN_F2R2_FB8 CAN_F2R2_FB8_Msk __GNUCLIKE_BUILTIN_MEMCPY 1 RTC_SHIFTR_ADD1S_Msk (0x1U << RTC_SHIFTR_ADD1S_Pos) CAN_TDL2R_DATA0_Msk (0xFFU << CAN_TDL2R_DATA0_Pos) __CMSIS_GCC_USE_REG(r) "r" (r) __RAM_FUNC __attribute__((section(".RamFunc"))) FMPI2C_CR2_PECBYTE_Msk (0x1U << FMPI2C_CR2_PECBYTE_Pos) INT_LEAST32_MAX (__INT_LEAST32_MAX__) MPU_REGION_SIZE_2MB ((uint8_t)0x14) _IOLBF 1 TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) CAN_F9R2_FB12_Pos (12U) UART_FLAG_NE ((uint32_t)USART_SR_NE) USB_OTG_GUSBCFG_PTCI_Msk (0x1U << USB_OTG_GUSBCFG_PTCI_Pos) __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE __PKHTB(ARG1,ARG2,ARG3) ({ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); if (ARG3 == 0) __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); else __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); __RES; }) GPIO_SPEED_FREQ_LOW 0x00000000U RCC_AHB1ENR_OTGHSEN_Msk (0x1U << RCC_AHB1ENR_OTGHSEN_Pos) IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLEVEL_OFF) || ((LEVEL) == TIM_LOCKLEVEL_1) || ((LEVEL) == TIM_LOCKLEVEL_2) || ((LEVEL) == TIM_LOCKLEVEL_3)) CAN_F13R1_FB13_Pos (13U) ADC_CR1_AWDEN_Msk (0x1U << ADC_CR1_AWDEN_Pos) FMC_BTR3_BUSTURN_3 (0x8U << FMC_BTR3_BUSTURN_Pos) TIM_FLAG_CC2 (TIM_SR_CC2IF) __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH RCC_APB2LPENR_SPI1LPEN_Msk (0x1U << RCC_APB2LPENR_SPI1LPEN_Pos) TIM_BDTR_BKP_Msk (0x1U << TIM_BDTR_BKP_Pos) CEC_CFGR_LBPEGEN_Pos (6U) CAN_F10R2_FB7_Pos (7U) __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD USB_OTG_HCINT_NYET_Pos (6U) CAN_F9R2_FB25_Msk (0x1U << CAN_F9R2_FB25_Pos) NVIC_PRIORITYGROUP_0 0x00000007U FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk _file CAN_F10R1_FB19_Msk (0x1U << CAN_F10R1_FB19_Pos) USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) GPIO_BSRR_BR7_Pos (23U) TIM_CCMR1_OC1M_1 (0x2U << TIM_CCMR1_OC1M_Pos) SCB_SCR_SLEEPDEEP_Pos 2U __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk CAN_F0R2_FB9_Msk (0x1U << CAN_F0R2_FB9_Pos) FMPI2C_CR1_ERRIE_Pos (7U) CAN_F3R1_FB28_Msk (0x1U << CAN_F3R1_FB28_Pos) CAN_BTR_SILM_Msk (0x1U << CAN_BTR_SILM_Pos) EXTI_SWIER_SWIER9_Msk (0x1U << EXTI_SWIER_SWIER9_Pos) __HAL_RCC_SYSCFG_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST)) READ_REG(REG) ((REG)) ADC_SMPR2_SMP2_2 (0x4U << ADC_SMPR2_SMP2_Pos) USB_OTG_DIEPEACHMSK1_TOM_Pos (3U) SPI1 ((SPI_TypeDef *) SPI1_BASE) ADC_SQR3_SQ1_4 (0x10U << ADC_SQR3_SQ1_Pos) FMC_BWTR1_ACCMOD FMC_BWTR1_ACCMOD_Msk FMC_PCR_PTYP_Msk (0x1U << FMC_PCR_PTYP_Pos) __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk TIM_OR_TI4_RMP_1 (0x2U << TIM_OR_TI4_RMP_Pos) CAN_F3R2_FB7 CAN_F3R2_FB7_Msk CAN_RF1R_FOVR1_Pos (4U) CAN_FFA1R_FFA0_Pos (0U) EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk USART_SR_LBD_Pos (8U) DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI TPI_ITATBCTR0_ATREADY_Msk (0x1UL ) ADC_SQR2_SQ10_3 (0x08U << ADC_SQR2_SQ10_Pos) EXTI_EMR_MR20_Msk (0x1U << EXTI_EMR_MR20_Pos) CAN_TSR_TME0_Msk (0x1U << CAN_TSR_TME0_Pos) __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1 RCC_PLLCFGR_RST_VALUE 0x24003010U USB_OTG_HCSPLT_HUBADDR_Pos (7U) FLASH_OPTCR_nWRP_0 0x00010000U FMPI2C_TIMEOUTR_TIMEOUTB FMPI2C_TIMEOUTR_TIMEOUTB_Msk RTC_TR_PM_Pos (22U) HAL_GetTickPrio CAN_F8R1_FB25 CAN_F8R1_FB25_Msk IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || ((STATE) == MPU_ACCESS_NOT_SHAREABLE)) DMA_SxCR_HTIE_Pos (3U) CAN_F5R2_FB10 CAN_F5R2_FB10_Msk SDIO_CLKCR_HWFC_EN_Pos (14U) CAN_FM1R_FBM3_Pos (3U) PWR_CR_OFFSET 0x00U CAN_F10R1_FB24_Msk (0x1U << CAN_F10R1_FB24_Pos) ADC_CR2_JEXTSEL_0 (0x1U << ADC_CR2_JEXTSEL_Pos) GPIO_BSRR_BS_3 GPIO_BSRR_BS3 USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk GPIO_BRR_BR6_Pos (6U) CAN_F2R1_FB1 CAN_F2R1_FB1_Msk RCC_CLOCKTYPE_HCLK 0x00000002U FMC_PATT_ATTHIZ2_3 (0x08U << FMC_PATT_ATTHIZ2_Pos) CAN_F1R1_FB13_Pos (13U) ADC_SMPR2_SMP6_1 (0x2U << ADC_SMPR2_SMP6_Pos) CAN_F4R2_FB27 CAN_F4R2_FB27_Msk GPIO_ODR_OD8 GPIO_ODR_OD8_Msk CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk RTC_DR_YT_0 (0x1U << RTC_DR_YT_Pos) __cleanup ADC_JSQR_JSQ3_0 (0x01U << ADC_JSQR_JSQ3_Pos) CAN_F0R2_FB28_Pos (28U) CAN_F10R1_FB15 CAN_F10R1_FB15_Msk DMA_LIFCR_CTEIF0_Pos (3U) RTC_TAFCR_TAMP1TRG_Msk (0x1U << RTC_TAFCR_TAMP1TRG_Pos) TIM5 ((TIM_TypeDef *) TIM5_BASE) QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFU << QUADSPI_PSMAR_MATCH_Pos) CAN_F12R2_FB1 CAN_F12R2_FB1_Msk PWR_CR_FPDS_Msk (0x1U << PWR_CR_FPDS_Pos) CAN_F7R1_FB28_Msk (0x1U << CAN_F7R1_FB28_Pos) WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) GPIO_MODER_MODE12_Pos (24U) TIM_CR2_OIS3_Msk (0x1U << TIM_CR2_OIS3_Pos) CAN_F0R2_FB12_Msk (0x1U << CAN_F0R2_FB12_Pos) TPI_FIFO0_ETM_bytecount_Pos 24U CAN_F13R2_FB21 CAN_F13R2_FB21_Msk __HAL_RCC_UART5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN)) DMA_LIFCR_CHTIF0_Pos (4U) __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL GPIO_AF8_SAI2 ((uint8_t)0x08) EXTI_PR_PR18 EXTI_PR_PR18_Msk USB_OTG_GINTSTS_ISOODRP_Pos (14U) EXTI_RTSR_TR2_Pos (2U) TIM_CCER_CC3E_Pos (8U) ADC_CR2_EOCS_Msk (0x1U << ADC_CR2_EOCS_Pos) EXTI_EMR_MR8_Msk (0x1U << EXTI_EMR_MR8_Pos) USB_OTG_GOTGCTL_DHNPEN_Pos (11U) CAN_F2R2_FB4_Pos (4U) CAN_F1R1_FB3 CAN_F1R1_FB3_Msk TIM12_BASE (APB1PERIPH_BASE + 0x1800U) TIM_CCMR1_IC1F_0 (0x1U << TIM_CCMR1_IC1F_Pos) SAI_xFRCR_FSALL_2 (0x04U << SAI_xFRCR_FSALL_Pos) TPI_FIFO1_ETM_ATVALID_Pos 26U CAN_F0R2_FB3 CAN_F0R2_FB3_Msk SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk DWT_FUNCTION_DATAVADDR0_Pos 12U FMPI2C_CR1_RXDMAEN_Pos (15U) CAN_F3R1_FB23_Pos (23U) CAN_F13R2_FB1_Msk (0x1U << CAN_F13R2_FB1_Pos) __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE FMPI2C_CR1_SMBHEN_Pos (20U) SPDIFRX_IMR_CSRNEIE_Pos (1U) CAN_F10R2_FB22 CAN_F10R2_FB22_Msk DCMI_DR_BYTE0_Pos (0U) CAN_TI0R_EXID_Pos (3U) CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg CAN_F10R1_FB4_Msk (0x1U << CAN_F10R1_FB4_Pos) DMA_LISR_HTIF3_Msk (0x1U << DMA_LISR_HTIF3_Pos) FMC_BCR4_WAITPOL FMC_BCR4_WAITPOL_Msk CAN_F0R2_FB18 CAN_F0R2_FB18_Msk __HAL_RCC_CAN1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); UNUSED(tmpreg); } while(0U) CAN_FA1R_FACT27_Pos (27U) __HAL_RCC_GPIOA_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) != RESET) __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET CAN_TSR_LOW2_Msk (0x1U << CAN_TSR_LOW2_Pos) FPU_MVFR0_A_SIMD_registers_Pos 0U __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk CAN_TDL2R_DATA2_Msk (0xFFU << CAN_TDL2R_DATA2_Pos) SDIO_CLKCR_NEGEDGE_Msk (0x1U << SDIO_CLKCR_NEGEDGE_Pos) QUADSPI_CCR_DCYC_Pos (18U) FMC_BWTR2_ADDHLD_0 (0x1U << FMC_BWTR2_ADDHLD_Pos) USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U) OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0 EXTI_FTSR_TR9_Msk (0x1U << EXTI_FTSR_TR9_Pos) FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk FMC_SDTR2_TRCD_2 (0x4U << FMC_SDTR2_TRCD_Pos) TIM_CCER_CC2NP_Msk (0x1U << TIM_CCER_CC2NP_Pos) USB_OTG_HPTXSTS_PTXQTOP_0 (0x01U << USB_OTG_HPTXSTS_PTXQTOP_Pos) GPIO_AFRL_AFRL5_1 GPIO_AFRL_AFSEL5_1 CAN_BTR_SILM CAN_BTR_SILM_Msk SYSCFG_EXTICR2_EXTI6_PJ 0x0900U USB_OTG_GINTMSK_SOFM_Pos (3U) __UACCUM_MAX__ 0XFFFFFFFFP-16UK PWR_CR_PLS_2 (0x4U << PWR_CR_PLS_Pos) RCC_APB2LPENR_SAI2LPEN RCC_APB2LPENR_SAI2LPEN_Msk __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2 GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE RCC_CR_PLLON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)) USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U) SDMMC_CMD0TIMEOUT SDIO_CMD0TIMEOUT USB_OTG_HCINT_STALL_Pos (3U) ADC_DR_DATA_Msk (0xFFFFU << ADC_DR_DATA_Pos) RCC_APB2ENR_SPI4EN_Pos (13U) CAN_F9R1_FB16_Msk (0x1U << CAN_F9R1_FB16_Pos) TIMEVAL_TO_TIMESPEC(tv,ts) do { (ts)->tv_sec = (tv)->tv_sec; (ts)->tv_nsec = (tv)->tv_usec * 1000; } while (0) TIM_SMCR_TS_1 (0x2U << TIM_SMCR_TS_Pos) TIM_EGR_CC1G_Msk (0x1U << TIM_EGR_CC1G_Pos) CAN_F13R2_FB25_Msk (0x1U << CAN_F13R2_FB25_Pos) DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk TIM_CR2_CCPC TIM_CR2_CCPC_Msk RCC_DCKCFGR2_CK48MSEL_Pos (27U) SDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U) LPLVDS_BitNumber LPLVDS_BIT_NUMBER __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE CAN_F2R1_FB11 CAN_F2R1_FB11_Msk __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0 CAN_ESR_LEC_2 (0x4U << CAN_ESR_LEC_Pos) USB_OTG_GINTSTS_OTGINT_Msk (0x1U << USB_OTG_GINTSTS_OTGINT_Pos) SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk CAN_F12R2_FB11 CAN_F12R2_FB11_Msk __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET SDIO_CMD_WAITRESP_0 (0x1U << SDIO_CMD_WAITRESP_Pos) HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk CAN_F9R2_FB1_Pos (1U) __UINTPTR_MAX__ 0xffffffffU USB_OTG_GINTMSK_OEPINT_Pos (19U) IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) || ((LEVEL) == OB_RDP_LEVEL_1) || ((LEVEL) == OB_RDP_LEVEL_2)) USB_OTG_HCCHAR_DAD_1 (0x02U << USB_OTG_HCCHAR_DAD_Pos) DWT_CTRL_EXCTRCENA_Pos 16U CAN_F10R1_FB8_Pos (8U) __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig SysTick_VAL_CURRENT_Msk (0xFFFFFFUL ) RCC_APB1RSTR_I2C1RST_Pos (21U) FMC_SDTR1_TXSR_3 (0x8U << FMC_SDTR1_TXSR_Pos) USB_OTG_DCTL_RWUSIG_Pos (0U) RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1 DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING CAN_F13R1_FB12_Msk (0x1U << CAN_F13R1_FB12_Pos) CAN_MCR_ABOM_Pos (6U) ADC_CCR_DMA ADC_CCR_DMA_Msk SPDIFRX_CR_RXDMAEN_Msk (0x1U << SPDIFRX_CR_RXDMAEN_Pos) CAN_F5R2_FB21 CAN_F5R2_FB21_Msk __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE IWDG_PR_PR_Pos (0U) RTC_ALRMBSSR_MASKSS_Msk (0xFU << RTC_ALRMBSSR_MASKSS_Pos) FLASH_FLAG_BSY FLASH_SR_BSY __HAL_RCC_GPIOF_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST)) RTC_BKP4R_Pos (0U) DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U) FMC_BWTR2_ADDSET_1 (0x2U << FMC_BWTR2_ADDSET_Pos) FMC_BWTR1_BUSTURN_3 (0x8U << FMC_BWTR1_BUSTURN_Pos) TIM_EGR_CC3G_Pos (3U) CEC_IER_RXACKEIE_Msk (0x1U << CEC_IER_RXACKEIE_Pos) EXTI_PR_PR21_Msk (0x1U << EXTI_PR_PR21_Pos) stdout (_REENT->_stdout) SAI_xCR1_MCKDIV_0 (0x1U << SAI_xCR1_MCKDIV_Pos) CAN_F10R1_FB13_Pos (13U) SPDIFRX_DR1_C_Pos (3U) OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive GPIO_ODR_OD1_Msk (0x1U << GPIO_ODR_OD1_Pos) RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk CAN_F13R1_FB7_Pos (7U) RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1 RCC_DCKCFGR_PLLSAIDIVQ_Pos (8U) ADC_CSR_OVR3_Msk (0x1U << ADC_CSR_OVR3_Pos) CAN_F9R1_FB24 CAN_F9R1_FB24_Msk UINT64_MAX (__UINT64_MAX__) TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk RCC_APB1ENR_I2C1EN_Pos (21U) CAN_F3R1_FB29 CAN_F3R1_FB29_Msk FLASH_SECTOR_3 3U SDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE CAN_TSR_TXOK1_Pos (9U) USB_OTG_HPRT_PSUSP_Msk (0x1U << USB_OTG_HPRT_PSUSP_Pos) __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED WWDG_CFR_W_2 (0x04U << WWDG_CFR_W_Pos) ADC_CSR_EOC1 ADC_CSR_EOC1_Msk SPI_SR_OVR_Pos (6U) FMC_BCR3_ASYNCWAIT FMC_BCR3_ASYNCWAIT_Msk CAN_F4R2_FB13_Pos (13U) __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL SPI_SR_CHSIDE_Pos (2U) DMA_HIFCR_CTCIF5_Msk (0x1U << DMA_HIFCR_CTCIF5_Pos) CAN_F10R2_FB16_Pos (16U) USB_OTG_GLOBAL_BASE 0x000U GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk EXTI_FTSR_TR14_Msk (0x1U << EXTI_FTSR_TR14_Pos) RTC_ALRMBR_DT_Pos (28U) I2C3_ER_IRQn CEC_ISR_RXACKE_Pos (6U) FMPI2C_TXDR_TXDATA_Msk (0xFFU << FMPI2C_TXDR_TXDATA_Pos) CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk CAN_TSR_TERR2_Pos (19U) CAN_IER_BOFIE CAN_IER_BOFIE_Msk ADC_CDR_DATA2_Msk (0xFFFFU << ADC_CDR_DATA2_Pos) __HAL_RCC_ADC2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); UNUSED(tmpreg); } while(0U) RTC_BKP16R_Pos (0U) GPIO_IDR_ID7_Msk (0x1U << GPIO_IDR_ID7_Pos) __HAL_RCC_CEC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CECLPEN)) __HAL_RCC_SDIO_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET) GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14 CAN_FS1R_FSC11_Msk (0x1U << CAN_FS1R_FSC11_Pos) CAN_F10R1_FB30_Pos (30U) FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED DWT_FUNCTION_MATCHED_Pos 24U CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT)) GPIO_OTYPER_OT11_Pos (11U) IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) FMPI2C_ICR_ALERTCF_Msk (0x1U << FMPI2C_ICR_ALERTCF_Pos) TIM_FLAG_CC4 (TIM_SR_CC4IF) CAN_F5R2_FB23_Msk (0x1U << CAN_F5R2_FB23_Pos) CAN_MSR_RX_Msk (0x1U << CAN_MSR_RX_Pos) IS_RCC_PLLI2SP_VALUE(VALUE) (((VALUE) == RCC_PLLI2SP_DIV2) || ((VALUE) == RCC_PLLI2SP_DIV4) || ((VALUE) == RCC_PLLI2SP_DIV6) || ((VALUE) == RCC_PLLI2SP_DIV8)) GPIO_OSPEEDR_OSPEED6_0 (0x1U << GPIO_OSPEEDR_OSPEED6_Pos) CAN_IER_WKUIE_Pos (16U) CAN_F8R2_FB6_Msk (0x1U << CAN_F8R2_FB6_Pos) LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING CAN_F5R1_FB15 CAN_F5R1_FB15_Msk FMC_BCR1_WAITCFG_Pos (11U) HASH_AlgoMode_HASH HASH_ALGOMODE_HASH CAN_F12R1_FB27_Msk (0x1U << CAN_F12R1_FB27_Pos) DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk RCC_CRS_TRIMOV RCC_CRS_TRIMOVF RCC_APB2RSTR_SPI4RST_Msk (0x1U << RCC_APB2RSTR_SPI4RST_Pos) CAN_F13R1_FB22 CAN_F13R1_FB22_Msk CAN_F6R2_FB23_Pos (23U) __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB DAC_CR_MAMP1_2 (0x4U << DAC_CR_MAMP1_Pos) WCHAR_MIN (__WCHAR_MIN__) ADC_SQR1_SQ13_4 (0x10U << ADC_SQR1_SQ13_Pos) USB_OTG_PCGCCTL_GATECLK_Pos (1U) FMC_BCR3_BURSTEN_Msk (0x1U << FMC_BCR3_BURSTEN_Pos) CAN_F12R1_FB17_Pos (17U) DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk __HAL_TIM_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__)) __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START FMC_PATT_ATTHIZ2_1 (0x02U << FMC_PATT_ATTHIZ2_Pos) SDIO_STA_DATAEND SDIO_STA_DATAEND_Msk MPU_RASR_TEX_Pos 19U __STM32F4xx_HAL_GPIO_EX_H  RTC_CR_ALRAIE_Msk (0x1U << RTC_CR_ALRAIE_Pos) RTC_ISR_ALRBWF_Msk (0x1U << RTC_ISR_ALRBWF_Pos) GPIO_BSRR_BR15_Msk (0x1U << GPIO_BSRR_BR15_Pos) GPIO_AFRL_AFSEL2_2 (0x4U << GPIO_AFRL_AFSEL2_Pos) __HAL_RCC_TIM1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); UNUSED(tmpreg); } while(0U) __CC_SUPPORTS___INLINE__ 1 __HAL_RCC_UART4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN)) RTC_ALRMAR_MSK2_Pos (15U) EXTI_PR_PR1_Pos (1U) RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL FMC_BCR1_MTYP FMC_BCR1_MTYP_Msk USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk CAN_F5R2_FB3 CAN_F5R2_FB3_Msk SPDIFRX_CR_CHSEL_Msk (0x1U << SPDIFRX_CR_CHSEL_Pos) FMC_BWTR2_ADDSET FMC_BWTR2_ADDSET_Msk __HAL_I2C_SPEED_FAST I2C_SPEED_FAST RCC_CR_PLLSAIRDY_Msk (0x1U << RCC_CR_PLLSAIRDY_Pos) __FLT_MIN__ 1.1754943508222875e-38F GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0 SPDIFRX_IMR_PERRIE SPDIFRX_IMR_PERRIE_Msk USB_OTG_GLPMCFG_BESLTHRS_Pos (8U) GPIO_MODE_OUTPUT_OD 0x00000011U __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE EXTI_EMR_EM5 EXTI_EMR_MR5 USB_OTG_HCINTMSK_FRMORM_Pos (9U) QUADSPI_DR_DATA_Msk (0xFFFFFFFFU << QUADSPI_DR_DATA_Pos) GPIO_IDR_IDR_0 GPIO_IDR_ID0 RTC_ISR_ALRBWF_Pos (1U) RTC_CR_REFCKON_Pos (4U) RTC_TSDR_DT_Msk (0x3U << RTC_TSDR_DT_Pos) GPIO_BRR_BR7 GPIO_BRR_BR7_Msk SAI_xCR2_CPL_Msk (0x1U << SAI_xCR2_CPL_Pos) USB_OTG_DIEPCTL_TXFNUM_1 (0x2U << USB_OTG_DIEPCTL_TXFNUM_Pos) CAN_F7R2_FB3_Msk (0x1U << CAN_F7R2_FB3_Pos) RCC_DCKCFGR2_SDIOSEL_Pos (28U) GPIO_AFRH_AFSEL11_0 (0x1U << GPIO_AFRH_AFSEL11_Pos) __GNUCLIKE___TYPEOF 1 SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk TIM_SR_CC2IF TIM_SR_CC2IF_Msk CAN_F3R2_FB22_Msk (0x1U << CAN_F3R2_FB22_Pos) ADC_SMPR1_SMP17_0 (0x1U << ADC_SMPR1_SMP17_Pos) CAN_F0R1_FB23_Pos (23U) FMC_PATT_ATTWAIT2_Msk (0xFFU << FMC_PATT_ATTWAIT2_Pos) GPIO_AFRL_AFRL5_0 GPIO_AFRL_AFSEL5_0 RTC_TAFCR_TAMPFREQ_1 (0x2U << RTC_TAFCR_TAMPFREQ_Pos) TIM_DIER_CC4IE_Pos (4U) __result_use_check __attribute__((__warn_unused_result__)) SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk CAN_F3R2_FB9_Msk (0x1U << CAN_F3R2_FB9_Pos) TIM_SR_CC4OF_Msk (0x1U << TIM_SR_CC4OF_Pos) RCC_AHB1RSTR_OTGHRST_Msk (0x1U << RCC_AHB1RSTR_OTGHRST_Pos) FLASH_OPTCR_BOR_LEV_1 0x00000008U __UINTMAX_TYPE__ long long unsigned int TIM_CLOCKSOURCE_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1) __lock_close_recursive(lock) __retarget_lock_close_recursive(lock) EXTI_RTSR_TR18_Msk (0x1U << EXTI_RTSR_TR18_Pos) __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE DBGMCU_CR_DBG_STOP_Pos (1U) GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2 CAN_RDL1R_DATA3_Pos (24U) SYSCFG_EXTICR1_EXTI1_PB 0x0010U TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS CAN_F1R2_FB13 CAN_F1R2_FB13_Msk SPI_CR1_SSI_Msk (0x1U << SPI_CR1_SSI_Pos) GPIO_MODER_MODER12_Pos (24U) RCC_PLLVCO_INPUT_MAX 2100000U GPIO_BSRR_BR5_Pos (21U) CAN_F6R2_FB20 CAN_F6R2_FB20_Msk RTC_BKP16R_Msk (0xFFFFFFFFU << RTC_BKP16R_Pos) ADC_JSQR_JSQ4_2 (0x04U << ADC_JSQR_JSQ4_Pos) TIM_DMABASE_CNT 0x00000009U TIM_DMABASE_OR 0x00000013U CAN_F0R2_FB25 CAN_F0R2_FB25_Msk CAN_F9R1_FB2_Pos (2U) DAC_CR_WAVE1 DAC_CR_WAVE1_Msk ETH_MMCRFAECR 0x00000198U FMPI2C_ISR_PECERR_Msk (0x1U << FMPI2C_ISR_PECERR_Pos) FMC_SDSR_RE FMC_SDSR_RE_Msk CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk SYSCFG_EXTICR2_EXTI4_PA 0x0000U FMC_SDCR2_NB FMC_SDCR2_NB_Msk RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk WWDG_CFR_W0 WWDG_CFR_W_0 SDIO_DCOUNT_DATACOUNT_Pos (0U) QUADSPI_CCR_ABMODE_0 (0x1U << QUADSPI_CCR_ABMODE_Pos) CAN_F6R2_FB0_Msk (0x1U << CAN_F6R2_FB0_Pos) SAI_xCR2_FTH_0 (0x1U << SAI_xCR2_FTH_Pos) TIM_EventSource_Break TIM_EVENTSOURCE_BREAK GPIO_BRR_BR8_Pos (8U) __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET SYSCFG_BASE (APB2PERIPH_BASE + 0x3800U) CAN_F13R2_FB13_Pos (13U) CAN_F11R2_FB20_Pos (20U) RTC_TSDR_MU_Pos (8U) __USACCUM_FBIT__ 8 NOR_SUCCESS HAL_NOR_STATUS_SUCCESS SYSCFG_EXTICR2_EXTI5_PC 0x0020U SCB_CCR_UNALIGN_TRP_Pos 3U USB_OTG_GLPMCFG_LPMRSP_Pos (13U) CAN_F2R2_FB6_Msk (0x1U << CAN_F2R2_FB6_Pos) SDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1 USB_OTG_GUSBCFG_TOCAL_0 (0x1U << USB_OTG_GUSBCFG_TOCAL_Pos) RCC_APB2LPENR_SAI1LPEN_Msk (0x1U << RCC_APB2LPENR_SAI1LPEN_Pos) ADC_CR2_DDS_Pos (9U) DMA_HIFCR_CTCIF7_Msk (0x1U << DMA_HIFCR_CTCIF7_Pos) __GXX_ABI_VERSION 1010 APSR_C_Msk (1UL << APSR_C_Pos) I2C_CR1_SMBUS_Pos (1U) __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__) do{ SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE; } while(0U) RCC_CSR_LSION_Msk (0x1U << RCC_CSR_LSION_Pos) CAN_F0R2_FB16_Msk (0x1U << CAN_F0R2_FB16_Pos) GPIO_PUPDR_PUPD9_0 (0x1U << GPIO_PUPDR_PUPD9_Pos) RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2 __HAL_RCC_GPIOG_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET) RTC_TSDR_WDU RTC_TSDR_WDU_Msk __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN)) HAL_BUSY USART_SR_FE_Pos (1U) RCC_PLLDIV_4 RCC_PLL_DIV4 __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET RTC_TAFCR_TAMPPUDIS_Pos (15U) USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFU << USB_OTG_HCDMA_DMAADDR_Pos) CAN_F2R1_FB27_Pos (27U) _REENT_RAND48_ADD(ptr) ((ptr)->_new._reent._r48._add) __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET CAN_F9R2_FB16 CAN_F9R2_FB16_Msk CAN_F0R1_FB6_Pos (6U) USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk CAN_F1R1_FB10_Msk (0x1U << CAN_F1R1_FB10_Pos) RCC_CFGR_MCO1PRE_Msk (0x7U << RCC_CFGR_MCO1PRE_Pos) GPIO_MODER_MODER9_Msk (0x3U << GPIO_MODER_MODER9_Pos) CAN_F2R2_FB11 CAN_F2R2_FB11_Msk FMC_Bank1 ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE) RCC_CIR_HSERDYIE_Msk (0x1U << RCC_CIR_HSERDYIE_Pos) __htonl(_x) __bswap32(_x) SYSCFG_EXTICR1_EXTI0_Msk (0xFU << SYSCFG_EXTICR1_EXTI0_Pos) TIM_CR2_MMS TIM_CR2_MMS_Msk TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U CAN_RDH1R_DATA7_Msk (0xFFU << CAN_RDH1R_DATA7_Pos) RTC_CR_ADD1H_Pos (16U) ADC_CR1_AWDCH_4 (0x10U << ADC_CR1_AWDCH_Pos) USB_OTG_DOEPCTL_NAKSTS_Pos (17U) DMA_SxNDT_10 (0x0400U << DMA_SxNDT_Pos) CAN_F11R2_FB2 CAN_F11R2_FB2_Msk FMC_BCR3_ASYNCWAIT_Pos (15U) CAN_F13R2_FB30_Pos (30U) __HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN)) RCC_APB1ENR_TIM6EN_Pos (4U) SRAM2_BASE 0x2001C000U IWDG_PR_PR_0 (0x1U << IWDG_PR_PR_Pos) DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) FMC_PCR_ECCPS_Msk (0x7U << FMC_PCR_ECCPS_Pos) __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN)) RCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk USB_OTG_EPNUM_2 (0x4U << USB_OTG_EPNUM_Pos) RCC_SSCGR_INCSTEP_Pos (13U) _REENT_CHECK_EMERGENCY(ptr)  OB_WRP_SECTOR_0 0x00000001U FMPI2C_CR1_ADDRIE FMPI2C_CR1_ADDRIE_Msk CAN_F11R1_FB0_Msk (0x1U << CAN_F11R1_FB0_Pos) USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk CR_FPDS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (FPDS_BIT_NUMBER * 4U)) xPSR_IT_Msk (3UL << xPSR_IT_Pos) CAN_FM1R_FBM27_Pos (27U) GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3 SAI_xCR1_MODE SAI_xCR1_MODE_Msk FMC_BTR3_ADDSET_Msk (0xFU << FMC_BTR3_ADDSET_Pos) __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT FMC_SDSR_BUSY_Msk (0x1U << FMC_SDSR_BUSY_Pos) __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED CAN_TSR_LOW1 CAN_TSR_LOW1_Msk GPIO_MODE_AF_OD 0x00000012U __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE GPIO_OSPEEDR_OSPEED0_Msk (0x3U << GPIO_OSPEEDR_OSPEED0_Pos) ADC_SQR2_SQ7_1 (0x02U << ADC_SQR2_SQ7_Pos) GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7 HAL_PWR_PVDConfig HAL_PWR_ConfigPVD TPI_TRIGGER_TRIGGER_Msk (0x1UL ) RCC_APB1LPENR_TIM12LPEN_Msk (0x1U << RCC_APB1LPENR_TIM12LPEN_Pos) RCC_CFGR_PPRE1_2 (0x4U << RCC_CFGR_PPRE1_Pos) CAN_F1R2_FB13_Pos (13U) CAN_F0R2_FB5_Pos (5U) __DBL_MIN_EXP__ (-1021) USART_CR3_HDSEL USART_CR3_HDSEL_Msk USB_OTG_DOEPINT_STUP_Msk (0x1U << USB_OTG_DOEPINT_STUP_Pos) EXTI_IMR_MR20_Msk (0x1U << EXTI_IMR_MR20_Pos) __LONG_MAX__ 0x7fffffffL SYSCFG_EXTICR2_EXTI7_PF 0x5000U CAN_F9R1_FB31 CAN_F9R1_FB31_Msk USB_OTG_DSTS_EERR_Msk (0x1U << USB_OTG_DSTS_EERR_Pos) USART_SR_IDLE USART_SR_IDLE_Msk RTC_ALRMAR_ST_2 (0x4U << RTC_ALRMAR_ST_Pos) TIM_CCER_CC3P_Pos (9U) CAN_F9R2_FB10_Msk (0x1U << CAN_F9R2_FB10_Pos) USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk RCC_PLLSAIDIVR_16 0x00030000U RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk TIM_CCMR1_OC2M_Msk (0x7U << TIM_CCMR1_OC2M_Pos) QUADSPI_DR_DATA_Pos (0U) RCC_AHB1RSTR_GPIOBRST_Pos (1U) RCC_APB1RSTR_TIM7RST_Msk (0x1U << RCC_APB1RSTR_TIM7RST_Pos) __HAL_RCC_I2C1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); UNUSED(tmpreg); } while(0U) USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk GPIO_OSPEEDR_OSPEED11_1 (0x2U << GPIO_OSPEEDR_OSPEED11_Pos) IS_TIM_REMAP(TIM_REMAP) (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)|| ((TIM_REMAP) == TIM_TIM2_ETH_PTP)|| ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)|| ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)|| ((TIM_REMAP) == TIM_TIM5_GPIO)|| ((TIM_REMAP) == TIM_TIM5_LSI)|| ((TIM_REMAP) == TIM_TIM5_LSE)|| ((TIM_REMAP) == TIM_TIM5_RTC)|| ((TIM_REMAP) == TIM_TIM11_GPIO)|| ((TIM_REMAP) == TIM_TIM11_SPDIFRX)|| ((TIM_REMAP) == TIM_TIM11_HSE)) IS_TIM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4) || ((CHANNEL) == TIM_CHANNEL_ALL)) EXTI_IMR_MR7 EXTI_IMR_MR7_Msk I2C_CR2_FREQ_Msk (0x3FU << I2C_CR2_FREQ_Pos) USB_OTG_HPTXSTS_PTXQSAV_3 (0x08U << USB_OTG_HPTXSTS_PTXQSAV_Pos) CAN_F1R2_FB17_Msk (0x1U << CAN_F1R2_FB17_Pos) CAN_IER_ERRIE_Pos (15U) RCC_CIR_LSIRDYC_Msk (0x1U << RCC_CIR_LSIRDYC_Pos) SRAM_BB_BASE SRAM1_BB_BASE CAN_F8R1_FB18_Msk (0x1U << CAN_F8R1_FB18_Pos) __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET CAN_F12R2_FB11_Msk (0x1U << CAN_F12R2_FB11_Pos) FMC_SDSR_RE_Pos (0U) SAI1_Block_A_BASE (SAI1_BASE + 0x004U) CAN_F0R2_FB0_Msk (0x1U << CAN_F0R2_FB0_Pos) QUADSPI_SR_TEF_Msk (0x1U << QUADSPI_SR_TEF_Pos) EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk TIM_CCER_CC3E TIM_CCER_CC3E_Msk _BSDTYPES_DEFINED  RTC_ALRMBR_MSK2_Msk (0x1U << RTC_ALRMBR_MSK2_Pos) CAN_F3R2_FB23_Pos (23U) USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk SYSCFG_PMC_ADC1DC2_Pos (16U) TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk ___int32_t_defined 1 USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk DMA_SxCR_HTIE_Msk (0x1U << DMA_SxCR_HTIE_Pos) HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt CAN_TI1R_EXID_Pos (3U) USART_SR_TC_Pos (6U) FMPI2C_TIMINGR_PRESC_Pos (28U) ADC_SQR3_SQ4_1 (0x02U << ADC_SQR3_SQ4_Pos) CAN_F12R1_FB9_Msk (0x1U << CAN_F12R1_FB9_Pos) OB_STDBY_NO_RST ((uint8_t)0x80) TIM_DMAR_DMAB_Msk (0xFFFFU << TIM_DMAR_DMAB_Pos) SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk __HAL_RCC_APB1_RELEASE_RESET() (RCC->APB1RSTR = 0x00U) ADC_CSR_JEOC1_Msk (0x1U << ADC_CSR_JEOC1_Pos) RTC_ISR_TAMP1F_Pos (13U) GPIO_AF10_OTG_FS ((uint8_t)0x0A) HSION_BitNumber RCC_HSION_BIT_NUMBER CAN_F9R1_FB6 CAN_F9R1_FB6_Msk CAN_F5R1_FB22 CAN_F5R1_FB22_Msk QUADSPI_DCR_CKMODE_Msk (0x1U << QUADSPI_DCR_CKMODE_Pos) __QQ_IBIT__ 0 RCC_CR_HSITRIM_Msk (0x1FU << RCC_CR_HSITRIM_Pos) CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk CAN_FS1R_FSC12_Pos (12U) GPIO_BSRR_BR7_Msk (0x1U << GPIO_BSRR_BR7_Pos) I2C_CR2_ITERREN_Pos (8U) SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE) DCMI_SR_FNE DCMI_SR_FNE_Msk PWR_REGULATOR_VOLTAGE_SCALE2 PWR_CR_VOS_1 IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 CAN_F5R1_FB14_Msk (0x1U << CAN_F5R1_FB14_Pos) CAN_F8R2_FB29 CAN_F8R2_FB29_Msk SPDIFRX_DR1_PT_Pos (4U) TIM_CCER_CC4E_Msk (0x1U << TIM_CCER_CC4E_Pos) FLASH_SR_PGSERR_Msk (0x1U << FLASH_SR_PGSERR_Pos) CAN_F3R2_FB17_Pos (17U) CAN_F1R2_FB24 CAN_F1R2_FB24_Msk DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk CAN_FS1R_FSC6_Msk (0x1U << CAN_FS1R_FSC6_Pos) CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk DCMI_IER_LINE_IE_Pos (4U) RTC_BKP2R_Pos (0U) CAN_FS1R_FSC_Msk (0xFFFFFFFU << CAN_FS1R_FSC_Pos) RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk USART_CR3_CTSE_Msk (0x1U << USART_CR3_CTSE_Pos) __INT_LEAST32_TYPE__ long int FMC_SDCR2_NC_0 (0x1U << FMC_SDCR2_NC_Pos) FMC_BWTR1_BUSTURN_2 (0x4U << FMC_BWTR1_BUSTURN_Pos) CAN_F11R2_FB24 CAN_F11R2_FB24_Msk SAI_xCR1_MONO_Msk (0x1U << SAI_xCR1_MONO_Pos) USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U) xPSR_C_Msk (1UL << xPSR_C_Pos) CoreDebug_DHCSR_S_REGRDY_Pos 16U RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOGLPEN_Pos) CAN_F8R2_FB4_Msk (0x1U << CAN_F8R2_FB4_Pos) FLASH_OPTCR1_nWRP_8 (0x100U << FLASH_OPTCR1_nWRP_Pos) USB_OTG_GRSTCTL_FCRST_Pos (2U) __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE FLASH_SR_BSY_Pos (16U) ADC_CCR_VBATE_Pos (22U) CAN_F8R1_FB8 CAN_F8R1_FB8_Msk SDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0 CAN_F7R2_FB8 CAN_F7R2_FB8_Msk FMC_BCR2_WAITCFG FMC_BCR2_WAITCFG_Msk TIM_CCER_CC1NE_Pos (2U) CAN_TDH2R_DATA4_Msk (0xFFU << CAN_TDH2R_DATA4_Pos) __GNUCLIKE_MATH_BUILTIN_RELOPS  GPIO_BRR_BR11_Msk (0x1U << GPIO_BRR_BR11_Pos) USB_OTG_HCINT_BBERR_Msk (0x1U << USB_OTG_HCINT_BBERR_Pos) FMC_BTR2_ADDSET_3 (0x8U << FMC_BTR2_ADDSET_Pos) DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk CAN_F1R1_FB13 CAN_F1R1_FB13_Msk MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) CAN_F11R1_FB8_Pos (8U) CAN_FA1R_FACT8_Msk (0x1U << CAN_FA1R_FACT8_Pos) DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk TIM_TIM2_USBFS_SOF 0x00000800U EXTI_IMR_IM7 EXTI_IMR_MR7 RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk GPIO_OSPEEDR_OSPEED2_Msk (0x3U << GPIO_OSPEEDR_OSPEED2_Pos) RCC_PLLI2SCFGR_PLLI2SM_1 (0x02U << RCC_PLLI2SCFGR_PLLI2SM_Pos) ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED RTC_TSDR_DT_Pos (4U) CAN_TSR_ABRQ2_Pos (23U) FMC_SDCR1_CAS_Msk (0x3U << FMC_SDCR1_CAS_Pos) PWR_CR_MRLVDS_Pos (11U) OB_WDG_SW OB_IWDG_SW GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk CAN_F10R2_FB25_Msk (0x1U << CAN_F10R2_FB25_Pos) TIM_CCMR1_OC2M_Pos (12U) __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE) DCMI_CR_FCRC_0 0x00000100U RCC_CFGR_PPRE1_DIV2 0x00001000U CAN_F9R2_FB0_Msk (0x1U << CAN_F9R2_FB0_Pos) AES_IT_CC CRYP_IT_CC CAN_F4R2_FB25_Pos (25U) __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET SPI_CR1_SSM_Pos (9U) HAL_FLASH_ERROR_WRP 0x00000010U GPIO_ODR_ODR_2 GPIO_ODR_OD2 GPIO_OTYPER_OT7_Msk (0x1U << GPIO_OTYPER_OT7_Pos) __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk FMC_SDCR1_RBURST_Pos (12U) USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) SDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk CAN_FM1R_FBM25 CAN_FM1R_FBM25_Msk CAN_F11R1_FB13_Msk (0x1U << CAN_F11R1_FB13_Pos) SDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk SDIO_RESP3_CARDSTATUS3_Pos (0U) TIM_CCMR2_IC3F_1 (0x2U << TIM_CCMR2_IC3F_Pos) IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT CAN_F13R2_FB5_Pos (5U) CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk USART_CR3_CTSE USART_CR3_CTSE_Msk TIM_DIER_UDE TIM_DIER_UDE_Msk FMC_BTR2_BUSTURN_Pos (16U) USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1U << USB_OTG_DTHRCTL_ISOTHREN_Pos) USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED FMC_SDCR2_NC_1 (0x2U << FMC_SDCR2_NC_Pos) RCC_APB1ENR_UART5EN_Pos (20U) CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE SYSCFG_EXTICR4_EXTI14_PH 0x0700U TIM_SR_CC3OF TIM_SR_CC3OF_Msk EXTI_IMR_MR18_Msk (0x1U << EXTI_IMR_MR18_Pos) HAL_InitTick DMA_LISR_DMEIF3_Msk (0x1U << DMA_LISR_DMEIF3_Pos) RCC_PLLI2SCFGR_PLLI2SN_7 (0x080U << RCC_PLLI2SCFGR_PLLI2SN_Pos) EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk USB_OTG_GOTGCTL_HNGSCS_Msk (0x1U << USB_OTG_GOTGCTL_HNGSCS_Pos) DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk GPIO_AFRL_AFSEL0_0 (0x1U << GPIO_AFRL_AFSEL0_Pos) DCMI_ESUR_LSU_Msk (0xFFU << DCMI_ESUR_LSU_Pos) I2C_FLTR_DNF_Msk (0xFU << I2C_FLTR_DNF_Pos) QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk PWR_CR_FISSR_Pos (21U) CAN_F10R2_FB14 CAN_F10R2_FB14_Msk EXTI_EMR_MR19 EXTI_EMR_MR19_Msk __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED SYSCFG_EXTICR3_EXTI10_Pos (8U) RCC_APB1RSTR_CECRST_Pos (27U) RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, (__PLLI2SDivQ__)-1U)) ADC_SQR3_SQ3_Msk (0x1FU << ADC_SQR3_SQ3_Pos) RCC_APB2LPENR_SDIOLPEN RCC_APB2LPENR_SDIOLPEN_Msk RCC_APB1LPENR_CAN2LPEN_Pos (26U) RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14 CAN_F10R2_FB30_Pos (30U) DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk RCC_CR_CSSON_Pos (19U) IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST)) CAN_FFA1R_FFA9_Pos (9U) __USFRACT_IBIT__ 0 TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST CAN_F2R2_FB24_Msk (0x1U << CAN_F2R2_FB24_Pos) __HAL_RCC_ADC3_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET) CAN_F6R2_FB9_Msk (0x1U << CAN_F6R2_FB9_Pos) FMC_BTR4_DATAST_4 (0x10U << FMC_BTR4_DATAST_Pos) SDIO_MASK_SDIOITIE_Pos (22U) FMC_BTR1_CLKDIV_3 (0x8U << FMC_BTR1_CLKDIV_Pos) __HAL_RCC_SPI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET) CAN_F4R1_FB20_Msk (0x1U << CAN_F4R1_FB20_Pos) TIM_TRGO_ENABLE (TIM_CR2_MMS_0) GPIO_ODR_OD6_Msk (0x1U << GPIO_ODR_OD6_Pos) IS_FMPI2C_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FMPI2C1) FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk CAN_F7R2_FB22_Msk (0x1U << CAN_F7R2_FB22_Pos) SDIO_CLKCR_CLKDIV_Pos (0U) __HAL_RCC_ADC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN)) USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) RCC_DCKCFGR2_FMPI2C1SEL_Pos (22U) CAN_FS1R_FSC22 CAN_FS1R_FSC22_Msk USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) WWDG_CR_T1 WWDG_CR_T_1 __HAL_RCC_PLLSAI_CONFIG(__PLLSAIM__,__PLLSAIN__,__PLLSAIP__,__PLLSAIQ__,__PLLSAIR__) (RCC->PLLSAICFGR = ((__PLLSAIM__) | ((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos) | ((((__PLLSAIP__) >> 1U) -1U) << RCC_PLLSAICFGR_PLLSAIP_Pos) | ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos))) HAL_FLASH_MODULE_ENABLED  __FPU_PRESENT 1U CAN_F10R2_FB24_Pos (24U) CEC_IER_RXOVRIE_Msk (0x1U << CEC_IER_RXOVRIE_Pos) __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED __ACCUM_MIN__ (-0X1P15K-0X1P15K) CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk USB_OTG_GRXSTSP_DPID_Msk (0x3U << USB_OTG_GRXSTSP_DPID_Pos) SCnSCB ((SCnSCB_Type *) SCS_BASE ) _USECONDS_T_DECLARED  __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE FLASH_CR_SNB_Msk (0x1FU << FLASH_CR_SNB_Pos) CAN_FA1R_FACT2_Pos (2U) APSR_Q_Pos 27U CAN_F6R1_FB21 CAN_F6R1_FB21_Msk RTC_TSDR_MT_Pos (12U) CAN_F0R1_FB26 CAN_F0R1_FB26_Msk CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk FMPI2C_RXDR_RXDATA FMPI2C_RXDR_RXDATA_Msk CAN_F10R1_FB28_Msk (0x1U << CAN_F10R1_FB28_Pos) PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER SCB_SHCSR_USGFAULTPENDED_Pos 12U RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk CAN_F9R2_FB28 CAN_F9R2_FB28_Msk RCC_PLLSAICFGR_PLLSAIN_Pos (6U) TIM_MASTERSLAVEMODE_ENABLE 0x00000080U __HAL_RCC_DCMI_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST)) RCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk quad quad_t __sfeof(p) ((int)(((p)->_flags & __SEOF) != 0)) GPIO_BSRR_BR_8 GPIO_BSRR_BR8 __CHAR_UNSIGNED__ 1 ADC_SR_AWD_Msk (0x1U << ADC_SR_AWD_Pos) CAN_F0R2_FB10 CAN_F0R2_FB10_Msk CAN_F5R2_FB6_Msk (0x1U << CAN_F5R2_FB6_Pos) DMA_SxCR_PBURST_Pos (21U) CAN_FFA1R_FFA11_Msk (0x1U << CAN_FFA1R_FFA11_Pos) CAN_FM1R_FBM21 CAN_FM1R_FBM21_Msk __OPTIMIZE__ 1 ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE CAN_TSR_CODE CAN_TSR_CODE_Msk FLASH_CR_STRT_Pos (16U) FMC_PMEM_MEMHIZ2_6 (0x40U << FMC_PMEM_MEMHIZ2_Pos) ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk CAN_F6R1_FB1 CAN_F6R1_FB1_Msk CAN_TDH2R_DATA6_Msk (0xFFU << CAN_TDH2R_DATA6_Pos) RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1 CAN_F7R1_FB3_Pos (3U) CAN_FS1R_FSC4_Pos (4U) CAN_F3R1_FB10_Pos (10U) _atexit DMA_LISR_FEIF1_Msk (0x1U << DMA_LISR_FEIF1_Pos) IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMODE_SINGLE) || ((MODE) == TIM_OPMODE_REPETITIVE)) CAN_F4R2_FB27_Msk (0x1U << CAN_F4R2_FB27_Pos) CAN_FFA1R_FFA21_Pos (21U) FMC_BWTR4_ADDHLD FMC_BWTR4_ADDHLD_Msk DMA_SxCR_CT_Msk (0x1U << DMA_SxCR_CT_Pos) I2C_SR1_BTF I2C_SR1_BTF_Msk __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk USART_CR3_HDSEL_Pos (3U) CAN_F9R1_FB17 CAN_F9R1_FB17_Msk IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE USB_OTG_HCCHAR_MC_0 (0x1U << USB_OTG_HCCHAR_MC_Pos) CAN_F2R1_FB12 CAN_F2R1_FB12_Msk ADC_SMPR1_SMP15_2 (0x4U << ADC_SMPR1_SMP15_Pos) RTC_CR_BKP_Pos (18U) HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef CAN_F0R1_FB12_Msk (0x1U << CAN_F0R1_FB12_Pos) DMA_HISR_DMEIF5_Pos (8U) DAC_CR_BOFF1 DAC_CR_BOFF1_Msk FMPI2C_TIMINGR_SCLL FMPI2C_TIMINGR_SCLL_Msk RCC_CSR_RMVF RCC_CSR_RMVF_Msk GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48 __ARM_NEON_FP CAN_F5R2_FB19 CAN_F5R2_FB19_Msk __STM32F4xx_HAL_FLASH_H  SYSCFG_EXTICR1_EXTI0_PE 0x0004U RCC_APB1ENR_TIM3EN_Pos (1U) GPIO_BSRR_BR_12 GPIO_BSRR_BR12 CAN_F12R2_FB28_Pos (28U) DMA1_Stream6_IRQn RCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk SPDIFRX_IMR_IFEIE_Msk (0x1U << SPDIFRX_IMR_IFEIE_Pos) TIM_CCMR2_OC3FE_Msk (0x1U << TIM_CCMR2_OC3FE_Pos) __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFU << USB_OTG_CID_PRODUCT_ID_Pos) __HAL_RCC_DMA2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); UNUSED(tmpreg); } while(0U) CAN_F5R1_FB3 CAN_F5R1_FB3_Msk __HAL_RCC_RNG_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET) SPDIFRX_IMR_SBLKIE_Msk (0x1U << SPDIFRX_IMR_SBLKIE_Pos) CAN_F4R2_FB3_Msk (0x1U << CAN_F4R2_FB3_Pos) DMA_SxNDT_13 (0x2000U << DMA_SxNDT_Pos) CAN_F4R2_FB3 CAN_F4R2_FB3_Msk DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk USB_OTG_GINTSTS_MMIS_Msk (0x1U << USB_OTG_GINTSTS_MMIS_Pos) SYSCFG_EXTICR1_EXTI2_PH 0x0700U RTC_CR_WUTIE_Msk (0x1U << RTC_CR_WUTIE_Pos) SYSCFG_EXTICR3_EXTI10_PB 0x0100U FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140U) CEC_CR_TXEOM_Pos (2U) UART_BRR_SAMPLING16(_PCLK_,_BAUD_) (((UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) << 4U) + (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0xF0U)) + (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0x0FU)) CAN_F5R1_FB10_Msk (0x1U << CAN_F5R1_FB10_Pos) TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk __HAL_RCC_USB_OTG_HS_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN)) RCC_APB2RSTR_ADCRST_Pos (8U) CAN_F10R2_FB3 CAN_F10R2_FB3_Msk RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC CAN_F1R2_FB31 CAN_F1R2_FB31_Msk __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE GPIO_OSPEEDR_OSPEED13_Msk (0x3U << GPIO_OSPEEDR_OSPEED13_Pos) __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED TIM_CLOCKSOURCE_ITR1 (TIM_SMCR_TS_0) TIM_DMA_CC1 (TIM_DIER_CC1DE) IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABURSTLENGTH_1TRANSFER) || ((LENGTH) == TIM_DMABURSTLENGTH_2TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_3TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_4TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_5TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_6TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_7TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_8TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_9TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_10TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_11TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_12TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_13TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_14TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_15TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_16TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_17TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_18TRANSFERS)) PWR_CSR_ODRDY_Pos (16U) ADC_SR_STRT_Pos (4U) USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) CAN_F13R2_FB6_Pos (6U) DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk CAN_F3R1_FB12_Pos (12U) QUADSPI_CCR_ABSIZE_0 (0x1U << QUADSPI_CCR_ABSIZE_Pos) CAN_F10R1_FB20 CAN_F10R1_FB20_Msk RTC_DR_YU_1 (0x2U << RTC_DR_YU_Pos) CAN_F13R2_FB29_Msk (0x1U << CAN_F13R2_FB29_Pos) FMPI2C1_BASE (APB1PERIPH_BASE + 0x6000U) USB_OTG_DOEPCTL_EPTYP_1 (0x2U << USB_OTG_DOEPCTL_EPTYP_Pos) CAN_F8R2_FB12_Msk (0x1U << CAN_F8R2_FB12_Pos) QUADSPI_SR_FTF_Pos (2U) SDIO_CLKCR_CLKEN_Msk (0x1U << SDIO_CLKCR_CLKEN_Pos) CAN_F13R1_FB14 CAN_F13R1_FB14_Msk CAN_F13R1_FB4 CAN_F13R1_FB4_Msk TIM_CR2_CCUS_Pos (2U) __CORE_CMINSTR_H  ADC_SQR1_L_Msk (0xFU << ADC_SQR1_L_Pos) CAN_FA1R_FACT16_Pos (16U) __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE GPIO_LCKR_LCK11_Msk (0x1U << GPIO_LCKR_LCK11_Pos) FMPI2C_OAR1_OA1MODE FMPI2C_OAR1_OA1MODE_Msk __STM32F4xx_HAL_TIM_H  CAN_MCR_RFLM CAN_MCR_RFLM_Msk TIM_BDTR_DTG_1 (0x02U << TIM_BDTR_DTG_Pos) __asserts_shared(...) __lock_annotate(assert_shared_lock(__VA_ARGS__)) USB_OTG_GINTMSK_ENUMDNEM_Pos (13U) CAN_F0R2_FB19_Msk (0x1U << CAN_F0R2_FB19_Pos) __HAL_RCC_USART1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); UNUSED(tmpreg); } while(0U) CAN_F2R1_FB15_Msk (0x1U << CAN_F2R1_FB15_Pos) CAN_FA1R_FACT27_Msk (0x1U << CAN_FA1R_FACT27_Pos) RTC_ISR_ALRAF_Pos (8U) SDIO_DCTRL_DTMODE_Pos (2U) CAN_F13R1_FB16_Msk (0x1U << CAN_F13R1_FB16_Pos) fd_set _types_fd_set ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk CAN_F13R1_FB5_Msk (0x1U << CAN_F13R1_FB5_Pos) USB_OTG_OUT_ENDPOINT_BASE 0xB00U REGULAR_GROUP ADC_REGULAR_GROUP USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE TIM_ICPSC_DIV4 (TIM_CCMR1_IC1PSC_1) PWR_CSR_ODSWRDY_Pos (17U) ___int64_t_defined 1 __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE CAN_F1R2_FB0_Msk (0x1U << CAN_F1R2_FB0_Pos) TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD CAN_F5R1_FB22_Pos (22U) GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk TIMESPEC_TO_TIMEVAL(tv,ts) do { (tv)->tv_sec = (ts)->tv_sec; (tv)->tv_usec = (ts)->tv_nsec / 1000; } while (0) __HAL_FLASH_SET_LATENCY(__LATENCY__) (*(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)(__LATENCY__)) CAN_F5R2_FB17_Msk (0x1U << CAN_F5R2_FB17_Pos) TIM_DMABASE_CR1 0x00000000U HAL_CORTEX_MODULE_ENABLED  DMA_LIFCR_CHTIF0_Msk (0x1U << DMA_LIFCR_CHTIF0_Pos) TIM_CR2_OIS2N_Msk (0x1U << TIM_CR2_OIS2N_Pos) __USA_IBIT__ 16 FMC_BCR4_WAITEN FMC_BCR4_WAITEN_Msk ADC_SQR3_SQ6_Pos (25U) CAN_F13R1_FB8_Msk (0x1U << CAN_F13R1_FB8_Pos) __HAL_RCC_USART2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); UNUSED(tmpreg); } while(0U) FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO EXTI_EMR_MR2_Msk (0x1U << EXTI_EMR_MR2_Pos) RCC_IT_HSERDY ((uint8_t)0x08) PWR_CR_FPDS PWR_CR_FPDS_Msk DMA_FLAG_TCIF0_4 0x00000020U CAN_F10R2_FB0_Pos (0U) SDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk USART_CR1_PEIE USART_CR1_PEIE_Msk RCC_APB1RSTR_TIM6RST_Pos (4U) DMA_PDATAALIGN_WORD ((uint32_t)DMA_SxCR_PSIZE_1) TIM_DMABase_BDTR TIM_DMABASE_BDTR USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1U << USB_OTG_DOEPMSK_OTEPSPRM_Pos) PWR_CR_PLS_1 (0x2U << PWR_CR_PLS_Pos) CAN_F5R1_FB16_Pos (16U) FLASH_OPTCR_BOR_LEV_Msk (0x3U << FLASH_OPTCR_BOR_LEV_Pos) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (PWR_EXTI_LINE_PVD)) RTC_CALR_CALM_1 (0x002U << RTC_CALR_CALM_Pos) EXTI_FTSR_TR18_Msk (0x1U << EXTI_FTSR_TR18_Pos) USART3_BASE (APB1PERIPH_BASE + 0x4800U) CAN_F12R2_FB6 CAN_F12R2_FB6_Msk SPI_CRCPR_CRCPOLY_Pos (0U) __SACCUM_MAX__ 0X7FFFP-7HK FLASH_CR_MER2_Msk (0x1U << FLASH_CR_MER2_Pos) CAN_F4R1_FB8 CAN_F4R1_FB8_Msk CAN_F6R2_FB13 CAN_F6R2_FB13_Msk SAI_xFRCR_FRL_0 (0x01U << SAI_xFRCR_FRL_Pos) FMPI2C_CR1_ALERTEN_Msk (0x1U << FMPI2C_CR1_ALERTEN_Pos) USB_OTG_HCSPLT_HUBADDR_0 (0x01U << USB_OTG_HCSPLT_HUBADDR_Pos) USB_OTG_DOEPCTL_SODDFRM_Msk (0x1U << USB_OTG_DOEPCTL_SODDFRM_Pos) CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk CAN_FS1R_FSC15_Msk (0x1U << CAN_FS1R_FSC15_Pos) RCC_LSE_OFF 0x00000000U CAN_F13R2_FB5_Msk (0x1U << CAN_F13R2_FB5_Pos) TIM_TI1SELECTION_XORCOMBINATION (TIM_CR2_TI1S) CAN_F10R2_FB7_Msk (0x1U << CAN_F10R2_FB7_Pos) DMA_MDATAALIGN_BYTE 0x00000000U CAN_F5R2_FB3_Pos (3U) FMC_PATT_ATTHIZ2_Pos (24U) RCC_I2SAPB2CLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR_I2S2SRC_1) USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk BKPSRAM_BB_BASE 0x42480000U USB_OTG_DSTS_SUSPSTS_Pos (0U) GPIO_BSRR_BR_15 GPIO_BSRR_BR15 GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1 USART_GTPR_GT_Msk (0xFFU << USART_GTPR_GT_Pos) __DBL_HAS_INFINITY__ 1 CAN_F8R1_FB9_Msk (0x1U << CAN_F8R1_FB9_Pos) CAN_F7R1_FB30_Msk (0x1U << CAN_F7R1_FB30_Pos) GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk CAN_F10R2_FB12_Msk (0x1U << CAN_F10R2_FB12_Pos) SPI_CR2_RXNEIE_Msk (0x1U << SPI_CR2_RXNEIE_Pos) _sig_func USB_OTG_HCINTMSK_NAKM_Msk (0x1U << USB_OTG_HCINTMSK_NAKM_Pos) __HAL_RCC_TIM3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET) EXTI_IMR_MR11 EXTI_IMR_MR11_Msk RCC_APB1RSTR_TIM6RST_Msk (0x1U << RCC_APB1RSTR_TIM6RST_Pos) ADC_SQR3_SQ2_2 (0x04U << ADC_SQR3_SQ2_Pos) _UINT16_T_DECLARED  CSR_BRE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (BRE_BIT_NUMBER * 4U)) DMA_SxCR_MSIZE_1 (0x2U << DMA_SxCR_MSIZE_Pos) ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U RTC_ALRMAR_DU_Msk (0xFU << RTC_ALRMAR_DU_Pos) GPIO_ODR_OD7_Pos (7U) ADC_CR2_JSWSTART_Msk (0x1U << ADC_CR2_JSWSTART_Pos) RCC_PLLCFGR_PLLN_Pos (6U) FMC_SDCMR_MODE_1 (0x2U << FMC_SDCMR_MODE_Pos) CONTROL_FPCA_Pos 2U RCC_PLLVCO_INPUT_MIN 950000U CRC_CR_RESET CRC_CR_RESET_Msk CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFU << USB_OTG_HPTXSTS_PTXFSAVL_Pos) IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG) RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk GPIO_AFRL_AFSEL6_2 (0x4U << GPIO_AFRL_AFSEL6_Pos) MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) FMC_SDTR2_TRCD_Msk (0xFU << FMC_SDTR2_TRCD_Pos) __HAL_RCC_TIM14_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN)) USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_MCR_ABOM CAN_MCR_ABOM_Msk USB_OTG_HCSPLT_SPLITEN_Pos (31U) __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED UART_IT_PE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_PEIE)) USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk FMC_PMEM_MEMSET2_2 (0x04U << FMC_PMEM_MEMSET2_Pos) PWR_CR_ADCDC1 PWR_CR_ADCDC1_Msk CAN_F2R2_FB30 CAN_F2R2_FB30_Msk CAN_F9R1_FB5_Msk (0x1U << CAN_F9R1_FB5_Pos) ADC_CR2_EXTSEL_Msk (0xFU << ADC_CR2_EXTSEL_Pos) SCB_AIRCR_VECTKEYSTAT_Pos 16U GPIO_AF4_I2C3 ((uint8_t)0x04) RCC_DCKCFGR_SAI2SRC_Msk (0x3U << RCC_DCKCFGR_SAI2SRC_Pos) RCC_TIMPRE_BIT_NUMBER 0x18U CAN_BTR_BRP_Msk (0x3FFU << CAN_BTR_BRP_Pos) SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk USB_OTG_GRSTCTL_TXFNUM_4 (0x10U << USB_OTG_GRSTCTL_TXFNUM_Pos) USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk SDIO_MASK_DBCKENDIE_Msk (0x1U << SDIO_MASK_DBCKENDIE_Pos) GPIO_BSRR_BS6_Msk (0x1U << GPIO_BSRR_BS6_Pos) RTC_ALRMASSR_SS_Msk (0x7FFFU << RTC_ALRMASSR_SS_Pos) GPIO_BSRR_BS15_Msk (0x1U << GPIO_BSRR_BS15_Pos) FMC_BWTR3_DATAST_5 (0x20U << FMC_BWTR3_DATAST_Pos) EXTI_EMR_MR8_Pos (8U) __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE __need___va_list  RTC_TR_MNU RTC_TR_MNU_Msk RCC_APB1LPENR_CAN1LPEN_Msk (0x1U << RCC_APB1LPENR_CAN1LPEN_Pos) QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk USB_OTG_FS_PERIPH_BASE 0x50000000U ADC_CSR_OVR1 ADC_CSR_OVR1_Msk CR_MSION_BB RCC_CR_MSION_BB CAN_FS1R_FSC5_Msk (0x1U << CAN_FS1R_FSC5_Pos) INT8_MAX (__INT8_MAX__) DMA_CHANNEL_6 0x0C000000U CAN1_RX0_IRQn TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E)) FMC_PCR_TAR_0 (0x1U << FMC_PCR_TAR_Pos) FLASH_ACR_BYTE0_ADDRESS FLASH_ACR_BYTE0_ADDRESS_Msk RTC_DR_DT_Pos (4U) SYSCFG_EXTICR4_EXTI13_PB 0x0010U CAN_F9R2_FB9_Msk (0x1U << CAN_F9R2_FB9_Pos) CAN_ESR_BOFF_Pos (2U) CAN_F13R2_FB30_Msk (0x1U << CAN_F13R2_FB30_Pos) RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk EXTI_PR_PR7 EXTI_PR_PR7_Msk WWDG_CFR_W_0 (0x01U << WWDG_CFR_W_Pos) RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk DMA_SxCR_CIRC_Pos (8U) GPIO_PIN_1 ((uint16_t)0x0002) __UINT64_TYPE__ long long unsigned int DWT_FUNCTION_FUNCTION_Msk (0xFUL ) __HAL_FLASH_CLEAR_FLAG(__FLAG__) (FLASH->SR = (__FLAG__)) DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk CAN_F3R1_FB22_Msk (0x1U << CAN_F3R1_FB22_Pos) FMC_SDSR_MODES2_1 (0x2U << FMC_SDSR_MODES2_Pos) QUADSPI_CR_DMAEN_Msk (0x1U << QUADSPI_CR_DMAEN_Pos) MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK CSR_LSION_BB RCC_CSR_LSION_BB GPIO_MODER_MODE0_0 (0x1U << GPIO_MODER_MODE0_Pos) TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk EXTI_IMR_MR15_Pos (15U) TIM_CCMR1_OC2FE_Pos (10U) UNUSED(X) (void)X SYSCFG_EXTICR2_EXTI5_PE 0x0040U FMC_BTR4_BUSTURN_Pos (16U) __HAL_RCC_TIM4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); UNUSED(tmpreg); } while(0U) IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD)) USB_OTG_DAINTMSK_OEPM_Pos (16U) GPIO_MODER_MODER3_Pos (6U) __HAL_RCC_CRC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN)) SDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk CAN_F0R2_FB0 CAN_F0R2_FB0_Msk RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk CAN_F8R2_FB22_Pos (22U) __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) FMC_BWTR4_BUSTURN FMC_BWTR4_BUSTURN_Msk DMA_SxM0AR_M0A_Pos (0U) __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE CAN_F0R1_FB12_Pos (12U) CAN_F12R1_FB23_Pos (23U) __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var)) CAN_F9R2_FB26 CAN_F9R2_FB26_Msk HAL_Delay CAN_F8R1_FB20_Msk (0x1U << CAN_F8R1_FB20_Pos) DMA_SxCR_CHSEL_0 0x02000000U FMC_BTR4_DATAST_6 (0x40U << FMC_BTR4_DATAST_Pos) USB_OTG_HPRT_PENCHNG_Msk (0x1U << USB_OTG_HPRT_PENCHNG_Pos) FMPI2C_ISR_PECERR_Pos (11U) FMC_BCR2_MTYP_1 (0x2U << FMC_BCR2_MTYP_Pos) USB_OTG_DIEPMSK_EPDM_Pos (1U) __HAL_RCC_ADC1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); UNUSED(tmpreg); } while(0U) CAN_F5R1_FB21_Msk (0x1U << CAN_F5R1_FB21_Pos) TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) ADC_SQR1_SQ13_Msk (0x1FU << ADC_SQR1_SQ13_Pos) RCC_APB1RSTR_TIM4RST_Msk (0x1U << RCC_APB1RSTR_TIM4RST_Pos) FMC_BTR2_DATAST_Msk (0xFFU << FMC_BTR2_DATAST_Pos) __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE FMC_BWTR3_ADDHLD_2 (0x4U << FMC_BWTR3_ADDHLD_Pos) __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE CEC_CFGR_BREGEN_Msk (0x1U << CEC_CFGR_BREGEN_Pos) CAN_F0R1_FB27_Msk (0x1U << CAN_F0R1_FB27_Pos) RCC_AHB1LPENR_GPIOALPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOALPEN_Pos) RTC_TSDR_DT_1 (0x2U << RTC_TSDR_DT_Pos) RCC_BASE (AHB1PERIPH_BASE + 0x3800U) ADC_CR1_RES ADC_CR1_RES_Msk DMA_HISR_HTIF6_Msk (0x1U << DMA_HISR_HTIF6_Pos) USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk USB_OTG_GAHBCFG_HBSTLEN_2 (0x3U << USB_OTG_GAHBCFG_HBSTLEN_Pos) CAN_F8R2_FB16_Pos (16U) MPU_REGION_NUMBER2 ((uint8_t)0x02) I2C_SR1_BERR_Msk (0x1U << I2C_SR1_BERR_Pos) __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET DMA_PBURST_SINGLE 0x00000000U GET_GPIO_SOURCE GPIO_GET_INDEX USART_GTPR_PSC_2 (0x04U << USART_GTPR_PSC_Pos) TIM_SMCR_ETPS_1 (0x2U << TIM_SMCR_ETPS_Pos) SPDIFRX_IMR_OVRIE_Pos (3U) SDIO_MASK_DCRCFAILIE_Msk (0x1U << SDIO_MASK_DCRCFAILIE_Pos) ETH_MMCRIMR 0x0000010CU CAN_F7R2_FB12 CAN_F7R2_FB12_Msk __HAL_RCC_DAC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN)) __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) MPU_REGION_SIZE_128B ((uint8_t)0x06) _ANSI_STDDEF_H  USART_CR3_EIE USART_CR3_EIE_Msk USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U) CAN_F10R1_FB2 CAN_F10R1_FB2_Msk GPIO_AFRH_AFRH7_2 GPIO_AFRH_AFSEL15_2 RCC_SAI1CLKSOURCE_PLLSAI 0x00000000U CAN_F3R2_FB29_Msk (0x1U << CAN_F3R2_FB29_Pos) __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE GPIO_PUPDR_PUPD4_Msk (0x3U << GPIO_PUPDR_PUPD4_Pos) HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3 CAN_F5R1_FB25_Msk (0x1U << CAN_F5R1_FB25_Pos) GPIO_AF12_OTG_HS_FS ((uint8_t)0x0C) _REENT_SIGNAL_SIZE 24 FPU_FPCCR_HFRDY_Pos 4U __HAL_PWR_OVERDRIVE_ENABLE() (*(__IO uint32_t *) CR_ODEN_BB = ENABLE) SPDIFRX_SR_RXNE SPDIFRX_SR_RXNE_Msk DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk __tm_hour ETH_MAC_TXFIFONOT_EMPTY 0x01000000U HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE QUADSPI_CCR_IMODE_0 (0x1U << QUADSPI_CCR_IMODE_Pos) GPIO_LCKR_LCK2_Pos (2U) PWR_FLAG_PVDO PWR_CSR_PVDO CAN_TSR_ALST0_Pos (2U) __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET TIM_COMMUTATION_SOFTWARE 0x00000000U CAN_F5R1_FB4_Pos (4U) DMA_LISR_DMEIF1_Pos (8U) TIM_BDTR_LOCK_1 (0x2U << TIM_BDTR_LOCK_Pos) IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || ((STATE) == MPU_ACCESS_NOT_BUFFERABLE)) OTG_FS_WKUP_IRQn _REENT_INIT(var) { 0, &(var).__sf[0], &(var).__sf[1], &(var).__sf[2], 0, "", 0, _NULL, 0, _NULL, _NULL, 0, _NULL, _NULL, 0, _NULL, { { 0, _NULL, "", {0, 0, 0, 0, 0, 0, 0, 0, 0}, 0, 1, { {_RAND48_SEED_0, _RAND48_SEED_1, _RAND48_SEED_2}, {_RAND48_MULT_0, _RAND48_MULT_1, _RAND48_MULT_2}, _RAND48_ADD }, {0, {0}}, {0, {0}}, {0, {0}}, "", "", 0, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}} } }, _REENT_INIT_ATEXIT _NULL, {_NULL, 0, _NULL} } FLASH_IRQn CAN_F8R2_FB27_Msk (0x1U << CAN_F8R2_FB27_Pos) CAN_F2R1_FB16_Pos (16U) CAN_FM1R_FBM22_Pos (22U) DMA_HISR_HTIF7_Pos (26U) FLASH_CR_PSIZE_Pos (8U) TIM_OCIDLESTATE_SET (TIM_CR2_OIS1) RTC_CR_TSEDGE_Msk (0x1U << RTC_CR_TSEDGE_Pos) CAN_F2R2_FB0 CAN_F2R2_FB0_Msk __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL CR_PVDE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (PVDE_BIT_NUMBER * 4U)) RTC_ISR_RSF_Msk (0x1U << RTC_ISR_RSF_Pos) GPIO_OSPEEDR_OSPEED9_1 (0x2U << GPIO_OSPEEDR_OSPEED9_Pos) DWT_CPICNT_CPICNT_Msk (0xFFUL ) USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED CF_SECTOR_NUMBER ATA_SECTOR_NUMBER GPIO_MODER_MODE10_1 (0x2U << GPIO_MODER_MODE10_Pos) __flexarr [0] TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G FMC_PCR_PWID FMC_PCR_PWID_Msk FMPI2C_ISR_TIMEOUT FMPI2C_ISR_TIMEOUT_Msk CAN_F9R1_FB13 CAN_F9R1_FB13_Msk __UINT64_MAX__ 0xffffffffffffffffULL RCC_CR_HSITRIM_3 (0x08U << RCC_CR_HSITRIM_Pos) __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET __INT_FAST64_TYPE__ long long int SPDIFRX_CR_CHSEL SPDIFRX_CR_CHSEL_Msk USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk CAN_F8R1_FB3_Pos (3U) CAN_F5R2_FB25 CAN_F5R2_FB25_Msk __FLT_MAX_10_EXP__ 38 HAL_DMA_ERROR_NO_XFER 0x00000080U CAN_F4R1_FB13 CAN_F4R1_FB13_Msk CAN_FM1R_FBM16_Pos (16U) EXTI_IMR_MR5_Msk (0x1U << EXTI_IMR_MR5_Pos) CAN_F12R2_FB15_Msk (0x1U << CAN_F12R2_FB15_Pos) CAN_F8R1_FB19_Pos (19U) CAN_FFA1R_FFA24_Pos (24U) __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE __HAL_RCC_SAI2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) == RESET) CAN_F9R1_FB10_Msk (0x1U << CAN_F9R1_FB10_Pos) QUADSPI_CCR_FMODE_1 (0x2U << QUADSPI_CCR_FMODE_Pos) FMC_SDTR1_TRC_2 (0x4U << FMC_SDTR1_TRC_Pos) BDCR_BDRST_BB RCC_BDCR_BDRST_BB CAN_TSR_RQCP0_Msk (0x1U << CAN_TSR_RQCP0_Pos) CAN_F4R1_FB26_Pos (26U) SCB_CFSR_BUSFAULTSR_Pos 8U USB_OTG_DOEPINT_EPDISD_Msk (0x1U << USB_OTG_DOEPINT_EPDISD_Pos) RCC_APB1RSTR_TIM2RST_Msk (0x1U << RCC_APB1RSTR_TIM2RST_Pos) ADC_SMPR2_SMP7_0 (0x1U << ADC_SMPR2_SMP7_Pos) OB_WRPSTATE_ENABLE 0x00000001U USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk ADC_JDR1_JDATA_Pos (0U) DCMI_MIS_OVR_MIS_Pos (1U) RCC_MCO1SOURCE_PLLCLK RCC_CFGR_MCO1 CAN_F1R1_FB17_Msk (0x1U << CAN_F1R1_FB17_Pos) ADC_SQR1_SQ14_3 (0x08U << ADC_SQR1_SQ14_Pos) GPIO_BSRR_BR0_Pos (16U) TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS CAN_F11R2_FB7_Pos (7U) __HAL_RCC_SDMMC1_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET CAN_F4R1_FB28 CAN_F4R1_FB28_Msk CRC_CR_RESET_Msk (0x1U << CRC_CR_RESET_Pos) CAN_F12R1_FB5 CAN_F12R1_FB5_Msk I2C_FLTR_DNF I2C_FLTR_DNF_Msk FMPI2C_CR1_TXIE FMPI2C_CR1_TXIE_Msk __HAL_RCC_AHB2_RELEASE_RESET() (RCC->AHB2RSTR = 0x00U) __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED FMC_SR_IRS FMC_SR_IRS_Msk CAN_FFA1R_FFA18_Pos (18U) SYSCFG_EXTICR3_EXTI9_PC 0x0020U QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk CAN_F13R2_FB15_Msk (0x1U << CAN_F13R2_FB15_Pos) CAN_F6R2_FB25 CAN_F6R2_FB25_Msk FMC_BCR4_WAITEN_Msk (0x1U << FMC_BCR4_WAITEN_Pos) RTC_ALRMAR_DU_3 (0x8U << RTC_ALRMAR_DU_Pos) FMC_PCR_PWAITEN_Pos (1U) SYSCFG_CMPCR_READY_Pos (8U) __HAL_UART_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((((__INTERRUPT__) >> 28U) == 1U)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & UART_IT_MASK)): (((__INTERRUPT__) >> 28U) == 2U)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & UART_IT_MASK)): ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & UART_IT_MASK))) OB_PCROP_SECTOR_6 0x00000040U FMC_SDCR1_NR_Msk (0x3U << FMC_SDCR1_NR_Pos) USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3U << USB_OTG_DIEPTSIZ_MULCNT_Pos) ADC_JSQR_JSQ2_Msk (0x1FU << ADC_JSQR_JSQ2_Pos) RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE CAN_F5R1_FB26 CAN_F5R1_FB26_Msk ADC_CR2_JSWSTART_Pos (22U) __HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST)) USB_OTG_GRSTCTL_CSRST_Msk (0x1U << USB_OTG_GRSTCTL_CSRST_Pos) FMPI2C_CR2_NBYTES_Msk (0xFFU << FMPI2C_CR2_NBYTES_Pos) DMA_HIFCR_CTCIF6_Pos (21U) CAN_F3R2_FB12_Pos (12U) RTC_ALRMASSR_MASKSS_Msk (0xFU << RTC_ALRMASSR_MASKSS_Pos) DCMI_CR_LSM_Pos (19U) GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk TIM_CCMR2_OC4FE_Msk (0x1U << TIM_CCMR2_OC4FE_Pos) OB_BOR_LEVEL3 ((uint8_t)0x00) ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk FMC_SDCR2_SDCLK_Msk (0x3U << FMC_SDCR2_SDCLK_Pos) IS_RCC_PLLI2SR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U)) CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk GPIO_AFRH_AFSEL14_0 (0x1U << GPIO_AFRH_AFSEL14_Pos) CAN_FS1R_FSC14 CAN_FS1R_FSC14_Msk __QQ_FBIT__ 7 MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00) CAN_TSR_TME2 CAN_TSR_TME2_Msk _RAND48_SEED_2 (0x1234) CAN_F9R2_FB17_Msk (0x1U << CAN_F9R2_FB17_Pos) SDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk SPI1_BASE (APB2PERIPH_BASE + 0x3000U) TIM3_BASE (APB1PERIPH_BASE + 0x0400U) _SUSECONDS_T_DECLARED  FMC_BWTR1_ADDSET_Pos (0U) TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) SPI_CR1_BIDIOE_Pos (14U) __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET CAN_F11R2_FB3_Msk (0x1U << CAN_F11R2_FB3_Pos) DMA_LIFCR_CFEIF0_Pos (0U) DWT_FUNCTION_EMITRANGE_Pos 5U ITM_TCR_TSENA_Pos 1U GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI CAN_F2R2_FB16 CAN_F2R2_FB16_Msk GPIO_OSPEEDR_OSPEED11_Msk (0x3U << GPIO_OSPEEDR_OSPEED11_Pos) __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk FMC_BTR2_ACCMOD FMC_BTR2_ACCMOD_Msk FMC_BWTR1_BUSTURN_Msk (0xFU << FMC_BWTR1_BUSTURN_Pos) GPIO_BRR_BR4 GPIO_BRR_BR4_Msk __HAL_RCC_I2C3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN)) _fpos_t SAI_xSLOTR_FBOFF_0 (0x01U << SAI_xSLOTR_FBOFF_Pos) __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE EXTI_FTSR_TR10_Pos (10U) SAI_xFRCR_FSPOL_Msk (0x1U << SAI_xFRCR_FSPOL_Pos) FMC_BTR2_ADDHLD_1 (0x2U << FMC_BTR2_ADDHLD_Pos) USB_OTG_HCINT_CHH_Msk (0x1U << USB_OTG_HCINT_CHH_Pos) FMPI2C_ISR_STOPF_Pos (5U) SDIO_POWER_PWRCTRL_Msk (0x3U << SDIO_POWER_PWRCTRL_Pos) CAN_F5R1_FB28_Pos (28U) RCC_CR_HSICAL_3 (0x08U << RCC_CR_HSICAL_Pos) CAN_F2R1_FB26 CAN_F2R1_FB26_Msk GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11 OPTIONBYTE_BOR 0x00000008U SPI2_BASE (APB1PERIPH_BASE + 0x3800U) USB_OTG_DIEPMSK_EPDM_Msk (0x1U << USB_OTG_DIEPMSK_EPDM_Pos) EXTI_EMR_MR1_Msk (0x1U << EXTI_EMR_MR1_Pos) DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET CAN_F11R1_FB17_Msk (0x1U << CAN_F11R1_FB17_Pos) _asctime_buf EXTI_EMR_MR12_Msk (0x1U << EXTI_EMR_MR12_Pos) __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE SPDIFRX_DR1_V SPDIFRX_DR1_V_Msk __HAL_RCC_BACKUPRESET_FORCE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE) RCC_APB2LPENR_TIM11LPEN_Pos (18U) USART_CR2_STOP_Msk (0x3U << USART_CR2_STOP_Pos) I2S_APB1_APB2_FEATURE  IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & 0xFFFF80FFU) == 0x00000000U) && ((SOURCE) != 0x00000000U)) I2C_SR1_ADDR I2C_SR1_ADDR_Msk RTC_TAFCR_TAMPFREQ_Pos (8U) IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE I2C_OAR1_ADDMODE_Msk (0x1U << I2C_OAR1_ADDMODE_Pos) CAN_F3R2_FB4_Pos (4U) _IN_PORT_T_DECLARED  RTC_TR_HU_2 (0x4U << RTC_TR_HU_Pos) USART_CR2_STOP_1 (0x2U << USART_CR2_STOP_Pos) FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000U) AHB2LPENR FMC_BWTR4_DATAST_4 (0x10U << FMC_BWTR4_DATAST_Pos) RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk RCC_APB2RSTR_SDIORST_Pos (11U) FMPI2C_CR2_STOP_Pos (14U) CAN_F5R2_FB16_Pos (16U) CAN_FA1R_FACT20 CAN_FA1R_FACT20_Msk __HAL_RCC_QSPI_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN)) __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN)) CAN_F11R1_FB17 CAN_F11R1_FB17_Msk CAN_ESR_LEC_0 (0x1U << CAN_ESR_LEC_Pos) I2C_SR2_SMBHOST_Pos (6U) GPIO_AFRL_AFSEL4_0 (0x1U << GPIO_AFRL_AFSEL4_Pos) RCC_CR_HSEON_Pos (16U) CAN_F2R1_FB31 CAN_F2R1_FB31_Msk CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) SPDIFRX_CSR_CS_Msk (0xFFU << SPDIFRX_CSR_CS_Pos) __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED DAC_CR_EN2 DAC_CR_EN2_Msk RTC_CR_TSE_Pos (11U) CAN_RDH1R_DATA4_Pos (0U) ADC_SMPR1_SMP17_Pos (21U) USB_OTG_GINTSTS_USBRST_Pos (12U) FPU_FPCCR_USER_Pos 1U USB_OTG_PCGCR_STPPCLK_Msk (0x1U << USB_OTG_PCGCR_STPPCLK_Pos) __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE CAN_F6R2_FB3_Pos (3U) FMC_SDTR2_TRP_2 (0x4U << FMC_SDTR2_TRP_Pos) __SA_IBIT__ 16 UART_STOPBITS_2 ((uint32_t)USART_CR2_STOP_1) TIM_CCMR2_IC3F_Pos (4U) __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF SPI_SR_MODF_Pos (5U) FMC_SDTR2_TXSR_3 (0x8U << FMC_SDTR2_TXSR_Pos) IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) || ((MODE) == GPIO_MODE_OUTPUT_PP) || ((MODE) == GPIO_MODE_OUTPUT_OD) || ((MODE) == GPIO_MODE_AF_PP) || ((MODE) == GPIO_MODE_AF_OD) || ((MODE) == GPIO_MODE_IT_RISING) || ((MODE) == GPIO_MODE_IT_FALLING) || ((MODE) == GPIO_MODE_IT_RISING_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING) || ((MODE) == GPIO_MODE_EVT_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING_FALLING) || ((MODE) == GPIO_MODE_ANALOG)) __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE IS_TIM_FAST_STATE(STATE) (((STATE) == TIM_OCFAST_DISABLE) || ((STATE) == TIM_OCFAST_ENABLE)) SAI_xIMR_LFSDETIE_Pos (6U) ADC_SR_JSTRT_Pos (3U) __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__ PWR_CR_PLS_LEV1 0x00000020U ADC_SMPR1_SMP11_0 (0x1U << ADC_SMPR1_SMP11_Pos) ADC_JSQR_JL_Msk (0x3U << ADC_JSQR_JL_Pos) CAN_TDL2R_DATA0_Pos (0U) CAN_F7R2_FB26_Pos (26U) RCC_PERIPHCLK_CLK48 0x00000100U DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk RTC_ALRMASSR_MASKSS_Pos (24U) FMC_BWTR3_ADDSET FMC_BWTR3_ADDSET_Msk USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk _NOTHROW  CAN_F11R1_FB27_Pos (27U) GPIO_AF11_ETH ((uint8_t)0x0B) DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING CAN_F10R1_FB12 CAN_F10R1_FB12_Msk SDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFU << SDIO_RESP4_CARDSTATUS4_Pos) __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE __LACCUM_MIN__ (-0X1P31LK-0X1P31LK) USART_CR2_LBDIE_Msk (0x1U << USART_CR2_LBDIE_Pos) RTC_CR_WUTE_Pos (10U) __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE FMC_BWTR1_ADDHLD FMC_BWTR1_ADDHLD_Msk SYSCFG_EXTICR4_EXTI14_PG 0x0600U QUADSPI_DLR_DL_Pos (0U) WWDG_CR_T4 WWDG_CR_T_4 DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk GPIO_OSPEEDR_OSPEED11_0 (0x1U << GPIO_OSPEEDR_OSPEED11_Pos) SPI_CR1_LSBFIRST_Msk (0x1U << SPI_CR1_LSBFIRST_Pos) USB_OTG_GINTMSK_USBRST_Pos (12U) GPIO_IDR_ID8 GPIO_IDR_ID8_Msk TIM_CCER_CC2E_Pos (4U) USART_BRR_DIV_Fraction_Msk (0xFU << USART_BRR_DIV_Fraction_Pos) __USFRACT_FBIT__ 8 GPIO_MODER_MODER0_1 (0x2U << GPIO_MODER_MODER0_Pos) EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk RCC_AHB1LPENR_GPIOELPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOELPEN_Pos) OB_WRP_SECTOR_1 0x00000002U SAI_xFRCR_FSDEF_Msk (0x1U << SAI_xFRCR_FSDEF_Pos) GPIO_AF9_TIM14 ((uint8_t)0x09) USB_OTG_EPNUM_1 (0x2U << USB_OTG_EPNUM_Pos) FMPI2C_CR2_START_Msk (0x1U << FMPI2C_CR2_START_Pos) IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8)) RCC_SAI2CLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR_SAI2SRC_1) SCB_SHCSR_USGFAULTACT_Pos 3U RCC_AHB3LPENR_FMCLPEN RCC_AHB3LPENR_FMCLPEN_Msk TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk UART_DIVFRAQ_SAMPLING16(_PCLK_,_BAUD_) (((UART_DIV_SAMPLING16((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) * 100U)) * 16U + 50U) / 100U) CAN_F0R2_FB21_Msk (0x1U << CAN_F0R2_FB21_Pos) UART_CR1_REG_INDEX 1U __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ ITM_LSR_Access_Pos 1U CAN_F3R2_FB10 CAN_F3R2_FB10_Msk SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) CAN_F7R1_FB7_Msk (0x1U << CAN_F7R1_FB7_Pos) CF_CYLINDER_LOW ATA_CYLINDER_LOW ADC_SMPR2_SMP0_Msk (0x7U << ADC_SMPR2_SMP0_Pos) DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk CR_HSION_BB RCC_CR_HSION_BB ___int_ptrdiff_t_h  USB_OTG_HPRT_PRES_Pos (6U) fwopen(__cookie,__fn) funopen(__cookie, (int (*)())0, __fn, (fpos_t (*)())0, (int (*)())0) SysTick_Type TIM_FLAG_CC2OF (TIM_SR_CC2OF) FLASH_OPTCR_nWRP_3 0x00080000U __unbounded  NVIC_BASE (SCS_BASE + 0x0100UL) VDD_VALUE ((uint32_t)3300U) ADC_SQR2_SQ7_Msk (0x1FU << ADC_SQR2_SQ7_Pos) CAN_F10R2_FB13_Pos (13U) RCC_APB1LPENR_CECLPEN_Pos (27U) QUADSPI_DCR_CSHT_0 (0x1U << QUADSPI_DCR_CSHT_Pos) SYSCFG_EXTICR3_EXTI11_PA 0x0000U CAN_F13R2_FB13 CAN_F13R2_FB13_Msk GPIO_PUPDR_PUPD8_Msk (0x3U << GPIO_PUPDR_PUPD8_Pos) CAN_F7R1_FB13 CAN_F7R1_FB13_Msk USART2_IRQn FLASH_CR_SER_Msk (0x1U << FLASH_CR_SER_Pos) RTC_TAFCR_TAMPPUDIS_Msk (0x1U << RTC_TAFCR_TAMPPUDIS_Pos) SAI_xFRCR_FRL_6 (0x40U << SAI_xFRCR_FRL_Pos) EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk GPIO_OTYPER_OT5_Pos (5U) _CONST const CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD FMC_BWTR4_ADDHLD_3 (0x8U << FMC_BWTR4_ADDHLD_Pos) CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback ADC_LTR_LT_Pos (0U) uwTick RCC_APB2RSTR_TIM10RST_Msk (0x1U << RCC_APB2RSTR_TIM10RST_Pos) FMPI2C_CR1_ADDRIE_Msk (0x1U << FMPI2C_CR1_ADDRIE_Pos) CAN_F9R2_FB1 CAN_F9R2_FB1_Msk FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef FMC_SDTR1_TMRD_0 (0x1U << FMC_SDTR1_TMRD_Pos) SPDIFRX_IFCR_SBDCF SPDIFRX_IFCR_SBDCF_Msk RTC_TSTR_HT_Pos (20U) CAN_F4R1_FB27_Msk (0x1U << CAN_F4R1_FB27_Pos) RCC_APB1ENR_TIM3EN_Msk (0x1U << RCC_APB1ENR_TIM3EN_Pos) RCC_CSR_PORRSTF_Pos (27U) FMPI2C_CR1_PECEN_Pos (23U) RCC_CIR_LSIRDYF_Msk (0x1U << RCC_CIR_LSIRDYF_Pos) ADC_CSR_JSTRT2_Msk (0x1U << ADC_CSR_JSTRT2_Pos) CAN_F11R2_FB31_Msk (0x1U << CAN_F11R2_FB31_Pos) PVDE_BIT_NUMBER PWR_CR_PVDE_Pos RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk DMA_HIFCR_CHTIF5_Msk (0x1U << DMA_HIFCR_CHTIF5_Pos) CAN_F6R1_FB4_Msk (0x1U << CAN_F6R1_FB4_Pos) GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10 USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1U << USB_OTG_DOEPMSK_B2BSTUP_Pos) __HAL_RCC_RNG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); UNUSED(tmpreg); } while(0U) FMC_BCR4_ASYNCWAIT FMC_BCR4_ASYNCWAIT_Msk IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_BYPASS)) CAN_F12R2_FB23_Pos (23U) DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U) DWT_EXCCNT_EXCCNT_Pos 0U USB_OTG_GINTSTS_LPMINT_Pos (27U) ITM_RXBUFFER_EMPTY 0x5AA55AA5U __LOCK_INIT(class,lock) extern struct __lock __lock_ ## lock; class _LOCK_T lock = &__lock_ ## lock WWDG_CFR_W_Msk (0x7FU << WWDG_CFR_W_Pos) FMC_SDCMR_CTB1 FMC_SDCMR_CTB1_Msk EXTI_PR_PR17 EXTI_PR_PR17_Msk USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk UINT8_C(x) __UINT8_C(x) USB_OTG_BCNT_Msk (0x7FFU << USB_OTG_BCNT_Pos) CAN_F9R1_FB3 CAN_F9R1_FB3_Msk CAN_F9R1_FB25_Msk (0x1U << CAN_F9R1_FB25_Pos) __I volatile const _flockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_acquire_recursive((fp)->_lock)) FMC_BCR2_CBURSTRW_Msk (0x1U << FMC_BCR2_CBURSTRW_Pos) SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) __HAL_RCC_SPI4_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN)) CAN_F8R2_FB3 CAN_F8R2_FB3_Msk SYSCFG_EXTICR2_EXTI7_PE 0x4000U USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk FMPI2C_ISR_ADDCODE FMPI2C_ISR_ADDCODE_Msk USB_OTG_DOEPINT_B2BSTUP_Pos (6U) I2C_CCR_DUTY_Msk (0x1U << I2C_CCR_DUTY_Pos) __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2 RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4 TIM_CR1_OPM_Pos (3U) I2C_CR1_NOSTRETCH_Pos (7U) CAN_F12R2_FB17_Pos (17U) ADC_SR_AWD ADC_SR_AWD_Msk ADC_SQR2_SQ8_4 (0x10U << ADC_SQR2_SQ8_Pos) CAN_F3R1_FB5_Pos (5U) DCMI_MIS_VSYNC_MIS_Pos (3U) RCC_DCKCFGR_I2S2SRC_1 (0x2U << RCC_DCKCFGR_I2S2SRC_Pos) DCMI_IER_OVR_IE_Pos (1U) FMC_SDTR2_TWR_2 (0x4U << FMC_SDTR2_TWR_Pos) DMA_SxNDT_12 (0x1000U << DMA_SxNDT_Pos) __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) QUADSPI_CCR_ADMODE_1 (0x2U << QUADSPI_CCR_ADMODE_Pos) USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFU << USB_OTG_DIEPDMA_DMAADDR_Pos) OB_IWDG_HW ((uint8_t)0x00) CAN_F5R1_FB1_Msk (0x1U << CAN_F5R1_FB1_Pos) USB_OTG_GOTGCTL_CIDSTS_Pos (16U) GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk CAN_F1R2_FB11_Msk (0x1U << CAN_F1R2_FB11_Pos) DAC_CR_DMAUDRIE2_Pos (29U) USB_OTG_HCINTMSK_DTERRM_Msk (0x1U << USB_OTG_HCINTMSK_DTERRM_Pos) CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) _REENT _impure_ptr CAN_F2R2_FB23 CAN_F2R2_FB23_Msk FLASH_ACR_LATENCY_4WS 0x00000004U CAN_F9R1_FB1_Pos (1U) RCC_APB1RSTR_TIM3RST_Msk (0x1U << RCC_APB1RSTR_TIM3RST_Pos) CAN_F11R1_FB30 CAN_F11R1_FB30_Msk SYSCFG_EXTICR3_EXTI10_PA 0x0000U CAN_F10R1_FB0_Pos (0U) DMA_LIFCR_CDMEIF1_Msk (0x1U << DMA_LIFCR_CDMEIF1_Pos) CAN_F1R1_FB7_Msk (0x1U << CAN_F1R1_FB7_Pos) USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk TIM_TRGO_OC1REF (TIM_CR2_MMS_2) CEC_ISR_LBPE_Msk (0x1U << CEC_ISR_LBPE_Pos) FLASH_CR_PG_Pos (0U) __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE GPIO_AFRL_AFSEL5_0 (0x1U << GPIO_AFRL_AFSEL5_Pos) FMC_BTR2_DATLAT_1 (0x2U << FMC_BTR2_DATLAT_Pos) __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS CAN_F6R1_FB4_Pos (4U) SDIO_ICR_DTIMEOUTC_Pos (3U) __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE USB_OTG_GOTGCTL_HNPRQ_Pos (9U) FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk FMC_PMEM_MEMSET2_Pos (0U) GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk RCC_CFGR_HPRE_DIV8 0x000000A0U CAN_F0R2_FB23_Pos (23U) CAN_F12R1_FB23 CAN_F12R1_FB23_Msk SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk CEC_CFGR_BRESTP_Msk (0x1U << CEC_CFGR_BRESTP_Pos) EXTI_EMR_MR4 EXTI_EMR_MR4_Msk GPIO_BRR_BR14_Pos (14U) RCC_CKGATENR_AHB2APB2_CKEN_Pos (1U) __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE RTC_TAFCR_ALARMOUTTYPE_Msk (0x1U << RTC_TAFCR_ALARMOUTTYPE_Pos) FMC_PATT_ATTHIZ2_Msk (0xFFU << FMC_PATT_ATTHIZ2_Pos) RTC_ALRMAR_WDSEL_Pos (30U) GPIO_OTYPER_OT13_Msk (0x1U << GPIO_OTYPER_OT13_Pos) ADC_CSR_JEOC2_Pos (10U) GPIO_IDR_ID5 GPIO_IDR_ID5_Msk MPU_ACCESS_CACHEABLE ((uint8_t)0x01) __DEC32_MIN_EXP__ (-94) CAN2_RX0_IRQn RTC_ISR_TAMP1F_Msk (0x1U << RTC_ISR_TAMP1F_Pos) RTC_TSSSR_SS_Pos (0U) ADC_SQR3_SQ5_4 (0x10U << ADC_SQR3_SQ5_Pos) RCC_APB1RSTR_FMPI2C1RST_Msk (0x1U << RCC_APB1RSTR_FMPI2C1RST_Pos) GPIO_BSRR_BS5_Pos (5U) FMPI2C_CR1_DFN_Pos (8U) CAN_F11R1_FB6 CAN_F11R1_FB6_Msk RCC_SSCGR_INCSTEP_Msk (0x7FFFU << RCC_SSCGR_INCSTEP_Pos) USB_OTG_GINTSTS_PTXFE_Pos (26U) TIM_TS_ITR0 0x00000000U FMC_BCR3_MWID_1 (0x2U << FMC_BCR3_MWID_Pos) CAN_FFA1R_FFA_Pos (0U) __RCSID(s) struct __hack __HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN)) FMC_PATT_ATTSET2_5 (0x20U << FMC_PATT_ATTSET2_Pos) CAN_FM1R_FBM24_Pos (24U) CAN_F0R1_FB4_Msk (0x1U << CAN_F0R1_FB4_Pos) __UTQ_FBIT__ 128 GPIO_AF12_FMC ((uint8_t)0x0C) CAN_F5R1_FB11_Pos (11U) RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE TIM_DCR_DBA TIM_DCR_DBA_Msk RCC_RTCCLKSOURCE_HSE_DIV17 0x00110300U FLASH_OPTCR_WDG_SW_Msk (0x1U << FLASH_OPTCR_WDG_SW_Pos) FMPI2C1 ((FMPI2C_TypeDef *) FMPI2C1_BASE) CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk RCC_DCKCFGR_OFFSET (RCC_OFFSET + 0x8CU) I2C_OAR1_ADD8_Pos (8U) RTC_TAFCR_TSINSEL_Pos (17U) ADC2 ((ADC_TypeDef *) ADC2_BASE) SAI_GCR_SYNCIN_0 (0x1U << SAI_GCR_SYNCIN_Pos) DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk MPU_REGION_SIZE_4GB ((uint8_t)0x1F) I2C_CR1_ACK_Msk (0x1U << I2C_CR1_ACK_Pos) SPI_DR_DR SPI_DR_DR_Msk SYSCFG_EXTICR4_EXTI13_Pos (4U) CAN_FA1R_FACT22_Pos (22U) DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED CAN_F12R2_FB7_Pos (7U) CAN_F10R2_FB16_Msk (0x1U << CAN_F10R2_FB16_Pos) SYSCFG_EXTICR2_EXTI6_PH 0x0700U USB_OTG_GINTMSK_HCIM_Pos (25U) __ARM_SIZEOF_WCHAR_T 4 FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD INSTRUCTION_CACHE_ENABLE 1U CAN_FS1R_FSC26 CAN_FS1R_FSC26_Msk __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE CAN_TDH2R_DATA5_Msk (0xFFU << CAN_TDH2R_DATA5_Pos) __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE DMA_PRIORITY_MEDIUM ((uint32_t)DMA_SxCR_PL_0) I2C_OAR1_ADD5_Pos (5U) RCC_FLAG_LSERDY ((uint8_t)0x41) DMA_HIFCR_CHTIF7_Msk (0x1U << DMA_HIFCR_CHTIF7_Pos) EXTI_SWIER_SWIER5_Pos (5U) FMC_SDTR2_TXSR FMC_SDTR2_TXSR_Msk TIM_CCMR2_IC3PSC_Pos (2U) USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_IER_EPVIE_Msk (0x1U << CAN_IER_EPVIE_Pos) CAN_F2R2_FB27_Pos (27U) FMC_PATT_ATTHOLD2 FMC_PATT_ATTHOLD2_Msk SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk __predict_true(exp) __builtin_expect((exp), 1) __ARM_FP 4 I2C_OAR1_ADD3_Msk (0x1U << I2C_OAR1_ADD3_Pos) CAN_FS1R_FSC14_Msk (0x1U << CAN_FS1R_FSC14_Pos) USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk CAN_RF1R_RFOM1_Pos (5U) CAN_F7R1_FB21_Pos (21U) FMC_BCR4_MTYP_1 (0x2U << FMC_BCR4_MTYP_Pos) TIM_CCMR1_CC2S_0 (0x1U << TIM_CCMR1_CC2S_Pos) TIM_CCER_CC1P TIM_CCER_CC1P_Msk DCMI_RIS_LINE_RIS_Pos (4U) FMC_SDCR2_NC_Msk (0x3U << FMC_SDCR2_NC_Pos) EXTI_FTSR_TR7_Pos (7U) CAN_F0R2_FB25_Msk (0x1U << CAN_F0R2_FB25_Pos) RCC_CR_HSITRIM_2 (0x04U << RCC_CR_HSITRIM_Pos) USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk CAN_F7R2_FB31 CAN_F7R2_FB31_Msk CAN_F10R2_FB8 CAN_F10R2_FB8_Msk RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER getchar() getc(stdin) GPIO_IDR_ID2_Msk (0x1U << GPIO_IDR_ID2_Pos) USART_SR_ORE_Pos (3U) TIM_DMABase_CCER TIM_DMABASE_CCER RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk CAN_FFA1R_FFA14_Msk (0x1U << CAN_FFA1R_FFA14_Pos) __HAL_RCC_TIM6_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST)) CAN_F7R2_FB10_Pos (10U) CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) CAN_F3R2_FB31_Msk (0x1U << CAN_F3R2_FB31_Pos) FMC_PMEM_MEMSET2_4 (0x10U << FMC_PMEM_MEMSET2_Pos) xPSR_Z_Pos 30U __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4 RCC_RTCCLKSOURCE_HSE_DIV5 0x00050300U FMC_BTR3_DATAST_4 (0x10U << FMC_BTR3_DATAST_Pos) CAN_F7R1_FB15_Pos (15U) USB_OTG_DOEPCTL_STALL_Msk (0x1U << USB_OTG_DOEPCTL_STALL_Pos) CAN_F3R1_FB7 CAN_F3R1_FB7_Msk RCC_AHB1LPENR_DMA2LPEN_Pos (22U) CAN_F13R2_FB8_Msk (0x1U << CAN_F13R2_FB8_Pos) __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET ADC_CCR_MULTI_Pos (0U) CAN_F13R1_FB9 CAN_F13R1_FB9_Msk __HAL_RCC_TIM10_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST)) CR_HSEON_BB RCC_CR_HSEON_BB MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) CAN_F9R1_FB31_Pos (31U) FMC_BWTR4_ADDSET_2 (0x4U << FMC_BWTR4_ADDSET_Pos) TIM_ARR_ARR TIM_ARR_ARR_Msk CAN_TDT2R_DLC_Msk (0xFU << CAN_TDT2R_DLC_Pos) __HAL_RCC_CCMDATARAMEN_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN)) CAN_F7R1_FB20 CAN_F7R1_FB20_Msk DMA_LIFCR_CDMEIF2_Msk (0x1U << DMA_LIFCR_CDMEIF2_Pos) USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE PHY_LINKED_STATUS ((uint16_t)0x0004U) CAN_F1R1_FB25 CAN_F1R1_FB25_Msk DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1 FMPI2C_PECR_PEC FMPI2C_PECR_PEC_Msk TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE SCB_ICSR_VECTPENDING_Pos 12U GPIO_IDR_ID2_Pos (2U) UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE FMC_BTR3_ADDSET_0 (0x1U << FMC_BTR3_ADDSET_Pos) GPIO_MODER_MODE4_0 (0x1U << GPIO_MODER_MODE4_Pos) DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U) USB_OTG_GINTMSK_RSTDEM_Msk (0x1U << USB_OTG_GINTMSK_RSTDEM_Pos) CAN_F3R2_FB22 CAN_F3R2_FB22_Msk RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk SYSCFG_EXTICR2_EXTI5_PB 0x0010U __STM32_HAL_LEGACY  SAI_xCR1_DS_2 (0x4U << SAI_xCR1_DS_Pos) ADC_SMPR1_SMP12_1 (0x2U << ADC_SMPR1_SMP12_Pos) SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE FLASH_ACR_LATENCY_8WS 0x00000008U RCC_CSR_LPWRRSTF_Pos (31U) SDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk CAN_TSR_LOW_Msk (0x7U << CAN_TSR_LOW_Pos) CAN_F13R1_FB21_Msk (0x1U << CAN_F13R1_FB21_Pos) CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk CAN_F9R1_FB25_Pos (25U) TIM_SMCR_TS TIM_SMCR_TS_Msk CAN_F4R2_FB4_Pos (4U) CAN_F2R2_FB26_Pos (26U) FMC_SDSR_MODES2_Msk (0x3U << FMC_SDSR_MODES2_Pos) __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE CAN_F11R1_FB3 CAN_F11R1_FB3_Msk USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U) __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET) EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk __LACCUM_EPSILON__ 0x1P-31LK __HAL_RCC_DAC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET) FMC_BCR4_EXTMOD FMC_BCR4_EXTMOD_Msk __HAL_RCC_CAN2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST)) DAC_CR_DMAEN2_Pos (28U) __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN)) GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0 FMC_BTR3_ACCMOD_1 (0x2U << FMC_BTR3_ACCMOD_Pos) RCC_PLLI2SP_DIV4 0x00000004U HAL_GetTick EXTI_PR_PR22 EXTI_PR_PR22_Msk SPDIFRX_DR0_C SPDIFRX_DR0_C_Msk IS_UART_WAKEUPMETHOD(WAKEUP) (((WAKEUP) == UART_WAKEUPMETHOD_IDLELINE) || ((WAKEUP) == UART_WAKEUPMETHOD_ADDRESSMARK)) RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0 CAN_TI2R_EXID_Pos (3U) RCC_AHB1ENR_GPIODEN_Pos (3U) SCB_AIRCR_PRIGROUP_Pos 8U CAN_F5R2_FB28_Pos (28U) __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT RTC_BKP14R_Pos (0U) _DEFAULT_SOURCE CAN_F10R1_FB3_Pos (3U) RCC_FMPI2C1CLKSOURCE_HSI ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1) __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__ CAN_F3R1_FB11 CAN_F3R1_FB11_Msk __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE SPDIFRX_CR_CBDMAEN_Pos (10U) GPIO_AF0_MCO ((uint8_t)0x00) CAN_F9R1_FB19_Pos (19U) FMPI2C_CR1_ERRIE_Msk (0x1U << FMPI2C_CR1_ERRIE_Pos) TIM_CCMR1_IC1F_3 (0x8U << TIM_CCMR1_IC1F_Pos) ADC_SQR2_SQ11_1 (0x02U << ADC_SQR2_SQ11_Pos) RESERVED6 GPIO_LCKR_LCK14_Msk (0x1U << GPIO_LCKR_LCK14_Pos) __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED TIM_SMCR_MSM_Msk (0x1U << TIM_SMCR_MSM_Pos) CAN_F6R2_FB18 CAN_F6R2_FB18_Msk EXTI_EMR_EM11 EXTI_EMR_MR11 FMPI2C_TIMEOUTR_TIMEOUTA FMPI2C_TIMEOUTR_TIMEOUTA_Msk FMC_BTR4_ADDHLD_2 (0x4U << FMC_BTR4_ADDHLD_Pos) FMC_BTR2_DATLAT FMC_BTR2_DATLAT_Msk EXTI_PR_PR10_Msk (0x1U << EXTI_PR_PR10_Pos) SAI_xSR_OVRUDR_Msk (0x1U << SAI_xSR_OVRUDR_Pos) __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine USART_CR2_LINEN_Pos (14U) GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk CAN_F8R2_FB11_Pos (11U) FMC_SR_ILEN_Msk (0x1U << FMC_SR_ILEN_Pos) GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk FMC_BTR1_DATLAT_1 (0x2U << FMC_BTR1_DATLAT_Pos) MPU_ACCESS_SHAREABLE ((uint8_t)0x01) USB_OTG_DCFG_PERSCHIVL_Msk (0x3U << USB_OTG_DCFG_PERSCHIVL_Pos) CAN_F12R1_FB12_Pos (12U) FMC_BCR1_BURSTEN_Pos (8U) ADC_CSR_EOC1_Pos (1U) CAN_F4R2_FB21_Msk (0x1U << CAN_F4R2_FB21_Pos) SAI_xSLOTR_FBOFF_3 (0x08U << SAI_xSLOTR_FBOFF_Pos) SPI_I2SCFGR_DATLEN_Msk (0x3U << SPI_I2SCFGR_DATLEN_Pos) DMA_HISR_FEIF4_Msk (0x1U << DMA_HISR_FEIF4_Pos) CEC_IER_ARBLSTIE_Msk (0x1U << CEC_IER_ARBLSTIE_Pos) __SOFF 0x1000 CAN_F11R2_FB27_Pos (27U) I2C_CR1_ACK_Pos (10U) SDIO_STA_CMDACT_Pos (11U) USART_CR1_TXEIE_Pos (7U) RCC_APB1RSTR_TIM4RST_Pos (2U) RTC_TAFCR_TAMP2TRG_Pos (4U) __SYSTEM_STM32F4XX_H  FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk EXTI_EMR_EM15 EXTI_EMR_MR15 fropen(__cookie,__fn) funopen(__cookie, __fn, (int (*)())0, (fpos_t (*)())0, (int (*)())0) SAI_xFRCR_FSOFF_Pos (18U) __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE RCC_APB1ENR_CECEN_Pos (27U) FMC_PCR_ECCPS_0 (0x1U << FMC_PCR_ECCPS_Pos) RCC_IT_PLLRDY ((uint8_t)0x10) __HAL_RCC_GPIOD_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST)) CAN_F4R1_FB2 CAN_F4R1_FB2_Msk ADC_CDR_DATA1 ADC_CDR_DATA1_Msk _gamma_signgam EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk CAN_F9R1_FB4_Msk (0x1U << CAN_F9R1_FB4_Pos) FMC_BTR3_ADDHLD_0 (0x1U << FMC_BTR3_ADDHLD_Pos) FMC_SDCR1_CAS FMC_SDCR1_CAS_Msk __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE CAN_F12R1_FB8_Pos (8U) __HAL_RCC_DAC_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST)) GPIO_ODR_ODR_13 GPIO_ODR_OD13 CAN_F4R1_FB27 CAN_F4R1_FB27_Msk RTC_DR_WDU_Msk (0x7U << RTC_DR_WDU_Pos) DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE CAN_F12R2_FB26 CAN_F12R2_FB26_Msk CAN_F1R2_FB19_Msk (0x1U << CAN_F1R2_FB19_Pos) FMC_BWTR4_DATAST_2 (0x04U << FMC_BWTR4_DATAST_Pos) SYSCFG_EXTICR3_EXTI8_Pos (0U) GPIO_AF5_SPI3 ((uint8_t)0x05) __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG CAN_TDH2R_DATA5_Pos (8U) CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD __SFRACT_MIN__ (-0.5HR-0.5HR) CAN_F1R2_FB26_Msk (0x1U << CAN_F1R2_FB26_Pos) EXTI_EMR_EM19 EXTI_EMR_MR19 RTC_TSTR_ST_1 (0x2U << RTC_TSTR_ST_Pos) __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN)) DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk CAN_TSR_LOW1_Pos (30U) EXTI_PR_PR15 EXTI_PR_PR15_Msk CAN_F6R1_FB12 CAN_F6R1_FB12_Msk TIM_FLAG_CC4OF (TIM_SR_CC4OF) RTC_TSTR_PM RTC_TSTR_PM_Msk CAN_F12R2_FB19_Msk (0x1U << CAN_F12R2_FB19_Pos) ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U FMPI2C_ICR_ADDRCF_Msk (0x1U << FMPI2C_ICR_ADDRCF_Pos) DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U) __HAL_RCC_CEC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) == RESET) DMA_LIFCR_CHTIF2_Msk (0x1U << DMA_LIFCR_CHTIF2_Pos) CAN_F1R1_FB0 CAN_F1R1_FB0_Msk HAL_GetUID _blksize SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS MPU_RASR_XN_Pos 28U SDIO_STA_RXACT_Pos (13U) DCMI_DR_BYTE1_Msk (0xFFU << DCMI_DR_BYTE1_Pos) RTC_TR_ST RTC_TR_ST_Msk APB2LPENR CAN_FM1R_FBM11_Pos (11U) CAN_F6R2_FB24_Msk (0x1U << CAN_F6R2_FB24_Pos) DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk SYSCFG_EXTICR4_EXTI15_PD 0x3000U SYSCFG_EXTICR2_EXTI7_PJ 0x9000U __DBL_MAX__ ((double)1.7976931348623157e+308L) EXTI_PR_PR15_Pos (15U) I2C_SR1_SMBALERT_Msk (0x1U << I2C_SR1_SMBALERT_Pos) CAN_F9R1_FB29 CAN_F9R1_FB29_Msk USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk MPU_REGION_SIZE_2GB ((uint8_t)0x1E) SYSCFG_EXTICR3_EXTI10_PD 0x0300U GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8 CAN_F2R1_FB24 CAN_F2R1_FB24_Msk TPI_ACPR_PRESCALER_Pos 0U __GCC_IEC_559_COMPLEX 0 CAN_F4R1_FB7_Msk (0x1U << CAN_F4R1_FB7_Pos) FMC_SDCMR_CTB1_Pos (4U) CAN_FM1R_FBM8_Pos (8U) RTC_DR_DU RTC_DR_DU_Msk CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD DAC_DHR12LD_DACC2DHR_Msk (0xFFFU << DAC_DHR12LD_DACC2DHR_Pos) RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8 __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET FLASH_ACR_LATENCY_13WS 0x0000000DU CAN_F1R1_FB6_Pos (6U) __CC_SUPPORTS___INLINE 1 __SWID 0x2000 TIM_SMCR_ETP_Pos (15U) CAN_F0R1_FB2 CAN_F0R1_FB2_Msk SCB ((SCB_Type *) SCB_BASE ) __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) || ((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF)) AWD1_EVENT ADC_AWD1_EVENT FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown SPDIFRX_DR1_PE SPDIFRX_DR1_PE_Msk FMC_SDCR2_SDCLK_Pos (10U) FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) FMC_BWTR1_ADDHLD_Pos (4U) USB_OTG_GINTSTS_SOF_Pos (3U) GPIO_IDR_ID15_Pos (15U) USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk EXTI_IMR_IM_Pos (0U) FLASH_OPTCR_nWRP_5 0x00200000U GPIO_OSPEEDR_OSPEED5_Msk (0x3U << GPIO_OSPEEDR_OSPEED5_Pos) CAN_F4R1_FB15_Pos (15U) GPIO_MODER_MODE13_0 (0x1U << GPIO_MODER_MODE13_Pos) CAN_F2R1_FB22_Pos (22U) QUADSPI_DCR_CSHT_Msk (0x7U << QUADSPI_DCR_CSHT_Pos) GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN)) CAN_F3R1_FB4_Msk (0x1U << CAN_F3R1_FB4_Pos) TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT _PDP_ENDIAN 3412 EXTI_IMR_MR21 EXTI_IMR_MR21_Msk ADC_JSQR_JSQ3_3 (0x08U << ADC_JSQR_JSQ3_Pos) CAN_F11R2_FB16 CAN_F11R2_FB16_Msk TIM_DMABase_CR1 TIM_DMABASE_CR1 CAN_F4R1_FB5_Pos (5U) GPIO_MODER_MODE3_Pos (6U) _INTMAX_T_DECLARED  GPIO_BSRR_BS15_Pos (15U) __SIZE_TYPE__ unsigned int QUADSPI_CCR_INSTRUCTION_5 (0x20U << QUADSPI_CCR_INSTRUCTION_Pos) DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk SYSCFG_EXTICR2_EXTI6_PC 0x0200U CAN_F4R1_FB10 CAN_F4R1_FB10_Msk CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk CAN_MSR_SAMP CAN_MSR_SAMP_Msk USB_OTG_DOEPCTL_EPENA_Pos (31U) CAN_MSR_SAMP_Msk (0x1U << CAN_MSR_SAMP_Pos) DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk PWR_CSR_BRR_Msk (0x1U << PWR_CSR_BRR_Pos) CAN_F7R2_FB17 CAN_F7R2_FB17_Msk USART_DR_DR_Pos (0U) USB_OTG_GINTSTS_ISOODRP_Msk (0x1U << USB_OTG_GINTSTS_ISOODRP_Pos) __need_wint_t __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET USB_OTG_HCTSIZ_DPID_0 (0x1U << USB_OTG_HCTSIZ_DPID_Pos) DCMI_ESUR_FSU_Msk (0xFFU << DCMI_ESUR_FSU_Pos) CAN_F10R1_FB7 CAN_F10R1_FB7_Msk __lock_release(lock) __retarget_lock_release(lock) RTC_TAFCR_TAMPINSEL RTC_TAFCR_TAMP1INSEL _locale TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED FLASH_OPTCR_nWRP_1 0x00020000U USB_OTG_DIEPINT_TOC_Pos (3U) CAN_F2R2_FB16_Msk (0x1U << CAN_F2R2_FB16_Pos) __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk PHY_READ_TO ((uint32_t)0x0000FFFFU) SYSCFG_EXTICR1_EXTI1_PA 0x0000U CAN_F4R1_FB12_Msk (0x1U << CAN_F4R1_FB12_Pos) FMPI2C_TIMINGR_SCLH_Pos (8U) USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIDLESTATE_SET) || ((STATE) == TIM_OCIDLESTATE_RESET)) EXTI_FTSR_TR3_Msk (0x1U << EXTI_FTSR_TR3_Pos) QUADSPI_CCR_ADSIZE_1 (0x2U << QUADSPI_CCR_ADSIZE_Pos) RCC_CFGR_MCO2_0 (0x1U << RCC_CFGR_MCO2_Pos) RCC_PLLSAICFGR_PLLSAIM_Msk (0x3FU << RCC_PLLSAICFGR_PLLSAIM_Pos) TIM_CR2_CCDS TIM_CR2_CCDS_Msk PWR_FLAG_ODSWRDY PWR_CSR_ODSWRDY RCC_PLLI2SCFGR_PLLI2SP_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SP_Pos) USB_OTG_CHNUM_Pos (0U) __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8 GPIO_OTYPER_OT10_Pos (10U) USB_OTG_HCINT_STALL_Msk (0x1U << USB_OTG_HCINT_STALL_Pos) IS_RCC_I2SAPB1CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT) || ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR) || ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC)) timeradd(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec + (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec + (uvp)->tv_usec; if ((vvp)->tv_usec >= 1000000) { (vvp)->tv_sec++; (vvp)->tv_usec -= 1000000; } } while (0) TIM_CR2_OIS4 TIM_CR2_OIS4_Msk __HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET) __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE); SYSCFG->MEMRMP |= SYSCFG_MEMRMP_MEM_MODE_0; }while(0); GPIO_PUPDR_PUPD7_1 (0x2U << GPIO_PUPDR_PUPD7_Pos) RTC_TSTR_MNU_Msk (0xFU << RTC_TSTR_MNU_Pos) CAN_RI1R_RTR_Pos (1U) GPIO_OSPEEDR_OSPEED5_0 (0x1U << GPIO_OSPEEDR_OSPEED5_Pos) __USQ_IBIT__ 0 CAN_F7R2_FB14_Msk (0x1U << CAN_F7R2_FB14_Pos) RTC_ALRMAR_HU_3 (0x8U << RTC_ALRMAR_HU_Pos) DAC_DHR8RD_DACC2DHR_Pos (8U) __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE CAN_F2R1_FB1_Msk (0x1U << CAN_F2R1_FB1_Pos) CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) EXTI4_IRQn offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER) CAN_F6R2_FB16_Pos (16U) USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk CAN_F10R2_FB8_Pos (8U) __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE __INT16 "h" CAN_FA1R_FACT10_Msk (0x1U << CAN_FA1R_FACT10_Pos) __HAL_RCC_TIM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST)) RCC_AHB1LPENR_SRAM2LPEN_Pos (17U) RTC_CR_WUCKSEL_1 (0x2U << RTC_CR_WUCKSEL_Pos) SPDIFRX_SR_SYNCD_Pos (5U) IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || ((FREQ) == HAL_TICK_FREQ_100HZ) || ((FREQ) == HAL_TICK_FREQ_1KHZ)) SYSCFG_EXTICR2_EXTI7_PH 0x7000U USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFU << USB_OTG_HPTXSTS_PTXQTOP_Pos) I2C_CR1_ENARP_Msk (0x1U << I2C_CR1_ENARP_Pos) DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk GPIO_AFRH_AFRH2_0 GPIO_AFRH_AFSEL10_0 DMA_LIFCR_CDMEIF1_Pos (8U) RTC_BKP_NUMBER 0x000000014U __HAL_RCC_CEC_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__SOURCE__))) USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk FMC_SDTR2_TRAS_Pos (8U) __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET I2C_SR2_BUSY_Pos (1U) SDIO_STA_TXUNDERR_Msk (0x1U << SDIO_STA_TXUNDERR_Pos) RCC_CR_HSEBYP_Pos (18U) FMC_BTR3_ACCMOD_Msk (0x3U << FMC_BTR3_ACCMOD_Pos) GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1 USB_OTG_DOEPCTL_SNPM_Pos (20U) FLASH_SECTOR_6 6U USB_OTG_GINTMSK_IEPINT_Msk (0x1U << USB_OTG_GINTMSK_IEPINT_Pos) CAN_F9R1_FB20_Pos (20U) CAN_FFA1R_FFA26 CAN_FFA1R_FFA26_Msk USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk __HAL_DBGMCU_FREEZE_TIM7() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM7_STOP)) USART_CR2_LINEN USART_CR2_LINEN_Msk IS_RCC_CLK48CLKSOURCE(SOURCE) (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) || ((SOURCE) == RCC_CLK48CLKSOURCE_PLLSAIP)) USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk CAN_F11R1_FB7_Msk (0x1U << CAN_F11R1_FB7_Pos) __HAL_RCC_TIM4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN)) SAI_xSLOTR_FBOFF_1 (0x02U << SAI_xSLOTR_FBOFF_Pos) ODSWEN_BitNumber ODSWEN_BIT_NUMBER USART_DR_DR_Msk (0x1FFU << USART_DR_DR_Pos) CEC_ISR_RXBR_Msk (0x1U << CEC_ISR_RXBR_Pos) CAN_F4R2_FB19_Msk (0x1U << CAN_F4R2_FB19_Pos) CAN_F12R1_FB27 CAN_F12R1_FB27_Msk __HAL_RCC_GPIOA_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN)) __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET DCMI_ESUR_FEU_Pos (24U) HSE_STARTUP_TIMEOUT ((uint32_t)100U) ADC_SQR1_SQ13_2 (0x04U << ADC_SQR1_SQ13_Pos) CAN_F8R1_FB29_Pos (29U) CAN_F12R2_FB20_Msk (0x1U << CAN_F12R2_FB20_Pos) _UINTMAX_T_DECLARED  __UINT64_C(c) c ## ULL CAN_F0R2_FB4_Msk (0x1U << CAN_F0R2_FB4_Pos) FMC_SDTR1_TWR_Pos (16U) CAN_F7R2_FB31_Msk (0x1U << CAN_F7R2_FB31_Pos) __HAL_ADC_SMPR2 ADC_SMPR2 USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7 RCC_AHB1RSTR_CRCRST_Msk (0x1U << RCC_AHB1RSTR_CRCRST_Pos) GPIO_OSPEEDR_OSPEED8_1 (0x2U << GPIO_OSPEEDR_OSPEED8_Pos) ADC_CR1_JDISCEN_Pos (12U) CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk __HAL_RCC_RNG_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST)) ADC_CR1_AWDEN_Pos (23U) __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE OB_PCROP_SECTOR_All 0x00000FFFU FMC_BWTR4_BUSTURN_1 (0x2U << FMC_BWTR4_BUSTURN_Pos) __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE ADC_JSQR_JSQ3_Pos (10U) CAN_F11R1_FB22_Pos (22U) RTC_TSTR_HT_Msk (0x3U << RTC_TSTR_HT_Pos) TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk USB_OTG_HCSPLT_PRTADDR_1 (0x02U << USB_OTG_HCSPLT_PRTADDR_Pos) FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) EXTI_RTSR_TR9_Msk (0x1U << EXTI_RTSR_TR9_Pos) USART_CR1_RE USART_CR1_RE_Msk ADC_SQR3_SQ2_3 (0x08U << ADC_SQR3_SQ2_Pos) __HAL_RCC_SDMMC1_IS_CLK_ENABLED __HAL_RCC_SDIO_IS_CLK_ENABLED GPIO_MODER_MODE13_1 (0x2U << GPIO_MODER_MODE13_Pos) SYSCFG_EXTICR4_EXTI12_PH 0x0007U EXTI_SWIER_SWIER19_Pos (19U) CAN_F0R1_FB22_Pos (22U) RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk CAN_F8R2_FB11 CAN_F8R2_FB11_Msk CEC_IER_RXENDIE_Pos (1U) __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE RCC_PLLI2SCFGR_PLLI2SM_Pos (0U) AHB2ENR GPIO_ODR_OD11 GPIO_ODR_OD11_Msk RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk ADC_SMPR2_SMP4_Msk (0x7U << ADC_SMPR2_SMP4_Pos) GPIO_OSPEEDR_OSPEED3_Pos (6U) SPDIFRX_CR_PMSK SPDIFRX_CR_PMSK_Msk CAN_F11R1_FB22 CAN_F11R1_FB22_Msk CAN_F7R2_FB15_Pos (15U) ADC_SQR2_SQ12_0 (0x01U << ADC_SQR2_SQ12_Pos) DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk CAN_F5R2_FB22_Pos (22U) SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE) FLASH_VOLTAGE_RANGE_3 0x00000002U CAN_FM1R_FBM13_Msk (0x1U << CAN_FM1R_FBM13_Pos) ADC_RESOLUTION8b ADC_RESOLUTION_8B CAN_F11R1_FB16_Pos (16U) FMC_SDRTR_REIE FMC_SDRTR_REIE_Msk __HAL_RCC_TIM10_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN)) EXTI_SWIER_SWIER12_Pos (12U) EXTI_RTSR_TR3_Pos (3U) TIM_EGR_UG_Msk (0x1U << TIM_EGR_UG_Pos) RCC_APB1LPENR_USART3LPEN_Pos (18U) DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk FLASH_ACR_LATENCY_2WS 0x00000002U CAN_F2R2_FB5_Pos (5U) CAN_F0R1_FB21_Msk (0x1U << CAN_F0R1_FB21_Pos) CAN_F6R1_FB19 CAN_F6R1_FB19_Msk RCC_CFGR_SWS_1 (0x2U << RCC_CFGR_SWS_Pos) HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive RCC_PLLSAICFGR_PLLSAIN_Msk (0x1FFU << RCC_PLLSAICFGR_PLLSAIN_Pos) IS_UART_STOPBITS(STOPBITS) (((STOPBITS) == UART_STOPBITS_1) || ((STOPBITS) == UART_STOPBITS_2)) CAN_FM1R_FBM1_Msk (0x1U << CAN_FM1R_FBM1_Pos) UART_STOPBITS_1 0x00000000U __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__)) EXTI_EMR_MR14 EXTI_EMR_MR14_Msk __HAL_DBGMCU_FREEZE_CAN1() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN1_STOP)) FMC_PCR_TAR_3 (0x8U << FMC_PCR_TAR_Pos) TIM_BDTR_OSSR_Pos (11U) SDIO_MASK_RXACTIE_Pos (13U) __ARM_NEON__ FMC_PCR_TCLR_1 (0x2U << FMC_PCR_TCLR_Pos) IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3) || ((INSTANCE) == SPI4)) __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE TIM_CCMR2_OC3M_1 (0x2U << TIM_CCMR2_OC3M_Pos) ADC_SQR1_SQ15_1 (0x02U << ADC_SQR1_SQ15_Pos) CEC_ISR_LBPE_Pos (5U) _GLOBAL_REENT _global_impure_ptr FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk CAN_TDH2R_DATA6_Pos (16U) MAC_ADDR1 0U GPIO_OSPEEDR_OSPEED10_1 (0x2U << GPIO_OSPEEDR_OSPEED10_Pos) USART_SR_PE_Msk (0x1U << USART_SR_PE_Pos) SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN)) IS_TIM_CLEARINPUT_SOURCE(SOURCE) (((SOURCE) == TIM_CLEARINPUTSOURCE_NONE) || ((SOURCE) == TIM_CLEARINPUTSOURCE_ETR)) __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE ADC_SQR2_SQ7_0 (0x01U << ADC_SQR2_SQ7_Pos) CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk FMC_BWTR3_DATAST_Msk (0xFFU << FMC_BWTR3_DATAST_Pos) __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE __ORDER_BIG_ENDIAN__ 4321 CAN_F13R1_FB26_Pos (26U) GPIO_ODR_OD14_Pos (14U) __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET) BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS SAI_xSR_MUTEDET_Pos (1U) ITM_TPR_PRIVMASK_Pos 0U FLASH_VOLTAGE_RANGE_2 0x00000001U USB_OTG_DIEPINT_INEPNE_Pos (6U) TIM4 ((TIM_TypeDef *) TIM4_BASE) CAN_F5R2_FB30_Msk (0x1U << CAN_F5R2_FB30_Pos) CAN_F13R1_FB11 CAN_F13R1_FB11_Msk CEC_IER_LBPEIE_Pos (5U) __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET MPU_CTRL_ENABLE_Msk (1UL ) RCC_CR_HSICAL_5 (0x20U << RCC_CR_HSICAL_Pos) _unused PWR_CR_MRLVDS PWR_CR_MRLVDS_Msk ADC_CSR_STRT3_Pos (20U) FLASH_ACR_ICRST_Pos (11U) SDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk TIM_EGR_CC2G_Msk (0x1U << TIM_EGR_CC2G_Pos) __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN)) DAC_CR_DMAUDRIE2_Msk (0x1U << DAC_CR_DMAUDRIE2_Pos) RCC_DCKCFGR_SAI2SRC_0 (0x1U << RCC_DCKCFGR_SAI2SRC_Pos) CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk DMA_HISR_TCIF6_Pos (21U) CAN_FM1R_FBM21_Pos (21U) CAN_F9R2_FB19_Pos (19U) UINT_FAST16_MAX (__UINT_FAST16_MAX__) __HAL_RCC_BKPSRAM_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN)) ITM_TCR_SYNCENA_Pos 2U DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk __sf CAN_F0R2_FB28_Msk (0x1U << CAN_F0R2_FB28_Pos) CEC_CFGR_LBPEGEN_Msk (0x1U << CEC_CFGR_LBPEGEN_Pos) __HAL_RCC_GPIOH_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); UNUSED(tmpreg); } while(0U) CAN_F2R1_FB24_Msk (0x1U << CAN_F2R1_FB24_Pos) __HAL_PWR_PVD_EXTI_DISABLE_IT() (EXTI->IMR &= ~(PWR_EXTI_LINE_PVD)) I2C_SR1_BERR_Pos (8U) CAN_F9R2_FB2_Pos (2U) __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk FMC_SDTR1_TRCD_0 (0x1U << FMC_SDTR1_TRCD_Pos) CAN_TSR_TERR1_Msk (0x1U << CAN_TSR_TERR1_Pos) CAN_F10R1_FB9_Pos (9U) __HAL_RCC_GPIOG_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST)) USB_OTG_HPTXSTS_PTXQTOP_6 (0x40U << USB_OTG_HPTXSTS_PTXQTOP_Pos) __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk CAN_IER_BOFIE_Pos (10U) MPU_REGION_NUMBER7 ((uint8_t)0x07) EXTI_IMR_MR17_Pos (17U) CAN_F7R2_FB24 CAN_F7R2_FB24_Msk __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk DMA_PDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_PSIZE_0) ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk FMC_BTR4_DATLAT_2 (0x4U << FMC_BTR4_DATLAT_Pos) __HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST)) TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk RCC_PLLCFGR_PLLQ_0 (0x1U << RCC_PLLCFGR_PLLQ_Pos) GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0 HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor()) SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED CAN_F12R2_FB3 CAN_F12R2_FB3_Msk EXTI_EMR_EM21 EXTI_EMR_MR21 DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk __MACHINE_ENDIAN_H__  SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk __tm putc(x,fp) __sputc_r(_REENT, x, fp) GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk CAN_F1R1_FB26_Pos (26U) GPIO_PUPDR_PUPD2_Pos (4U) PCCARD_ERROR HAL_PCCARD_STATUS_ERROR RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOCLPEN_Pos) __noinline __attribute__ ((__noinline__)) __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2 FPU ((FPU_Type *) FPU_BASE ) __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_HSI TPI_FIFO0_ETM2_Pos 16U ADC_CR2_CONT ADC_CR2_CONT_Msk FMC_SDTR2_TMRD_Pos (0U) DMA_HIFCR_CDMEIF5_Msk (0x1U << DMA_HIFCR_CDMEIF5_Pos) __ntohs(_x) __bswap16(_x) __GCC_HAVE_DWARF2_CFI_ASM 1 FMC_SDTR1_TMRD FMC_SDTR1_TMRD_Msk SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk DMA_PDATAALIGN_BYTE 0x00000000U CAN_TI1R_EXID_Msk (0x3FFFFU << CAN_TI1R_EXID_Pos) __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SLAVEMODE_DISABLE) || ((MODE) == TIM_SLAVEMODE_GATED) || ((MODE) == TIM_SLAVEMODE_RESET) || ((MODE) == TIM_SLAVEMODE_TRIGGER) || ((MODE) == TIM_SLAVEMODE_EXTERNAL1)) CAN_F9R2_FB10 CAN_F9R2_FB10_Msk __HAL_RCC_TIM13_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN)) EXTI_IMR_MR4 EXTI_IMR_MR4_Msk FMPI2C_OAR2_OA2 FMPI2C_OAR2_OA2_Msk CAN_F3R2_FB15 CAN_F3R2_FB15_Msk EXTI_PR_PR7_Msk (0x1U << EXTI_PR_PR7_Pos) EXTI_IMR_MR7_Pos (7U) USB_OTG_HCCHAR_EPNUM_0 (0x1U << USB_OTG_HCCHAR_EPNUM_Pos) _FSEEK_OPTIMIZATION 1 FMPI2C_ISR_ARLO_Pos (9U) USB_OTG_GINTMSK_MMISM_Pos (1U) DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) ADC_CR2_ADON_Pos (0U) RTC_ALRMBR_MSK2_Pos (15U) USB_OTG_FIFO_BASE 0x1000U __SEOF 0x0020 RCC_CIR_LSIRDYIE_Msk (0x1U << RCC_CIR_LSIRDYIE_Pos) DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) CAN_F8R2_FB26 CAN_F8R2_FB26_Msk USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk CAN_FFA1R_FFA25 CAN_FFA1R_FFA25_Msk TIM_TIM2_ETH_PTP 0x00000400U GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk SPDIFRX_DR1_DRNL2 SPDIFRX_DR1_DRNL2_Msk CAN_F0R2_FB12_Pos (12U) DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk SDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk FMPI2C_OAR2_OA2MSK FMPI2C_OAR2_OA2MSK_Msk HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk _SYS_TYPES_H  CAN_F9R1_FB28 CAN_F9R1_FB28_Msk TIM_EGR_COMG_Pos (5U) CAN_FFA1R_FFA2_Msk (0x1U << CAN_FFA1R_FFA2_Pos) IS_TIM_CCXN_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3)))) CAN_F7R2_FB29_Msk (0x1U << CAN_F7R2_FB29_Pos) RCC_APB1LPENR_CECLPEN_Msk (0x1U << RCC_APB1LPENR_CECLPEN_Pos) FMC_BTR3_CLKDIV_Pos (20U) __SAPP 0x0100 ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk RCC_AHB1RSTR_GPIOGRST_Msk (0x1U << RCC_AHB1RSTR_GPIOGRST_Pos) SAI_xSLOTR_SLOTEN_Pos (16U) USB_OTG_GINTSTS_HCINT_Pos (25U) DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk SDIO_STA_SDIOIT_Msk (0x1U << SDIO_STA_SDIOIT_Pos) CAN_F11R1_FB24_Msk (0x1U << CAN_F11R1_FB24_Pos) EXTI_PR_PR2_Msk (0x1U << EXTI_PR_PR2_Pos) FMC_BWTR2_ADDHLD_Msk (0xFU << FMC_BWTR2_ADDHLD_Pos) CAN_F2R1_FB6_Pos (6U) __GNUCLIKE_BUILTIN_VARARGS 1 ADC_CR2_ADON_Msk (0x1U << ADC_CR2_ADON_Pos) __FLT_DIG__ 6 CAN_F8R2_FB12 CAN_F8R2_FB12_Msk SAI_xFRCR_FSPO SAI_xFRCR_FSPOL DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos) GPIO_AF12_SDMMC GPIO_AF12_SDIO PWR_SLEEPENTRY_WFI ((uint8_t)0x01) CAN_F3R1_FB30 CAN_F3R1_FB30_Msk RCC_BDCR_RTCSEL_Msk (0x3U << RCC_BDCR_RTCSEL_Pos) __HAL_RCC_PWR_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_PWRLPEN)) CAN_F8R2_FB1_Msk (0x1U << CAN_F8R2_FB1_Pos) __HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR & (__INTERRUPT__))) GPIO_MODER_MODER3_1 (0x2U << GPIO_MODER_MODER3_Pos) ADC_SR_STRT_Msk (0x1U << ADC_SR_STRT_Pos) EXTI_PR_PR2_Pos (2U) __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG())) DCMI_ESCR_FEC_Pos (24U) GPIO_PUPDR_PUPD6_Msk (0x3U << GPIO_PUPDR_PUPD6_Pos) __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED ADC_SMPR2_SMP8_Msk (0x7U << ADC_SMPR2_SMP8_Pos) SYSCFG_EXTICR1_EXTI2_PG 0x0600U DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) CAN_F2R2_FB22_Pos (22U) TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) ADC_CR2_JEXTSEL_Msk (0xFU << ADC_CR2_JEXTSEL_Pos) CAN_F4R2_FB7_Msk (0x1U << CAN_F4R2_FB7_Pos) USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk CAN_F5R2_FB26 CAN_F5R2_FB26_Msk SPDIFRX_SR_SERR_Pos (7U) __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE CAN_FA1R_FACT11_Pos (11U) CAN_F8R1_FB12_Msk (0x1U << CAN_F8R1_FB12_Pos) IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE)) __HAL_RCC_GPIOC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOCEN)) CEC_ISR_TXACKE_Pos (12U) RTC_CALIBR_DCS_Msk (0x1U << RTC_CALIBR_DCS_Pos) RTC_ISR_ALRBF_Pos (9U) ADC_CR2_EXTSEL_1 (0x2U << ADC_CR2_EXTSEL_Pos) __SIZE_T__  TIM_CCER_CC3E_Msk (0x1U << TIM_CCER_CC3E_Pos) FMC_PCR_ECCEN_Pos (6U) CAN_F1R1_FB1 CAN_F1R1_FB1_Msk TIM_CCER_CC4NP_Msk (0x1U << TIM_CCER_CC4NP_Pos) PDP_ENDIAN _PDP_ENDIAN ADC_SMPR2_SMP6_2 (0x4U << ADC_SMPR2_SMP6_Pos) CAN_F0R1_FB19_Msk (0x1U << CAN_F0R1_FB19_Pos) USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk __USFRACT_MAX__ 0XFFP-8UHR WWDG_CR_T_6 (0x40U << WWDG_CR_T_Pos) SYSCFG_EXTICR2_EXTI6_PG 0x0600U CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk GPIO_PUPDR_PUPD11_1 (0x2U << GPIO_PUPDR_PUPD11_Pos) FLASH_LATENCY_9 FLASH_ACR_LATENCY_9WS __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI2LPEN)) CAN_F12R1_FB3_Msk (0x1U << CAN_F12R1_FB3_Pos) CAN_F2R2_FB16_Pos (16U) EXTI_EMR_MR0_Pos (0U) DMA_PBURST_INC4 ((uint32_t)DMA_SxCR_PBURST_0) DCMI_CWSIZE_CAPCNT_Pos (0U) SDIO_STA_DCRCFAIL_Pos (1U) CAN_F6R1_FB26 CAN_F6R1_FB26_Msk CAN_F7R1_FB10_Pos (10U) RTC_DR_MU_1 (0x2U << RTC_DR_MU_Pos) TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk _GCC_WRAP_STDINT_H  SAI_xSR_WCKCFG_Pos (2U) RCC_AHB1RSTR_GPIOGRST_Pos (6U) GPIO_BSRR_BR1_Msk (0x1U << GPIO_BSRR_BR1_Pos) SDIO_ICR_DATAENDC_Msk (0x1U << SDIO_ICR_DATAENDC_Pos) __INT_LEAST16_MAX__ 0x7fff FPU_MVFR0_Divide_Pos 16U EXTI_EMR_MR21 EXTI_EMR_MR21_Msk CAN_F7R1_FB7 CAN_F7R1_FB7_Msk __count CEC_IER_TXACKEIE_Msk (0x1U << CEC_IER_TXACKEIE_Pos) CAN_F8R2_FB23 CAN_F8R2_FB23_Msk CAN_F12R2_FB18 CAN_F12R2_FB18_Msk USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk RCC_CFGR_PPRE1_DIV16 0x00001C00U USART_CR1_PCE_Pos (10U) CAN_F6R2_FB7 CAN_F6R2_FB7_Msk CAN_F2R2_FB28 CAN_F2R2_FB28_Msk CAN_F5R1_FB17_Msk (0x1U << CAN_F5R1_FB17_Pos) RCC_PLLVCO_OUTPUT_MIN 100000000U RCC_LSI_ON ((uint8_t)0x01) CAN_F3R2_FB4_Msk (0x1U << CAN_F3R2_FB4_Pos) GPIO_PUPDR_PUPD7_Pos (14U) CAN_F9R1_FB3_Pos (3U) SPI_SR_OVR SPI_SR_OVR_Msk __GNUC_STDC_INLINE__ 1 I2C_CR1_NOSTRETCH_Msk (0x1U << I2C_CR1_NOSTRETCH_Pos) IS_UART_STATE(STATE) (((STATE) == UART_STATE_DISABLE) || ((STATE) == UART_STATE_ENABLE)) CAN_TDT1R_DLC_Msk (0xFU << CAN_TDT1R_DLC_Pos) ADC_SQR3_SQ6_0 (0x01U << ADC_SQR3_SQ6_Pos) RCC_APB1LPENR_I2C1LPEN_Pos (21U) EXTI_EMR_MR19_Pos (19U) SCB_DFSR_BKPT_Pos 1U CAN_F5R1_FB27 CAN_F5R1_FB27_Msk SDIO_STA_CMDSENT_Msk (0x1U << SDIO_STA_CMDSENT_Pos) __INT_FAST32_TYPE__ int xPSR_C_Pos 29U DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk __DBL_HAS_DENORM__ 1 GPIO_BRR_BR9_Pos (9U) FMPI2C_ISR_TIMEOUT_Pos (12U) FMC_SDRTR_COUNT_Msk (0x1FFFU << FMC_SDRTR_COUNT_Pos) HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5 ADC_SQR3_SQ3_3 (0x08U << ADC_SQR3_SQ3_Pos) TIM_OSSR_ENABLE (TIM_BDTR_OSSR) CAN_F4R2_FB26_Pos (26U) FMPI2C_TIMEOUTR_TIMOUTEN FMPI2C_TIMEOUTR_TIMOUTEN_Msk FMC_SDCR2_SDCLK FMC_SDCR2_SDCLK_Msk USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk SDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U) EXTI_IMR_IM8 EXTI_IMR_MR8 SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE __WCHAR_TYPE__ unsigned int ADC_JDR2_JDATA_Pos (0U) GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4 TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1 CAN_F8R1_FB12 CAN_F8R1_FB12_Msk SYSCFG_MEMRMP_SWP_FMC_Msk (0x3U << SYSCFG_MEMRMP_SWP_FMC_Pos) CAN_F5R2_FB9 CAN_F5R2_FB9_Msk ADC_RESOLUTION6b ADC_RESOLUTION_6B RCC_APB2RSTR_SAI2RST_Msk (0x1U << RCC_APB2RSTR_SAI2RST_Pos) RCC_CR_PLLSAION_Msk (0x1U << RCC_CR_PLLSAION_Pos) DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET SPDIFRX_IMR_OVRIE_Msk (0x1U << SPDIFRX_IMR_OVRIE_Pos) SPDIFRX_CSR_CS_Pos (16U) CAN_F1R1_FB16_Pos (16U) FMC_SR_IRS_Pos (0U) DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk ADC_JSQR_JSQ3_2 (0x04U << ADC_JSQR_JSQ3_Pos) CoreDebug_DHCSR_S_RESET_ST_Pos 25U __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE __HAL_RCC_DMA1_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) == RESET) GPIO_ODR_ODR_3 GPIO_ODR_OD3 EXTI_FTSR_TR8_Msk (0x1U << EXTI_FTSR_TR8_Pos) SAI_xSR_FLVL_2 (0x4U << SAI_xSR_FLVL_Pos) FMPI2C_CR1_STOPIE FMPI2C_CR1_STOPIE_Msk FMC_SDCR1_NR FMC_SDCR1_NR_Msk DMA2_Stream0_BASE (DMA2_BASE + 0x010U) EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk DMA_SxCR_TCIE_Pos (4U) DAC_DHR12L2_DACC2DHR_Msk (0xFFFU << DAC_DHR12L2_DACC2DHR_Pos) CAN_F9R1_FB14_Pos (14U) CAN_TI1R_RTR_Pos (1U) ADC_CSR_JSTRT3_Pos (19U) USB_OTG_GUSBCFG_HNPCAP_Pos (9U) FMC_PMEM_MEMSET2_6 (0x40U << FMC_PMEM_MEMSET2_Pos) SAI_xIMR_MUTEDETIE_Msk (0x1U << SAI_xIMR_MUTEDETIE_Pos) CAN_F13R1_FB30_Msk (0x1U << CAN_F13R1_FB30_Pos) RTC_BKP19R_Msk (0xFFFFFFFFU << RTC_BKP19R_Pos) FPU_MVFR1_D_NaN_mode_Pos 4U FMPI2C_ISR_RXNE FMPI2C_ISR_RXNE_Msk SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk USART2 ((USART_TypeDef *) USART2_BASE) __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C2LPEN)) __ptr_t void * CAN_FS1R_FSC24_Msk (0x1U << CAN_FS1R_FSC24_Pos) __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT DAC_CR_BOFF1_Msk (0x1U << DAC_CR_BOFF1_Pos) DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD CAN_F1R2_FB11 CAN_F1R2_FB11_Msk IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON)) CAN_F12R1_FB11_Msk (0x1U << CAN_F12R1_FB11_Pos) RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1 FLASH_SECTOR_1 1U __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE CAN_F10R2_FB21_Msk (0x1U << CAN_F10R2_FB21_Pos) __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET SCB_CPUID_VARIANT_Pos 20U CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk FMC_Bank5_6 ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE) CAN_F0R2_FB6_Pos (6U) __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H SPI_SR_CRCERR_Pos (4U) CAN_F4R2_FB23_Pos (23U) ADC_CR1_DISCNUM_2 (0x4U << ADC_CR1_DISCNUM_Pos) SDIO_CMD_CPSMEN_Msk (0x1U << SDIO_CMD_CPSMEN_Pos) TIM_CCMR2_OC4PE_Pos (11U) __HAL_DBGMCU_FREEZE_TIM8() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM8_STOP)) FMPI2C_TIMEOUTR_TEXTEN_Msk (0x1U << FMPI2C_TIMEOUTR_TEXTEN_Pos) DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk RCC_FLAG_LPWRRST ((uint8_t)0x7F) CAN_F0R2_FB15 CAN_F0R2_FB15_Msk FLASH_IT_ERR 0x02000000U DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk __CORE_CMSIMD_H  FMC_SDCR2_RPIPE_Msk (0x3U << FMC_SDCR2_RPIPE_Pos) DMA1_Stream4_IRQn GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk GPIO_IDR_IDR_13 GPIO_IDR_ID13 CSR_RMVF_BB RCC_CSR_RMVF_BB EXTI_EMR_MR1 EXTI_EMR_MR1_Msk __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var)) TIM2 ((TIM_TypeDef *) TIM2_BASE) MPU_CTRL_HFNMIENA_Pos 1U GPIO_IDR_ID2 GPIO_IDR_ID2_Msk __long_double_t long double CEC_IER_TXACKEIE_Pos (12U) __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE SDIO_CLKCR_PWRSAV_Msk (0x1U << SDIO_CLKCR_PWRSAV_Pos) GPIO_MODER_MODE6_Pos (12U) USART_CR3_CTSIE_Msk (0x1U << USART_CR3_CTSIE_Pos) SDIO_MASK_TXUNDERRIE_Msk (0x1U << SDIO_MASK_TXUNDERRIE_Pos) TIM_BDTR_DTG_5 (0x20U << TIM_BDTR_DTG_Pos) USART_CR3_ONEBIT_Pos (11U) IWDG_SR_PVU IWDG_SR_PVU_Msk SDIO_MASK_TXFIFOEIE_Msk (0x1U << SDIO_MASK_TXFIFOEIE_Pos) PWR_MODE_EVT PWR_PVD_MODE_NORMAL CAN_F1R1_FB26_Msk (0x1U << CAN_F1R1_FB26_Pos) FMC_BTR3_DATAST_1 (0x02U << FMC_BTR3_DATAST_Pos) IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE RCC_I2SAPB2CLKSOURCE_PLLI2S 0x00000000U __HAL_RCC_TIM12_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN)) GPIO_IDR_ID12 GPIO_IDR_ID12_Msk GPIO_MODER_MODE14_0 (0x1U << GPIO_MODER_MODE14_Pos) __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG USB_OTG_GINTMSK_RXFLVLM_Pos (4U) CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk RCC_APB1LPENR_CAN1LPEN_Pos (25U) __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED USB_OTG_DOEPCTL_STALL_Pos (21U) USB_OTG_DOEPINT_OTEPSPR_Msk (0x1U << USB_OTG_DOEPINT_OTEPSPR_Pos) USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk CAN_F7R1_FB25 CAN_F7R1_FB25_Msk RCC_BDCR_LSEMOD_Pos (3U) __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET __uint8_t GPIO_BRR_BR0_Pos (0U) CAN_F5R1_FB0 CAN_F5R1_FB0_Msk __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC RCC_CR_HSERDY RCC_CR_HSERDY_Msk __ULACCUM_IBIT__ 32 CAN_F7R1_FB13_Msk (0x1U << CAN_F7R1_FB13_Pos) FMC_SDTR2_TRCD_0 (0x1U << FMC_SDTR2_TRCD_Pos) TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U FMPI2C_ISR_NACKF_Msk (0x1U << FMPI2C_ISR_NACKF_Pos) __CONCAT(x,y) __CONCAT1(x,y) IS_VOLTAGERANGE(RANGE) (((RANGE) == FLASH_VOLTAGE_RANGE_1) || ((RANGE) == FLASH_VOLTAGE_RANGE_2) || ((RANGE) == FLASH_VOLTAGE_RANGE_3) || ((RANGE) == FLASH_VOLTAGE_RANGE_4)) USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFU << USB_OTG_DIEPTXF_INEPTXSA_Pos) TIM_DMABASE_ARR 0x0000000BU GPIO_OSPEEDR_OSPEED8_Msk (0x3U << GPIO_OSPEEDR_OSPEED8_Pos) RCC_PLLSAIP_DIV4 0x00000004U GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk RCC_APB2LPENR_SYSCFGLPEN_Pos (14U) CAN_F6R1_FB24_Msk (0x1U << CAN_F6R1_FB24_Pos) PWR_CR_VOS_Pos (14U) IS_RCC_SAI2CLKSOURCE(SOURCE) (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLR) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC)) CAN_F7R2_FB3_Pos (3U) _seek __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET SDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE TIM_DMA_ID_CC3 ((uint16_t)0x0003) EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk EXTI_EMR_EM6 EXTI_EMR_MR6 RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER __HAL_RCC_QSPI_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) != RESET) ADC_JOFR3_JOFFSET3_Pos (0U) __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN)) DMA_FIFO_THRESHOLD_HALFFULL ((uint32_t)DMA_SxFCR_FTH_0) RCC_AHB1ENR_GPIOHEN_Msk (0x1U << RCC_AHB1ENR_GPIOHEN_Pos) __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE __ARM_EABI__ 1 RCC_CR_PLLI2SRDY_Pos (27U) FMC_NAND_WAIT_FEATURE_ENABLE FMC_NAND_PCC_WAIT_FEATURE_ENABLE DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk SAI_xCLRFR_CWCKCFG_Pos (2U) USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk FMC_BCR1_WREN_Pos (12U) SCB_SHCSR_SVCALLACT_Pos 7U HAL_TIMEOUT TIM_SMCR_MSM_Pos (7U) EXTI_RTSR_TR12_Pos (12U) CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1 TIM_DMABase_SMCR TIM_DMABASE_SMCR IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ CAN_F3R2_FB2 CAN_F3R2_FB2_Msk CAN_F9R1_FB11 CAN_F9R1_FB11_Msk __HAL_SPI_1LINE_TX SPI_1LINE_TX CAN_F0R1_FB2_Pos (2U) __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17 CAN_F3R1_FB16 CAN_F3R1_FB16_Msk DMA2_Stream6_IRQn RCC_PERIPHCLK_SPDIFRX 0x00000400U TIM_SR_CC3OF_Msk (0x1U << TIM_SR_CC3OF_Pos) DAC_CR_TSEL1 DAC_CR_TSEL1_Msk __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE FMC_BTR2_CLKDIV_0 (0x1U << FMC_BTR2_CLKDIV_Pos) EXTI_IMR_MR16 EXTI_IMR_MR16_Msk USB_OTG_DOEPINT_EPDISD_Pos (1U) __FILE_defined  RCC_PLLCFGR_PLLN_Msk (0x1FFU << RCC_PLLCFGR_PLLN_Pos) GPIO_MODE_EVT_RISING_FALLING 0x10320000U CAN_F3R1_FB29_Msk (0x1U << CAN_F3R1_FB29_Pos) __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE SYSCFG_EXTICR4_EXTI13_PJ 0x0009U SPI_CR2_TXEIE_Pos (7U) __INT_LEAST32_MAX__ 0x7fffffffL RCC_APB1ENR_TIM2EN_Msk (0x1U << RCC_APB1ENR_TIM2EN_Pos) SPI_I2SCFGR_I2SSTD_Msk (0x3U << SPI_I2SCFGR_I2SSTD_Pos) SAI_xFRCR_FSALL_1 (0x02U << SAI_xFRCR_FSALL_Pos) RCC_AHB1ENR_GPIODEN_Msk (0x1U << RCC_AHB1ENR_GPIODEN_Pos) GPIO_BSRR_BS10_Pos (10U) TIM_CCER_CC4E TIM_CCER_CC4E_Msk __GNUCLIKE___SECTION 1 ADC_SQR3_SQ5_2 (0x04U << ADC_SQR3_SQ5_Pos) RCC_APB2ENR_SYSCFGEN_Pos (14U) DMA_SxCR_PBURST_0 (0x1U << DMA_SxCR_PBURST_Pos) CAN_F12R2_FB0_Msk (0x1U << CAN_F12R2_FB0_Pos) __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET FMC_SDTR2_TMRD_0 (0x1U << FMC_SDTR2_TMRD_Pos) NVIC_PRIORITYGROUP_3 0x00000004U CAN_RDL0R_DATA0_Pos (0U) CAN_TDT2R_TGT_Msk (0x1U << CAN_TDT2R_TGT_Pos) DAC_CR_MAMP1 DAC_CR_MAMP1_Msk __HAL_RCC_CEC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CECEN)) CAN_MCR_TTCM_Msk (0x1U << CAN_MCR_TTCM_Pos) __clock_t_defined  RTC_TSTR_MNT_Pos (12U) CAN_F0R2_FB7_Pos (7U) EXTI_EMR_MR21_Msk (0x1U << EXTI_EMR_MR21_Pos) RCC_AHB1ENR_OTGHSEN_Pos (29U) RCC_FLAG_BORRST ((uint8_t)0x79) CAN_F2R1_FB11_Pos (11U) TIM_CCER_CC4E_Pos (12U) GPIO_AFRL_AFRL2_3 GPIO_AFRL_AFSEL2_3 TIM_CR1_ARPE_Msk (0x1U << TIM_CR1_ARPE_Pos) TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk __GCC_ATOMIC_POINTER_LOCK_FREE 2 CAN_F1R2_FB26_Pos (26U) EXTI_PR_PR21_Pos (21U) FPU_FPCCR_MMRDY_Pos 5U CAN_F11R1_FB14 CAN_F11R1_FB14_Msk GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1 USART_CR3_CTSE_Pos (9U) SDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk TIM4_BASE (APB1PERIPH_BASE + 0x0800U) __HAL_RCC_SPI4_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET) RCC_CFGR_RTCPRE_Msk (0x1FU << RCC_CFGR_RTCPRE_Pos) MPU_RASR_AP_Pos 24U GPIO_AFRH_AFSEL8_2 (0x4U << GPIO_AFRH_AFSEL8_Pos) FLASH_CR_SNB_1 (0x02U << FLASH_CR_SNB_Pos) SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk GPIO_MODER_MODER7_Pos (14U) __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED FLASH_SECTOR_TOTAL 8U DMA_LIFCR_CDMEIF3_Msk (0x1U << DMA_LIFCR_CDMEIF3_Pos) CAN1_BASE (APB1PERIPH_BASE + 0x6400U) GPIO_BSRR_BS_0 GPIO_BSRR_BS0 IS_RCC_MCO(MCOx) (((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2)) USB_OTG_GINTMSK_GINAKEFFM_Pos (6U) DCMI_ESCR_FSC_Pos (0U) GPIO_MODER_MODER1_0 (0x1U << GPIO_MODER_MODER1_Pos) __HAL_RCC_SPI2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); UNUSED(tmpreg); } while(0U) GPIO_BRR_BR11 GPIO_BRR_BR11_Msk GPIO_AF10_OTG_HS ((uint8_t)0x0A) CAN_F7R2_FB7_Msk (0x1U << CAN_F7R2_FB7_Pos) RTC_BKP0R_Pos (0U) USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk SDIO_STA_TXACT_Msk (0x1U << SDIO_STA_TXACT_Pos) __ARM_32BIT_STATE 1 RTC_BKP15R_Msk (0xFFFFFFFFU << RTC_BKP15R_Pos) FMC_BTR1_BUSTURN_2 (0x4U << FMC_BTR1_BUSTURN_Pos) __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE SPDIFRX_SR_FERR_Msk (0x1U << SPDIFRX_SR_FERR_Pos) CAN_F0R2_FB13_Msk (0x1U << CAN_F0R2_FB13_Pos) FMC_BTR1_DATLAT_3 (0x8U << FMC_BTR1_DATLAT_Pos) ADC_CCR_ADCPRE_1 (0x2U << ADC_CCR_ADCPRE_Pos) __IRDA_ENABLE __HAL_IRDA_ENABLE RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) RCC_PLLMUL_3 RCC_PLL_MUL3 ADC_SR_JSTRT ADC_SR_JSTRT_Msk FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq RCC_APB1RSTR_TIM2RST_Pos (0U) IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) FMC_BWTR1_DATAST_Msk (0xFFU << FMC_BWTR1_DATAST_Pos) CAN_F11R2_FB21 CAN_F11R2_FB21_Msk __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7 __HAL_RCC_SPDIFRX_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPDIFRXEN)) ADC_SQR3_SQ1_1 (0x02U << ADC_SQR3_SQ1_Pos) DMA_HISR_TCIF6_Msk (0x1U << DMA_HISR_TCIF6_Pos) DAC_SWTRIGR_SWTRIG2_Msk (0x1U << DAC_SWTRIGR_SWTRIG2_Pos) TIM_OR_TI4_RMP_0 (0x1U << TIM_OR_TI4_RMP_Pos) RCC_DCKCFGR_PLLSAIDIVQ_4 (0x10U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) IS_RCC_PLLI2SM_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 63U)) USB_OTG_DEACHINT_OEP1INT_Msk (0x1U << USB_OTG_DEACHINT_OEP1INT_Pos) CAN_F4R2_FB21 CAN_F4R2_FB21_Msk PWR_CSR_ODRDY_Msk (0x1U << PWR_CSR_ODRDY_Pos) OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3 GPIO_BSRR_BS_4 GPIO_BSRR_BS4 RTC_TSDR_MU_2 (0x4U << RTC_TSDR_MU_Pos) CAN_FS1R_FSC19_Msk (0x1U << CAN_FS1R_FSC19_Pos) ADC_SQR2_SQ10_Msk (0x1FU << ADC_SQR2_SQ10_Pos) RCC_AHB3RSTR_FMCRST_Pos (0U) __DBL_DECIMAL_DIG__ 17 HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY DMA_FLAG_HTIF1_5 0x00000400U FLASH_CR_PSIZE_1 (0x2U << FLASH_CR_PSIZE_Pos) _T_SIZE_  SAI_xCR2_COMP_1 (0x2U << SAI_xCR2_COMP_Pos) SDIO_STA_TXFIFOE_Msk (0x1U << SDIO_STA_TXFIFOE_Pos) USB_OTG_DCTL_CGONAK_Pos (10U) USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET SAI_xCR1_MONO_Pos (12U) __sferror(p) ((int)(((p)->_flags & __SERR) != 0)) CAN_F12R2_FB24_Msk (0x1U << CAN_F12R2_FB24_Pos) SDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk __HAL_RCC_DAC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN)) RTC_ALRMBSSR_MASKSS_0 (0x1U << RTC_ALRMBSSR_MASKSS_Pos) USB_OTG_FRMNUM_Pos (21U) RTC_ISR_INITS_Msk (0x1U << RTC_ISR_INITS_Pos) CAN_F10R1_FB5_Msk (0x1U << CAN_F10R1_FB5_Pos) TPI_FIFO1_ITM0_Msk (0xFFUL ) QUADSPI_CCR_ADSIZE_Msk (0x3U << QUADSPI_CCR_ADSIZE_Pos) SDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk DCMI_RISR_OVR_RIS DCMI_RIS_OVR_RIS DCMI_CR_OELS DCMI_CR_OELS_Msk CAN_F2R1_FB29 CAN_F2R1_FB29_Msk CAN_F6R2_FB4_Msk (0x1U << CAN_F6R2_FB4_Pos) __HAL_RCC_SPI2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET) CAN_F4R1_FB19_Msk (0x1U << CAN_F4R1_FB19_Pos) CAN_F6R1_FB31_Pos (31U) _ANSIDECL_H_  FMC_BCR3_MWID_Pos (4U) GPIO_BSRR_BS_8 GPIO_BSRR_BS8 CAN_TSR_TME0_Pos (26U) USB_OTG_GINTSTS_ESUSP_Msk (0x1U << USB_OTG_GINTSTS_ESUSP_Pos) FMPI2C_TIMEOUTR_TIDLE_Msk (0x1U << FMPI2C_TIMEOUTR_TIDLE_Pos) __ARM_NEON GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1 CAN_F0R2_FB30_Msk (0x1U << CAN_F0R2_FB30_Pos) DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) FMC_BTR1_ADDHLD_3 (0x8U << FMC_BTR1_ADDHLD_Pos) I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk CAN_FS1R_FSC19_Pos (19U) CAN_F12R2_FB0 CAN_F12R2_FB0_Msk __requires_shared(...) __lock_annotate(shared_locks_required(__VA_ARGS__)) DMA_HIFCR_CTEIF5_Pos (9U) __locks_exclusive(...) __lock_annotate(exclusive_lock_function(__VA_ARGS__)) RCC_CIR_PLLRDYC_Pos (20U) DCMI_CR_ESS_Pos (4U) CAN_FFA1R_FFA18 CAN_FFA1R_FFA18_Msk RTC_ISR_INITS RTC_ISR_INITS_Msk CAN_F0R2_FB12 CAN_F0R2_FB12_Msk CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk CAN_F13R2_FB10 CAN_F13R2_FB10_Msk PWR_CR_DBP PWR_CR_DBP_Msk QUADSPI_CCR_DMODE_Msk (0x3U << QUADSPI_CCR_DMODE_Pos) CAN_F11R1_FB0_Pos (0U) RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk USB_OTG_GINTMSK_HCIM_Msk (0x1U << USB_OTG_GINTMSK_HCIM_Pos) TIM_RESET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC)) __INTMAX_MAX__ 0x7fffffffffffffffLL __DBL_MANT_DIG__ 53 CAN_F6R1_FB25_Pos (25U) CAN_F10R2_FB1_Msk (0x1U << CAN_F10R2_FB1_Pos) __HAL_I2C_SPEED I2C_SPEED __UINT32_C(c) c ## UL CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk CAN_FS1R_FSC5_Pos (5U) GPIO_BSRR_BR15_Pos (31U) CAN_FM1R_FBM17_Msk (0x1U << CAN_FM1R_FBM17_Pos) USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk CAN_F11R1_FB1 CAN_F11R1_FB1_Msk GPIO_ODR_OD2 GPIO_ODR_OD2_Msk SPDIFRX_CR_PTMSK SPDIFRX_CR_PTMSK_Msk __HAL_RCC_TIM3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST)) WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0 RCC_PLLSAICFGR_PLLSAIN_4 (0x010U << RCC_PLLSAICFGR_PLLSAIN_Pos) FLASH_LATENCY_14 FLASH_ACR_LATENCY_14WS __HAL_RCC_TIM7_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST)) GPIO_PUPDR_PUPD4_Pos (8U) __HAL_RCC_GPIOB_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN)) FLASH_KEY2 0xCDEF89ABU CAN_F5R2_FB1_Msk (0x1U << CAN_F5R2_FB1_Pos) SYSCFG_MEMRMP_UFB_MODE_Pos (8U) __HAL_RCC_TIM13_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); UNUSED(tmpreg); } while(0U) RTC_TAFCR_TAMP2E_Msk (0x1U << RTC_TAFCR_TAMP2E_Pos) RCC_APB1LPENR_SPI3LPEN_Msk (0x1U << RCC_APB1LPENR_SPI3LPEN_Pos) FMPI2C_CR1_NACKIE FMPI2C_CR1_NACKIE_Msk __SHRT_MAX__ 0x7fff USB_OTG_GINTMSK_PRTIM_Msk (0x1U << USB_OTG_GINTMSK_PRTIM_Pos) CAN_ESR_EWGF CAN_ESR_EWGF_Msk __packed "__attribute__((__packed__))" USB_OTG_PCGCR_GATEHCLK_Msk (0x1U << USB_OTG_PCGCR_GATEHCLK_Pos) CAN_F1R2_FB7_Msk (0x1U << CAN_F1R2_FB7_Pos) FMC_SDCMR_CTB1_Msk (0x1U << FMC_SDCMR_CTB1_Pos) USB_OTG_HCINT_FRMOR_Pos (9U) __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD EXTI_PR_PR12 EXTI_PR_PR12_Msk QUADSPI_CCR_DHHC_Msk (0x1U << QUADSPI_CCR_DHHC_Pos) __HAL_RCC_I2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN)) __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL SPI_RXCRCR_RXCRC_Pos (0U) TIM_SMCR_SMS_Msk (0x7U << TIM_SMCR_SMS_Pos) GPIO_LCKR_LCK2_Msk (0x1U << GPIO_LCKR_LCK2_Pos) SYSCFG_EXTICR3_EXTI9_PB 0x0010U __HAL_SD_SDMMC_DISABLE __HAL_SD_SDIO_DISABLE USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U) SPDIFRX_DR1_DR SPDIFRX_DR1_DR_Msk SYSCFG_EXTICR1_EXTI0_PI 0x0008U RCC_APB1LPENR_USART3LPEN_Msk (0x1U << RCC_APB1LPENR_USART3LPEN_Pos) DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) DMA_HIFCR_CDMEIF5_Pos (8U) __GNUCLIKE_MATH_BUILTIN_CONSTANTS  CAN_F5R2_FB11_Pos (11U) GPIO_MODER_MODER5_0 (0x1U << GPIO_MODER_MODER5_Pos) RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) FMC_SDCR1_NR_Pos (2U) __CORTEX_M (0x04U) ADC_CCR_DDS ADC_CCR_DDS_Msk __int20 +2 FMC_SDRTR_CRE FMC_SDRTR_CRE_Msk TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk CAN_FM1R_FBM22_Msk (0x1U << CAN_FM1R_FBM22_Pos) RCC_CFGR_SWS_0 (0x1U << RCC_CFGR_SWS_Pos) ADC_JDR3_JDATA_Pos (0U) DMA1_Stream0_BASE (DMA1_BASE + 0x010U) NAND_AddressTypedef NAND_AddressTypeDef CAN_F11R1_FB26_Msk (0x1U << CAN_F11R1_FB26_Pos) __clockid_t_defined  GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00U) GPIO_AFRL_AFRL2_2 GPIO_AFRL_AFSEL2_2 SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk HAL_GetTickFreq __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE RCC_BDCR_LSERDY_Msk (0x1U << RCC_BDCR_LSERDY_Pos) CAN_F11R2_FB18_Pos (18U) GPIO_AFRH_AFSEL11_Pos (12U) SPI_CR2_RXNEIE_Pos (6U) TIM_CCMR2_IC3PSC_Msk (0x3U << TIM_CCMR2_IC3PSC_Pos) __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk __HAL_SYSCFG_REMAPMEMORY_FLASH() (SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE)) __CORE_CMFUNC_H  SPDIFRX_CR_RXSTEO SPDIFRX_CR_RXSTEO_Msk IS_TIM_OPM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2)) RCC_DCKCFGR2_FMPI2C1SEL_0 (0x1U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE FLASH_LATENCY_10 FLASH_ACR_LATENCY_10WS CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk CAN_F0R1_FB18_Msk (0x1U << CAN_F0R1_FB18_Pos) MPU_RNR_REGION_Msk (0xFFUL ) __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD __HAL_RCC_SAI1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI1SRC, (__SOURCE__))) I2C_CR1_POS I2C_CR1_POS_Msk IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F3R1_FB23 CAN_F3R1_FB23_Msk PWR_PVDLEVEL_0 PWR_CR_PLS_LEV0 CAN_F1R2_FB20_Msk (0x1U << CAN_F1R2_FB20_Pos) __HAL_RCC_TIM9_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); UNUSED(tmpreg); } while(0U) CAN_F7R2_FB21_Pos (21U) TIM_CCMR1_IC2PSC_Pos (10U) EXTI_PR_PR5 EXTI_PR_PR5_Msk CAN_TDT2R_TGT_Pos (8U) __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) _wcrtomb_state CAN_F13R1_FB15_Pos (15U) USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk SAI_xCR1_DS_0 (0x1U << SAI_xCR1_DS_Pos) __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT CAN_F5R2_FB20 CAN_F5R2_FB20_Msk ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk IS_DAC_GENERATE_WAVE IS_DAC_WAVE RCC_RTCCLKSOURCE_HSE_DIV11 0x000B0300U EXTI_EMR_MR19_Msk (0x1U << EXTI_EMR_MR19_Pos) __HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR) __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE CAN_FM1R_FBM8_Msk (0x1U << CAN_FM1R_FBM8_Pos) RCC_APB2RSTR_SAI1RST_Msk (0x1U << RCC_APB2RSTR_SAI1RST_Pos) __LDBL_MAX__ 1.7976931348623157e+308L HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7 FMC_BCR1_MWID_1 (0x2U << FMC_BCR1_MWID_Pos) RCC_CFGR_PPRE1_0 (0x1U << RCC_CFGR_PPRE1_Pos) USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk SDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk FMC_PMEM_MEMSET2_7 (0x80U << FMC_PMEM_MEMSET2_Pos) __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET RCC_APB2ENR_ADC2EN_Pos (9U) FMC_PCR_PWID_1 (0x2U << FMC_PCR_PWID_Pos) GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF RTC_ALRMBR_HU_1 (0x2U << RTC_ALRMBR_HU_Pos) USB_OTG_DOEPMSK_EPDM_Msk (0x1U << USB_OTG_DOEPMSK_EPDM_Pos) I2C_SR1_OVR_Msk (0x1U << I2C_SR1_OVR_Pos) RCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U) IS_RCC_PLLSAIQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U)) RTC_TAFCR_TSINSEL_Msk (0x1U << RTC_TAFCR_TSINSEL_Pos) SDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk USB_OTG_GINTSTS_EOPF_Pos (15U) SCB_VTOR_TBLOFF_Pos 7U __HAL_I2C_GENERATE_START I2C_GENERATE_START CAN_F9R2_FB31_Pos (31U) CAN_F10R2_FB22_Msk (0x1U << CAN_F10R2_FB22_Pos) __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD MPU_REGION_SIZE_32KB ((uint8_t)0x0E) GPIO_PIN_8 ((uint16_t)0x0100) CAN_F1R1_FB21_Pos (21U) __THUMB_INTERWORK__ 1 CAN_FA1R_FACT13_Msk (0x1U << CAN_FA1R_FACT13_Pos) SDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk RCC_APB1ENR_DACEN_Pos (29U) RCC_CR_PLLSAIRDY RCC_CR_PLLSAIRDY_Msk __lock_release_recursive(lock) __retarget_lock_release_recursive(lock) __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | __CM4_CMSIS_VERSION_SUB ) SEEK_CUR 1 CAN_F8R2_FB16 CAN_F8R2_FB16_Msk USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown TIM_EGR_BG TIM_EGR_BG_Msk IWDG_KR_KEY_Msk (0xFFFFU << IWDG_KR_KEY_Pos) DWT_FUNCTION_DATAVSIZE_Pos 10U __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET USB_OTG_HCSPLT_XACTPOS_Msk (0x3U << USB_OTG_HCSPLT_XACTPOS_Pos) TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD _WANT_REGISTER_FINI 1 I2C_SR1_BTF_Msk (0x1U << I2C_SR1_BTF_Pos) CAN_F3R2_FB23_Msk (0x1U << CAN_F3R2_FB23_Pos) GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0 RTC_ALRMBR_DU_1 (0x2U << RTC_ALRMBR_DU_Pos) HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk CAN_F9R2_FB25_Pos (25U) RCC_PLLSAICFGR_PLLSAIQ_0 (0x1U << RCC_PLLSAICFGR_PLLSAIQ_Pos) CAN_F4R2_FB13 CAN_F4R2_FB13_Msk DAC2_CHANNEL_1 DAC_CHANNEL_1 CAN_FM1R_FBM23_Pos (23U) HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop CAN_F1R1_FB15_Pos (15U) __HAL_PWR_PVD_EXTI_GET_FLAG() (EXTI->PR & (PWR_EXTI_LINE_PVD)) __caddr_t_defined  __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1U << USB_OTG_DIEPCTL_EONUM_DPID_Pos) RTC_DR_DT_0 (0x1U << RTC_DR_DT_Pos) HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7 __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0) ADC_SQR3_SQ6_4 (0x10U << ADC_SQR3_SQ6_Pos) USB_OTG_HCCHAR_DAD_Pos (22U) I2C_OAR1_ADD0_Pos (0U) FMC_BWTR2_ACCMOD_Pos (28U) CAN_FFA1R_FFA6_Msk (0x1U << CAN_FFA1R_FFA6_Pos) FMC_BWTR1_DATAST_2 (0x04U << FMC_BWTR1_DATAST_Pos) TIM_IT_CC1 (TIM_DIER_CC1IE) FMC_PCR_ECCPS_Pos (17U) ADC_CDR_DATA2 ADC_CDR_DATA2_Msk HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67 FMC_BTR4_CLKDIV_Msk (0xFU << FMC_BTR4_CLKDIV_Pos) __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED DAC_CR_WAVE2_Pos (22U) I2C_SR2_DUALF_Msk (0x1U << I2C_SR2_DUALF_Pos) TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U __END_DECLS  CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk GPIO_ODR_OD8_Pos (8U) __HAL_RCC_CRC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST)) __HAL_I2C_RISE_TIME I2C_RISE_TIME FMC_SDTR1_TRCD_Pos (24U) __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET CAN_F10R1_FB27_Msk (0x1U << CAN_F10R1_FB27_Pos) __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() do{__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); }while(0U) GPIO_PUPDR_PUPD0_Pos (0U) CAN_F8R1_FB31 CAN_F8R1_FB31_Msk FMC_NAND_MEM_BUS_WIDTH_8 FMC_NAND_PCC_MEM_BUS_WIDTH_8 GPIO_BSRR_BS11_Msk (0x1U << GPIO_BSRR_BS11_Pos) MPU_REGION_SIZE_16KB ((uint8_t)0x0D) CAN_F8R2_FB3_Pos (3U) CAN_F1R2_FB18_Msk (0x1U << CAN_F1R2_FB18_Pos) __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET) CAN_F3R1_FB26_Pos (26U) CAN_FM1R_FBM7_Pos (7U) PWR_CR_PLS_LEV6 0x000000C0U CAN_F7R1_FB29_Msk (0x1U << CAN_F7R1_FB29_Pos) __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE RTC_TAFCR_TAMPFLT_Msk (0x3U << RTC_TAFCR_TAMPFLT_Pos) ADC_CR2_JEXTSEL_3 (0x8U << ADC_CR2_JEXTSEL_Pos) DWT_MASK_MASK_Msk (0x1FUL ) IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_COUNTERMODE_UP) || ((MODE) == TIM_COUNTERMODE_DOWN) || ((MODE) == TIM_COUNTERMODE_CENTERALIGNED1) || ((MODE) == TIM_COUNTERMODE_CENTERALIGNED2) || ((MODE) == TIM_COUNTERMODE_CENTERALIGNED3)) USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1U << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) CAN_F3R1_FB25_Pos (25U) TIM_TIM11_HSE 0x00000002U CAN_F3R2_FB12 CAN_F3R2_FB12_Msk __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE FMC_BCR2_WREN_Pos (12U) RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE MPU_TYPE_IREGION_Pos 16U ADC_JSQR_JSQ3_4 (0x10U << ADC_JSQR_JSQ3_Pos) USB_OTG_GOTGINT_HNSSCHG_Pos (9U) TIM_BDTR_AOE_Msk (0x1U << TIM_BDTR_AOE_Pos) ADC_SQR3_SQ4_0 (0x01U << ADC_SQR3_SQ4_Pos) DAC_DHR8R2_DACC2DHR_Pos (0U) FMC_NAND_MEM_BUS_WIDTH_16 FMC_NAND_PCC_MEM_BUS_WIDTH_16 GPIO_MODER_MODE10_Msk (0x3U << GPIO_MODER_MODE10_Pos) SYSCFG_EXTICR1_EXTI2_PE 0x0400U SCB_AIRCR_VECTKEY_Pos 16U USART_CR1_RXNEIE_Pos (5U) FMC_BWTR4_BUSTURN_3 (0x8U << FMC_BWTR4_BUSTURN_Pos) __UINT_LEAST8_TYPE__ unsigned char __DEC128_MAX_EXP__ 6145 RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk EXTI_EMR_MR9_Pos (9U) TIM_BDTR_OSSR_Msk (0x1U << TIM_BDTR_OSSR_Pos) USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE ADC_SMPR1_SMP10_Msk (0x7U << ADC_SMPR1_SMP10_Pos) __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN)) __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->NDTR) GPIO_OSPEEDR_OSPEED10_0 (0x1U << GPIO_OSPEEDR_OSPEED10_Pos) CAN_F3R1_FB19_Pos (19U) GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1 CAN_F13R1_FB8_Pos (8U) GPIO_AFRL_AFRL2_1 GPIO_AFRL_AFSEL2_1 DMA_LISR_DMEIF2_Pos (18U) SPDIFRX_SR_FERR SPDIFRX_SR_FERR_Msk TIM_CCMR2_IC3F_3 (0x8U << TIM_CCMR2_IC3F_Pos) GPIO_BRR_BR1 GPIO_BRR_BR1_Msk __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET __HAL_RCC_I2C3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET) __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE SCnSCB_ACTLR_DISFOLD_Pos 2U USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE SYSCFG_EXTICR3_EXTI11_PJ 0x9000U RCC_PLLMUL_6 RCC_PLL_MUL6 RTC_ISR_INITS_Pos (4U) CAN_F7R2_FB29 CAN_F7R2_FB29_Msk CAN_F2R2_FB11_Pos (11U) DCMI_MIS_ERR_MIS_Msk (0x1U << DCMI_MIS_ERR_MIS_Pos) SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk SDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFU << SDIO_RESP3_CARDSTATUS3_Pos) CAN_F4R2_FB13_Msk (0x1U << CAN_F4R2_FB13_Pos) DCMI ((DCMI_TypeDef *) DCMI_BASE) CAN_F11R2_FB10_Msk (0x1U << CAN_F11R2_FB10_Pos) USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk GPIO_IDR_IDR_11 GPIO_IDR_ID11 RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk __LDBL_HAS_INFINITY__ 1 SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE) CAN_F13R1_FB29_Msk (0x1U << CAN_F13R1_FB29_Pos) CAN_F9R2_FB4_Msk (0x1U << CAN_F9R2_FB4_Pos) GPIO_AFRH_AFRH5_3 GPIO_AFRH_AFSEL13_3 MPU_RASR_ATTRS_Pos 16U GPIO_AFRH_AFSEL12_Pos (16U) GPIO_AF0_RTC_50Hz ((uint8_t)0x00) CAN_FM1R_FBM18 CAN_FM1R_FBM18_Msk SYSCFG_EXTICR3_EXTI8_Msk (0xFU << SYSCFG_EXTICR3_EXTI8_Pos) FMC_SDSR_MODES1_1 (0x2U << FMC_SDSR_MODES1_Pos) CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk SPI_TXCRCR_TXCRC_Pos (0U) FMC_SDTR1_TXSR_1 (0x2U << FMC_SDTR1_TXSR_Pos) __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET TIM_CCMR1_IC1PSC_1 (0x2U << TIM_CCMR1_IC1PSC_Pos) USB_OTG_NPTXFSA_Msk (0xFFFFU << USB_OTG_NPTXFSA_Pos) CAN_F5R1_FB29_Pos (29U) IS_FLASH_TYPEPROGRAM(VALUE) (((VALUE) == FLASH_TYPEPROGRAM_BYTE) || ((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) || ((VALUE) == FLASH_TYPEPROGRAM_WORD) || ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD)) Sdmmc1ClockSelection SdioClockSelection BIG_ENDIAN _BIG_ENDIAN USB_OTG_HPRT_POCA_Pos (4U) GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0 __SIZEOF_LONG_DOUBLE__ 8 SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk CAN_F13R2_FB28 CAN_F13R2_FB28_Msk HAL_MspInit HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9 USB_OTG_GOTGCTL_CIDSTS_Msk (0x1U << USB_OTG_GOTGCTL_CIDSTS_Pos) CAN_F4R1_FB18_Msk (0x1U << CAN_F4R1_FB18_Pos) RTC_ALRMBR_DT_Msk (0x3U << RTC_ALRMBR_DT_Pos) DMA_SxPAR_PA_Pos (0U) RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk SYSCFG_EXTICR2_EXTI6_PF 0x0500U CAN_F0R1_FB13 CAN_F0R1_FB13_Msk CAN_F11R1_FB26_Pos (26U) CAN_F4R2_FB21_Pos (21U) _offset CAN_RDT1R_FMI_Msk (0xFFU << CAN_RDT1R_FMI_Pos) QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk RCC_APB2ENR_USART1EN_Msk (0x1U << RCC_APB2ENR_USART1EN_Pos) __HAL_RCC_SPI3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN)) NULL ((void *)0) __HAL_RCC_TIM11_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM11LPEN)) __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE MPU_RASR_C_Pos 17U SDIO_STA_TXACT SDIO_STA_TXACT_Msk CAN_MCR_SLEEP_Pos (1U) CAN_BTR_SJW_0 (0x1U << CAN_BTR_SJW_Pos) IS_RCC_SDIOCLKSOURCE(SOURCE) (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) || ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK)) ADC_JSQR_JSQ4_3 (0x08U << ADC_JSQR_JSQ4_Pos) __DEC128_MIN__ 1E-6143DL RCC_BDCR_RTCEN_Pos (15U) FPU_IRQn WWDG_CR_T_5 (0x20U << WWDG_CR_T_Pos) CoreDebug_DEMCR_VC_CHKERR_Pos 6U FMC_SDTR1_TMRD_3 (0x8U << FMC_SDTR1_TMRD_Pos) RTC_CR_TSE RTC_CR_TSE_Msk CAN_F9R2_FB9 CAN_F9R2_FB9_Msk RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL CAN_ESR_LEC CAN_ESR_LEC_Msk USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) CAN_MCR_AWUM CAN_MCR_AWUM_Msk USB_OTG_DIEPINT_TXFE_Pos (7U) EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk __DQ_IBIT__ 0 TIM_CCMR1_OC2CE_Pos (15U) CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) CAN_F4R2_FB15_Pos (15U) RCC_AHB1LPENR_GPIOGLPEN_Pos (6U) LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS USB_OTG_DCFG_DAD_1 (0x02U << USB_OTG_DCFG_DAD_Pos) USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_BVALOVAL_Pos) USB_OTG_DCFG_DAD_5 (0x20U << USB_OTG_DCFG_DAD_Pos) GPIO_LCKR_LCK14_Pos (14U) GPIO_LCKR_LCK3_Pos (3U) RCC_CFGR_PPRE2_DIV8 0x0000C000U GPIO_MODER_MODER0_Msk (0x3U << GPIO_MODER_MODER0_Pos) DMA_HISR_HTIF5_Pos (10U) CAN_F12R2_FB23 CAN_F12R2_FB23_Msk CAN_F5R1_FB5_Pos (5U) QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk USB_OTG_HCSPLT_PRTADDR_3 (0x08U << USB_OTG_HCSPLT_PRTADDR_Pos) EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk __SOPT 0x0400 GPIO_OSPEEDR_OSPEED6_Pos (12U) __HAL_SD_SDMMC_ENABLE __HAL_SD_SDIO_ENABLE FMPI2C_ICR_TIMOUTCF_Msk (0x1U << FMPI2C_ICR_TIMOUTCF_Pos) CAN_RI0R_IDE_Pos (2U) RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk __CC_SUPPORTS_VARADIC_XXX 1 putchar_unlocked(x) putc_unlocked(x, stdout) GPIO_OTYPER_OT6_Pos (6U) GPIO_OTYPER_OT13_Pos (13U) SAI_xCR1_NODIV_Pos (19U) ADC_CCR_DMA_1 (0x2U << ADC_CCR_DMA_Pos) RTC_CR_WUCKSEL_Pos (0U) FMC_SDTR2_TRC_Pos (12U) RCC_APB1RSTR_USART2RST_Pos (17U) CAN_TSR_ABRQ0_Msk (0x1U << CAN_TSR_ABRQ0_Pos) I2C_CR1_ENPEC_Pos (5U) SYSCFG_EXTICR2_EXTI4_PE 0x0004U USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk USART_SR_TXE_Pos (7U) CAN_F3R1_FB31_Msk (0x1U << CAN_F3R1_FB31_Pos) ITM_TCR_BUSY_Pos 23U CAN_F5R1_FB26_Pos (26U) __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE SYSCFG_EXTICR3_EXTI8_PJ 0x0009U INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1) FMC_BWTR1_BUSTURN_1 (0x2U << FMC_BWTR1_BUSTURN_Pos) USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk CAN_F6R2_FB25_Pos (25U) CAN_F12R2_FB6_Msk (0x1U << CAN_F12R2_FB6_Pos) RTC_TSTR_SU_2 (0x4U << RTC_TSTR_SU_Pos) CAN_F10R1_FB12_Msk (0x1U << CAN_F10R1_FB12_Pos) CEC_ISR_RXOVR_Pos (2U) __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1) DMA_HIFCR_CHTIF7_Pos (26U) MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE CAN_F10R1_FB26_Pos (26U) FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET DAC_CR_TEN2 DAC_CR_TEN2_Msk NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT ADC_CR1_JAWDEN_Msk (0x1U << ADC_CR1_JAWDEN_Pos) GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0 RTC_ALRMASSR_MASKSS_2 (0x4U << RTC_ALRMASSR_MASKSS_Pos) GPIO_BRR_BR12_Msk (0x1U << GPIO_BRR_BR12_Pos) RTC_TAFCR_TAMPPRCH_Pos (13U) RCC_APB2ENR_SDIOEN RCC_APB2ENR_SDIOEN_Msk __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT __LDBL_MIN__ 2.2250738585072014e-308L __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS RCC_DCKCFGR_PLLI2SDIVQ_4 (0x10U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) EXTI_SWIER_SWIER9_Pos (9U) RCC_PLLSAI_SUPPORT  RCC_PLLSAICFGR_PLLSAIN_0 (0x001U << RCC_PLLSAICFGR_PLLSAIN_Pos) USB_OTG_HPRT_PLSTS_Msk (0x3U << USB_OTG_HPRT_PLSTS_Pos) DMA_HIFCR_CDMEIF6_Msk (0x1U << DMA_HIFCR_CDMEIF6_Pos) I2C_OAR2_ADD2_Msk (0x7FU << I2C_OAR2_ADD2_Pos) FMC_SDTR1_TRCD_Msk (0xFU << FMC_SDTR1_TRCD_Pos) USB_OTG_DCFG_DAD_Msk (0x7FU << USB_OTG_DCFG_DAD_Pos) __INT16_MAX__ 0x7fff CAN_F6R2_FB19_Pos (19U) __HAL_DBGMCU_UNFREEZE_IWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_IWDG_STOP)) SDIO_MASK_DATAENDIE_Pos (8U) TMP_MAX 26 CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk CAN_F11R2_FB8_Pos (8U) EXTI_EMR_MR16_Pos (16U) DBGMCU_TypeDef CAN_F5R2_FB27_Pos (27U) EXTI_IMR_MR0_Msk (0x1U << EXTI_IMR_MR0_Pos) GPIO_AFRL_AFSEL1_3 (0x8U << GPIO_AFRL_AFSEL1_Pos) CAN_F6R1_FB9 CAN_F6R1_FB9_Msk CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk USB_OTG_DCFG_PERSCHIVL_Pos (24U) _INO_T_DECLARED  FMC_BWTR2_ADDSET_Pos (0U) physadr physadr_t CAN_F6R2_FB9 CAN_F6R2_FB9_Msk DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE) __SACCUM_IBIT__ 8 __STM32F4xx_FLASH_RAMFUNC_H  RCC_DCKCFGR_I2S2SRC RCC_DCKCFGR_I2S2SRC_Msk __UDQ_FBIT__ 64 TIM_CHANNEL_ALL 0x00000018U DMA_SxCR_PFCTRL_Msk (0x1U << DMA_SxCR_PFCTRL_Pos) __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE EXTI_EMR_MR6_Msk (0x1U << EXTI_EMR_MR6_Pos) ADC_CSR_OVR1_Pos (5U) __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE GPIO_AFRL_AFRL2_0 GPIO_AFRL_AFSEL2_0 GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13 GPIO_MODER_MODER6_1 (0x2U << GPIO_MODER_MODER6_Pos) USB_OTG_DEACHINT_IEP1INT_Msk (0x1U << USB_OTG_DEACHINT_IEP1INT_Pos) RCC_MCO2SOURCE_SYSCLK 0x00000000U RTC_BKP16R RTC_BKP16R_Msk SDIO_STA_DTIMEOUT_Msk (0x1U << SDIO_STA_DTIMEOUT_Pos) CAN_FM1R_FBM0_Pos (0U) MPU_RASR_SIZE_Pos 1U RCC_CFGR_PPRE2_DIV4 0x0000A000U CAN_F4R2_FB14 CAN_F4R2_FB14_Msk CAN_F11R2_FB13 CAN_F11R2_FB13_Msk SDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk FMC_BTR2_ADDHLD FMC_BTR2_ADDHLD_Msk RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk TIM_DMABase_DIER TIM_DMABASE_DIER __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER CAN_FMR_FINIT_Msk (0x1U << CAN_FMR_FINIT_Pos) TIM_BDTR_BKE TIM_BDTR_BKE_Msk HAL_UART_ERROR_ORE 0x00000008U QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1 CAN_F8R2_FB0 CAN_F8R2_FB0_Msk __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET) QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE USB_OTG_GRXSTSP_PKTSTS_Pos (17U) EXTI_IMR_MR19_Msk (0x1U << EXTI_IMR_MR19_Pos) CAN_F8R2_FB29_Pos (29U) FMPI2C_TIMEOUTR_TIDLE FMPI2C_TIMEOUTR_TIDLE_Msk PWR_CR_PLS_LEV0 0x00000000U TPI_FFSR_TCPresent_Pos 2U QUADSPI_DCR_CSHT_Pos (8U) ADC_SQR1_SQ16_0 (0x01U << ADC_SQR1_SQ16_Pos) __UHQ_IBIT__ 0 CAN_F0R1_FB19_Pos (19U) SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) ADC_JDR3_JDATA_Msk (0xFFFFU << ADC_JDR3_JDATA_Pos) __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE DMA_SxCR_MBURST_1 (0x2U << DMA_SxCR_MBURST_Pos) RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk TIM_DMA_CC2 (TIM_DIER_CC2DE) IWDG_SR_RVU_Pos (1U) USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk TIM4_IRQn OB_RDP_LEVEL0 OB_RDP_LEVEL_0 GPIO_MODE_INPUT 0x00000000U SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk CAN_FFA1R_FFA12_Msk (0x1U << CAN_FFA1R_FFA12_Pos) FMC_BTR2_DATAST_3 (0x08U << FMC_BTR2_DATAST_Pos) PLLI2SCFGR USB_OTG_GINTMSK_EPMISM_Pos (17U) GPIO_MODER_MODE2_1 (0x2U << GPIO_MODER_MODE2_Pos) USB_OTG_DIEPMSK_INEPNMM_Pos (5U) OTG_HS_EP1_OUT_IRQn EXTI_IMR_IM11 EXTI_IMR_MR11 DMA_CHANNEL_0 0x00000000U __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET CAN_F11R2_FB22_Pos (22U) INT8_MIN (-__INT8_MAX__ - 1) CAN_F2R2_FB25_Msk (0x1U << CAN_F2R2_FB25_Pos) FMC_ECCR_ECC2 FMC_ECCR_ECC2_Msk GPIO_OSPEEDR_OSPEED14_Pos (28U) CAN_F4R1_FB21_Msk (0x1U << CAN_F4R1_FB21_Pos) CAN_F13R2_FB13_Msk (0x1U << CAN_F13R2_FB13_Pos) TIM_CLEARINPUTSOURCE_NONE 0x00000000U CAN_F13R1_FB29 CAN_F13R1_FB29_Msk FMC_BTR2_ADDSET_2 (0x4U << FMC_BTR2_ADDSET_Pos) FMC_BTR1_ADDSET_Pos (0U) I2C_CCR_FS I2C_CCR_FS_Msk FMC_BTR1_CLKDIV_Msk (0xFU << FMC_BTR1_CLKDIV_Pos) MPU_BASE (SCS_BASE + 0x0D90UL) CAN_RF1R_RFOM1_Msk (0x1U << CAN_RF1R_RFOM1_Pos) CAN_ESR_TEC_Msk (0xFFU << CAN_ESR_TEC_Pos) EXTI_IMR_MR8_Pos (8U) CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk EXTI_PR_PR14_Msk (0x1U << EXTI_PR_PR14_Pos) ADC_JSQR_JSQ1_1 (0x02U << ADC_JSQR_JSQ1_Pos) CAN_F10R2_FB29_Pos (29U) INT_FAST8_MAX (__INT_FAST8_MAX__) CAN_F0R2_FB31 CAN_F0R2_FB31_Msk CAN_F2R1_FB29_Pos (29U) DCMI_CR_OELS_Pos (20U) ADC_CR2_EOCS_Pos (10U) ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk RCC_I2SAPB1CLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR_I2S1SRC_1) EXTI_IMR_IM15 EXTI_IMR_MR15 CAN_F11R2_FB16_Pos (16U) GPIO_AFRH_AFRH4_0 GPIO_AFRH_AFSEL12_0 TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING FMC_SDCMR_NRFS FMC_SDCMR_NRFS_Msk TIM_BDTR_DTG_0 (0x01U << TIM_BDTR_DTG_Pos) TIM_DMA_TRIGGER (TIM_DIER_TDE) CRC_BASE (AHB1PERIPH_BASE + 0x3000U) CAN_FS1R_FSC26_Pos (26U) __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET TIM_BDTR_LOCK_0 (0x1U << TIM_BDTR_LOCK_Pos) USB_OTG_GINTMSK_ISOODRPM_Msk (0x1U << USB_OTG_GINTMSK_ISOODRPM_Pos) RTC_TSTR_HU_Pos (16U) CALIB CAN_F6R2_FB4 CAN_F6R2_FB4_Msk __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED SDIO_CMD_WAITINT_Pos (8U) MPU_REGION_SIZE_8KB ((uint8_t)0x0C) __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN)) SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk BKPSRAM_BASE 0x40024000U APSR_C_Pos 29U RTC_SHIFTR_ADD1S_Pos (31U) RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN)) __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE CAN_F12R1_FB24 CAN_F12R1_FB24_Msk SPI_SR_FRE SPI_SR_FRE_Msk GPIO_MODER_MODER11_1 (0x2U << GPIO_MODER_MODER11_Pos) CAN_F0R1_FB20 CAN_F0R1_FB20_Msk __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_TIM_STATE_RESET) QUADSPI_LPTR_TIMEOUT_Pos (0U) FLASH_OPTCR_BOR_LEV_0 0x00000004U RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48 ADC_HTR_HT_Msk (0xFFFU << ADC_HTR_HT_Pos) ___int16_t_defined 1 WWDG_CR_T_Msk (0x7FU << WWDG_CR_T_Pos) ADC_JSQR_JSQ1_4 (0x10U << ADC_JSQR_JSQ1_Pos) CAN_F9R2_FB22 CAN_F9R2_FB22_Msk __size_t__  GPIO_AFRL_AFRL7_3 GPIO_AFRL_AFSEL7_3 RCC_APB2RSTR_USART6RST_Msk (0x1U << RCC_APB2RSTR_USART6RST_Pos) CAN_F3R2_FB27 CAN_F3R2_FB27_Msk DMA_HIFCR_CDMEIF7_Msk (0x1U << DMA_HIFCR_CDMEIF7_Pos) USB_OTG_BCNT USB_OTG_BCNT_Msk CAN_F13R2_FB26_Pos (26U) FMC_PATT_ATTHIZ2_4 (0x10U << FMC_PATT_ATTHIZ2_Pos) GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0 USART_CR2_CLKEN_Pos (11U) EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI FMC_BTR1_DATLAT_Pos (24U) SYSCFG_EXTICR2_EXTI5_PA 0x0000U __LEAST16 "h" ADC_SR_JEOC ADC_SR_JEOC_Msk ADC_SMPR1_SMP16_2 (0x4U << ADC_SMPR1_SMP16_Pos) SYSCFG_EXTICR2_EXTI4_Pos (0U) HAL_OK CAN_F0R1_FB13_Msk (0x1U << CAN_F0R1_FB13_Pos) TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED QUADSPI_CR_DFM_Pos (6U) USB_OTG_HPRT_PLSTS_Pos (10U) DMA_CIRCULAR ((uint32_t)DMA_SxCR_CIRC) ADC_SR_EOC_Msk (0x1U << ADC_SR_EOC_Pos) CAN_F12R2_FB28_Msk (0x1U << CAN_F12R2_FB28_Pos) __HAL_FLASH_ENABLE_IT(__INTERRUPT__) (FLASH->CR |= (__INTERRUPT__)) RCC_APB1ENR_TIM14EN_Pos (8U) TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) GPIO_IDR_IDR_4 GPIO_IDR_ID4 FMC_SDCMR_NRFS_3 (0x8U << FMC_SDCMR_NRFS_Pos) __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk GPIO_ODR_ODR_14 GPIO_ODR_OD14 __LEAST8 "hh" __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk SAI_xFRCR_FRL_Pos (0U) FMC_SDTR2_TRCD FMC_SDTR2_TRCD_Msk USB_OTG_DIEPCTL_USBAEP_Msk (0x1U << USB_OTG_DIEPCTL_USBAEP_Pos) CAN_F9R2_FB26_Msk (0x1U << CAN_F9R2_FB26_Pos) __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE NVIC_PRIORITYGROUP_2 0x00000005U GPIO_IDR_ID10_Pos (10U) RCC_APB1RSTR_SPDIFRXRST RCC_APB1RSTR_SPDIFRXRST_Msk SCnSCB_ACTLR_DISOOFP_Pos 9U __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET FLASH_SCALE1_LATENCY4_FREQ 120000000U CAN_F4R1_FB10_Pos (10U) RCC_AHB1ENR_GPIOBEN_Msk (0x1U << RCC_AHB1ENR_GPIOBEN_Pos) CAN_F11R1_FB0 CAN_F11R1_FB0_Msk CAN_F5R1_FB11_Msk (0x1U << CAN_F5R1_FB11_Pos) RCC_PLLP_DIV6 0x00000006U __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED CAN_F12R1_FB15_Msk (0x1U << CAN_F12R1_FB15_Pos) CAN_F11R1_FB9_Pos (9U) HAL_IncTick CAN_F9R2_FB14 CAN_F9R2_FB14_Msk GPIO_PIN_All ((uint16_t)0xFFFF) CAN_F5R2_FB13 CAN_F5R2_FB13_Msk DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk EXTI_IMR_MR6_Pos (6U) CAN_F0R2_FB24_Pos (24U) RCC_CFGR_RTCPRE_3 (0x08U << RCC_CFGR_RTCPRE_Pos) SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) EXTI_IMR_MR18 EXTI_IMR_MR18_Msk __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN)) __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET USART_CR2_LBDL_Msk (0x1U << USART_CR2_LBDL_Pos) SCB_ICSR_VECTACTIVE_Pos 0U QUADSPI_CR_TOIE_Pos (20U) SRAM1_BASE 0x20000000U ADC_LTR_LT ADC_LTR_LT_Msk RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk SDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk FMPI2C_OAR2_OA2_Msk (0x7FU << FMPI2C_OAR2_OA2_Pos) IS_TIM_PWM_MODE(MODE) (((MODE) == TIM_OCMODE_PWM1) || ((MODE) == TIM_OCMODE_PWM2)) TIM_CCER_CC1E TIM_CCER_CC1E_Msk RCC_CIR_HSIRDYC_Msk (0x1U << RCC_CIR_HSIRDYC_Pos) GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk FLASH_OPTCR1_nWRP_6 (0x040U << FLASH_OPTCR1_nWRP_Pos) __HAL_RCC_TIM12_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN)) IS_PCROPSTATE(VALUE) (((VALUE) == OB_PCROP_STATE_DISABLE) || ((VALUE) == OB_PCROP_STATE_ENABLE)) SDMMC1_IRQn SDIO_IRQn GPIO_AFRH_AFRH3_1 GPIO_AFRH_AFSEL11_1 CAN_F3R2_FB19_Pos (19U) USB_OTG_GLPMCFG_REMWAKE_Msk (0x1U << USB_OTG_GLPMCFG_REMWAKE_Pos) __ARM_FEATURE_QRDMX FMC_SDTR1_TRP_2 (0x4U << FMC_SDTR1_TRP_Pos) DP83848_PHY_ADDRESS 0x01U __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__)) CAN_F6R1_FB20_Pos (20U) ADC_SMPR1_SMP11_Pos (3U) __HAL_RCC_DMA2_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) != RESET) CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB USB_OTG_GOTGINT_SEDET_Pos (2U) CAN_F2R1_FB16_Msk (0x1U << CAN_F2R1_FB16_Pos) CAN_F7R1_FB2_Msk (0x1U << CAN_F7R1_FB2_Pos) RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP SDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk DCMI_CR_ESS_Msk (0x1U << DCMI_CR_ESS_Pos) RCC_APB2ENR_TIM10EN_Msk (0x1U << RCC_APB2ENR_TIM10EN_Pos) __HAL_PWR_OVERDRIVESWITCHING_DISABLE() (*(__IO uint32_t *) CR_ODSWEN_BB = DISABLE) CAN_F13R1_FB6_Msk (0x1U << CAN_F13R1_FB6_Pos) RCC_CIR_PLLSAIRDYF_Msk (0x1U << RCC_CIR_PLLSAIRDYF_Pos) GPIO_BRR_BR3_Msk (0x1U << GPIO_BRR_BR3_Pos) CAN_F3R1_FB8_Msk (0x1U << CAN_F3R1_FB8_Pos) __HAL_DBGMCU_UNFREEZE_TIM2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM2_STOP)) CAN_F12R1_FB20_Msk (0x1U << CAN_F12R1_FB20_Pos) FPU_MVFR1_FtZ_mode_Msk (0xFUL ) CAN_F6R2_FB31_Pos (31U) SAI2_Block_B_BASE (SAI2_BASE + 0x024U) GPIO_PUPDR_PUPD3_1 (0x2U << GPIO_PUPDR_PUPD3_Pos) USB_OTG_DSTS_FNSOF_Msk (0x3FFFU << USB_OTG_DSTS_FNSOF_Pos) FMPI2C_ISR_ALERT_Msk (0x1U << FMPI2C_ISR_ALERT_Pos) GPIO_LCKR_LCK6_Msk (0x1U << GPIO_LCKR_LCK6_Pos) CAN_F2R1_FB6 CAN_F2R1_FB6_Msk MRLVDS_BIT_NUMBER PWR_CR_MRLVDS_Pos ADC_SQR2_SQ11_Pos (20U) DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk RCC_CKGATENR_FLITF_CKEN_Pos (5U) CAN_MSR_INAK_Msk (0x1U << CAN_MSR_INAK_Pos) DMA_HISR_TEIF7_Msk (0x1U << DMA_HISR_TEIF7_Pos) CAN_F5R2_FB18_Msk (0x1U << CAN_F5R2_FB18_Pos) __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE CAN_F6R1_FB14_Pos (14U) GPIO_AFRH_AFRH6_3 GPIO_AFRH_AFSEL14_3 CAN_F7R1_FB14_Msk (0x1U << CAN_F7R1_FB14_Pos) RCC_CR_HSERDY_Msk (0x1U << RCC_CR_HSERDY_Pos) EXTI_FTSR_TR17_Pos (17U) _SSIZE_T_DECLARED  SAI_xSR_FLVL_1 (0x2U << SAI_xSR_FLVL_Pos) RCC_CKGATENR_SRAM_CKEN_Pos (4U) SPI_SR_CRCERR SPI_SR_CRCERR_Msk CAN_F5R2_FB29_Pos (29U) __need_inttypes USB_OTG_HCCHAR_EPTYP_Pos (18U) FPU_FPDSCR_FZ_Pos 24U CAN_FM1R_FBM26_Msk (0x1U << CAN_FM1R_FBM26_Pos) USB_OTG_DIEPMSK_BIM_Pos (9U) CAN_TDL0R_DATA1_Pos (8U) ADC_CSR_JEOC3 ADC_CSR_JEOC3_Msk RCC_RTCCLKSOURCE_NO_CLK 0x00000000U RTC_BKP9R_Pos (0U) DMA2_Stream2_BASE (DMA2_BASE + 0x040U) CAN_FFA1R_FFA20_Msk (0x1U << CAN_FFA1R_FFA20_Pos) CAN_FA1R_FACT_Pos (0U) QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFU << QUADSPI_ABR_ALTERNATE_Pos) IS_RCC_PLLN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U)) __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || ((INSTANCE) == CAN2)) __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN)) GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0 RCC_IT_CSSHSE RCC_IT_CSS FMC_BTR4_ADDSET_1 (0x2U << FMC_BTR4_ADDSET_Pos) CAN_F13R2_FB2_Msk (0x1U << CAN_F13R2_FB2_Pos) CAN_ESR_EWGF_Msk (0x1U << CAN_ESR_EWGF_Pos) CAN_FS1R_FSC25_Pos (25U) EXTI_IMR_MR9_Msk (0x1U << EXTI_IMR_MR9_Pos) CAN_F1R1_FB8 CAN_F1R1_FB8_Msk RCC_MCO_DIV128 RCC_MCODIV_128 __INTMAX_TYPE__ long long int OB_BOR_LEVEL2 ((uint8_t)0x04) CAN_MSR_TXM_Pos (8U) CAN_F3R1_FB6_Pos (6U) SYSCFG_EXTICR3_EXTI10_PC 0x0200U CAN_F2R1_FB5_Msk (0x1U << CAN_F2R1_FB5_Pos) EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk FMC_PMEM_MEMHIZ2_3 (0x08U << FMC_PMEM_MEMHIZ2_Pos) IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) <= 15U) GPIO_OSPEEDR_OSPEED15_Pos (30U) CAN_FA1R_FACT3_Pos (3U) FLASH_CR_LOCK FLASH_CR_LOCK_Msk RCC_PLLCFGR_PLLM_Msk (0x3FU << RCC_PLLCFGR_PLLM_Pos) CAN_F8R1_FB24_Pos (24U) GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk USB_OTG_HCCHAR_CHENA_Msk (0x1U << USB_OTG_HCCHAR_CHENA_Pos) __LDBL_DENORM_MIN__ 4.9406564584124654e-324L EXTI_SWIER_SWIER20_Pos (20U) RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk RCC_AHB1ENR_BKPSRAMEN_Pos (18U) __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE CAN_F4R2_FB26 CAN_F4R2_FB26_Msk USB_OTG_HCTSIZ_DPID_1 (0x2U << USB_OTG_HCTSIZ_DPID_Pos) SPDIFRX_DR1_DR_Pos (8U) TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk FMC_PATT_ATTHOLD2_7 (0x80U << FMC_PATT_ATTHOLD2_Pos) TIM_BDTR_BKP TIM_BDTR_BKP_Msk CAN_F7R1_FB31_Msk (0x1U << CAN_F7R1_FB31_Pos) QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk CAN_F10R1_FB1_Pos (1U) SYSCFG_EXTICR1_EXTI1_PK 0x00A0U SPDIFRX_CR_PMSK_Pos (6U) CAN_F5R1_FB28 CAN_F5R1_FB28_Msk GPIO_AFRH_AFSEL11_3 (0x8U << GPIO_AFRH_AFSEL11_Pos) RTC_TR_MNU_Msk (0xFU << RTC_TR_MNU_Pos) FMPI2C_CR1_TCIE_Pos (6U) CAN_F6R1_FB5_Pos (5U) CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk DMA2_Stream7_BASE (DMA2_BASE + 0x0B8U) GPIO_AFRL_AFRL7_2 GPIO_AFRL_AFSEL7_2 GPIO_AF9_CAN2 ((uint8_t)0x09) CAN_TI2R_IDE CAN_TI2R_IDE_Msk __HAL_RCC_GPIOC_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) != RESET) GPIO_AFRL_AFSEL6_1 (0x2U << GPIO_AFRL_AFSEL6_Pos) CAN_FFA1R_FFA16 CAN_FFA1R_FFA16_Msk ADC_CCR_ADCPRE_Msk (0x3U << ADC_CCR_ADCPRE_Pos) FMC_SDCR1_WP FMC_SDCR1_WP_Msk USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFU << USB_OTG_DIEPCTL_MPSIZ_Pos) SDIO_STA_CTIMEOUT_Pos (2U) IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x00000FFFU)) __HAL_DBGMCU_FREEZE_TIM5() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM5_STOP)) RCC_CIR_PLLSAIRDYIE_Msk (0x1U << RCC_CIR_PLLSAIRDYIE_Pos) I2C_CR1_POS_Pos (11U) DMA_SxCR_ACK_Msk (0x1U << DMA_SxCR_ACK_Pos) __HAL_RCC_I2C3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST)) __need_ptrdiff_t CAN_F2R2_FB13 CAN_F2R2_FB13_Msk CAN_F1R1_FB2_Msk (0x1U << CAN_F1R1_FB2_Pos) OB_PCROP_DESELECTED ((uint8_t)0x00) CAN_F4R1_FB15 CAN_F4R1_FB15_Msk _rand48 GPIO_MODER_MODER4_0 (0x1U << GPIO_MODER_MODER4_Pos) RCC_APB2LPENR_ADC1LPEN_Msk (0x1U << RCC_APB2LPENR_ADC1LPEN_Pos) IS_GPIO_PIN(PIN) ((((PIN) & GPIO_PIN_MASK ) != 0x00U) && (((PIN) & ~GPIO_PIN_MASK) == 0x00U)) IS_OB_PCROP_SELECT(PCROP) (((PCROP) == OB_PCROP_SELECTED) || ((PCROP) == OB_PCROP_DESELECTED)) GPIO_BSRR_BS6_Pos (6U) RCC_BDCR_RTCEN_Msk (0x1U << RCC_BDCR_RTCEN_Pos) CAN_F11R1_FB11_Pos (11U) __INT64 "ll" __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL GPIO_AF3_TIM10 ((uint8_t)0x03) CAN_F0R2_FB17 CAN_F0R2_FB17_Msk CAN_F10R2_FB26_Pos (26U) __HAL_RCC_GPIOG_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST)) USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk _Bigint SYSCFG_EXTICR4_EXTI14_PD 0x0300U __HAL_DBGMCU_UNFREEZE_TIM11() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM11_STOP)) OB_IWDG_SW ((uint8_t)0x20) USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk USART_CR3_NACK_Msk (0x1U << USART_CR3_NACK_Pos) __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE GPIO_OTYPER_OT10_Msk (0x1U << GPIO_OTYPER_OT10_Pos) CR_DBP_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (DBP_BIT_NUMBER * 4U)) USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk FMC_BTR1_BUSTURN FMC_BTR1_BUSTURN_Msk RTC ((RTC_TypeDef *) RTC_BASE) FMC_SDTR1_TWR_2 (0x4U << FMC_SDTR1_TWR_Pos) TIM_CCMR1_IC2F_2 (0x4U << TIM_CCMR1_IC2F_Pos) SCB_ICSR_ISRPENDING_Pos 22U USB_OTG_DIEPINT_NAK_Pos (13U) FMC_PCR_PWID_0 (0x1U << FMC_PCR_PWID_Pos) RCC_APB2RSTR_SPI1RST_Msk (0x1U << RCC_APB2RSTR_SPI1RST_Pos) FLASH_SECTOR_4 4U FMC_SR_ILEN FMC_SR_ILEN_Msk ADC_CR1_AWDCH_2 (0x04U << ADC_CR1_AWDCH_Pos) _QUAD_LOWWORD 0 __HAL_RCC_SAI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) == RESET) GPIO_PUPDR_PUPD12_0 (0x1U << GPIO_PUPDR_PUPD12_Pos) IWDG_RLR_RL IWDG_RLR_RL_Msk CAN_F12R2_FB8_Pos (8U) PWR_CR_UDEN_Msk (0x3U << PWR_CR_UDEN_Pos) CAN_F10R2_FB26 CAN_F10R2_FB26_Msk SPI_SR_FRE_Pos (8U) CAN_F9R2_FB20_Pos (20U) RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk HAL_SuspendTick RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk CAN_F3R1_FB23_Msk (0x1U << CAN_F3R1_FB23_Pos) __has_include_next(STR) __has_include_next__(STR) ADC_JSQR_JSQ2_0 (0x01U << ADC_JSQR_JSQ2_Pos) FMC_BTR2_CLKDIV FMC_BTR2_CLKDIV_Msk CAN_F13R1_FB21_Pos (21U) CAN_FM1R_FBM27 CAN_FM1R_FBM27_Msk __INT_FAST16_TYPE__ int __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN)) QUADSPI_CCR_SIOO_Msk (0x1U << QUADSPI_CCR_SIOO_Pos) CAN_FFA1R_FFA24 CAN_FFA1R_FFA24_Msk USB_OTG_HCTSIZ_PKTCNT_Pos (19U) PWR_CSR_OFFSET_BB (PWR_OFFSET + PWR_CSR_OFFSET) RCC_APB2RSTR_ADCRST_Msk (0x1U << RCC_APB2RSTR_ADCRST_Pos) RCC_APB2LPENR_ADC3LPEN_Msk (0x1U << RCC_APB2LPENR_ADC3LPEN_Pos) TIM_CR2_OIS2_Msk (0x1U << TIM_CR2_OIS2_Pos) HAL_EnableCompensationCell USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk TIM_CR1_CMS_0 (0x1U << TIM_CR1_CMS_Pos) RCC_AHB1RSTR_DMA1RST_Msk (0x1U << RCC_AHB1RSTR_DMA1RST_Pos) SDIO_MASK_RXOVERRIE_Pos (5U) EXTI_FTSR_TR8_Pos (8U) SCB_AIRCR_VECTRESET_Pos 0U ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE CAN_F9R2_FB14_Pos (14U) HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7 CAN_F8R1_FB21_Msk (0x1U << CAN_F8R1_FB21_Pos) SPDIFRX_SR_WIDTH5 SPDIFRX_SR_WIDTH5_Msk DMA_HISR_TCIF5_Pos (11U) USB_OTG_GLPMCFG_SNDLPM_Pos (24U) GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk CAN_F11R1_FB23_Pos (23U) FMC_BWTR3_ADDHLD_1 (0x2U << FMC_BWTR3_ADDHLD_Pos) DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk FMC_ECCR_ECC2_Msk (0xFFFFFFFFU << FMC_ECCR_ECC2_Pos) __HAL_RCC_TIM11_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM11RST)) HAL_DMA_ERROR_TE 0x00000001U CAN_F0R1_FB28_Msk (0x1U << CAN_F0R1_FB28_Pos) SYSCFG_EXTICR3_EXTI11_Pos (12U) __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED I2C_CR2_FREQ_Pos (0U) RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk GPIO_OSPEEDR_OSPEED4_0 (0x1U << GPIO_OSPEEDR_OSPEED4_Pos) TIM_CR2_OIS4_Pos (14U) ADC1 ((ADC_TypeDef *) ADC1_BASE) __DQ_FBIT__ 63 ADC_SMPR2_SMP3_1 (0x2U << ADC_SMPR2_SMP3_Pos) CAN_F11R1_FB31_Msk (0x1U << CAN_F11R1_FB31_Pos) SPI_SR_BSY_Pos (7U) CAN_RDH0R_DATA6_Pos (16U) I2C_CR2_DMAEN_Pos (11U) USB_OTG_DCFG_DAD_3 (0x08U << USB_OTG_DCFG_DAD_Pos) CAN_F9R1_FB23 CAN_F9R1_FB23_Msk CAN_F1R2_FB6_Pos (6U) USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk _VOLATILE volatile SAI_xIMR_MUTEDETIE_Pos (1U) CAN_F3R1_FB28 CAN_F3R1_FB28_Msk SysTick_CTRL_TICKINT_Pos 1U FMPI2C_ISR_TXE_Msk (0x1U << FMPI2C_ISR_TXE_Pos) RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1U << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE CAN_F8R2_FB7_Pos (7U) FMC_BTR3_DATAST FMC_BTR3_DATAST_Msk RCC_APB2ENR_TIM11EN_Pos (18U) CAN_F5R1_FB26_Msk (0x1U << CAN_F5R1_FB26_Pos) QUADSPI_CCR_DMODE_1 (0x2U << QUADSPI_CCR_DMODE_Pos) GPIO_IDR_ID3_Pos (3U) RTC_DR_WDU RTC_DR_WDU_Msk WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB CAN_F3R1_FB14_Pos (14U) FMC_BCR3_CBURSTRW_Pos (19U) FMPI2C_CR2_PECBYTE_Pos (26U) FMC_BTR1_DATAST_Pos (8U) RTC_DR_DU_1 (0x2U << RTC_DR_DU_Pos) SYSCFG_PMC_ADC1DC2_Msk (0x1U << SYSCFG_PMC_ADC1DC2_Pos) USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK CAN_F4R2_FB12_Msk (0x1U << CAN_F4R2_FB12_Pos) GPIO_PUPDR_PUPD3_Pos (6U) RTC_CALR_CALW16_Msk (0x1U << RTC_CALR_CALW16_Pos) CAN_F11R2_FB14_Msk (0x1U << CAN_F11R2_FB14_Pos) FMPI2C_CR1_DFN_Msk (0xFU << FMPI2C_CR1_DFN_Pos) EXTI_IMR_IM21 EXTI_IMR_MR21 TIM_CR2_OIS1 TIM_CR2_OIS1_Msk SAI_xFRCR_FSALL_Pos (8U) SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) IS_WRPAREA IS_OB_WRPAREA FMC_BWTR4_DATAST_7 (0x80U << FMC_BWTR4_DATAST_Pos) CAN_F4R2_FB5_Pos (5U) RTC_TSTR_MNU_Pos (8U) RCC_FLAG_LSIRDY ((uint8_t)0x61) USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk SDIO_ICR_SDIOITC_Pos (22U) CAN_F8R2_FB28_Msk (0x1U << CAN_F8R2_FB28_Pos) FMC_BTR2_ADDSET FMC_BTR2_ADDSET_Msk RCC_OSCILLATORTYPE_HSE 0x00000001U SYSCFG_EXTICR1_EXTI2_PD 0x0300U UART_WAKEUPMETHOD_IDLELINE 0x00000000U USB_OTG_PKTSTS_2 (0x4U << USB_OTG_PKTSTS_Pos) HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor CR_CSSON_BB RCC_CR_CSSON_BB USB_OTG_GRSTCTL_RXFFLSH_Pos (4U) USB_OTG_DEACHINT_IEP1INT_Pos (1U) CAN_F5R1_FB14 CAN_F5R1_FB14_Msk GPIO_OSPEEDR_OSPEED7_1 (0x2U << GPIO_OSPEEDR_OSPEED7_Pos) SPDIFRX_DR1_U SPDIFRX_DR1_U_Msk CAN_MSR_SLAK CAN_MSR_SLAK_Msk SYSCFG_PMC_ADCxDC2_Msk (0x7U << SYSCFG_PMC_ADCxDC2_Pos) __HAL_RCC_TIM7_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); UNUSED(tmpreg); } while(0U) SCB_SCR_SEVONPEND_Pos 4U CAN_F10R2_FB11 CAN_F10R2_FB11_Msk FMC_PMEM_MEMHIZ2_1 (0x02U << FMC_PMEM_MEMHIZ2_Pos) CAN_F3R2_FB8 CAN_F3R2_FB8_Msk CAN_F3R1_FB31_Pos (31U) TIM_CCMR1_IC2F_3 (0x8U << TIM_CCMR1_IC2F_Pos) __ATFILE_VISIBLE 1 DAC_CR_MAMP2_3 (0x8U << DAC_CR_MAMP2_Pos) TIM_CCMR2_IC3F_Msk (0xFU << TIM_CCMR2_IC3F_Pos) GPIO_OTYPER_OT12_Msk (0x1U << GPIO_OTYPER_OT12_Pos) I2C_CR1_ENGC_Msk (0x1U << I2C_CR1_ENGC_Pos) RTC_CR_ALRAE_Msk (0x1U << RTC_CR_ALRAE_Pos) DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk USB_OTG_DCFG_DAD_0 (0x01U << USB_OTG_DCFG_DAD_Pos) RTC_TR_ST_0 (0x1U << RTC_TR_ST_Pos) PWR_PVD_MODE_EVENT_FALLING 0x00020002U DMA_HIFCR_CDMEIF4_Msk (0x1U << DMA_HIFCR_CDMEIF4_Pos) ETH_MAC_READCONTROLLER_IDLE 0x00000000U GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk EXTI_PR_PR20_Msk (0x1U << EXTI_PR_PR20_Pos) TIM_ARR_ARR_Msk (0xFFFFFFFFU << TIM_ARR_ARR_Pos) DMA_LISR_TEIF0_Msk (0x1U << DMA_LISR_TEIF0_Pos) USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk CAN_F2R2_FB10_Msk (0x1U << CAN_F2R2_FB10_Pos) TIM_SR_CC2IF_Pos (2U) SYSCFG_MEMRMP_MEM_MODE_2 (0x4U << SYSCFG_MEMRMP_MEM_MODE_Pos) USB_OTG_HOST_CHANNEL_BASE 0x500U USB_OTG_DIEPCTL_TXFNUM_Msk (0xFU << USB_OTG_DIEPCTL_TXFNUM_Pos) TIM_CR2_CCDS_Pos (3U) GPIOD ((GPIO_TypeDef *) GPIOD_BASE) __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED CAN_F8R2_FB5_Pos (5U) __HAL_RCC_CAN2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN)) RCC_CR_HSITRIM_1 (0x02U << RCC_CR_HSITRIM_Pos) FMC_BTR2_DATLAT_0 (0x1U << FMC_BTR2_DATLAT_Pos) RCC_BDCR_LSEON_Msk (0x1U << RCC_BDCR_LSEON_Pos) ADC_CSR_OVR2_Msk (0x1U << ADC_CSR_OVR2_Pos) TIM_CCMR2_CC4S_Msk (0x3U << TIM_CCMR2_CC4S_Pos) __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE TIM_SMCR_TS_2 (0x4U << TIM_SMCR_TS_Pos) CAN_F5R1_FB18_Pos (18U) MPU_PRIVILEGED_DEFAULT MPU_CTRL_PRIVDEFENA_Msk SCS_BASE (0xE000E000UL) CAN_F1R1_FB18_Msk (0x1U << CAN_F1R1_FB18_Pos) RCC_RTCCLKSOURCE_HSE_DIV25 0x00190300U ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ SPI_CR1_CRCNEXT_Msk (0x1U << SPI_CR1_CRCNEXT_Pos) KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE CAN_F6R1_FB8_Msk (0x1U << CAN_F6R1_FB8_Pos) FMPI2C_ICR_BERRCF_Pos (8U) CAN_RF0R_FOVR0_Pos (4U) CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk FMC_BCR1_WAITCFG_Msk (0x1U << FMC_BCR1_WAITCFG_Pos) HAL_TICK_FREQ_DEFAULT SDIO_MASK_TXUNDERRIE_Pos (4U) DWT_SLEEPCNT_SLEEPCNT_Pos 0U EXTI_IMR_MR21_Msk (0x1U << EXTI_IMR_MR21_Pos) FMPI2C_ISR_TXIS_Pos (1U) __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET CAN_F4R2_FB10_Pos (10U) GPIO_OSPEEDR_OSPEED12_Pos (24U) _VOID void FMC_BTR2_DATAST_2 (0x04U << FMC_BTR2_DATAST_Pos) CAN_F10R2_FB29_Msk (0x1U << CAN_F10R2_FB29_Pos) SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk SCnSCB_ACTLR_DISFPCA_Pos 8U SDIO_MASK_CMDRENDIE_Msk (0x1U << SDIO_MASK_CMDRENDIE_Pos) CAN_F12R1_FB9_Pos (9U) __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET SYSCFG_EXTICR1_EXTI2_PK 0x0A00U DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE) TIM_RCR_REP TIM_RCR_REP_Msk DMA_LIFCR_CHTIF3_Pos (26U) USB_OTG_GOTGCTL_HNGSCS_Pos (8U) _SYS_SELECT_H  CAN_F6R1_FB16_Msk (0x1U << CAN_F6R1_FB16_Pos) CAN_FM1R_FBM23 CAN_FM1R_FBM23_Msk CAN_FA1R_FACT16_Msk (0x1U << CAN_FA1R_FACT16_Pos) __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED RCC_CSSON_BIT_NUMBER 0x13U CAN_F10R1_FB27 CAN_F10R1_FB27_Msk CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4 USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1U << USB_OTG_GRSTCTL_TXFFLSH_Pos) __HAL_PWR_UNDERDRIVE_DISABLE() (PWR->CR &= (uint32_t)(~PWR_CR_UDEN)) DCMI_SR_VSYNC_Msk (0x1U << DCMI_SR_VSYNC_Pos) __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER RCC_CFGR_SW_PLLR 0x00000003U GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk USB_OTG_PCGCCTL_BASE 0xE00U CAN_F7R1_FB28_Pos (28U) TIM_DMABase_CCR5 TIM_DMABASE_CCR5 CAN_F10R1_FB16_Msk (0x1U << CAN_F10R1_FB16_Pos) __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE RCC_PLLCFGR_PLLSRC_Msk (0x1U << RCC_PLLCFGR_PLLSRC_Pos) RTC_TSDR_MU_0 (0x1U << RTC_TSDR_MU_Pos) GPIO_ODR_OD12_Msk (0x1U << GPIO_ODR_OD12_Pos) I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) CAN_F0R2_FB24 CAN_F0R2_FB24_Msk DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk TIM_FLAG_BREAK (TIM_SR_BIF) CAN_F10R2_FB14_Msk (0x1U << CAN_F10R2_FB14_Pos) RTC_BKP12R_Pos (0U) SAI_xFRCR_FRL_4 (0x10U << SAI_xFRCR_FRL_Pos) SAI1_Block_B_BASE (SAI1_BASE + 0x024U) RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk RCC_CFGR_PPRE2_1 (0x2U << RCC_CFGR_PPRE2_Pos) CAN_F5R1_FB5_Msk (0x1U << CAN_F5R1_FB5_Pos) HAL_UART_ERROR_DMA 0x00000010U DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk FMC_BTR2_ACCMOD_1 (0x2U << FMC_BTR2_ACCMOD_Pos) CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk OB_WRP_SECTOR_4 0x00000010U SAI2_IRQn __HAL_TIM_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U) { (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); } } } while(0U) CAN_F11R2_FB4_Msk (0x1U << CAN_F11R2_FB4_Pos) TIM_COMMUTATION_TRGI (TIM_CR2_CCUS) CAN_TSR_ALST0_Msk (0x1U << CAN_TSR_ALST0_Pos) TIM_CCER_CC1P_Msk (0x1U << TIM_CCER_CC1P_Pos) DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk SAI_xCR2_FTH_2 (0x4U << SAI_xCR2_FTH_Pos) CAN_F10R1_FB21_Pos (21U) USB_OTG_GOTGINT_ADTOCHG_Pos (18U) IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MASTERSLAVEMODE_ENABLE) || ((STATE) == TIM_MASTERSLAVEMODE_DISABLE)) CAN_BTR_TS2_1 (0x2U << CAN_BTR_TS2_Pos) GPIO_AF6_DFSDM GPIO_AF6_DFSDM1 _TIMEVAL_DEFINED  PHY_RESTART_AUTONEGOTIATION ((uint16_t)0x0200U) RCC_CFGR_MCO2PRE_Msk (0x7U << RCC_CFGR_MCO2PRE_Pos) CAN_TSR_RQCP0_Pos (0U) INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1) SAI_GCR_SYNCIN_Pos (0U) TIM_DMABase_CR2 TIM_DMABASE_CR2 EXTI_SWIER_SWIER19_Msk (0x1U << EXTI_SWIER_SWIER19_Pos) SAI_xCR2_MUTE_Pos (5U) TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS EXTI_EMR_MR14_Pos (14U) RCC_AHB1RSTR_CRCRST_Pos (12U) GPIO_AFRL_AFSEL5_3 (0x8U << GPIO_AFRL_AFSEL5_Pos) CAN_F13R2_FB7_Pos (7U) FMC_SDCR1_WP_Pos (9U) DWT_CTRL_LSUEVTENA_Pos 20U CAN_TDT0R_DLC_Msk (0xFU << CAN_TDT0R_DLC_Pos) CAN_FM1R_FBM9_Pos (9U) IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U) __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT)) RCC_RTCCLKSOURCE_HSE_DIV9 0x00090300U __LACCUM_IBIT__ 32 CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk CAN_F6R2_FB14_Pos (14U) TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0 CAN_F1R1_FB7_Pos (7U) EXTI_RTSR_TR3_Msk (0x1U << EXTI_RTSR_TR3_Pos) FMC_BCR1_BURSTEN FMC_BCR1_BURSTEN_Msk AWD_EVENT ADC_AWD_EVENT CAN_F12R1_FB16 CAN_F12R1_FB16_Msk ADC_CSR_EOC2_Pos (9U) USART_CR3_RTSE_Pos (8U) CAN_F9R2_FB15 CAN_F9R2_FB15_Msk CAN_F10R1_FB15_Pos (15U) USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk RCC_CSR_LSION_Pos (0U) ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO I2C_CR1_START I2C_CR1_START_Msk CAN_F2R2_FB10 CAN_F2R2_FB10_Msk USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U) CAN_F8R1_FB19_Msk (0x1U << CAN_F8R1_FB19_Pos) CAN_F4R1_FB21_Pos (21U) TPI_DEVTYPE_SubType_Msk (0xFUL ) __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN)) CAN_F7R1_FB4_Pos (4U) RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk __BIT_TYPES_DEFINED__ 1 HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224 CAN_F11R2_FB1 CAN_F11R2_FB1_Msk DMA_SxCR_PSIZE_1 (0x2U << DMA_SxCR_PSIZE_Pos) CAN_F12R1_FB31_Pos (31U) __DEC32_EPSILON__ 1E-6DF SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk WWDG_CR_T_1 (0x02U << WWDG_CR_T_Pos) DMA_HISR_DMEIF4_Msk (0x1U << DMA_HISR_DMEIF4_Pos) I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB CAN_FM1R_FBM_Pos (0U) DAC_DHR8R1_DACC1DHR_Msk (0xFFU << DAC_DHR8R1_DACC1DHR_Pos) EXTI_SWIER_SWIER0_Pos (0U) FMC_BTR1_ADDHLD_Pos (4U) GPIO_OTYPER_OT14_Msk (0x1U << GPIO_OTYPER_OT14_Pos) USB_OTG_CHNUM_3 (0x8U << USB_OTG_CHNUM_Pos) UART_WORDLENGTH_8B 0x00000000U CAN_F4R1_FB6_Pos (6U) SDIO_MASK_TXFIFOHEIE_Pos (14U) putchar(x) putc(x, stdout) ADC_SQR1_SQ13_Pos (0U) SCB_SHCSR_USGFAULTENA_Pos 18U GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1 USB_OTG_GOTGCTL_DHNPEN_Msk (0x1U << USB_OTG_GOTGCTL_DHNPEN_Pos) FMC_BTR2_ADDSET_Msk (0xFU << FMC_BTR2_ADDSET_Pos) DMA_SxCR_PINCOS_Pos (15U) SPDIFRX_DR0_DR_Msk (0xFFFFFFU << SPDIFRX_DR0_DR_Pos) RCC_PLLCFGR_PLLQ_Pos (24U) USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk EXTI_EMR_EM7 EXTI_EMR_MR7 GPIO_MODER_MODE6_1 (0x2U << GPIO_MODER_MODE6_Pos) DMA_HIFCR_CFEIF5_Pos (6U) USB_OTG_HCCHAR_ODDFRM_Msk (0x1U << USB_OTG_HCCHAR_ODDFRM_Pos) DMA1_Stream7_BASE (DMA1_BASE + 0x0B8U) __HAL_TIM_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__)) LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER _SYS__SIGSET_H_  SAI_xCR1_MCKDIV_3 (0x8U << SAI_xCR1_MCKDIV_Pos) RCC_DCKCFGR_SAI1SRC_Pos (20U) RCC_APB1LPENR_TIM4LPEN_Pos (2U) I2C_SR1_PECERR_Pos (12U) RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK ADC_JOFR1_JOFFSET1_Pos (0U) __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid) GPIO_AFRL_AFRL7_0 GPIO_AFRL_AFSEL7_0 USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk CAN_F13R2_FB17_Msk (0x1U << CAN_F13R2_FB17_Pos) __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE DAC_CR_MAMP1_3 (0x8U << DAC_CR_MAMP1_Pos) CAN_F13R1_FB9_Msk (0x1U << CAN_F13R1_FB9_Pos) RCC_CFGR_RTCPRE_2 (0x04U << RCC_CFGR_RTCPRE_Pos) USB_OTG_GOTGCTL_HSHNPEN_Pos (10U) RCC_MCODIV_4 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2) GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1 UART_FLAG_PE ((uint32_t)USART_SR_PE) FD_CLR(n,p) ((p)->fds_bits[(n)/NFDBITS] &= ~(1L << ((n) % NFDBITS))) SDIO_DCTRL_DBLOCKSIZE_Pos (4U) SYSCFG_EXTICR1_EXTI2_PF 0x0500U UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE RTC_CR_FMT_Pos (6U) SAI_xCR2_MUTECNT_5 (0x20U << SAI_xCR2_MUTECNT_Pos) SPI_SR_TXE SPI_SR_TXE_Msk RCC_PERIPHCLK_CEC 0x00000040U RTC_ISR_TAMP2F_Msk (0x1U << RTC_ISR_TAMP2F_Pos) USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk __HAL_ADC_SQR1_RK ADC_SQR1_RK RCC_AHB2LPENR_OTGFSLPEN_Pos (7U) CAN_F8R2_FB18_Pos (18U) GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1 DCMI_MISR_ERR_MIS DCMI_MIS_ERR_MIS __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L) FLASH_CR_SER FLASH_CR_SER_Msk USB_OTG_DCTL_SDIS_Pos (1U) RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk RCC_RTCCLKSOURCE_HSE_DIV24 0x00180300U __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention USB_OTG_GINTSTS_USBSUSP_Pos (11U) GPIO_AFRL_AFSEL0_2 (0x4U << GPIO_AFRL_AFSEL0_Pos) EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk PWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk GPIO_IDR_ID6_Msk (0x1U << GPIO_IDR_ID6_Pos) SAI_xCR1_LSBFIRST_Msk (0x1U << SAI_xCR1_LSBFIRST_Pos) HAL_TICK_FREQ_100HZ RCC_AHB1RSTR_DMA2RST_Msk (0x1U << RCC_AHB1RSTR_DMA2RST_Pos) __UINT8_C(c) c CAN_F0R1_FB31_Pos (31U) __SIZEOF_LONG_LONG__ 8 GPIO_LCKR_LCK12_Msk (0x1U << GPIO_LCKR_LCK12_Pos) CAN_F10R2_FB9_Pos (9U) TIM_CR2_MMS_2 (0x4U << TIM_CR2_MMS_Pos) __HAL_RCC_PWR_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST)) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) do{ __IO uint32_t tmpreg = 0x00U; tmpreg = (__HANDLE__)->Instance->SR; tmpreg = (__HANDLE__)->Instance->DR; UNUSED(tmpreg); } while(0U) CAN_F0R2_FB22_Msk (0x1U << CAN_F0R2_FB22_Pos) SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) GPIO_AFRH_AFRH0_3 GPIO_AFRH_AFSEL8_3 TIM_DIER_TDE_Pos (14U) USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk CAN_F7R2_FB28 CAN_F7R2_FB28_Msk CAN_F10R2_FB30_Msk (0x1U << CAN_F10R2_FB30_Pos) CAN_FA1R_FACT25_Msk (0x1U << CAN_FA1R_FACT25_Pos) RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk CAN_F5R1_FB21 CAN_F5R1_FB21_Msk SYSCFG_CFGR_FMPI2C1_SCL SYSCFG_CFGR_FMPI2C1_SCL_Msk PWR_CSR_UDRDY_Msk (0x3U << PWR_CSR_UDRDY_Pos) CEC_CFGR_SFTOPT_Msk (0x1U << CEC_CFGR_SFTOPT_Pos) UART_IT_LBD ((uint32_t)(UART_CR2_REG_INDEX << 28U | USART_CR2_LBDIE)) GPIO_MODER_MODER2_1 (0x2U << GPIO_MODER_MODER2_Pos) __HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST)) RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ CAN_TSR_ALST1_Msk (0x1U << CAN_TSR_ALST1_Pos) RCC_APB2LPENR_SAI2LPEN_Msk (0x1U << RCC_APB2LPENR_SAI2LPEN_Pos) MEMRMP_OFFSET SYSCFG_OFFSET CAN_F13R2_FB4 CAN_F13R2_FB4_Msk SPI_I2SCFGR_I2SSTD_1 (0x2U << SPI_I2SCFGR_I2SSTD_Pos) IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER FMPI2C_CR1_ALERTEN FMPI2C_CR1_ALERTEN_Msk CAN_F8R2_FB28 CAN_F8R2_FB28_Msk CAN_F3R2_FB0_Msk (0x1U << CAN_F3R2_FB0_Pos) ADC_SQR2_SQ8_Msk (0x1FU << ADC_SQR2_SQ8_Pos) GPIO_AFRH_AFSEL14_2 (0x4U << GPIO_AFRH_AFSEL14_Pos) FPDS_BIT_NUMBER PWR_CR_FPDS_Pos RCC_HSI_OFF ((uint8_t)0x00) CAN_F1R2_FB23 CAN_F1R2_FB23_Msk CAN_F0R1_FB25_Pos (25U) GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk FMC_PCR_TCLR FMC_PCR_TCLR_Msk RTC_ALRMBR_PM_Pos (22U) USB_OTG_HCTSIZ_XFRSIZ_Pos (0U) GPIO_MODER_MODE7_Msk (0x3U << GPIO_MODER_MODE7_Pos) __bounded  LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE CAN_F5R2_FB20_Msk (0x1U << CAN_F5R2_FB20_Pos) FMC_BWTR2_DATAST_3 (0x08U << FMC_BWTR2_DATAST_Pos) PWR_CSR_SBF PWR_CSR_SBF_Msk __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST)) SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk CAN_FFA1R_FFA2_Pos (2U) CAN2_BASE (APB1PERIPH_BASE + 0x6800U) USB_OTG_GAHBCFG_HBSTLEN_1 (0x1U << USB_OTG_GAHBCFG_HBSTLEN_Pos) IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || ((NUMBER) == MPU_REGION_NUMBER1) || ((NUMBER) == MPU_REGION_NUMBER2) || ((NUMBER) == MPU_REGION_NUMBER3) || ((NUMBER) == MPU_REGION_NUMBER4) || ((NUMBER) == MPU_REGION_NUMBER5) || ((NUMBER) == MPU_REGION_NUMBER6) || ((NUMBER) == MPU_REGION_NUMBER7)) DMA_LISR_DMEIF3_Pos (24U) CAN_F13R2_FB21_Pos (21U) FMPI2C_ICR_NACKCF_Msk (0x1U << FMPI2C_ICR_NACKCF_Pos) SYSCFG_EXTICR3_EXTI9_Msk (0xFU << SYSCFG_EXTICR3_EXTI9_Pos) __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET INT_FAST64_MAX (__INT_FAST64_MAX__) CAN_F4R1_FB28_Msk (0x1U << CAN_F4R1_FB28_Pos) _NOARGS void RCC_IT_PLLI2SRDY ((uint8_t)0x20) __pure __attribute__((__pure__)) QUADSPI_CR_TCEN_Pos (3U) HAL_RCC_MODULE_ENABLED  __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= (TIM_CR1_URS)) CAN_F6R2_FB27 CAN_F6R2_FB27_Msk CAN_FM1R_FBM18_Pos (18U) RCC_CIR_LSIRDYIE_Pos (8U) GPIO_AFRH_AFSEL9_Pos (4U) __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE __HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET) RCC_CSR_BORRSTF_Msk (0x1U << RCC_CSR_BORRSTF_Pos) CAN_F1R1_FB12 CAN_F1R1_FB12_Msk ADC_SQR3_SQ4_Msk (0x1FU << ADC_SQR3_SQ4_Pos) TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk DWT_CTRL_SLEEPEVTENA_Pos 19U __HAL_RCC_TIM13_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN)) GPIO_PUPDR_PUPD14_1 (0x2U << GPIO_PUPDR_PUPD14_Pos) CAN_F12R1_FB19_Msk (0x1U << CAN_F12R1_FB19_Pos) SAI_xSR_FLVL_Msk (0x7U << SAI_xSR_FLVL_Pos) CAN_ESR_LEC_Msk (0x7U << CAN_ESR_LEC_Pos) CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk FMPI2C_CR1_DFN FMPI2C_CR1_DFN_Msk CAN_F4R2_FB19 CAN_F4R2_FB19_Msk SDIO_STA_RXDAVL_Msk (0x1U << SDIO_STA_RXDAVL_Pos) __LDBL_MAX_10_EXP__ 308 MPU_REGION_SIZE_32MB ((uint8_t)0x18) __STM32F4xx_CMSIS_VERSION_MAIN (0x02U) __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED USB_OTG_EPNUM_Msk (0xFU << USB_OTG_EPNUM_Pos) _niobs CAN_TDT0R_DLC_Pos (0U) __UQQ_IBIT__ 0 DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk MPU_REGION_SIZE_4KB ((uint8_t)0x0B) __SNPT 0x0800 __SIZE_T  FMC_BWTR4_DATAST_6 (0x40U << FMC_BWTR4_DATAST_Pos) RCC_PLLCFGR_PLLN_4 (0x010U << RCC_PLLCFGR_PLLN_Pos) GPIO_MODER_MODER1_Msk (0x3U << GPIO_MODER_MODER1_Pos) RCC_AHB1RSTR_OTGHRST_Pos (29U) OPTIONBYTE_WRP 0x00000001U __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET FMC_BTR1_BUSTURN_0 (0x1U << FMC_BTR1_BUSTURN_Pos) __STM32F4xx_H  EXTI_RTSR_TR4_Pos (4U) __SIZEOF_WINT_T__ 4 __NULLABILITY_PRAGMA_PUSH  RCC_AHB1RSTR_GPIOFRST_Msk (0x1U << RCC_AHB1RSTR_GPIOFRST_Pos) QUADSPI_DCR_FSIZE_1 (0x02U << QUADSPI_DCR_FSIZE_Pos) CAN_F2R2_FB6_Pos (6U) __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE SYSCFG_EXTICR1_EXTI0_Pos (0U) GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk FMPI2C_ICR_ADDRCF FMPI2C_ICR_ADDRCF_Msk CEC_CFGR_OAR_Pos (16U) CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE __LLFRACT_MIN__ (-0.5LLR-0.5LLR) GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) __tm_mon CAN_F1R2_FB12_Msk (0x1U << CAN_F1R2_FB12_Pos) CAN_F6R1_FB28 CAN_F6R1_FB28_Msk TIM_CCR3_CCR3_Msk (0xFFFFU << TIM_CCR3_CCR3_Pos) __alloc_size(x) __attribute__((__alloc_size__(x))) CAN_F7R1_FB4 CAN_F7R1_FB4_Msk CAN_F1R2_FB21_Pos (21U) TIM_SR_CC4IF_Msk (0x1U << TIM_SR_CC4IF_Pos) __GNUC_VA_LIST_COMPATIBILITY 1 RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10 CAN_FFA1R_FFA19_Msk (0x1U << CAN_FFA1R_FFA19_Pos) CAN_F12R1_FB24_Msk (0x1U << CAN_F12R1_FB24_Pos) CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk _Kmax (sizeof (size_t) << 3) CAN_F3R1_FB20_Pos (20U) RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2 PWR_CR_ODSWEN_Msk (0x1U << PWR_CR_ODSWEN_Pos) FMC_BTR2_ACCMOD_Msk (0x3U << FMC_BTR2_ACCMOD_Pos) CAN_F9R1_FB8_Msk (0x1U << CAN_F9R1_FB8_Pos) USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk __XSI_VISIBLE 0 __HAL_I2C_FREQRANGE I2C_FREQRANGE GPIO_MODER_MODER9_1 (0x2U << GPIO_MODER_MODER9_Pos) ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET SYSCFG_EXTICR2_EXTI6_Pos (8U) GPIO_BSRR_BR12_Msk (0x1U << GPIO_BSRR_BR12_Pos) __HAL_UART_FLUSH_DRREGISTER(__HANDLE__) ((__HANDLE__)->Instance->DR) IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0) || ((SECTOR) == FLASH_SECTOR_1) || ((SECTOR) == FLASH_SECTOR_2) || ((SECTOR) == FLASH_SECTOR_3) || ((SECTOR) == FLASH_SECTOR_4) || ((SECTOR) == FLASH_SECTOR_5) || ((SECTOR) == FLASH_SECTOR_6) || ((SECTOR) == FLASH_SECTOR_7)) CAN_F6R2_FB10_Msk (0x1U << CAN_F6R2_FB10_Pos) USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1U << USB_OTG_GINTMSK_CIDSCHGM_Pos) IS_UART_INSTANCE IS_UART_HALFDUPLEX_INSTANCE CAN_F6R1_FB14 CAN_F6R1_FB14_Msk IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK ETH_MAC_TXFIFO_WRITING 0x00300000U CAN_F1R2_FB15_Pos (15U) CAN_F10R1_FB22 CAN_F10R1_FB22_Msk RTC_ISR_WUTF_Pos (10U) __HAL_UART_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) ACR_BYTE0_ADDRESS 0x40023C00U RTC_BKP14R_Msk (0xFFFFFFFFU << RTC_BKP14R_Pos) __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED SPI_I2SCFGR_I2SCFG_0 (0x1U << SPI_I2SCFGR_I2SCFG_Pos) CAN_F6R1_FB6 CAN_F6R1_FB6_Msk EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE EXTI_FTSR_TR12_Pos (12U) GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1 CAN_F5R2_FB6 CAN_F5R2_FB6_Msk SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk CAN_F3R2_FB31_Pos (31U) CAN_F8R1_FB9 CAN_F8R1_FB9_Msk __HAL_RCC_PLLSAI_ENABLE_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYIE)) RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk I2C_SR2_DUALF_Pos (7U) __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET TIM_CCMR1_CC1S_1 (0x2U << TIM_CCMR1_CC1S_Pos) xPSR_IT_Pos 25U CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk __HAL_RCC_GPIOH_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST)) RCC_FMPI2C1CLKSOURCE_PCLK1 0x00000000U ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk DBGMCU_IDCODE_DEV_ID_Pos (0U) _MACHINE__TYPES_H  RCC_DCKCFGR_SAI1SRC_1 (0x2U << RCC_DCKCFGR_SAI1SRC_Pos) FMC_SDTR2_TRCD_Pos (24U) TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk CAN_F6R1_FB20 CAN_F6R1_FB20_Msk __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE CAN_F0R1_FB25 CAN_F0R1_FB25_Msk CAN_F9R2_FB3_Pos (3U) FMC_BCR3_BURSTEN FMC_BCR3_BURSTEN_Msk PWR_OFFSET (PWR_BASE - PERIPH_BASE) __HAL_FLASH_DATA_CACHE_ENABLE() (FLASH->ACR |= FLASH_ACR_DCEN) RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2 STM32F446xx 1 CAN_FS1R_FSC20_Pos (20U) CAN_F8R1_FB5_Msk (0x1U << CAN_F8R1_FB5_Pos) RCC_PLLCFGR_PLLP_Pos (16U) __HAL_TIM_GET_ICPRESCALER(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) : (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U) CAN_F9R2_FB27 CAN_F9R2_FB27_Msk FMC_BCR3_MWID_0 (0x1U << FMC_BCR3_MWID_Pos) SDIO_DCTRL_DTDIR_Msk (0x1U << SDIO_DCTRL_DTDIR_Pos) CAN_F3R2_FB15_Msk (0x1U << CAN_F3R2_FB15_Pos) __CHAR32_TYPE__ long unsigned int GPIO_AFRH_AFRH0_2 GPIO_AFRH_AFSEL8_2 USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) CAN_F5R2_FB18_Pos (18U) QUADSPI_FCR_CTCF_Pos (1U) USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk FMC_BWTR4_ADDHLD_0 (0x1U << FMC_BWTR4_ADDHLD_Pos) CAN_F4R2_FB8 CAN_F4R2_FB8_Msk USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk CAN_F3R1_FB14 CAN_F3R1_FB14_Msk TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2 TIM_CR1_URS_Msk (0x1U << TIM_CR1_URS_Pos) QUADSPI_ABR_ALTERNATE_Pos (0U) RTC_TSDR_MU_Msk (0xFU << RTC_TSDR_MU_Pos) CAN_RDT0R_TIME_Msk (0xFFFFU << CAN_RDT0R_TIME_Pos) DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U) __SIZEOF_FLOAT__ 4 SDIO_MASK_CMDACTIE_Pos (11U) FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST USB_OTG_GINTMSK_FSUSPM_Pos (22U) CAN_RDT0R_FMI_Pos (8U) __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED CAN_FS1R_FSC14_Pos (14U) IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI) USB_OTG_GINTSTS_RXFLVL_Msk (0x1U << USB_OTG_GINTSTS_RXFLVL_Pos) CAN_MCR_NART_Pos (4U) CAN_F8R2_FB13_Msk (0x1U << CAN_F8R2_FB13_Pos) FMC_SDTR2_TXSR_1 (0x2U << FMC_SDTR2_TXSR_Pos) __HAL_RCC_TIM2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET) CAN_F0R1_FB30_Msk (0x1U << CAN_F0R1_FB30_Pos) EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk I2C_OAR1_ADD4_Msk (0x1U << I2C_OAR1_ADD4_Pos) GPIO_PUPDR_PUPD15_Pos (30U) MPU_REGION_NUMBER3 ((uint8_t)0x03) FMC_BWTR2_ADDSET_3 (0x8U << FMC_BWTR2_ADDSET_Pos) CAN_F9R1_FB16 CAN_F9R1_FB16_Msk TIM_DIER_BIE_Pos (7U) __GNUCLIKE_ASM 3 DCMI_ESUR_LEU_Pos (16U) SPDIFRX_IFCR_SYNCDCF_Pos (5U) RCC_PLLSAICFGR_PLLSAIN_6 (0x040U << RCC_PLLSAICFGR_PLLSAIN_Pos) DMA_SxCR_CHSEL_Msk (0x7U << DMA_SxCR_CHSEL_Pos) RCC_CSR_BORRSTF_Pos (25U) HAL_NAND_Write_Page HAL_NAND_Write_Page_8b CAN_F8R1_FB13_Pos (13U) CAN_F11R1_FB20_Pos (20U) TIM_ETRPRESCALER_DIV2 (TIM_SMCR_ETPS_0) IS_TIM_CLEARINPUT_FILTER(ICFILTER) ((ICFILTER) <= 0x0FU) OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk SCnSCB_ICTR_INTLINESNUM_Pos 0U CAN_F6R2_FB8_Msk (0x1U << CAN_F6R2_FB8_Pos) RCC_PLLI2SCFGR_PLLI2SM RCC_PLLI2SCFGR_PLLI2SM_Msk GPIO_ODR_OD5_Msk (0x1U << GPIO_ODR_OD5_Pos) __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL)) SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk CAN_F11R1_FB29_Pos (29U) __HAL_TIM_SET_COMPARE(__HANDLE__,__CHANNEL__,__COMPARE__) (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U)) = (__COMPARE__)) FMC_BCR3_MTYP_Pos (2U) SCB_DFSR_HALTED_Pos 0U GPIO_AFRH_AFSEL8_Msk (0xFU << GPIO_AFRH_AFSEL8_Pos) FMPI2C_ISR_RXNE_Pos (2U) __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) == RESET) GPIO_PUPDR_PUPD12_Pos (24U) USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk TIM_TIM11_GPIO 0x00000000U __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT TIM_OR_TI1_RMP_1 (0x2U << TIM_OR_TI1_RMP_Pos) RCC_CR_PLLON RCC_CR_PLLON_Msk DAC_CR_WAVE2_1 (0x2U << DAC_CR_WAVE2_Pos) __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG FMC_BWTR2_DATAST_1 (0x02U << FMC_BWTR2_DATAST_Pos) GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10 IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPOLARITY_RISING) || ((POLARITY) == TIM_ICPOLARITY_FALLING) || ((POLARITY) == TIM_ICPOLARITY_BOTHEDGE)) CAN_F13R2_FB9_Msk (0x1U << CAN_F13R2_FB9_Pos) HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5 FMC_SDTR2_TMRD_3 (0x8U << FMC_SDTR2_TMRD_Pos) FPU_MVFR0_FP_excep_trapping_Pos 12U SDIO_MASK_RXFIFOHFIE_Msk (0x1U << SDIO_MASK_RXFIFOHFIE_Pos) GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk _GCC_WCHAR_T  __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13 CAN_F10R2_FB2 CAN_F10R2_FB2_Msk __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET SPI_CR2_FRF_Msk (0x1U << SPI_CR2_FRF_Pos) FMC_BWTR4_ADDSET_1 (0x2U << FMC_BWTR4_ADDSET_Pos) CAN_F1R2_FB30 CAN_F1R2_FB30_Msk CAN_F7R2_FB18_Msk (0x1U << CAN_F7R2_FB18_Pos) __OM volatile TIM_OR_ITR1_RMP_Pos (10U) __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6 RTC_CALR_CALW8 RTC_CALR_CALW8_Msk FMPI2C_CR2_AUTOEND_Pos (25U) __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET CAN_F8R2_FB30_Msk (0x1U << CAN_F8R2_FB30_Pos) DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk FORMAT_BCD RTC_FORMAT_BCD PHY_DUPLEX_STATUS ((uint16_t)0x0004U) DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U) SDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk TIM_CR1_ARPE TIM_CR1_ARPE_Msk USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U) GPIO_OSPEEDR_OSPEED12_1 (0x2U << GPIO_OSPEEDR_OSPEED12_Pos) TIM_SMCR_ETF TIM_SMCR_ETF_Msk __HAL_RCC_SPI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI1LPEN)) USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk FMC_BCR1_FACCEN FMC_BCR1_FACCEN_Msk RCC_BDCR_LSEMOD_Msk (0x1U << RCC_BDCR_LSEMOD_Pos) CAN_F2R1_FB7_Pos (7U) __INT_FAST8_TYPE__ int RTC_ALRMBR_DT_0 (0x1U << RTC_ALRMBR_DT_Pos) USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) USB_OTG_DEACHINT_OEP1INT_Pos (17U) SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) ADC_SMPR1_SMP13_1 (0x2U << ADC_SMPR1_SMP13_Pos) __SIZEOF_LONG__ 4 CAN_F10R2_FB15_Pos (15U) CAN_RDL0R_DATA1_Msk (0xFFU << CAN_RDL0R_DATA1_Pos) TIM_CCMR2_OC3M_Msk (0x7U << TIM_CCMR2_OC3M_Pos) RTC_CR_OSEL_Pos (21U) SAI_xDR_DATA SAI_xDR_DATA_Msk __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN)) USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U) LSE_VALUE ((uint32_t)32768U) GPIO_ODR_OD0_Pos (0U) EXTI_PR_PR3_Pos (3U) USART_CR2_LBDL_Pos (5U) __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE SYSCFG_EXTICR4_EXTI14_PC 0x0200U I2C2_ER_IRQn I2C_OAR2_ENDUAL_Pos (0U) RTC_TSTR_HU_Msk (0xFU << RTC_TSTR_HU_Pos) __HAL_RCC_LSE_CONFIG(__STATE__) do { if((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else if((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } } while(0U) SDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk SAI_xCR2_TRIS_Msk (0x1U << SAI_xCR2_TRIS_Pos) ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk DCMI_MISR_OVF_MIS DCMI_MIS_OVR_MIS USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) RCC_SDMMC1CLKSOURCE_CLK48 RCC_SDIOCLKSOURCE_CK48 SCB_HFSR_FORCED_Pos 30U GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1 EXTI_RTSR_TR11_Msk (0x1U << EXTI_RTSR_TR11_Pos) ADC_SQR3_SQ4_3 (0x08U << ADC_SQR3_SQ4_Pos) __HAL_RCC_PWR_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET) RCC_CIR_HSIRDYF_Msk (0x1U << RCC_CIR_HSIRDYF_Pos) __IOM volatile RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET RCC_CIR_BYTE1_ADDRESS ((uint32_t)(RCC_BASE + 0x0CU + 0x01U)) TIM_DCR_DBL_Msk (0x1FU << TIM_DCR_DBL_Pos) RCC_CR_PLLI2SON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLI2SON_BIT_NUMBER * 4U)) CAN_F1R1_FB20_Msk (0x1U << CAN_F1R1_FB20_Pos) TIM_IT_CC4 (TIM_DIER_CC4IE) SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk FMPI2C_CR2_START FMPI2C_CR2_START_Msk TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk FMC_SDCR1_NC_Pos (0U) SPI_TXCRCR_TXCRC_Msk (0xFFFFU << SPI_TXCRCR_TXCRC_Pos) GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk FMC_PMEM_MEMWAIT2_Msk (0xFFU << FMC_PMEM_MEMWAIT2_Pos) FMC_BCR1_WAITPOL FMC_BCR1_WAITPOL_Msk EXTI_EMR_MR1_Pos (1U) SPDIFRX_DR0_PE_Pos (24U) __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) SDIO_STA_TXFIFOE SDIO_STA_TXFIFOE_Msk DMA_HISR_DMEIF6_Pos (18U) CAN_F1R1_FB24 CAN_F1R1_FB24_Msk __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5 __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE GPIO_BSRR_BR4_Pos (20U) GPIO_AFRH_AFRH7_3 GPIO_AFRH_AFSEL15_3 __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GET_FLAG() RTC_TSDR_DU_0 (0x1U << RTC_TSDR_DU_Pos) USB_OTG_HCINTMSK_CHHM_Msk (0x1U << USB_OTG_HCINTMSK_CHHM_Pos) CAN_F0R2_FB8_Msk (0x1U << CAN_F0R2_FB8_Pos) FMPI2C1_ER_IRQn INT_LEAST16_MAX (__INT_LEAST16_MAX__) DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk CAN_FM1R_FBM15 CAN_FM1R_FBM15_Msk DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk TIM_DMABASE_CCMR2 0x00000007U CAN_F3R1_FB1 CAN_F3R1_FB1_Msk CAN_F13R1_FB0_Pos (0U) CAN_F10R1_FB19 CAN_F10R1_FB19_Msk ADC_SMPR2_SMP1_2 (0x4U << ADC_SMPR2_SMP1_Pos) ADC_CSR_AWD1_Msk (0x1U << ADC_CSR_AWD1_Pos) CAN_F2R2_FB1 CAN_F2R2_FB1_Msk __FLT_HAS_QUIET_NAN__ 1 CAN_F12R2_FB5 CAN_F12R2_FB5_Msk CAN_F9R1_FB4_Pos (4U) CAN_F6R2_FB12 CAN_F6R2_FB12_Msk CAN_F11R2_FB18_Msk (0x1U << CAN_F11R2_FB18_Pos) OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1 CAN_F12R2_FB19_Pos (19U) GPIO_PUPDR_PUPD2_0 (0x1U << GPIO_PUPDR_PUPD2_Pos) CAN_F13R2_FB25 CAN_F13R2_FB25_Msk FMC_PMEM_MEMHIZ2_0 (0x01U << FMC_PMEM_MEMHIZ2_Pos) __HAL_TIM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) FMC_PATT_ATTHOLD2_Msk (0xFFU << FMC_PATT_ATTHOLD2_Pos) FMC_BTR3_CLKDIV_1 (0x2U << FMC_BTR3_CLKDIV_Pos) RCC_PLLDIV_3 RCC_PLL_DIV3 GPIO_AFRH_AFRH0_1 GPIO_AFRH_AFSEL8_1 QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFU << QUADSPI_AR_ADDRESS_Pos) TIM_DIER_CC1DE_Msk (0x1U << TIM_DIER_CC1DE_Pos) CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk USB_OTG_HCSPLT_HUBADDR_1 (0x02U << USB_OTG_HCSPLT_HUBADDR_Pos) ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11 __ADC_ENABLE __HAL_ADC_ENABLE GPIO_MODER_MODER10_0 (0x1U << GPIO_MODER_MODER10_Pos) FMC_BTR2_BUSTURN_2 (0x4U << FMC_BTR2_BUSTURN_Pos) USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1U << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) CAN_FFA1R_FFA23_Msk (0x1U << CAN_FFA1R_FFA23_Pos) EXTI_PR_PR4_Msk (0x1U << EXTI_PR_PR4_Pos) SPI_I2SCFGR_DATLEN_1 (0x2U << SPI_I2SCFGR_DATLEN_Pos) CAN_F9R2_FB20_Msk (0x1U << CAN_F9R2_FB20_Pos) SPI_CR1_CRCEN_Pos (13U) RTC_ALRMAR_WDSEL_Msk (0x1U << RTC_ALRMAR_WDSEL_Pos) RTC_CR_WUTIE RTC_CR_WUTIE_Msk FMPI2C_ISR_ADDR FMPI2C_ISR_ADDR_Msk __int_fast32_t_defined 1 __WINT_MIN__ 0U GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk TIM_DCR_DBL_Pos (8U) FMC_BWTR1_DATAST_6 (0x40U << FMC_BWTR1_DATAST_Pos) TIM_SMCR_ECE_Pos (14U) RTC_TR_SU_0 (0x1U << RTC_TR_SU_Pos) SPI_CR2_TXEIE_Msk (0x1U << SPI_CR2_TXEIE_Pos) __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE CEC_CFGR_SFT CEC_CFGR_SFT_Msk GPIO_MODER_MODER15_Pos (30U) __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5 PWR_CSR_BRR PWR_CSR_BRR_Msk __CLZ __builtin_clz FMC_BCR3_FACCEN_Msk (0x1U << FMC_BCR3_FACCEN_Pos) CAN_F1R2_FB27_Msk (0x1U << CAN_F1R2_FB27_Pos) FMC_BWTR1_ADDHLD_3 (0x8U << FMC_BWTR1_ADDHLD_Pos) DBGMCU_CR_DBG_SLEEP_Pos (0U) __HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); UNUSED(tmpreg); } while(0U) CAN_F1R1_FB10_Pos (10U) EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk DWT_CTRL_NOEXTTRIG_Pos 26U TIM_TRGO_OC1 ((TIM_CR2_MMS_1 | TIM_CR2_MMS_0)) EXTI_SWIER_SWIER6_Pos (6U) __HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0U) __nonnull(x) __attribute__((__nonnull__(x))) USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk FMC_PMEM_MEMHIZ2 FMC_PMEM_MEMHIZ2_Msk HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b QUADSPI_CCR_INSTRUCTION_4 (0x10U << QUADSPI_CCR_INSTRUCTION_Pos) IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE)) FMC_BCR4_MWID_0 (0x1U << FMC_BCR4_MWID_Pos) FMC_BWTR2_DATAST_Pos (8U) RCC_PLLSAICFGR_PLLSAIM_Pos (0U) FMC_BWTR3_BUSTURN FMC_BWTR3_BUSTURN_Msk MPU_REGION_SIZE_2KB ((uint8_t)0x0A) IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_NORMAL)) USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk __HAL_RCC_GET_SAI2_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI2SRC)) WWDG_CR_T2 WWDG_CR_T_2 USB_OTG_GRXSTSP_BCNT_Msk (0x7FFU << USB_OTG_GRXSTSP_BCNT_Pos) GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1 CAN_F2R1_FB13_Pos (13U) DMA_LISR_TCIF3_Msk (0x1U << DMA_LISR_TCIF3_Pos) FMC_BWTR4_ACCMOD_1 (0x2U << FMC_BWTR4_ACCMOD_Pos) USART3 ((USART_TypeDef *) USART3_BASE) CAN_F6R2_FB25_Msk (0x1U << CAN_F6R2_FB25_Pos) FMPI2C_ISR_TCR FMPI2C_ISR_TCR_Msk __HAL_RCC_QSPI_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST)) OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1 CAN_F9R1_FB5_Pos (5U) WWDG_CFR_WDGTB_Msk (0x3U << WWDG_CFR_WDGTB_Pos) USB_OTG_DOEPINT_NYET_Pos (14U) GPIO_AFRH_AFSEL14_3 (0x8U << GPIO_AFRH_AFSEL14_Pos) GPIO_AFRH_AFRH2_1 GPIO_AFRH_AFSEL10_1 __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG SAI1_IRQn TIM_IT_BREAK (TIM_DIER_BIE) CAN_F8R1_FB7 CAN_F8R1_FB7_Msk CAN_F2R1_FB10_Msk (0x1U << CAN_F2R1_FB10_Pos) __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED CAN_F0R2_FB19_Pos (19U) GPIO_MODER_MODER15_1 (0x2U << GPIO_MODER_MODER15_Pos) SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) CAN_RDL0R_DATA3_Msk (0xFFU << CAN_RDL0R_DATA3_Pos) SYSCFG_EXTICR1_EXTI2_PC 0x0200U __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE DMA_SxCR_EN DMA_SxCR_EN_Msk FMPI2C_TIMINGR_SDADEL_Msk (0xFU << FMPI2C_TIMINGR_SDADEL_Pos) FMPI2C_TIMEOUTR_TIMOUTEN_Msk (0x1U << FMPI2C_TIMEOUTR_TIMOUTEN_Pos) PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON ((uint32_t)(PWR_CR_LPDS | PWR_CR_LPUDS)) __HAL_PWR_GET_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__)) OB_RDP_LEVEL1 OB_RDP_LEVEL_1 RTC_CALR_CALP_Msk (0x1U << RTC_CALR_CALP_Pos) GPIO_ODR_OD2_Msk (0x1U << GPIO_ODR_OD2_Pos) FMC_BCR1_WREN FMC_BCR1_WREN_Msk TIM_CCMR1_OC1M_0 (0x1U << TIM_CCMR1_OC1M_Pos) CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) SDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk USB_OTG_DIEPEACHMSK1_BIM_Pos (9U) FMC_PATT_ATTHOLD2_0 (0x01U << FMC_PATT_ATTHOLD2_Pos) _BSD_WCHAR_T_ RCC_DCKCFGR_I2S2SRC_0 (0x1U << RCC_DCKCFGR_I2S2SRC_Pos) __STDC_HOSTED__ 1 CAN_F12R2_FB15 CAN_F12R2_FB15_Msk CAN_TSR_LOW1_Msk (0x1U << CAN_TSR_LOW1_Pos) GPIO_MODER_MODER7_0 (0x1U << GPIO_MODER_MODER7_Pos) GPIO_MODE_OUTPUT_PP 0x00000001U CAN_FA1R_FACT24_Pos (24U) DBGMCU_CR_DBG_SLEEP_Msk (0x1U << DBGMCU_CR_DBG_SLEEP_Pos) DMA_HISR_DMEIF4_Pos (2U) __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE CAN_IER_LECIE_Msk (0x1U << CAN_IER_LECIE_Pos) __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE _howmany(x,y) (((x)+((y)-1))/(y)) DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED I2C_SR2_GENCALL_Pos (4U) EXTI2_IRQn TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2 IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6)) RTC_ALRMBR_ST_Msk (0x7U << RTC_ALRMBR_ST_Pos) USB_OTG_GUSBCFG_HNPCAP_Msk (0x1U << USB_OTG_GUSBCFG_HNPCAP_Pos) FMC_BWTR3_BUSTURN_Msk (0xFU << FMC_BWTR3_BUSTURN_Pos) FMC_PMEM_MEMHOLD2_0 (0x01U << FMC_PMEM_MEMHOLD2_Pos) USB_OTG_GUSBCFG_PHYSEL_Pos (6U) SDIO_DCTRL_SDIOEN_Msk (0x1U << SDIO_DCTRL_SDIOEN_Pos) GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk DAC_CR_TSEL1_0 (0x1U << DAC_CR_TSEL1_Pos) CAN_RDT0R_FMI_Msk (0xFFU << CAN_RDT0R_FMI_Pos) DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk CAN_F11R1_FB16 CAN_F11R1_FB16_Msk RTC_TR_MNU_2 (0x4U << RTC_TR_MNU_Pos) CAN_F2R2_FB29_Pos (29U) RCC_APB2LPENR_TIM8LPEN_Msk (0x1U << RCC_APB2LPENR_TIM8LPEN_Pos) RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk USB_OTG_HCCHAR_DAD_6 (0x40U << USB_OTG_HCCHAR_DAD_Pos) __HAL_RCC_CAN2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST)) RTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG_Msk SPDIFRX_CR_WFA SPDIFRX_CR_WFA_Msk RCC_PLLI2SP_DIV8 0x00000008U QUADSPI_CCR_ADMODE_Msk (0x3U << QUADSPI_CCR_ADMODE_Pos) HAL_FLASH_ERROR_RD 0x00000001U CAN_F5R1_FB30_Pos (30U) CAN_FA1R_FACT18_Pos (18U) RTC_TAFCR_TAMP2E_Pos (3U) CAN_MSR_RX CAN_MSR_RX_Msk __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE GPIO_PUPDR_PUPD15_0 (0x1U << GPIO_PUPDR_PUPD15_Pos) DMA_LISR_HTIF3_Pos (26U) SDIO_STA_RXACT_Msk (0x1U << SDIO_STA_RXACT_Pos) SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) DCMI_ESCR_LEC_Msk (0xFFU << DCMI_ESCR_LEC_Pos) DMA_FLAG_DMEIF1_5 0x00000100U TIM_FLAG_CC3 (TIM_SR_CC3IF) OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1 CAN_F2R2_FB17_Msk (0x1U << CAN_F2R2_FB17_Pos) USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk QUADSPI_CCR_INSTRUCTION_1 (0x02U << QUADSPI_CCR_INSTRUCTION_Pos) OB_PCROP_SECTOR_5 0x00000020U CAN_F4R1_FB13_Msk (0x1U << CAN_F4R1_FB13_Pos) GPIO_BRR_BR1_Pos (1U) CAN_F13R2_FB22_Msk (0x1U << CAN_F13R2_FB22_Pos) CAN_RI0R_RTR_Msk (0x1U << CAN_RI0R_RTR_Pos) USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE EXTI_FTSR_TR4_Msk (0x1U << EXTI_FTSR_TR4_Pos) I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE SYSCFG_EXTICR2_EXTI6_PD 0x0300U FMPI2C_OAR2_OA2EN FMPI2C_OAR2_OA2EN_Msk CAN_F7R1_FB17_Pos (17U) CAN_F11R2_FB0_Pos (0U) ADC_JSQR_JSQ3_Msk (0x1FU << ADC_JSQR_JSQ3_Pos) ADC_CDR_RDATA_SLV ADC_CDR_DATA2 RCC_APB1RSTR_WWDGRST_Pos (11U) RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI SAI_xIMR_AFSDETIE_Msk (0x1U << SAI_xIMR_AFSDETIE_Pos) FMC_BWTR2_ADDHLD_2 (0x4U << FMC_BWTR2_ADDHLD_Pos) TIM_CLOCKSOURCE_INTERNAL (TIM_SMCR_ETPS_0) CAN_F7R2_FB11 CAN_F7R2_FB11_Msk __HAL_RCC_GPIOE_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET) FMC_SDTR2_TXSR_Msk (0xFU << FMC_SDTR2_TXSR_Pos) CAN_F12R2_FB30_Msk (0x1U << CAN_F12R2_FB30_Pos) CAN_F7R2_FB4_Pos (4U) CAN_F1R2_FB16 CAN_F1R2_FB16_Msk GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk __SACCUM_EPSILON__ 0x1P-7HK _HAVE_LONG_DOUBLE 1 RCC_CFGR_HPRE_0 (0x1U << RCC_CFGR_HPRE_Pos) CAN_F10R1_FB1 CAN_F10R1_FB1_Msk __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE CAN_F7R2_FB15_Msk (0x1U << CAN_F7R2_FB15_Pos) QUADSPI_SR_FTF_Msk (0x1U << QUADSPI_SR_FTF_Pos) TIM_CCMR2_OC4M_Pos (12U) CAN_FA1R_FACT1_Msk (0x1U << CAN_FA1R_FACT1_Pos) CAN_F9R1_FB11_Msk (0x1U << CAN_F9R1_FB11_Pos) __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK) PWR_EXTI_LINE_PVD ((uint32_t)EXTI_IMR_MR16) sizetype GPIO_AF5_SPI4 ((uint8_t)0x05) CAN_TSR_RQCP1_Msk (0x1U << CAN_TSR_RQCP1_Pos) RCC_APB1ENR_CAN1EN_Pos (25U) IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AUTOMATICOUTPUT_ENABLE) || ((STATE) == TIM_AUTOMATICOUTPUT_DISABLE)) DBGMCU_CR_TRACE_IOEN_Msk (0x1U << DBGMCU_CR_TRACE_IOEN_Pos) RCC_CKGATENR_SPARE_CKEN_Pos (3U) CAN_F9R2_FB8_Msk (0x1U << CAN_F9R2_FB8_Pos) SPI_I2SCFGR_PCMSYNC_Msk (0x1U << SPI_I2SCFGR_PCMSYNC_Pos) __HAL_RCC_TIM13_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET) USART_BRR_DIV_Fraction_Pos (0U) SDIO_CMD_WAITRESP_Pos (6U) CAN_F13R1_FB26 CAN_F13R1_FB26_Msk FLASH_OPTCR_RDP_6 (0x40U << FLASH_OPTCR_RDP_Pos) __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET __STM32F4xx_HAL_VERSION_MAIN (0x01U) RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk CAN_F9R1_FB27_Pos (27U) DMA_HISR_TEIF6_Pos (19U) USB_OTG_DIEPTXF_INEPTXFD_Pos (16U) GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk SCB_SHCSR_MEMFAULTPENDED_Pos 13U PWR_STOPENTRY_WFI ((uint8_t)0x01) CAN_F4R1_FB30_Msk (0x1U << CAN_F4R1_FB30_Pos) CoreDebug_DHCSR_S_LOCKUP_Pos 19U CAN_F6R2_FB8_Pos (8U) RCC_PERIPHCLK_RTC 0x00000020U USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk CAN_IER_FFIE0_Pos (2U) CAN_TI0R_TXRQ_Msk (0x1U << CAN_TI0R_TXRQ_Pos) SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) I2C_CCR_FS_Pos (15U) SYSCFG_EXTICR3_EXTI10_Msk (0xFU << SYSCFG_EXTICR3_EXTI10_Pos) CAN_F11R1_FB8_Msk (0x1U << CAN_F11R1_FB8_Pos) RCC_IT_CSS ((uint8_t)0x80) __HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); UNUSED(tmpreg); } while(0U) DCMI_IER_FRAME_IE_Msk (0x1U << DCMI_IER_FRAME_IE_Pos) FMC_BCR4_WREN_Pos (12U) __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk GPIO_AFRH_AFRH6_0 GPIO_AFRH_AFSEL14_0 CAN_F1R1_FB31 CAN_F1R1_FB31_Msk __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED ADC_SMPR2_SMP2_Pos (6U) CAN_F2R1_FB9 CAN_F2R1_FB9_Msk GPIO_OTYPER_OT2_Msk (0x1U << GPIO_OTYPER_OT2_Pos) CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk QUADSPI_CR_FTHRES_2 (0x04U << QUADSPI_CR_FTHRES_Pos) __ARM_ARCH_PROFILE 77 RCC_CKGATENR_AHB2APB1_CKEN_Pos (0U) FLASH_SR_PGPERR_Msk (0x1U << FLASH_SR_PGPERR_Pos) __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17 DMA_SxCR_TEIE_Pos (2U) DWT_CTRL_NOCYCCNT_Pos 25U QUADSPI_CCR_ABSIZE_Msk (0x3U << QUADSPI_CCR_ABSIZE_Pos) RTC_ALRMBSSR_MASKSS_Pos (24U) SYSCFG_EXTICR2_EXTI6_PK 0x0A00U FMC_BWTR2_ADDSET_Msk (0xFU << FMC_BWTR2_ADDSET_Pos) RTC_TR_SU_Pos (0U) CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING __HAL_PWR_UNDERDRIVE_ENABLE() (PWR->CR |= (uint32_t)PWR_CR_UDEN) RCC_CSR_IWDGRSTF_Pos (29U) FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV USB_OTG_DIEPMSK_TXFURM_Msk (0x1U << USB_OTG_DIEPMSK_TXFURM_Pos) CAN_F8R2_FB5_Msk (0x1U << CAN_F8R2_FB5_Pos) CAN_F8R1_FB29 CAN_F8R1_FB29_Msk TPI_DEVID_NRZVALID_Pos 11U SDIO_STA_TXFIFOE_Pos (18U) RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk ADC_SQR2_SQ9_Pos (10U) FMC_BTR2_ADDHLD_0 (0x1U << FMC_BTR2_ADDHLD_Pos) SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) __HAL_RCC_DMA2_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) == RESET) CAN_F9R2_FB18_Msk (0x1U << CAN_F9R2_FB18_Pos) SDIO_MASK_CMDACTIE_Msk (0x1U << SDIO_MASK_CMDACTIE_Pos) __HAL_RCC_SAI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI1RST)) CAN_F12R1_FB21 CAN_F12R1_FB21_Msk CAN_F8R2_FB13_Pos (13U) FLASH_SCALE3_LATENCY1_FREQ 30000000U RCC_DCKCFGR_PLLSAIDIVQ_0 (0x01U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) CAN_F6R2_FB20_Pos (20U) __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE FMC_SDCR2_NR FMC_SDCR2_NR_Msk CAN_F11R1_FB11 CAN_F11R1_FB11_Msk SPDIFRX_IMR_SBLKIE SPDIFRX_IMR_SBLKIE_Msk DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT RCC_PLLSAIDIVR_4 0x00010000U CAN_F12R1_FB14_Pos (14U) RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE_Msk TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk RCC_CKGATENR_RCC_CKEN_Pos (6U) FMC_PATT_ATTHIZ2_2 (0x04U << FMC_PATT_ATTHIZ2_Pos) SDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE CAN_F5R2_FB14 CAN_F5R2_FB14_Msk FMC_BWTR1_ADDSET_2 (0x4U << FMC_BWTR1_ADDSET_Pos) RTC_ISR_SHPF_Pos (3U) FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk __DEC32_MAX__ 9.999999E96DF GPIO_PUPDR_PUPD15_Msk (0x3U << GPIO_PUPDR_PUPD15_Pos) USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U) USB_OTG_DOEPINT_B2BSTUP_Msk (0x1U << USB_OTG_DOEPINT_B2BSTUP_Pos) CAN_F12R1_FB4 CAN_F12R1_FB4_Msk __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET CAN_F13R2_FB26_Msk (0x1U << CAN_F13R2_FB26_Pos) CAN_F0R1_FB8_Pos (8U) RCC_PLLCFGR_PLLM_Pos (0U) DMA1_Stream2_BASE (DMA1_BASE + 0x040U) TIM1_BRK_TIM9_IRQn SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk RTC_ALRMAR_ST_Pos (4U) CAN_F6R2_FB24 CAN_F6R2_FB24_Msk I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk EXTI_PR_PR3 EXTI_PR_PR3_Msk OTG_HS_IRQn CAN_F0R2_FB29 CAN_F0R2_FB29_Msk __MAIN_H__  DCMI_SR_HSYNC_Msk (0x1U << DCMI_SR_HSYNC_Pos) VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3 ADC_LTR_LT_Msk (0xFFFU << ADC_LTR_LT_Pos) CAN_F7R2_FB2_Msk (0x1U << CAN_F7R2_FB2_Pos) CAN_RDL1R_DATA0_Msk (0xFFU << CAN_RDL1R_DATA0_Pos) FMC_BCR4_EXTMOD_Pos (14U) CAN_F10R1_FB21_Msk (0x1U << CAN_F10R1_FB21_Pos) CAN_FM1R_FBM2_Msk (0x1U << CAN_FM1R_FBM2_Pos) SCB_SHCSR_BUSFAULTACT_Pos 1U CAN_F8R2_FB30_Pos (30U) CAN_F13R1_FB13_Msk (0x1U << CAN_F13R1_FB13_Pos) FMC_BTR4_DATLAT_Msk (0xFU << FMC_BTR4_DATLAT_Pos) CAN_F5R1_FB8 CAN_F5R1_FB8_Msk RTC_CR_COSEL_Pos (19U) CAN_F3R2_FB8_Msk (0x1U << CAN_F3R2_FB8_Pos) USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk GPIO_BSRR_BS0_Msk (0x1U << GPIO_BSRR_BS0_Pos) __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk UART_IT_ERR ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_EIE)) USB_OTG_GINTSTS_USBSUSP_Msk (0x1U << USB_OTG_GINTSTS_USBSUSP_Pos) USART_CR1_M_Msk (0x1U << USART_CR1_M_Pos) RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk FMC_SDTR1_TRC FMC_SDTR1_TRC_Msk USB_OTG_GINTSTS_WKUINT_Msk (0x1U << USB_OTG_GINTSTS_WKUINT_Pos) USB_OTG_DOEPCTL_NAKSTS_Msk (0x1U << USB_OTG_DOEPCTL_NAKSTS_Pos) __TA_IBIT__ 64 QUADSPI_FCR_CSMF_Msk (0x1U << QUADSPI_FCR_CSMF_Pos) CAN_F5R1_FB20_Msk (0x1U << CAN_F5R1_FB20_Pos) __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF))) CAN_F6R1_FB13 CAN_F6R1_FB13_Msk SysTick_CTRL_CLKSOURCE_Pos 2U DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk CAN_F7R1_FB5 CAN_F7R1_FB5_Msk I2C_SR1_RXNE I2C_SR1_RXNE_Msk FLASH_ACR_LATENCY_0WS 0x00000000U TIM_PSC_PSC_Pos (0U) FMC_BCR1_MTYP_0 (0x1U << FMC_BCR1_MTYP_Pos) FMC_BCR2_WAITPOL_Msk (0x1U << FMC_BCR2_WAITPOL_Pos) CAN_TDL2R_DATA2_Pos (16U) USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk RTC_TSDR_MT RTC_TSDR_MT_Msk CAN_FA1R_FACT19_Msk (0x1U << CAN_FA1R_FACT19_Pos) TIM_PSC_PSC TIM_PSC_PSC_Msk RCC_CR_BYTE2_ADDRESS 0x40023802U USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U) CAN_F2R2_FB15 CAN_F2R2_FB15_Msk CAN_F1R2_FB27 CAN_F1R2_FB27_Msk QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk _is_cxa ADC_CSR_JEOC2_Msk (0x1U << ADC_CSR_JEOC2_Pos) RCC_APB2RSTR_USART1RST_Msk (0x1U << RCC_APB2RSTR_USART1RST_Pos) DAC_CR_TEN2_Msk (0x1U << DAC_CR_TEN2_Pos) __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR CAN_F6R2_FB22_Msk (0x1U << CAN_F6R2_FB22_Pos) SYSCFG_EXTICR4_EXTI15_PI 0x8000U CAN_F11R2_FB6 CAN_F11R2_FB6_Msk RTC_ALRMBR_DU_2 (0x4U << RTC_ALRMBR_DU_Pos) TIM_DMA_UPDATE (TIM_DIER_UDE) CAN_F11R1_FB1_Pos (1U) IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST)) ADC_SMPR2_SMP6_0 (0x1U << ADC_SMPR2_SMP6_Pos) ADC_SMPR1_SMP12_0 (0x1U << ADC_SMPR1_SMP12_Pos) CAN_F2R1_FB30_Pos (30U) __UINT_LEAST32_TYPE__ long unsigned int EXTI_FTSR_TR15_Msk (0x1U << EXTI_FTSR_TR15_Pos) __int_fast64_t_defined 1 PHY_RESET ((uint16_t)0x8000U) CAN_F8R1_FB5 CAN_F8R1_FB5_Msk CAN_F13R2_FB10_Pos (10U) RCC_CIR_LSERDYIE_Msk (0x1U << RCC_CIR_LSERDYIE_Pos) CAN_F7R1_FB5_Pos (5U) CAN_FS1R_FSC6_Pos (6U) CAN_MCR_RFLM_Msk (0x1U << CAN_MCR_RFLM_Pos) FMPI2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFU << FMPI2C_TIMEOUTR_TIMEOUTB_Pos) CAN_F2R2_FB5_Msk (0x1U << CAN_F2R2_FB5_Pos) RCC_DCKCFGR2_SDIOSEL_Msk (0x1U << RCC_DCKCFGR2_SDIOSEL_Pos) __timer_t_defined  UART_FLAG_FE ((uint32_t)USART_SR_FE) CAN_F9R1_FB12_Msk (0x1U << CAN_F9R1_FB12_Pos) __ULFRACT_IBIT__ 0 CAN_F2R1_FB25_Msk (0x1U << CAN_F2R1_FB25_Pos) CAN_FS1R_FSC12_Msk (0x1U << CAN_FS1R_FSC12_Pos) EXTI_SWIER_SWIER18_Msk (0x1U << EXTI_SWIER_SWIER18_Pos) __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : __HAL_COMP_COMP2_EXTI_GET_FLAG()) FMC_BTR3_ACCMOD_0 (0x1U << FMC_BTR3_ACCMOD_Pos) DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk EXTI_RTSR_TR19_Pos (19U) ADC_JSQR_JSQ4_Pos (15U) CAN_TSR_TERR2_Msk (0x1U << CAN_TSR_TERR2_Pos) __HAL_RCC_WWDG_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_WWDGLPEN)) HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1 RCC_CIR_CSSF_Msk (0x1U << RCC_CIR_CSSF_Pos) __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET SYSCFG_FLAG_RC48 RCC_FLAG_HSI48 RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk CAN_F12R1_FB21_Msk (0x1U << CAN_F12R1_FB21_Pos) CAN_F2R1_FB24_Pos (24U) __HAL_RCC_SPI2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET) RTC_BKP7R_Pos (0U) USB_OTG_DSTS_ENUMSPD_0 (0x1U << USB_OTG_DSTS_ENUMSPD_Pos) __UQQ_FBIT__ 8 CAN_F12R1_FB28_Msk (0x1U << CAN_F12R1_FB28_Pos) CAN_F2R1_FB30 CAN_F2R1_FB30_Msk USB_OTG_GUSBCFG_PCCI_Pos (23U) FLASH_SR_SOP FLASH_SR_SOP_Msk CAN_F5R2_FB27_Msk (0x1U << CAN_F5R2_FB27_Pos) TIM_CCx_DISABLE 0x00000000U CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk USB_OTG_HCCHAR_CHDIS_Pos (30U) CAN_F7R1_FB23_Msk (0x1U << CAN_F7R1_FB23_Pos) __HAL_RCC_DAC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); UNUSED(tmpreg); } while(0U) RCC_PLLCFGR_PLLP_Msk (0x3U << RCC_PLLCFGR_PLLP_Pos) USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFU << USB_OTG_GLPMCFG_LPMCHIDX_Pos) USB_OTG_GINTSTS_OEPINT_Msk (0x1U << USB_OTG_GINTSTS_OEPINT_Pos) ADC_CR1_EOCIE_Msk (0x1U << ADC_CR1_EOCIE_Pos) TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) __DOTS , ... SDIO_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFU << SDIO_RESP2_CARDSTATUS2_Pos) __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6 GPIO_BSRR_BR_1 GPIO_BSRR_BR1 GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15 SYSCFG_PMC_ADC2DC2_Pos (17U) CAN_F1R2_FB2_Msk (0x1U << CAN_F1R2_FB2_Pos) __section(x) __attribute__((__section__(x))) CAN_F2R1_FB18_Pos (18U) __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE ADC_SQR2_SQ9_1 (0x02U << ADC_SQR2_SQ9_Pos) SYSCFG_EXTICR1_EXTI0_PD 0x0003U EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk DMA_HISR_DMEIF7_Msk (0x1U << DMA_HISR_DMEIF7_Pos) __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE TIM12 ((TIM_TypeDef *) TIM12_BASE) __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE DMA_SxCR_DMEIE_Pos (1U) USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk GPIO_MODER_MODE11_Pos (22U) __HAL_RCC_TIM2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); UNUSED(tmpreg); } while(0U) USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U) GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_FMPI2C1EN)) xPSR_GE_Pos 16U CAN_F1R2_FB10_Pos (10U) _RAND48_ADD (0x000b) USB_OTG_DSTS_SUSPSTS_Msk (0x1U << USB_OTG_DSTS_SUSPSTS_Pos) CAN_RI0R_RTR CAN_RI0R_RTR_Msk __dead2 __attribute__((__noreturn__)) DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk USART_CR1_PS_Pos (9U) SDIO_MASK_CTIMEOUTIE_Pos (2U) CAN_F7R2_FB30_Pos (30U) DMA_LISR_DMEIF0_Pos (2U) QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk GPIO_BSRR_BR_5 GPIO_BSRR_BR5 DMA_SxCR_ACK_Pos (20U) FMC_BWTR1_DATAST_7 (0x80U << FMC_BWTR1_DATAST_Pos) SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) CAN_F13R2_FB9 CAN_F13R2_FB9_Msk __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE CAN_F9R2_FB6 CAN_F9R2_FB6_Msk CAN_FFA1R_FFA26_Pos (26U) USARTNACK_DISABLED USART_NACK_DISABLE RTC_ALRMBSSR_MASKSS_3 (0x8U << RTC_ALRMBSSR_MASKSS_Pos) ADC_SQR3_SQ1_Pos (0U) TIM_OR_TI1_RMP_Pos (0U) FMC_BCR3_WAITEN FMC_BCR3_WAITEN_Msk CAN_F4R1_FB28_Pos (28U) RCC_APB1ENR_TIM14EN_Msk (0x1U << RCC_APB1ENR_TIM14EN_Pos) CAN_F3R2_FB3_Pos (3U) GPIO_ODR_OD14_Msk (0x1U << GPIO_ODR_OD14_Pos) TIM_EventSource_COM TIM_EVENTSOURCE_COM __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__) do{ SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE; } while(0U) CAN_FFA1R_FFA19_Pos (19U) GPIO_ODR_OD12_Pos (12U) __ATOMIC_RELAXED 0 TPI_DEVTYPE_SubType_Pos 0U USB_OTG_DOEPINT_NYET_Msk (0x1U << USB_OTG_DOEPINT_NYET_Pos) RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk GPIO_BSRR_BR2_Pos (18U) __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET FMPI2C_CR2_NACK FMPI2C_CR2_NACK_Msk RCC_APB1RSTR_CECRST RCC_APB1RSTR_CECRST_Msk SYSCFG_EXTICR1_EXTI2_Pos (8U) GPIO_AFRL_AFSEL7_0 (0x1U << GPIO_AFRL_AFSEL7_Pos) ADC_SQR3_SQ6_1 (0x02U << ADC_SQR3_SQ6_Pos) FMC_PATT_ATTWAIT2_Pos (8U) CAN_F3R2_FB20_Pos (20U) UART_LINBREAKDETECTLENGTH_11B 0x00000020U CAN_F3R1_FB15_Msk (0x1U << CAN_F3R1_FB15_Pos) EXTI_FTSR_TR11_Msk (0x1U << EXTI_FTSR_TR11_Pos) CAN_F3R2_FB25_Pos (25U) USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk CAN_F11R1_FB1_Msk (0x1U << CAN_F11R1_FB1_Pos) SYSCFG_EXTICR1_EXTI3_PI 0x8000U __HAL_RCC_SPI4_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST)) DCMI_MIS_FRAME_MIS_Pos (0U) CAN_F8R2_FB8 CAN_F8R2_FB8_Msk USB_OTG_GOTGINT_SEDET_Msk (0x1U << USB_OTG_GOTGINT_SEDET_Pos) _PTRDIFF_T_DECLARED  CAN_F7R1_FB12 CAN_F7R1_FB12_Msk RCC_PLLSAICFGR_PLLSAIQ_2 (0x4U << RCC_PLLSAICFGR_PLLSAIQ_Pos) CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) CAN_F1R1_FB17 CAN_F1R1_FB17_Msk FMC_BWTR2_DATAST_0 (0x01U << FMC_BWTR2_DATAST_Pos) CAN_BTR_TS2_Pos (20U) __ORDER_LITTLE_ENDIAN__ 1234 RTC_ISR_WUTF RTC_ISR_WUTF_Msk CEC_CFGR_BRDNOGEN_Pos (7U) RCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk _SYS__PTHREADTYPES_H_  __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE PWR_PVD_MODE_IT_RISING 0x00010001U CR_PLLON_BB RCC_CR_PLLON_BB __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE CAN_F3R2_FB14_Pos (14U) CAN_F8R1_FB13_Msk (0x1U << CAN_F8R1_FB13_Pos) DCMI_CR_CAPTURE_Msk (0x1U << DCMI_CR_CAPTURE_Pos) PWR_CR_PLS_0 (0x1U << PWR_CR_PLS_Pos) _REENT_MP_RESULT_K(ptr) ((ptr)->_result_k) USB_OTG_FS_MAX_OUT_ENDPOINTS 5U IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || ((SELECTION) == TIM_TS_ITR1) || ((SELECTION) == TIM_TS_ITR2) || ((SELECTION) == TIM_TS_ITR3) || ((SELECTION) == TIM_TS_NONE)) ITM_TCR_SWOENA_Pos 4U FMC_BCR4_BURSTEN_Pos (8U) FMC_PMEM_MEMHOLD2 FMC_PMEM_MEMHOLD2_Msk FMC_BCR1_EXTMOD_Pos (14U) __tm_wday __HAL_DBGMCU_UNFREEZE_TIM3() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM3_STOP)) IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS)) I2C_SR2_SMBHOST_Msk (0x1U << I2C_SR2_SMBHOST_Pos) TIM_IT_COM (TIM_DIER_COMIE) CAN_F5R2_FB30_Pos (30U) TIM_SMCR_TS_0 (0x1U << TIM_SMCR_TS_Pos) RCC_APB1LPENR_USART2LPEN_Msk (0x1U << RCC_APB1LPENR_USART2LPEN_Pos) TIM_DMABase_CCR2 TIM_DMABASE_CCR2 unsigned CAN_F13R2_FB17 CAN_F13R2_FB17_Msk __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET CAN_F6R2_FB31 CAN_F6R2_FB31_Msk SCB_SHCSR_BUSFAULTPENDED_Pos 14U EXTI_IMR_MR21_Pos (21U) HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter RCC_APB1LPENR_CECLPEN RCC_APB1LPENR_CECLPEN_Msk CAN_F12R1_FB4_Msk (0x1U << CAN_F12R1_FB4_Pos) MPU_TEX_LEVEL1 ((uint8_t)0x01) FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk ADC_SQR2_SQ10_Pos (15U) DBGMCU_CR_TRACE_MODE_Pos (6U) GPIO_AF2_LPTIM GPIO_AF2_LPTIM1 UART_FLAG_TC ((uint32_t)USART_SR_TC) I2C_SR1_PECERR_Msk (0x1U << I2C_SR1_PECERR_Pos) I2C_OAR1_ADD1_Pos (1U) __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE GPIO_BSRR_BR2_Msk (0x1U << GPIO_BSRR_BR2_Pos) __SRD 0x0004 USB_OTG_HCINTMSK_NAKM_Pos (4U) __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk TIM_EGR_CC3G_Msk (0x1U << TIM_EGR_CC3G_Pos) EXTI_EMR_MR9 EXTI_EMR_MR9_Msk RCC_APB2RSTR_SAI2RST_Pos (23U) __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER GPIO_ODR_OD9_Pos (9U) CAN_F5R2_FB24_Pos (24U) __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET) I2C_SR1_ADD10_Msk (0x1U << I2C_SR1_ADD10_Pos) __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC CAN_F10R2_FB18 CAN_F10R2_FB18_Msk __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE __ACCUM_EPSILON__ 0x1P-15K UINT16_MAX (__UINT16_MAX__) CAN_F11R1_FB18_Pos (18U) CAN_TDL1R_DATA0_Pos (0U) TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk TIM_OCMODE_ACTIVE (TIM_CCMR1_OC1M_0) __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE DMA_SxCR_MSIZE_Msk (0x3U << DMA_SxCR_MSIZE_Pos) RCC_APB1RSTR_USART2RST_Msk (0x1U << RCC_APB1RSTR_USART2RST_Pos) CAN_F0R1_FB17_Pos (17U) GPIO_ODR_OD1_Pos (1U) RTC_ALRMAR_HU_1 (0x2U << RTC_ALRMAR_HU_Pos) FMC_SDCR2_CAS FMC_SDCR2_CAS_Msk DAC_CR_WAVE2_0 (0x1U << DAC_CR_WAVE2_Pos) RCC_CFGR_HPRE_Msk (0xFU << RCC_CFGR_HPRE_Pos) DCMI_IER_ERR_IE_Pos (2U) TIM_CCMR2_OC4CE_Pos (15U) DMA_LISR_FEIF1_Pos (6U) CAN_F10R1_FB5_Pos (5U) USB_OTG_DCFG_DSPD_Pos (0U) SPI_CR1_SSI_Pos (8U) CEC_ISR_RXEND CEC_ISR_RXEND_Msk __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE RCC_AHB1RSTR_GPIOHRST_Msk (0x1U << RCC_AHB1RSTR_GPIOHRST_Pos) RTC_TAFCR_TAMP1E_Msk (0x1U << RTC_TAFCR_TAMP1E_Pos) TIM_CNT_CNT_Pos (0U) RTC_CR_BYPSHAD_Msk (0x1U << RTC_CR_BYPSHAD_Pos) HSI_VALUE ((uint32_t)16000000U) __ARM_FEATURE_QBIT 1 EXTI_FTSR_TR0_Pos (0U) CAN_F5R1_FB6 CAN_F5R1_FB6_Msk EXTI_RTSR_TR15_Msk (0x1U << EXTI_RTSR_TR15_Pos) PWR_CR_LPLVDS_Pos (10U) USB_OTG_GUSBCFG_TOCAL_2 (0x4U << USB_OTG_GUSBCFG_TOCAL_Pos) __LDBL_MIN_10_EXP__ (-307) FMC_PATT_ATTWAIT2_6 (0x40U << FMC_PATT_ATTWAIT2_Pos) FPU_FPDSCR_RMode_Pos 22U SYSCFG_PMC_ADC2DC2_Msk (0x1U << SYSCFG_PMC_ADC2DC2_Pos) DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk FMC_BCR1_EXTMOD FMC_BCR1_EXTMOD_Msk FMC_SDCMR_CTB2 FMC_SDCMR_CTB2_Msk USB_OTG_PCGCR_STPPCLK_Pos (0U) USB_OTG_HS_HOST_MAX_CHANNEL_NBR 16U DMA1_Stream2_IRQn CAN_F4R1_FB8_Msk (0x1U << CAN_F4R1_FB8_Pos) RCC_CIR_PLLI2SRDYC_Pos (21U) EXTI_IMR_IM9 EXTI_IMR_MR9 RCC_APB1RSTR_UART4RST_Pos (19U) RTC_ALRMBR_WDSEL_Pos (30U) __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART2LPEN)) TIM_CCMR2_CC4S_0 (0x1U << TIM_CCMR2_CC4S_Pos) HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT CAN_F12R2_FB12_Msk (0x1U << CAN_F12R2_FB12_Pos) FMC_BCR3_EXTMOD_Msk (0x1U << FMC_BCR3_EXTMOD_Pos) RTC_ALRMAR_DU_1 (0x2U << RTC_ALRMAR_DU_Pos) PWR_REGULATOR_VOLTAGE_SCALE1 PWR_CR_VOS CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk RCC_RTCCLKSOURCE_HSE_DIV14 0x000E0300U CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk CAN_F6R1_FB25 CAN_F6R1_FB25_Msk USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) CAN_F13R1_FB9_Pos (9U) NVIC_STIR_INTID_Msk (0x1FFUL ) I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk CEC_ISR_BRE_Msk (0x1U << CEC_ISR_BRE_Pos) SPI4_IRQn WWDG_CR_WDGA_Pos (7U) DAC_SR_DMAUDR1_Pos (13U) I2C_CR1_ALERT_Pos (13U) RCC_PLLI2SCFGR_PLLI2SN_5 (0x020U << RCC_PLLI2SCFGR_PLLI2SN_Pos) GPIO_ODR_ODR_4 GPIO_ODR_OD4 GPIO_IDR_ID10_Msk (0x1U << GPIO_IDR_ID10_Pos) __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD RCC_AHB1LPENR_GPIOELPEN_Pos (4U) CAN_F11R1_FB5 CAN_F11R1_FB5_Msk FMC_PMEM_MEMSET2_5 (0x20U << FMC_PMEM_MEMSET2_Pos) CAN_F9R1_FB17_Msk (0x1U << CAN_F9R1_FB17_Pos) UART_IT_IDLE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_IDLEIE)) __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE GPIO_MODER_MODER2_Msk (0x3U << GPIO_MODER_MODER2_Pos) TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_1) CAN_F7R2_FB28_Pos (28U) GPIO_OSPEEDR_OSPEED3_0 (0x1U << GPIO_OSPEEDR_OSPEED3_Pos) RTC_TR_MNT_2 (0x4U << RTC_TR_MNT_Pos) TIM5_IRQn IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE PWR_PVDLEVEL_2 PWR_CR_PLS_LEV2 TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD GPIO_AF2_TIM5 ((uint8_t)0x02) TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE GPIO_PUPDR_PUPD6_0 (0x1U << GPIO_PUPDR_PUPD6_Pos) IS_UART_LIN_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16)) RTC_ALRMAR_MNU_2 (0x4U << RTC_ALRMAR_MNU_Pos) SYSCFG_EXTICR4_EXTI14_PB 0x0100U SPDIFRX_DIR_THI_Pos (0U) TIM_DMABase_PSC TIM_DMABASE_PSC EXTI_RTSR_TR20_Msk (0x1U << EXTI_RTSR_TR20_Pos) RCC_RTCCLKSOURCE_HSE_DIV4 0x00040300U RTC_ALRMBR_HT_0 (0x1U << RTC_ALRMBR_HT_Pos) TIM_CLOCKSOURCE_ETRMODE1 (TIM_SMCR_TS) TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)) __GCC_ATOMIC_SHORT_LOCK_FREE 2 CAN_F7R1_FB1 CAN_F7R1_FB1_Msk EXTI_IMR_MR13_Msk (0x1U << EXTI_IMR_MR13_Pos) SAI_xIMR_OVRUDRIE_Msk (0x1U << SAI_xIMR_OVRUDRIE_Pos) QUADSPI_CCR_INSTRUCTION_Msk (0xFFU << QUADSPI_CCR_INSTRUCTION_Pos) RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk RCC_CFGR_SWS_PLL 0x00000008U CAN_F1R2_FB17_Pos (17U) CAN_F6R2_FB1 CAN_F6R2_FB1_Msk CAN_F10R2_FB21_Pos (21U) CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) RCC_PLLI2SCFGR_PLLI2SQ_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) EXTI_SWIER_SWIER12_Msk (0x1U << EXTI_SWIER_SWIER12_Pos) RTC_CR_ALRAE_Pos (8U) _REENT_WCTOMB_STATE(ptr) ((ptr)->_new._reent._wctomb_state) SPI_CR1_CPHA_Pos (0U) FMC_BTR3_DATLAT_Pos (24U) CAN_F11R1_FB29 CAN_F11R1_FB29_Msk DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk __HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) USB_OTG_DAINT_IEPINT_Pos (0U) USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED FPU_MVFR0_FP_rounding_modes_Pos 28U _REENT_CHECK_TM(ptr)  FLASH_FLAG_OPERR FLASH_SR_SOP __STM32F4xx_HAL_RCC_EX_H  DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk SAI_xIMR_WCKCFGIE_Msk (0x1U << SAI_xIMR_WCKCFGIE_Pos) __HAL_RCC_ADC1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET) CAN_RDH0R_DATA7_Msk (0xFFU << CAN_RDH0R_DATA7_Pos) __signed signed DCMI_MIS_LINE_MIS_Msk (0x1U << DCMI_MIS_LINE_MIS_Pos) SPI_SR_OVR_Msk (0x1U << SPI_SR_OVR_Pos) RCC_I2SAPB1CLKSOURCE_EXT ((uint32_t)RCC_DCKCFGR_I2S1SRC_0) USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFU << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) __ntohl(_x) __bswap32(_x) _ATEXIT_INIT {_NULL, 0, {_NULL}, {{_NULL}, {_NULL}, 0, 0}} CAN_F1R1_FB28_Pos (28U) TIM_LOCKLEVEL_1 (TIM_BDTR_LOCK_0) __HAL_RCC_DMA1_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA1EN)) FMC_BCR1_CBURSTRW_Msk (0x1U << FMC_BCR1_CBURSTRW_Pos) __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG DMA2_Stream4_IRQn ADC_CR2_ALIGN_Msk (0x1U << ADC_CR2_ALIGN_Pos) TIM_ICSELECTION_INDIRECTTI (TIM_CCMR1_CC1S_1) GPIO_MODER_MODE7_Pos (14U) FLASH_SCALE2_LATENCY2_FREQ 60000000U __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE RCC_APB1LPENR_DACLPEN_Pos (29U) PWR_CR_LPDS_Pos (0U) DAC_SWTRIGR_SWTRIG1_Msk (0x1U << DAC_SWTRIGR_SWTRIG1_Pos) _POSIX_C_SOURCE 200809L HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop FLASH_CR_SNB_0 (0x01U << FLASH_CR_SNB_Pos) CONTROL_nPRIV_Pos 0U __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk CAN_F7R2_FB30 CAN_F7R2_FB30_Msk CAN_F10R2_FB7 CAN_F10R2_FB7_Msk IS_NBSECTORS IS_FLASH_NBSECTORS RTC_TSTR_SU_0 (0x1U << RTC_TSTR_SU_Pos) CAN_F12R2_FB31_Pos (31U) FLASH_SR_RDERR_Msk (0x1U << FLASH_SR_RDERR_Pos) __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE SPDIFRX_IMR_CSRNEIE SPDIFRX_IMR_CSRNEIE_Msk GPIO_IDR_IDR_15 GPIO_IDR_ID15 CAN_F6R1_FB24 CAN_F6R1_FB24_Msk GPIO_MODER_MODER11_Pos (22U) SPI_CR1_CPOL_Pos (1U) GPIO_LCKR_LCK4_Pos (4U) IS_RCC_SPDIFRXCLKSOURCE(SOURCE) (((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLR) || ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLI2SP)) FLASH_OPTCR1_nWRP FLASH_OPTCR1_nWRP_Msk CAN_FM1R_FBM20 CAN_FM1R_FBM20_Msk DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk CAN_TSR_RQCP1_Pos (8U) PHY_ISOLATE ((uint16_t)0x0400U) CAN_F10R1_FB24 CAN_F10R1_FB24_Msk FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) USB_OTG_DOEPCTL_USBAEP_Msk (0x1U << USB_OTG_DOEPCTL_USBAEP_Pos) CAN_F11R1_FB14_Msk (0x1U << CAN_F11R1_FB14_Pos) CAN_F10R1_FB10_Pos (10U) __sdidinit SYSCFG_EXTICR4_EXTI14_PF 0x0500U TIM_DIER_BIE_Msk (0x1U << TIM_DIER_BIE_Pos) RCC_PLLSAICFGR_PLLSAIQ_Msk (0xFU << RCC_PLLSAICFGR_PLLSAIQ_Pos) CAN_F13R1_FB18 CAN_F13R1_FB18_Msk CAN_F6R1_FB25_Msk (0x1U << CAN_F6R1_FB25_Pos) GPIO_OTYPER_OT7_Pos (7U) APB2RSTR USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1U << USB_OTG_GLPMCFG_L1RSMOK_Pos) ADC_SQR3_SQ1_0 (0x01U << ADC_SQR3_SQ1_Pos) SDIO_DCTRL_DTMODE_Msk (0x1U << SDIO_DCTRL_DTMODE_Pos) CAN_F13R2_FB30 CAN_F13R2_FB30_Msk CAN_F0R2_FB14_Pos (14U) RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk CAN_F12R2_FB25_Pos (25U) EXTI_IMR_IM19 EXTI_IMR_MR19 RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk SYSCFG_EXTICR2_EXTI5_PK 0x00A0U __SYS_CONFIG_H__  __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) RCC_DCKCFGR_PLLI2SDIVQ_0 (0x01U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) CAN_F12R1_FB1_Pos (1U) TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk RCC_DCKCFGR_PLLSAIDIVQ_2 (0x04U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk __HAL_RCC_TIM14_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET) SYSCFG_EXTICR2_EXTI7_Pos (12U) FMC_SR_FEMPT_Msk (0x1U << FMC_SR_FEMPT_Pos) RTC_DR_DU_3 (0x8U << RTC_DR_DU_Pos) ITM_TCR_TSPrescale_Pos 8U CAN_F8R1_FB5_Pos (5U) CAN_F3R2_FB21 CAN_F3R2_FB21_Msk FMPI2C_CR1_NACKIE_Pos (4U) AHB3RSTR CAN_FFA1R_FFA14 CAN_FFA1R_FFA14_Msk SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef UINT_LEAST32_MAX (__UINT_LEAST32_MAX__) __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED _mblen_state CAN_ESR_EPVF CAN_ESR_EPVF_Msk GPIO_IDR_IDR_5 GPIO_IDR_ID5 FMC_BCR4_CBURSTRW FMC_BCR4_CBURSTRW_Msk DCKCFGR __int_fast8_t_defined 1 SAI_xCLRFR_CCNRDY_Msk (0x1U << SAI_xCLRFR_CCNRDY_Pos) CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk I2C_SR1_AF I2C_SR1_AF_Msk DMA_LISR_TCIF2_Pos (21U) I2C_CR1_PEC_Pos (12U) __HAL_ADC_JSQR ADC_JSQR MPU_RNR_REGION_Pos 0U _mbstate FMC_BTR1_DATAST_Msk (0xFFU << FMC_BTR1_DATAST_Pos) __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE GPIO_PIN_3 ((uint16_t)0x0008) CAN_F0R2_FB31_Pos (31U) USART_SR_IDLE_Pos (4U) CAN_F12R1_FB13 CAN_F12R1_FB13_Msk GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2 SYSCFG_EXTICR1_EXTI2_PB 0x0100U CAN_F5R1_FB8_Msk (0x1U << CAN_F5R1_FB8_Pos) CAN_F11R2_FB9_Pos (9U) SPI_CR1_BIDIMODE_Msk (0x1U << SPI_CR1_BIDIMODE_Pos) __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE CAN_FA1R_FACT13_Pos (13U) SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk SDIO_CMD_WAITPEND_Msk (0x1U << SDIO_CMD_WAITPEND_Pos) RCC_AHB2LPENR_DCMILPEN_Pos (0U) DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) CAN_F2R1_FB3 CAN_F2R1_FB3_Msk EXTI_EMR_MR22_Msk (0x1U << EXTI_EMR_MR22_Pos) ADC ADC123_COMMON __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE __ARM_FEATURE_FMA 1 USB_OTG_DIEPCTL_EPENA_Msk (0x1U << USB_OTG_DIEPCTL_EPENA_Pos) SPDIFRX_CR_PTMSK_Msk (0x1U << SPDIFRX_CR_PTMSK_Pos) USB_OTG_HCSPLT_HUBADDR_6 (0x40U << USB_OTG_HCSPLT_HUBADDR_Pos) FMC_SDCR2_RPIPE_Pos (13U) QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG TIM1_TRG_COM_TIM11_IRQn SPDIFRX_SR_SBD_Msk (0x1U << SPDIFRX_SR_SBD_Pos) CAN_F8R1_FB28_Msk (0x1U << CAN_F8R1_FB28_Pos) USB_OTG_DCTL_POPRGDNE_Pos (11U) USB_OTG_GLPMCFG_LPMACK_Pos (1U) RCC_AHB1LPENR_GPIOALPEN_Pos (0U) __INT_WCHAR_T_H  DCMI_CWSTRT_VST_Msk (0x1FFFU << DCMI_CWSTRT_VST_Pos) CAN_FM1R_FBM1_Pos (1U) FMC_SDTR2_TRAS_Msk (0xFU << FMC_SDTR2_TRAS_Pos) CAN_F2R2_FB18_Pos (18U) RTC_BKP9R RTC_BKP9R_Msk timercmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_usec cmp (uvp)->tv_usec) : ((tvp)->tv_sec cmp (uvp)->tv_sec)) SYSCFG_EXTICR3_EXTI8_PI 0x0008U FMC_BTR2_ADDSET_Pos (0U) EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) _close __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC CAN_FA1R_FACT5_Msk (0x1U << CAN_FA1R_FACT5_Pos) ADC_CR1_AWDIE_Pos (6U) RCC_AHB1ENR_GPIOGEN_Pos (6U) FMC_BCR2_MWID_0 (0x1U << FMC_BCR2_MWID_Pos) CAN_F11R2_FB23_Msk (0x1U << CAN_F11R2_FB23_Pos) USB_OTG_HCINT_ACK_Pos (5U) FLASH_OPTCR_nWRP_8 0x01000000U CRC_DR_DR_Msk (0xFFFFFFFFU << CRC_DR_DR_Pos) CAN_F12R2_FB20 CAN_F12R2_FB20_Msk CAN_FFA1R_FFA22 CAN_FFA1R_FFA22_Msk ADC_SQR2_SQ7_2 (0x04U << ADC_SQR2_SQ7_Pos) GPIO_PIN_2 ((uint16_t)0x0004) FLASH_CR_PG FLASH_CR_PG_Msk TIM_CCMR1_IC1PSC_Pos (2U) __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX __RAND_MAX 0x7fffffff GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk DMA_LIFCR_CTCIF2_Pos (21U) RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk _fns CAN_F1R1_FB5 CAN_F1R1_FB5_Msk CAN_F0R2_FB5 CAN_F0R2_FB5_Msk GPIO_BSRR_BS7_Msk (0x1U << GPIO_BSRR_BS7_Pos) CAN_F0R2_FB14_Msk (0x1U << CAN_F0R2_FB14_Pos) MPU_CTRL_ENABLE_Pos 0U CEC_IER_BREIE CEC_IER_BREIE_Msk USB_OTG_DIEPCTL_EPENA_Pos (31U) DMA_LISR_FEIF2_Msk (0x1U << DMA_LISR_FEIF2_Pos) TIM_CCMR2_OC3FE_Pos (2U) ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk FMC_SR_IREN_Msk (0x1U << FMC_SR_IREN_Pos) __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET SPDIFRX_CR_SPDIFEN_Msk (0x3U << SPDIFRX_CR_SPDIFEN_Pos) CAN_F11R1_FB10_Msk (0x1U << CAN_F11R1_FB10_Pos) DBGMCU_BASE 0xE0042000U TIM_TIM5_LSI 0x00000040U TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS CAN_IER_EPVIE_Pos (9U) CAN_F13R1_FB0_Msk (0x1U << CAN_F13R1_FB0_Pos) CAN_F4R2_FB28_Pos (28U) SCB_SHCSR_SYSTICKACT_Pos 11U DBP_BIT_NUMBER PWR_CR_DBP_Pos IS_TIM_CLEARINPUT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV1) || ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV2) || ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV4) || ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV8)) DMA_SxCR_MINC_Msk (0x1U << DMA_SxCR_MINC_Pos) FMPI2C_ICR_STOPCF FMPI2C_ICR_STOPCF_Msk SDIO_DCTRL_RWMOD_Pos (10U) __FP_FAST_FMAF 1 TIM_EGR_TG TIM_EGR_TG_Msk TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL DMA_SxNDT_8 (0x0100U << DMA_SxNDT_Pos) I2C_SR2_GENCALL_Msk (0x1U << I2C_SR2_GENCALL_Pos) RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE ADC_JSQR_JSQ4_4 (0x10U << ADC_JSQR_JSQ4_Pos) __UDA_IBIT__ 32 CAN_F5R1_FB4 CAN_F5R1_FB4_Msk CAN_F0R1_FB7 CAN_F0R1_FB7_Msk USB_OTG_HCINT_XFRC_Pos (0U) __INT_LEAST64_TYPE__ long long int DMA_HISR_FEIF6_Pos (16U) RCC_CFGR_MCO2PRE_1 (0x2U << RCC_CFGR_MCO2PRE_Pos) TIM_DIER_TIE TIM_DIER_TIE_Msk RCC_BDCR_BDRST_Msk (0x1U << RCC_BDCR_BDRST_Pos) __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE EOC_SEQ_CONV ADC_EOC_SEQ_CONV FMC_BCR3_MTYP_0 (0x1U << FMC_BCR3_MTYP_Pos) QUADSPI_CR_FTHRES_1 (0x02U << QUADSPI_CR_FTHRES_Pos) RCC_PLLI2SCFGR_PLLI2SR_2 (0x4U << RCC_PLLI2SCFGR_PLLI2SR_Pos) QUADSPI_CR_PRESCALER_5 (0x20U << QUADSPI_CR_PRESCALER_Pos) TPI_ITATBCTR2_ATREADY_Pos 0U RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk CAN_F9R2_FB28_Msk (0x1U << CAN_F9R2_FB28_Pos) ADC_SQR3_SQ4_2 (0x04U << ADC_SQR3_SQ4_Pos) SDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk QUADSPI_CR_FTIE_Pos (18U) SPDIFRX_CR_NBTR SPDIFRX_CR_NBTR_Msk CAN_F3R2_FB6_Pos (6U) HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256 ADC_SQR2_SQ10_1 (0x02U << ADC_SQR2_SQ10_Pos) SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk RTC_BKP7R RTC_BKP7R_Msk CAN_FFA1R_FFA26_Msk (0x1U << CAN_FFA1R_FFA26_Pos) GPIO_AFRL_AFSEL2_Msk (0xFU << GPIO_AFRL_AFSEL2_Pos) CAN_F7R1_FB23_Pos (23U) CAN_ESR_TEC_Pos (16U) GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk CAN_F0R2_FB31_Msk (0x1U << CAN_F0R2_FB31_Pos) PVDE_BitNumber PVDE_BIT_NUMBER __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE APSR_GE_Pos 16U USB_OTG_HPTXSTS_PTXQTOP_2 (0x04U << USB_OTG_HPTXSTS_PTXQTOP_Pos) USB_OTG_GINTSTS_DISCINT_Pos (29U) RCC_FLAG_PLLI2SRDY ((uint8_t)0x3B) GPIO_MODER_MODER15_Msk (0x3U << GPIO_MODER_MODER15_Pos) FMC_SDCMR_MRD FMC_SDCMR_MRD_Msk __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN)) EXTI_IMR_IM0 EXTI_IMR_MR0 DMA_SxCR_DBM DMA_SxCR_DBM_Msk SCB_HFSR_DEBUGEVT_Pos 31U FMPI2C_CR1_RXIE FMPI2C_CR1_RXIE_Msk USB_OTG_CHNUM_0 (0x1U << USB_OTG_CHNUM_Pos) RCC_APB2ENR_ADC3EN_Msk (0x1U << RCC_APB2ENR_ADC3EN_Pos) USB_OTG_HCINTMSK_ACKM_Pos (5U) CAN_F2R1_FB23 CAN_F2R1_FB23_Msk USB_OTG_DCTL_TCTL_0 (0x1U << USB_OTG_DCTL_TCTL_Pos) GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0 IWDG_RLR_RL_Msk (0xFFFU << IWDG_RLR_RL_Pos) PWR_CR_LPLVDS_Msk (0x1U << PWR_CR_LPLVDS_Pos) CAN_F9R1_FB18_Msk (0x1U << CAN_F9R1_FB18_Pos) SPDIFRX_CSR_SOB SPDIFRX_CSR_SOB_Msk __HAL_RCC_I2C2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET) DMA2_Stream4_BASE (DMA2_BASE + 0x070U) FMC_BTR3_CLKDIV FMC_BTR3_CLKDIV_Msk CAN_BTR_TS1_1 (0x2U << CAN_BTR_TS1_Pos) TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING RCC_APB2LPENR_TIM8LPEN_Pos (1U) __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN RCC_PLLI2SCFGR_PLLI2SP_Pos (16U) __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE CAN_F13R1_FB31 CAN_F13R1_FB31_Msk OPTCR_BYTE0_ADDRESS 0x40023C14U DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) CAN_F3R1_FB15 CAN_F3R1_FB15_Msk FMC_BTR1_DATLAT_2 (0x4U << FMC_BTR1_DATLAT_Pos) __DEC64_EPSILON__ 1E-15DD CAN_F7R1_FB6_Pos (6U) __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD CAN_F10R1_FB25_Msk (0x1U << CAN_F10R1_FB25_Pos) DCMI_CR_LSM_Msk (0x1U << DCMI_CR_LSM_Pos) RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk CAN_RDL1R_DATA0_Pos (0U) TPI_FFSR_FlInProg_Msk (0x1UL ) TIM_TRGO_OC3REF ((TIM_CR2_MMS_2 | TIM_CR2_MMS_1)) RCC_CIR_CSSC RCC_CIR_CSSC_Msk GPIO_ODR_OD0 GPIO_ODR_OD0_Msk __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk UART_IT_CTS ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_CTSIE)) RCC_APB1RSTR_CAN1RST_Pos (25U) DCMI_IER_ERR_IE_Msk (0x1U << DCMI_IER_ERR_IE_Pos) TIM_DIER_COMIE_Msk (0x1U << TIM_DIER_COMIE_Pos) SPDIFRX_SR_OVR_Msk (0x1U << SPDIFRX_SR_OVR_Pos) APSR_Z_Msk (1UL << APSR_Z_Pos) USB_OTG_DCTL_TCTL_Msk (0x7U << USB_OTG_DCTL_TCTL_Pos) CAN_F0R1_FB29 CAN_F0R1_FB29_Msk __STM32F4xx_HAL_H  USB_OTG_HCINTMSK_NYET_Msk (0x1U << USB_OTG_HCINTMSK_NYET_Pos) __INT_FAST32_MAX__ 0x7fffffff __HAL_RCC_TIM13_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST)) __HAL_RCC_PLLSAI_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = ENABLE) TIM_BREAK_DISABLE 0x00000000U CAN_F5R1_FB19 CAN_F5R1_FB19_Msk FLASH_FLAG_RDERR FLASH_SR_RDERR FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) ADC_CSR_EOC3 ADC_CSR_EOC3_Msk GPIO_AFRH_AFRH0_0 GPIO_AFRH_AFSEL8_0 SPDIFRX_CR_INSEL_Msk (0x7U << SPDIFRX_CR_INSEL_Pos) RTC_CR_TSEDGE_Pos (3U) __HAL_DBGMCU_FREEZE_TIM6() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM6_STOP)) OB_BOR_OFF ((uint8_t)0x0C) USB_OTG_DIEPMSK_XFRCM_Msk (0x1U << USB_OTG_DIEPMSK_XFRCM_Pos) RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) CAN_F7R2_FB16 CAN_F7R2_FB16_Msk FMC_BWTR1_DATAST_Pos (8U) IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || ((BURST) == DMA_MBURST_INC4) || ((BURST) == DMA_MBURST_INC8) || ((BURST) == DMA_MBURST_INC16)) FLASH_SR_PGPERR_Pos (6U) EXTI_IMR_MR12_Pos (12U) ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk EXTI_IMR_MR10 EXTI_IMR_MR10_Msk CAN_F10R1_FB6 CAN_F10R1_FB6_Msk FLASH_LATENCY_12 FLASH_ACR_LATENCY_12WS __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk __restrict restrict GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk SDIO_ICR_DCRCFAILC_Pos (1U) AHB3ENR USART_CR2_CPHA USART_CR2_CPHA_Msk USB_OTG_GINTSTS_EOPF_Msk (0x1U << USB_OTG_GINTSTS_EOPF_Pos) RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk RTC_BKP18R RTC_BKP18R_Msk RCC_APB1RSTR_PWRRST_Msk (0x1U << RCC_APB1RSTR_PWRRST_Pos) FMC_SR_IFS FMC_SR_IFS_Msk EXTI_FTSR_TR19_Msk (0x1U << EXTI_FTSR_TR19_Pos) CAN_F10R1_FB30_Msk (0x1U << CAN_F10R1_FB30_Pos) DCMI_CR_OUTEN_Pos (13U) CAN_F12R1_FB20_Pos (20U) CAN_FS1R_FSC0_Msk (0x1U << CAN_FS1R_FSC0_Pos) SD_CMD_SDMMC_SEN_OP_COND SD_CMD_SDIO_SEN_OP_COND USB_OTG_GINTSTS_RXFLVL_Pos (4U) FMC_BTR3_ADDSET_3 (0x8U << FMC_BTR3_ADDSET_Pos) RCC_MAX_FREQUENCY_SCALE2 168000000U CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) CAN_MSR_RXM CAN_MSR_RXM_Msk TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) DMA_MDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_MSIZE_0) CAN_FS1R_FSC16_Msk (0x1U << CAN_FS1R_FSC16_Pos) USART_SR_RXNE USART_SR_RXNE_Msk DCMI_CR_EDM_1 0x00000800U FMC_SDCR2_NR_1 (0x2U << FMC_SDCR2_NR_Pos) __HAL_DBGMCU_UNFREEZE_TIM8() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM8_STOP)) RCC_CR_HSICAL_1 (0x02U << RCC_CR_HSICAL_Pos) PWR_CSR_ODSWRDY_Msk (0x1U << PWR_CSR_ODSWRDY_Pos) FMPI2C_ICR_ALERTCF FMPI2C_ICR_ALERTCF_Msk FMC_SDCMR_NRFS_1 (0x2U << FMC_SDCMR_NRFS_Pos) FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk CAN_FFA1R_FFA16_Pos (16U) TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS RCC_APB1ENR_USART2EN_Pos (17U) CEC_IER_TXENDIE_Pos (9U) _SYS__INTSUP_H  IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2U) || ((VALUE) == 4U) || ((VALUE) == 6U) || ((VALUE) == 8U)) RTC_TSTR_ST_2 (0x4U << RTC_TSTR_ST_Pos) CAN_F7R1_FB31 CAN_F7R1_FB31_Msk USB_OTG_GRSTCTL_HSRST_Pos (1U) __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET RCC_APB2RSTR_SYSCFGRST_Pos (14U) ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U RTC_TSDR_DU_3 (0x8U << RTC_TSDR_DU_Pos) EXTI_RTSR_TR14_Pos (14U) GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk QUADSPI_CCR_DMODE_Pos (24U) IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM11)) MAC_ADDR2 0U CAN_FM1R_FBM9_Msk (0x1U << CAN_FM1R_FBM9_Pos) CAN_RDL1R_DATA2_Msk (0xFFU << CAN_RDL1R_DATA2_Pos) __HAL_RCC_TIM3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); UNUSED(tmpreg); } while(0U) FMPI2C_TIMEOUTR_TIMEOUTA_Pos (0U) USB_OTG_GINTSTS_IISOIXFR_Msk (0x1U << USB_OTG_GINTSTS_IISOIXFR_Pos) SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk RCC_APB1ENR_USART3EN_Msk (0x1U << RCC_APB1ENR_USART3EN_Pos) USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk CAN_FA1R_FACT19 CAN_FA1R_FACT19_Msk IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || ((STATE) == DMA_FIFOMODE_ENABLE)) USB_OTG_DCTL_POPRGDNE_Msk (0x1U << USB_OTG_DCTL_POPRGDNE_Pos) SYSCFG_EXTICR4_EXTI12_PD 0x0003U __HAL_SD_SDMMC_DMA_ENABLE __HAL_SD_SDIO_DMA_ENABLE __HAL_RCC_CAN1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST)) DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN)) DMA_LISR_DMEIF1_Msk (0x1U << DMA_LISR_DMEIF1_Pos) RCC_CIR_PLLRDYC_Msk (0x1U << RCC_CIR_PLLRDYC_Pos) RCC_IT_LSIRDY ((uint8_t)0x01) SAI_xCR2_COMP_Msk (0x3U << SAI_xCR2_COMP_Pos) UART_PARITY_EVEN ((uint32_t)USART_CR1_PCE) __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE TIM_BDTR_DTG_3 (0x08U << TIM_BDTR_DTG_Pos) GPIO_BRR_BR9 GPIO_BRR_BR9_Msk TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG CAN_F3R1_FB3_Msk (0x1U << CAN_F3R1_FB3_Pos) __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE WWDG_CFR_W WWDG_CFR_W_Msk __SIZEOF_PTRDIFF_T__ 4 CAN_F0R1_FB22_Msk (0x1U << CAN_F0R1_FB22_Pos) I2C_SR1_ADDR_Pos (1U) DAC_CR_TEN1_Pos (2U) DMA_SxCR_MBURST_0 (0x1U << DMA_SxCR_MBURST_Pos) RCC_APB2LPENR_USART6LPEN_Msk (0x1U << RCC_APB2LPENR_USART6LPEN_Pos) RCC_DCKCFGR_TIMPRE_Msk (0x1U << RCC_DCKCFGR_TIMPRE_Pos) FLASH_OPTCR1_nWRP_7 (0x080U << FLASH_OPTCR1_nWRP_Pos) CAN_F4R1_FB16_Msk (0x1U << CAN_F4R1_FB16_Pos) CEC_IER_TXBRIE_Msk (0x1U << CEC_IER_TXBRIE_Pos) DCMI_ESUR_FSU_Pos (0U) TIM_SMCR_ETF_1 (0x2U << TIM_SMCR_ETF_Pos) CAN_IER_FOVIE0_Msk (0x1U << CAN_IER_FOVIE0_Pos) __HAL_RCC_GPIOC_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) == RESET) FMC_SDCMR_MRD_Pos (9U) __alloc_align(x) __attribute__((__alloc_align__(x))) __HAL_RCC_TIM5_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); UNUSED(tmpreg); } while(0U) __HAL_RCC_CRC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN)) TIM_BDTR_OSSI_Pos (10U) CAN_F3R1_FB7_Pos (7U) __SVID_VISIBLE 1 CAN_F12R1_FB9 CAN_F12R1_FB9_Msk USB_OTG_HCINT_NAK_Pos (4U) CoreDebug_DEMCR_VC_MMERR_Pos 4U _BSD_SIZE_T_DEFINED_  USART_CR1_PCE USART_CR1_PCE_Msk FPU_FPCCR_LSPACT_Pos 0U EXTI_IMR_MR22 EXTI_IMR_MR22_Msk CAN_FA1R_FACT4_Pos (4U) CAN_F3R2_FB24_Msk (0x1U << CAN_F3R2_FB24_Pos) FLASH_OPTCR_nWRP_7 0x00800000U FMC_BTR2_CLKDIV_3 (0x8U << FMC_BTR2_CLKDIV_Pos) FILENAME_MAX 1024 ADC_CR1_RES_Pos (24U) RCC_PLLMUL_12 RCC_PLL_MUL12 SAI_xIMR_AFSDETIE_Pos (5U) RTC_ALRMBR_SU_3 (0x8U << RTC_ALRMBR_SU_Pos) TIM_CCMR2_OC4M_Msk (0x7U << TIM_CCMR2_OC4M_Pos) OB_PCROP_SECTOR_0 0x00000001U USB_OTG_HS_MAX_OUT_ENDPOINTS 8U USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk CAN_F13R2_FB31_Msk (0x1U << CAN_F13R2_FB31_Pos) __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE USB_OTG_HPRT_PRST_Pos (8U) GPIO_OTYPER_OT5_Msk (0x1U << GPIO_OTYPER_OT5_Pos) CAN_F8R2_FB10 CAN_F8R2_FB10_Msk FLASH_ACR_LATENCY_1WS 0x00000001U FPU_FPDSCR_AHP_Pos 26U CAN_F10R1_FB2_Pos (2U) USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U) CAN_FM1R_FBM13_Pos (13U) FPU_FPCCR_MONRDY_Pos 8U GPIO_MODER_MODER4_Pos (8U) PWR_CR_ODSWEN PWR_CR_ODSWEN_Msk CAN_F12R1_FB6_Pos (6U) CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk RCC_CIR_LSERDYC_Msk (0x1U << RCC_CIR_LSERDYC_Pos) GPIO_ODR_OD10 GPIO_ODR_OD10_Msk CAN_F2R1_FB0_Msk (0x1U << CAN_F2R1_FB0_Pos) RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk CAN_FA1R_FACT27 CAN_FA1R_FACT27_Msk CAN_F6R1_FB6_Pos (6U) __INT64_TYPE__ long long int __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U) CAN_F8R2_FB22_Msk (0x1U << CAN_F8R2_FB22_Pos) __HAL_RCC_DAC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET) CAN_F4R1_FB23_Pos (23U) __sfileno(p) ((p)->_file) _flags FMC_PATT_ATTHIZ2_7 (0x80U << FMC_PATT_ATTHIZ2_Pos) ADC_CR2_DDS_Msk (0x1U << ADC_CR2_DDS_Pos) CAN_F0R1_FB14_Pos (14U) CAN_FS1R_FSC18 CAN_FS1R_FSC18_Msk TPI_FFSR_FlInProg_Pos 0U SDIO_MASK_CCRCFAILIE_Pos (0U) __EXP(x) __ ##x ##__ FLASH_OPTCR_nWRP_6 0x00400000U CAN_RI1R_STID_Msk (0x7FFU << CAN_RI1R_STID_Pos) MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD CAN_F7R1_FB22_Msk (0x1U << CAN_F7R1_FB22_Pos) USART_CR2_LBDIE USART_CR2_LBDIE_Msk SCB_ICSR_PENDSTSET_Pos 26U CAN_F6R1_FB18 CAN_F6R1_FB18_Msk EXTI_IMR_IM EXTI_IMR_IM_Msk USB_OTG_HPRT_POCCHNG_Pos (5U) DCMI_BASE (AHB2PERIPH_BASE + 0x50000U) USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk __HAL_RCC_SPI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST)) PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef FMC_SDTR1_TRAS FMC_SDTR1_TRAS_Msk FMC_SDCR2_RPIPE FMC_SDCR2_RPIPE_Msk __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11 USB_OTG_HPRT_PTCTL_Pos (13U) USB_OTG_DCFG_DSPD_1 (0x2U << USB_OTG_DCFG_DSPD_Pos) USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFU << USB_OTG_DOEPCTL_MPSIZ_Pos) __need_NULL EXTI_EMR_MR13 EXTI_EMR_MR13_Msk TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) USB_OTG_HPTXSTS_PTXQSAV_4 (0x10U << USB_OTG_HPTXSTS_PTXQSAV_Pos) FMC_BTR3_DATLAT_1 (0x2U << FMC_BTR3_DATLAT_Pos) CAN_FFA1R_FFA15_Pos (15U) QUADSPI_CCR_ABMODE_1 (0x2U << QUADSPI_CCR_ABMODE_Pos) __u_long_defined  I2C_CR2_FREQ_5 (0x20U << I2C_CR2_FREQ_Pos) ADC_SQR1_SQ14_Msk (0x1FU << ADC_SQR1_SQ14_Pos) USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk _lbfsize __HAL_RCC_TIM12_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST)) CAN_F4R1_FB17_Pos (17U) DMA_MBURST_SINGLE 0x00000000U __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U) SDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk CAN_F5R1_FB2 CAN_F5R1_FB2_Msk SAI_xFRCR_FRL_2 (0x04U << SAI_xFRCR_FRL_Pos) DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) ADC_SMPR1_SMP18_0 (0x1U << ADC_SMPR1_SMP18_Pos) SPDIFRX_SR_PERR_Pos (2U) HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback CAN_FM1R_FBM0_Msk (0x1U << CAN_FM1R_FBM0_Pos) __sFILE ADC_CDR_RDATA_MST ADC_CDR_DATA1 PHY_RESET_DELAY ((uint32_t)0x000000FFU) __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE CEC_RXDR_RXD_Msk (0xFFU << CEC_RXDR_RXD_Pos) TIM_CR2_OIS3N_Msk (0x1U << TIM_CR2_OIS3N_Pos) TIM_CCMR1_OC2PE_Pos (11U) DMA_SxNDT_Msk (0xFFFFU << DMA_SxNDT_Pos) EXTI_IMR_MR0_Pos (0U) TIM_CCMR2_CC3S_0 (0x1U << TIM_CCMR2_CC3S_Pos) CAN_TSR_TME2_Pos (28U) __CONCAT1(x,y) x ## y CAN_IER_WKUIE CAN_IER_WKUIE_Msk INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1) CAN_F6R1_FB21_Pos (21U) HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM CAN_TSR_TERR2 CAN_TSR_TERR2_Msk CAN_F1R1_FB12_Msk (0x1U << CAN_F1R1_FB12_Pos) RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk GPIO_AFRL_AFSEL3_2 (0x4U << GPIO_AFRL_AFSEL3_Pos) __HAL_RCC_CAN2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN)) EXTI_FTSR_TR20_Msk (0x1U << EXTI_FTSR_TR20_Pos) SPI_CR1_CRCEN_Msk (0x1U << SPI_CR1_CRCEN_Pos) FLASH_SCALE2_LATENCY5_FREQ 150000000U RCC_BDCR_RTCSEL_Pos (8U) CCER_CCxE_MASK TIM_CCER_CCxE_MASK CAN_F12R2_FB9_Pos (9U) RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1U << RCC_AHB1LPENR_SRAM1LPEN_Pos) RCC_BDCR_OFFSET (RCC_OFFSET + 0x70U) INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1) HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT()) TIM_FLAG_CC3OF (TIM_SR_CC3OF) GPIO_MODER_MODE9_Pos (18U) PWR_CR_PLS_LEV2 0x00000040U EXTI_PR_PR18_Msk (0x1U << EXTI_PR_PR18_Pos) GPIO_GET_INDEX(__GPIOx__) (uint8_t)(((__GPIOx__) == (GPIOA))? 0U : ((__GPIOx__) == (GPIOB))? 1U : ((__GPIOx__) == (GPIOC))? 2U : ((__GPIOx__) == (GPIOD))? 3U : ((__GPIOx__) == (GPIOE))? 4U : ((__GPIOx__) == (GPIOF))? 5U : ((__GPIOx__) == (GPIOG))? 6U : 7U) FLASH_ACR_PRFTEN_Msk (0x1U << FLASH_ACR_PRFTEN_Pos) TIM_BDTR_DTG_2 (0x04U << TIM_BDTR_DTG_Pos) USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1U << USB_OTG_GUSBCFG_ULPIFSLS_Pos) __arg_type_tag(arg_kind,arg_idx,type_tag_idx)  CAN_F6R1_FB27_Pos (27U) TIM1_CC_IRQn USB_OTG_DOEPCTL_USBAEP_Pos (15U) SDIO_STA_RXFIFOF_Msk (0x1U << SDIO_STA_RXFIFOF_Pos) USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U) __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE CAN_F4R2_FB14_Msk (0x1U << CAN_F4R2_FB14_Pos) CAN_F6R1_FB10_Msk (0x1U << CAN_F6R1_FB10_Pos) HAL_UART_ERROR_NE 0x00000002U _cvtbuf GPIO_BSRR_BS12_Msk (0x1U << GPIO_BSRR_BS12_Pos) CAN_TI0R_RTR CAN_TI0R_RTR_Msk _REENT_EMERGENCY(ptr) ((ptr)->_emergency) DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE) RTC_BKP13R_Msk (0xFFFFFFFFU << RTC_BKP13R_Pos) ADC_CSR_EOC3_Pos (17U) EXTI_FTSR_TR9_Pos (9U) __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED FMPI2C_TIMINGR_PRESC_Msk (0xFU << FMPI2C_TIMINGR_PRESC_Pos) CAN_FA1R_FACT22_Msk (0x1U << CAN_FA1R_FACT22_Pos) PAGESIZE FLASH_PAGE_SIZE USB_OTG_GRSTCTL_TXFNUM_3 (0x08U << USB_OTG_GRSTCTL_TXFNUM_Pos) TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 EXTI_IMR_MR9 EXTI_IMR_MR9_Msk MPU_REGION_PRIV_RO_URO ((uint8_t)0x06) CAN_F7R2_FB23 CAN_F7R2_FB23_Msk FMPI2C_ICR_STOPCF_Pos (5U) CAN_F1R2_FB28 CAN_F1R2_FB28_Msk _RETARGETABLE_LOCKING 1 RTC_DR_YU RTC_DR_YU_Msk EXTI_RTSR_TR19_Msk (0x1U << EXTI_RTSR_TR19_Pos) USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFU << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_F9R2_FB12_Msk (0x1U << CAN_F9R2_FB12_Pos) RCC_TypeDef RCC_DCKCFGR_PLLI2SDIVQ_2 (0x04U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk TIM_CCR4_CCR4_Pos (0U) CAN_F6R1_FB7_Msk (0x1U << CAN_F6R1_FB7_Pos) _STDIO_H_  __HAL_DBGMCU_FREEZE_TIM3() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM3_STOP)) FMPI2C_ISR_RXNE_Msk (0x1U << FMPI2C_ISR_RXNE_Pos) SPDIFRX_SR_PERR SPDIFRX_SR_PERR_Msk __HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0xFFFFFFFFU) PWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk __SSTR 0x0200 USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7U << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos) CAN_F12R2_FB16_Msk (0x1U << CAN_F12R2_FB16_Pos) GPIO_BSRR_BR_9 GPIO_BSRR_BR9 GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1 FMPI2C_CR2_NBYTES FMPI2C_CR2_NBYTES_Msk RCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16 FLASH_CR_EOPIE_Pos (24U) CAN_F9R1_FB8 CAN_F9R1_FB8_Msk __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE __HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~(TIM_CR1_URS)) FMC_SDTR2_TRAS_2 (0x4U << FMC_SDTR2_TRAS_Pos) DMA_SxCR_PINCOS_Msk (0x1U << DMA_SxCR_PINCOS_Pos) RCC_CSR_LSIRDY_Pos (1U) EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk CAN_F13R2_FB22 CAN_F13R2_FB22_Msk GPIO_AFRH_AFSEL11_1 (0x2U << GPIO_AFRH_AFSEL11_Pos) FMPI2C_OAR1_OA1_Pos (0U) TIM_SR_BIF TIM_SR_BIF_Msk TIM_EGR_COMG_Msk (0x1U << TIM_EGR_COMG_Pos) SDIO_CMD_CMDINDEX_Msk (0x3FU << SDIO_CMD_CMDINDEX_Pos) GPIO_ODR_OD11_Pos (11U) CAN_F11R1_FB30_Pos (30U) SYSCFG_EXTICR2_EXTI7_PI 0x8000U CAN_RI1R_RTR_Msk (0x1U << CAN_RI1R_RTR_Pos) SDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk RCC_CIR_LSERDYIE_Pos (9U) TIM_OCMODE_FORCED_INACTIVE (TIM_CCMR1_OC1M_2) DMA_LIFCR_CDMEIF0_Pos (2U) USB_OTG_HCCHAR_CHDIS_Msk (0x1U << USB_OTG_HCCHAR_CHDIS_Pos) __HAL_RCC_CAN2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN)) CAN_F3R2_FB14 CAN_F3R2_FB14_Msk DMA_HIFCR_CDMEIF4_Pos (2U) __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE CAN_F5R2_FB26_Msk (0x1U << CAN_F5R2_FB26_Pos) FLASH_ACR_LATENCY_5WS 0x00000005U RCC_IT_HSIRDY ((uint8_t)0x04) FMC_PCR_TCLR_3 (0x8U << FMC_PCR_TCLR_Pos) ETH_RXBUFNB ((uint32_t)4U) ADC_SMPR2_SMP7_1 (0x2U << ADC_SMPR2_SMP7_Pos) CEC_CR_TXSOM_Msk (0x1U << CEC_CR_TXSOM_Pos) HAL_TICK_FREQ_1KHZ __SFRACT_FBIT__ 7 FMC_BTR2_BUSTURN_1 (0x2U << FMC_BTR2_BUSTURN_Pos) __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET SPDIFRX_DR1_V_Pos (1U) DAC_DHR8R1_DACC1DHR_Pos (0U) __GCC_ATOMIC_CHAR_LOCK_FREE 2 SCB_SHCSR_MEMFAULTACT_Msk (1UL ) RCC_PLLI2SCFGR_PLLI2SN_8 (0x100U << RCC_PLLI2SCFGR_PLLI2SN_Pos) CAN_F10R2_FB23 CAN_F10R2_FB23_Msk SPI_I2SPR_ODD_Msk (0x1U << SPI_I2SPR_ODD_Pos) CAN_F7R2_FB23_Pos (23U) DMA1_Stream4_BASE (DMA1_BASE + 0x070U) USB_OTG_HPRT_PPWR_Msk (0x1U << USB_OTG_HPRT_PPWR_Pos) RTC_TSDR_MU_3 (0x8U << RTC_TSDR_MU_Pos) USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk TIM_AUTOMATICOUTPUT_ENABLE (TIM_BDTR_AOE) __DEC32_MAX_EXP__ 97 DMA_LISR_HTIF1_Pos (10U) GPIO_MODER_MODER0_Pos (0U) GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk RTC_TSTR_ST_Msk (0x7U << RTC_TSTR_ST_Pos) __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART1LPEN)) __HAL_RCC_TIM11_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) != RESET) USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk GPIO_AFRL_AFRL5_3 GPIO_AFRL_AFSEL5_3 CAN_TSR_ABRQ1_Msk (0x1U << CAN_TSR_ABRQ1_Pos) DCMI_ESCR_FEC_Msk (0xFFU << DCMI_ESCR_FEC_Pos) GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1 __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN)) _TIMER_T_DECLARED  TIM_BDTR_AOE_Pos (14U) USB_OTG_GUSBCFG_PCCI_Msk (0x1U << USB_OTG_GUSBCFG_PCCI_Pos) CAN_MSR_ERRI_Msk (0x1U << CAN_MSR_ERRI_Pos) __HAL_RCC_FMC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN)) FMPI2C_TIMINGR_SCLH_Msk (0xFFU << FMPI2C_TIMINGR_SCLH_Pos) TIM_DMABASE_CCR1 0x0000000DU __DA_IBIT__ 32 RTC_CR_ALRBE_Msk (0x1U << RTC_CR_ALRBE_Pos) CAN_F12R2_FB7_Msk (0x1U << CAN_F12R2_FB7_Pos) MPU_REGION_NO_ACCESS ((uint8_t)0x00) TIM_SR_CC4OF_Pos (12U) DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) INT_FAST16_MAX (__INT_FAST16_MAX__) FMC_BCR3_WAITCFG FMC_BCR3_WAITCFG_Msk CAN_F7R2_FB17_Pos (17U) CAN_IER_FOVIE1_Pos (6U) GPIO_AFRH_AFRH4_1 GPIO_AFRH_AFSEL12_1 FMC_SDCMR_NRFS_2 (0x4U << FMC_SDCMR_NRFS_Pos) _FLD2VAL(field,value) ((value & field ## _Msk) >> field ## _Pos) CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk RCC_BDCR_LSEBYP_Pos (2U) RCC_CSR_WWDGRSTF_Msk (0x1U << RCC_CSR_WWDGRSTF_Pos) CAN_F7R1_FB6_Msk (0x1U << CAN_F7R1_FB6_Pos) ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U GPIO_BRR_BR13_Msk (0x1U << GPIO_BRR_BR13_Pos) CAN_F8R2_FB4_Pos (4U) TIM_OCNPOLARITY_LOW (TIM_CCER_CC1NP) USART_SR_ORE USART_SR_ORE_Msk QUADSPI_DCR_FSIZE_3 (0x08U << QUADSPI_DCR_FSIZE_Pos) SCB_ICSR_PENDSTCLR_Pos 25U FMC_SDCR2_WP FMC_SDCR2_WP_Msk CAN_F8R1_FB30_Msk (0x1U << CAN_F8R1_FB30_Pos) RTC_ALRMAR_MNT_Pos (12U) GPIO_BRR_BR7_Msk (0x1U << GPIO_BRR_BR7_Pos) __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN)) HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6 HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT SAI_GCR_SYNCOUT_Pos (4U) USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk __aligned(x) __attribute__((__aligned__(x))) SYSCFG_EXTICR4_EXTI14_PA 0x0000U FMC_SDCR2_NB_Msk (0x1U << FMC_SDCR2_NB_Pos) CAN_F10R2_FB10_Pos (10U) __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE CAN_F12R2_FB12 CAN_F12R2_FB12_Msk USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk FMC_BTR3_CLKDIV_Msk (0xFU << FMC_BTR3_CLKDIV_Pos) FLASH_OPTCR1_nWRP_0 (0x001U << FLASH_OPTCR1_nWRP_Pos) RTC_TR_HT RTC_TR_HT_Msk ADC_CSR_AWD3_Msk (0x1U << ADC_CSR_AWD3_Pos) USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk RCC_CFGR_HPRE_DIV1 0x00000000U __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET) DMA_LIFCR_CHTIF1_Pos (10U) CAN_F11R1_FB18_Msk (0x1U << CAN_F11R1_FB18_Pos) __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WS FLASH_SR_SOP_Pos (1U) __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 3U))); FMC_PATT_ATTHOLD2_Pos (16U) CAN_F9R2_FB27_Pos (27U) CAN_F7R2_FB5 CAN_F7R2_FB5_Msk __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE GPIOE_BASE (AHB1PERIPH_BASE + 0x1000U) ADC_SQR2_SQ12_4 (0x10U << ADC_SQR2_SQ12_Pos) USB_OTG_HS_TOTAL_FIFO_SIZE 4096U SAI_xFRCR_FSALL_4 (0x10U << SAI_xFRCR_FSALL_Pos) RCC_RTCCLKSOURCE_HSE_DIV15 0x000F0300U __HAL_RCC_SAI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI1RST)) CAN_F1R1_FB17_Pos (17U) ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) CAN_F13R1_FB28_Pos (28U) __HAL_RCC_UART4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET) RTC_TSTR_MNT_Msk (0x7U << RTC_TSTR_MNT_Pos) __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET QUADSPI_CR_TOIE_Msk (0x1U << QUADSPI_CR_TOIE_Pos) RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk SPDIFRX_IMR_SBLKIE_Pos (4U) CAN_F6R1_FB3_Msk (0x1U << CAN_F6R1_FB3_Pos) __HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST)) EXTI_EMR_MR20 EXTI_EMR_MR20_Msk WWDG_CFR_W1 WWDG_CFR_W_1 USB_OTG_DIEPINT_EPDISD_Msk (0x1U << USB_OTG_DIEPINT_EPDISD_Pos) CAN_F8R2_FB22 CAN_F8R2_FB22_Msk RCC_DCKCFGR_SAI2SRC RCC_DCKCFGR_SAI2SRC_Msk __HAL_RCC_DMA2_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST)) CAN_F12R2_FB20_Pos (20U) CAN_F2R2_FB27 CAN_F2R2_FB27_Msk CAN_F2R1_FB9_Msk (0x1U << CAN_F2R1_FB9_Pos) __HAL_RCC_UART5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST)) DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) DMA_CHANNEL_2 0x04000000U FMC_BCR1_CPSIZE_2 (0x4U << FMC_BCR1_CPSIZE_Pos) QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk __IRDA_DISABLE __HAL_IRDA_DISABLE RCC_PLLR_SYSCLK_SUPPORT  RTC_TSDR_DT_0 (0x1U << RTC_TSDR_DT_Pos) __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) == RESET) CAN2 ((CAN_TypeDef *) CAN2_BASE) __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN)) SDIO_CLKCR_HWFC_EN_Msk (0x1U << SDIO_CLKCR_HWFC_EN_Pos) DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk HAL_FLASH_ERROR_PGP 0x00000004U SYSCFG_CMPCR_READY_Msk (0x1U << SYSCFG_CMPCR_READY_Pos) SYSCFG_EXTICR1_EXTI1_PJ 0x0090U QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk CAN_RDL0R_DATA2_Msk (0xFFU << CAN_RDL0R_DATA2_Pos) GPIO_PIN_7 ((uint16_t)0x0080) QUADSPI_CR_TCIE_Msk (0x1U << QUADSPI_CR_TCIE_Pos) TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U SDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE I2C_CCR_CCR I2C_CCR_CCR_Msk RCC_IT_HSI14 RCC_IT_HSI14RDY USB_OTG_DIEPCTL_STALL_Pos (21U) CAN_F4R1_FB22_Msk (0x1U << CAN_F4R1_FB22_Pos) FMC_BTR2_ADDHLD_Pos (4U) CAN_F12R2_FB14_Pos (14U) USART_CR2_CPHA_Pos (9U) USB_OTG_HCINTMSK_STALLM_Pos (3U) RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk _p5s RCC_OFFSET (RCC_BASE - PERIPH_BASE) USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk CAN_F8R1_FB11 CAN_F8R1_FB11_Msk USART_CR1_RE_Msk (0x1U << USART_CR1_RE_Pos) QUADSPI_SR_FLEVEL_Pos (8U) __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE PHY_WRITE_TO ((uint32_t)0x0000FFFFU) __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5 CAN_F5R1_FB0_Msk (0x1U << CAN_F5R1_FB0_Pos) GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk FLASH_OPTCR_nWRP_4 0x00100000U TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1 USB_OTG_FRMNUM_1 (0x2U << USB_OTG_FRMNUM_Pos) CAN_F1R1_FB8_Pos (8U) DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk __UINT_LEAST64_MAX__ 0xffffffffffffffffULL FMC_BCR1_MUXEN FMC_BCR1_MUXEN_Msk ADC_CCR_DELAY_0 (0x1U << ADC_CCR_DELAY_Pos) __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE CAN_F11R2_FB28 CAN_F11R2_FB28_Msk CAN_F1R1_FB6_Msk (0x1U << CAN_F1R1_FB6_Pos) IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE RCC_SSCGR_SSCGEN_Msk (0x1U << RCC_SSCGR_SSCGEN_Pos) RTC_TSTR_MNU_2 (0x4U << RTC_TSTR_MNU_Pos) CAN_F9R1_FB20_Msk (0x1U << CAN_F9R1_FB20_Pos) TIM_DMABASE_CCR2 0x0000000EU ADC_SMPR2_SMP5_2 (0x4U << ADC_SMPR2_SMP5_Pos) DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk PWR_WAKEUP_PIN1 0x00000100U IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F13R1_FB23 CAN_F13R1_FB23_Msk TIM_CCMR2_IC4PSC_0 (0x1U << TIM_CCMR2_IC4PSC_Pos) CAN_FA1R_FACT9_Msk (0x1U << CAN_FA1R_FACT9_Pos) FMC_BCR4_MBKEN_Pos (0U) ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0 SPDIFRX_SR_SBD SPDIFRX_SR_SBD_Msk CAN_F11R2_FB27_Msk (0x1U << CAN_F11R2_FB27_Pos) EXTI_EMR_EM12 EXTI_EMR_MR12 EXTI_EMR_MR6 EXTI_EMR_MR6_Msk RCC_AHB1RSTR_GPIOERST_Msk (0x1U << RCC_AHB1RSTR_GPIOERST_Pos) SD_SDMMC_DISABLED SD_SDIO_DISABLED USB_OTG_GINTSTS_IEPINT_Msk (0x1U << USB_OTG_GINTSTS_IEPINT_Pos) CAN_F1R1_FB27_Msk (0x1U << CAN_F1R1_FB27_Pos) DMA_SxFCR_FS_Pos (3U) SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) CAN_F0R2_FB20_Pos (20U) _EXFUN_NOTHROW(name,proto) name proto _NOTHROW CAN_F3R2_FB25_Msk (0x1U << CAN_F3R2_FB25_Pos) ADC_SMPR2_SMP1_Msk (0x7U << ADC_SMPR2_SMP1_Pos) GPIO_BRR_BR11_Pos (11U) CAN_F11R2_FB27 CAN_F11R2_FB27_Msk CAN_F4R1_FB7_Pos (7U) USB_OTG_GRSTCTL_TXFNUM_2 (0x04U << USB_OTG_GRSTCTL_TXFNUM_Pos) ADC_CR2_DMA_Pos (8U) __HA_IBIT__ 8 CAN_RDH1R_DATA4_Msk (0xFFU << CAN_RDH1R_DATA4_Pos) FMC_BWTR3_ACCMOD FMC_BWTR3_ACCMOD_Msk CAN_F5R1_FB14_Pos (14U) ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk CAN_FM1R_FBM10_Msk (0x1U << CAN_FM1R_FBM10_Pos) USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk RTC_CALIBR_DC RTC_CALIBR_DC_Msk PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER RTC_TAFCR_TAMP1TRG_Pos (1U) USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_TOM_Pos) RCC_DCKCFGR_SAI1SRC_Msk (0x3U << RCC_DCKCFGR_SAI1SRC_Pos) __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U) ITM_IWR_ATVALIDM_Msk (1UL ) DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk CAN_F4R2_FB29_Msk (0x1U << CAN_F4R2_FB29_Pos) QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE) CAN_F5R1_FB6_Pos (6U) IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || ((STATE) == MPU_REGION_DISABLE)) I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS EXTI_EMR_EM16 EXTI_EMR_MR16 RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk SYSCFG_EXTICR1_EXTI3_PK 0xA000U DAC_DHR12RD_DACC1DHR_Pos (0U) USB_OTG_HCCHAR_EPNUM_3 (0x8U << USB_OTG_HCCHAR_EPNUM_Pos) CAN_F0R1_FB3_Msk (0x1U << CAN_F0R1_FB3_Pos) CAN_F4R2_FB5 CAN_F4R2_FB5_Msk FSMC_IRQHandler FMC_IRQHandler USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) FLASH_MER_BIT (FLASH_CR_MER) SCB_CPUID_IMPLEMENTER_Pos 24U __HAL_RCC_SPI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST)) FMC_BTR2_DATAST_7 (0x80U << FMC_BTR2_DATAST_Pos) ADC_CR1_JDISCEN_Msk (0x1U << ADC_CR1_JDISCEN_Pos) FMC_Bank3 ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE) FMC_SDSR_BUSY FMC_SDSR_BUSY_Msk CAN_F2R2_FB30_Pos (30U) __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE GPIO_AFRL_AFSEL1_0 (0x1U << GPIO_AFRL_AFSEL1_Pos) ADC_CSR_JSTRT3_Msk (0x1U << ADC_CSR_JSTRT3_Pos) GPIO_AFRH_AFSEL10_Pos (8U) GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk TPI_ITCTRL_Mode_Pos 0U GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1 CAN_F9R2_FB27_Msk (0x1U << CAN_F9R2_FB27_Pos) SPI_I2SPR_MCKOE_Pos (9U) ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6 TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS FMC_SDTR1_TMRD_1 (0x2U << FMC_SDTR1_TMRD_Pos) FMC_SDTR1_TXSR_Msk (0xFU << FMC_SDTR1_TXSR_Pos) _OFF_T_DECLARED  FMC_BWTR2_BUSTURN_2 (0x4U << FMC_BWTR2_BUSTURN_Pos) __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : __HAL_COMP_COMP2_EXTI_DISABLE_IT()) TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk CAN_F5R1_FB12_Msk (0x1U << CAN_F5R1_FB12_Pos) FMC_BTR3_DATLAT_2 (0x4U << FMC_BTR3_DATLAT_Pos) RCC_RTCCLKSOURCE_HSE_DIV29 0x001D0300U GPIO_IDR_ID11 GPIO_IDR_ID11_Msk RCC_CIR_PLLSAIRDYIE RCC_CIR_PLLSAIRDYIE_Msk OB_PCROP_SELECTED ((uint8_t)0x80) ITM_TCR_GTSFREQ_Pos 10U _mbrlen_state EXTI_IMR_IM2 EXTI_IMR_MR2 SAI_xCR1_DS SAI_xCR1_DS_Msk ADC_CCR_DMA_Pos (14U) CAN_F4R2_FB17_Pos (17U) __FLT_EVAL_METHOD__ 0 CAN_F2R2_FB24_Pos (24U) CAN_F7R1_FB24 CAN_F7R1_FB24_Msk USB_OTG_DAINT_IEPINT_Msk (0xFFFFU << USB_OTG_DAINT_IEPINT_Pos) RCC_PLLCFGR_PLLR_Msk (0x7U << RCC_PLLCFGR_PLLR_Pos) RTC_SHIFTR_SUBFS_Pos (0U) CAN_F1R1_FB29 CAN_F1R1_FB29_Msk GPIO_MODER_MODER3_Msk (0x3U << GPIO_MODER_MODER3_Pos) USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk FMC_BTR4_DATAST_5 (0x20U << FMC_BTR4_DATAST_Pos) SDIO_CLKCR_WIDBUS_1 (0x2U << SDIO_CLKCR_WIDBUS_Pos) _POSIX_SOURCE __HAL_RCC_BKPSRAM_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET) FMC_BTR1_DATLAT_Msk (0xFU << FMC_BTR1_DATLAT_Pos) RTC_BKP17R_Pos (0U) FLASH_OPTCR_SPRMOD_Msk (0x1U << FLASH_OPTCR_SPRMOD_Pos) RTC_TR_HU RTC_TR_HU_Msk GPIO_IDR_ID1_Msk (0x1U << GPIO_IDR_ID1_Pos) FLASH_SR_PGAERR_Msk (0x1U << FLASH_SR_PGAERR_Pos) UART_IT_TXE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TXEIE)) SYSCFG_EXTICR2_EXTI6_PB 0x0100U DMA_SxCR_MBURST_Pos (23U) FMPI2C_RXDR_RXDATA_Pos (0U) DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) I2C_CCR_DUTY_Pos (14U) OB_PCROP_SECTOR_3 0x00000008U FPDS_BitNumber FPDS_BIT_NUMBER CAN_FFA1R_FFA13_Pos (13U) __HAL_RCC_TIM4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET) CAN_F10R1_FB29_Msk (0x1U << CAN_F10R1_FB29_Pos) SAI2 ((SAI_TypeDef *) SAI2_BASE) __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN)) CAN_F2R1_FB17_Msk (0x1U << CAN_F2R1_FB17_Pos) IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1)) CAN_FFA1R_FFA3_Pos (3U) USB_OTG_GUSBCFG_TSDPS_Msk (0x1U << USB_OTG_GUSBCFG_TSDPS_Pos) RTC_CR_DCE RTC_CR_DCE_Msk USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk CAN_F7R1_FB12_Pos (12U) TIM_ARR_ARR_Pos (0U) FMC_BWTR1_ADDSET FMC_BWTR1_ADDSET_Msk DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U) HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6 CAN_F6R2_FB27_Pos (27U) TIM_CCMR2_OC3PE_Msk (0x1U << TIM_CCMR2_OC3PE_Pos) DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE USART_BRR_DIV_Mantissa_Msk (0xFFFU << USART_BRR_DIV_Mantissa_Pos) FLASH_LATENCY_11 FLASH_ACR_LATENCY_11WS GPIO_AF3_TIM11 ((uint8_t)0x03) RCC_CLK48CLKSOURCE_PLLQ 0x00000000U CAN_F10R1_FB28_Pos (28U) DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk USB_OTG_PKTSTS_3 (0x8U << USB_OTG_PKTSTS_Pos) CAN_F9R1_FB10 CAN_F9R1_FB10_Msk OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1 FMC_BTR1_ACCMOD FMC_BTR1_ACCMOD_Msk RCC_PLLSAICFGR_PLLSAIP_Msk (0x3U << RCC_PLLSAICFGR_PLLSAIP_Pos) RCC_DCKCFGR2_SPDIFRXSEL_Msk (0x1U << RCC_DCKCFGR2_SPDIFRXSEL_Pos) __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE TIM_CCMR1_OC2M_0 (0x1U << TIM_CCMR1_OC2M_Pos) ADC_CR2_JEXTEN_Pos (20U) USB_OTG_DIEPMSK_INEPNEM_Msk (0x1U << USB_OTG_DIEPMSK_INEPNEM_Pos) CAN_F5R2_FB19_Msk (0x1U << CAN_F5R2_FB19_Pos) EXTI_IMR_MR15 EXTI_IMR_MR15_Msk USB_OTG_GINTSTS_OTGINT_Pos (2U) DCMI_MIS_VSYNC_MIS_Msk (0x1U << DCMI_MIS_VSYNC_MIS_Pos) RCC_CFGR_MCO1PRE_0 (0x1U << RCC_CFGR_MCO1PRE_Pos) CAN_F7R1_FB15_Msk (0x1U << CAN_F7R1_FB15_Pos) TIM_CCMR1_CC1S_Msk (0x3U << TIM_CCMR1_CC1S_Pos) TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING RTC_TAFCR_TAMPPRCH_0 (0x1U << RTC_TAFCR_TAMPPRCH_Pos) RTC_TR_MNU_1 (0x2U << RTC_TR_MNU_Pos) __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET FLASH_ACR_LATENCY_14WS 0x0000000EU DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk __INT_LEAST16_TYPE__ short int SYSCFG_EXTICR2_EXTI4_PI 0x0008U __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE __HAL_RCC_CAN1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET) RCC_APB1RSTR_TIM13RST_Pos (7U) USB_OTG_HCINT_DTERR_Msk (0x1U << USB_OTG_HCINT_DTERR_Pos) __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk CAN_TDL1R_DATA3_Pos (24U) __LFRACT_MIN__ (-0.5LR-0.5LR) RCC_AHB1RSTR_GPIOERST_Pos (4U) SPDIFRX_CR_RXDMAEN SPDIFRX_CR_RXDMAEN_Msk USB_OTG_HS_PERIPH_BASE 0x40040000U SAI_xCR1_CKSTR_Msk (0x1U << SAI_xCR1_CKSTR_Pos) __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET TIM_BDTR_MOE_Msk (0x1U << TIM_BDTR_MOE_Pos) CAN_F13R2_FB3_Msk (0x1U << CAN_F13R2_FB3_Pos) MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE PWR_CSR_WUF PWR_CSR_WUF_Msk USB_OTG_HCINT_TXERR_Pos (7U) CAN_F8R1_FB30_Pos (30U) TIM_TI1SELECTION_CH1 0x00000000U RTC_PRER_PREDIV_S_Pos (0U) EXTI_RTSR_TR5_Pos (5U) FMC_SDSR_MODES1_0 (0x1U << FMC_SDSR_MODES1_Pos) CAN_F13R1_FB17_Msk (0x1U << CAN_F13R1_FB17_Pos) USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE FMC_BWTR3_ADDSET_Pos (0U) RCC_RTCCLKSOURCE_HSE_DIV26 0x001A0300U __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS USART2_BASE (APB1PERIPH_BASE + 0x4400U) __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE FMC_BCR2_WAITEN_Pos (13U) EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk __ATOMIC_SEQ_CST 5 ADC_SMPR1_SMP17_1 (0x2U << ADC_SMPR1_SMP17_Pos) CAN_F10R2_FB9_Msk (0x1U << CAN_F10R2_FB9_Pos) RCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) RCC_APB1ENR_TIM7EN_Pos (5U) USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U) FMC_PATT_ATTHIZ2_6 (0x40U << FMC_PATT_ATTHIZ2_Pos) __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk GPIO_BRR_BR10 GPIO_BRR_BR10_Msk SDIO_ICR_DBCKENDC_Pos (10U) USB_OTG_GINTSTS_CMOD_Msk (0x1U << USB_OTG_GINTSTS_CMOD_Pos) TIM_BDTR_DTG_Msk (0xFFU << TIM_BDTR_DTG_Pos) DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk TIM_DMABASE_RCR 0x0000000CU RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL _Nullable  CAN_F0R1_FB11_Pos (11U) HAL_MAX_DELAY 0xFFFFFFFFU __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE FMC_BCR3_WAITEN_Pos (13U) FMC_BTR3_BUSTURN_2 (0x4U << FMC_BTR3_BUSTURN_Pos) CAN_F10R2_FB11_Msk (0x1U << CAN_F10R2_FB11_Pos) FMC_BTR4_ADDSET_Msk (0xFU << FMC_BTR4_ADDSET_Pos) FLASH_CR_SNB FLASH_CR_SNB_Msk CAN_F10R2_FB1_Pos (1U) GPIO_PUPDR_PUPD6_Pos (12U) CAN_F4R1_FB14_Msk (0x1U << CAN_F4R1_FB14_Pos) __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym))) SDIO_MASK_CCRCFAILIE_Msk (0x1U << SDIO_MASK_CCRCFAILIE_Pos) _INT8_T_DECLARED  CAN_F4R2_FB20 CAN_F4R2_FB20_Msk DCMI_ESCR_LSC_Pos (8U) CAN_F6R2_FB5_Pos (5U) SPDIFRX_CR_RXSTEO_Pos (3U) RCC_I2SAPB2CLKSOURCE_EXT ((uint32_t)RCC_DCKCFGR_I2S2SRC_0) SysTick_CALIB_SKEW_Pos 30U __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) != RESET) TPI_ITCTRL_Mode_Msk (0x1UL ) NVIC_PRIORITYGROUP_4 0x00000003U TIM_BDTR_MOE TIM_BDTR_MOE_Msk __lock_try_acquire(lock) __retarget_lock_try_acquire(lock) FMC_SDCR2_NR_0 (0x1U << FMC_SDCR2_NR_Pos) TIM_CCMR1_IC2F_Pos (12U) CAN_F2R1_FB0 CAN_F2R1_FB0_Msk I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk CAN_F9R1_FB3_Msk (0x1U << CAN_F9R1_FB3_Pos) __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED CAN_F1R2_FB0 CAN_F1R2_FB0_Msk ADC_CSR_OVR3 ADC_CSR_OVR3_Msk TIM_CCER_CC1E_Msk (0x1U << TIM_CCER_CC1E_Pos) TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk INT16_C(x) __INT16_C(x) TIM_DIER_CC3DE_Msk (0x1U << TIM_DIER_CC3DE_Pos) GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL CAN_F13R2_FB0_Pos (0U) CAN_F5R1_FB9_Msk (0x1U << CAN_F5R1_FB9_Pos) CAN_F2R1_FB28 CAN_F2R1_FB28_Msk ADC_SQR1_SQ15_3 (0x08U << ADC_SQR1_SQ15_Pos) TIM_CR2_OIS3N_Pos (13U) __HAL_SD_SDMMC_ENABLE_IT __HAL_SD_SDIO_ENABLE_IT SCB_ICSR_RETTOBASE_Pos 11U GPIO_OSPEEDR_OSPEED12_Msk (0x3U << GPIO_OSPEEDR_OSPEED12_Pos) GPIO_IDR_IDR_10 GPIO_IDR_ID10 ADC_SQR2_SQ12_Pos (25U) CAN_F11R2_FB25 CAN_F11R2_FB25_Msk SDIO_DCTRL_DMAEN_Msk (0x1U << SDIO_DCTRL_DMAEN_Pos) _SIGSET_T_DECLARED  CAN_F9R2_FB4_Pos (4U) SDIO_STA_CMDREND SDIO_STA_CMDREND_Msk WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk _REENT_WCRTOMB_STATE(ptr) ((ptr)->_new._reent._wcrtomb_state) SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING PWR_CR_FMSSR_Pos (20U) DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk RCC_PLLCFGR_PLLM_3 (0x08U << RCC_PLLCFGR_PLLM_Pos) RTC_ALRMBR_MNT_Pos (12U) QUADSPI_CR_PRESCALER_4 (0x10U << QUADSPI_CR_PRESCALER_Pos) RCC_CFGR_MCO2PRE_0 (0x1U << RCC_CFGR_MCO2PRE_Pos) _flock_t _ATFILE_SOURCE 1 __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED DebugMonitor_IRQn RTC_BKP5R RTC_BKP5R_Msk SYSCFG_EXTICR4_EXTI14_Msk (0xFU << SYSCFG_EXTICR4_EXTI14_Pos) SDIO_STA_DBCKEND_Msk (0x1U << SDIO_STA_DBCKEND_Pos) FLASHSIZE_BASE 0x1FFF7A22U GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00U) CAN_F7R1_FB20_Msk (0x1U << CAN_F7R1_FB20_Pos) CAN_F0R2_FB11 CAN_F0R2_FB11_Msk EXTI0_IRQn CAN_F0R2_FB2 CAN_F0R2_FB2_Msk ADC_CR2_DMA ADC_CR2_DMA_Msk RTC_ISR_TAMP2F_Pos (14U) RCC_APB2ENR_SPI1EN_Msk (0x1U << RCC_APB2ENR_SPI1EN_Pos) PTRDIFF_MIN (-PTRDIFF_MAX - 1) FLASH_ACR_ICEN_Pos (9U) RTC_TSTR_SU_3 (0x8U << RTC_TSTR_SU_Pos) SDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk QUADSPI_CR_PMM_Pos (23U) __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE TYPEERASE_PAGES FLASH_TYPEERASE_PAGES TIM_CR2_CCDS_Msk (0x1U << TIM_CR2_CCDS_Pos) RTC_ALRMBR_MNU_2 (0x4U << RTC_ALRMBR_MNU_Pos) I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk FMC_BWTR4_ADDSET FMC_BWTR4_ADDSET_Msk FMC_BTR1_ADDHLD_2 (0x4U << FMC_BTR1_ADDHLD_Pos) DWT_CPICNT_CPICNT_Pos 0U USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U) USB_OTG_GINTSTS_MMIS_Pos (1U) QUADSPI_IRQn CAN_F13R1_FB22_Msk (0x1U << CAN_F13R1_FB22_Pos) EXTI_RTSR_TR20_Pos (20U) CAN_IER_FMPIE0_Msk (0x1U << CAN_IER_FMPIE0_Pos) FMPI2C_ISR_TXE_Pos (0U) EXTI_PR_PR12_Pos (12U) CAN_F13R2_FB28_Pos (28U) fast_putc(x,p) (--(p)->_w < 0 ? __swbuf_r(_REENT, (int)(x), p) == EOF : (*(p)->_p = (x), (p)->_p++, 0)) DCMI_CR_OEBS_Msk (0x1U << DCMI_CR_OEBS_Pos) FMC_SDTR1_TRAS_3 (0x8U << FMC_SDTR1_TRAS_Pos) CAN_TDL1R_DATA1_Pos (8U) __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED USB_OTG_TX0FD_Msk (0xFFFFU << USB_OTG_TX0FD_Pos) __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET CAN_F1R2_FB21_Msk (0x1U << CAN_F1R2_FB21_Pos) FMPI2C_OAR2_OA2EN_Pos (15U) __STM32F4xx_HAL_VERSION ((__STM32F4xx_HAL_VERSION_MAIN << 24U) |(__STM32F4xx_HAL_VERSION_SUB1 << 16U) |(__STM32F4xx_HAL_VERSION_SUB2 << 8U ) |(__STM32F4xx_HAL_VERSION_RC)) GPIO_OSPEEDR_OSPEED9_Pos (18U) USB_OTG_GINTMSK_PTXFEM_Pos (26U) CAN_F8R1_FB22_Msk (0x1U << CAN_F8R1_FB22_Pos) I2C_SR1_ADD10_Pos (3U) DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1 FMC_SDTR1_TRAS_2 (0x4U << FMC_SDTR1_TRAS_Pos) USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1U << USB_OTG_GUSBCFG_ULPIIPD_Pos) CAN_F12R1_FB25_Pos (25U) CAN_F13R2_FB14 CAN_F13R2_FB14_Msk UART_IT_RXNE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_RXNEIE)) USART_CR3_IREN_Pos (1U) RCC_APB1LPENR_TIM2LPEN_Msk (0x1U << RCC_APB1LPENR_TIM2LPEN_Pos) PWR_CR_PLS_LEV3 0x00000060U CAN_F10R2_FB13_Msk (0x1U << CAN_F10R2_FB13_Pos) RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk EXTI_IMR_MR9_Pos (9U) USB_OTG_HCINTMSK_AHBERR_Msk (0x1U << USB_OTG_HCINTMSK_AHBERR_Pos) DMA_SxNDT_0 (0x0001U << DMA_SxNDT_Pos) CAN_F0R1_FB29_Msk (0x1U << CAN_F0R1_FB29_Pos) __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE USB_OTG_NPTXFSA_Pos (0U) CAN_FFA1R_FFA10_Pos (10U) GPIO_IDR_ID12_Pos (12U) __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE FMC_BCR1_WAITEN_Msk (0x1U << FMC_BCR1_WAITEN_Pos) CAN_TSR_ABRQ0_Pos (7U) USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk INJECTED_CHANNELS ADC_INJECTED_CHANNELS CAN_F5R1_FB7_Pos (7U) __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT CAN_F4R1_FB12_Pos (12U) __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN)) RTC_ISR_ALRAF_Msk (0x1U << RTC_ISR_ALRAF_Pos) GPIO_OSPEEDR_OSPEED2_0 (0x1U << GPIO_OSPEEDR_OSPEED2_Pos) CAN_F6R2_FB3_Msk (0x1U << CAN_F6R2_FB3_Pos) FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram __HAL_RCC_BKPSRAM_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET) RTC_WUTR_WUT RTC_WUTR_WUT_Msk __UINT32_MAX__ 0xffffffffUL FLASH_OPTCR_BOR_LEV_Pos (2U) __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED __GXX_TYPEINFO_EQUALITY_INLINE 0 CAN_F10R2_FB15 CAN_F10R2_FB15_Msk ETH_MAC_TXFIFO_IDLE 0x00000000U GPIO_BSRR_BS1_Msk (0x1U << GPIO_BSRR_BS1_Pos) RCC_APB1ENR_TIM12EN_Msk (0x1U << RCC_APB1ENR_TIM12EN_Pos) RTC_TSTR_MNU RTC_TSTR_MNU_Msk GPIO_BSRR_BS12_Pos (12U) RTC_BKP3R RTC_BKP3R_Msk FLASH_OPTCR1_nWRP_5 (0x020U << FLASH_OPTCR1_nWRP_Pos) CAN_F2R2_FB9_Msk (0x1U << CAN_F2R2_FB9_Pos) CAN_F5R1_FB27_Msk (0x1U << CAN_F5R1_FB27_Pos) USART_CR2_LBDIE_Pos (6U) SDIO_CLKCR_PWRSAV_Pos (9U) GPIO_AFRL_AFSEL0_Pos (0U) CAN_RDL0R_DATA2_Pos (16U) RCC_PERIPHCLK_SAI1 0x00000004U DCMI_CR_HSPOL_Pos (6U) CAN_FS1R_FSC21_Msk (0x1U << CAN_FS1R_FSC21_Pos) __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET CAN_MCR_RESET_Msk (0x1U << CAN_MCR_RESET_Pos) DCMI_RIS_ERR_RIS_Msk (0x1U << DCMI_RIS_ERR_RIS_Pos) USART_DR_DR USART_DR_DR_Msk CAN_F2R1_FB8_Pos (8U) __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE SAI_xFRCR_FRL_7 (0x80U << SAI_xFRCR_FRL_Pos) __GCC_ATOMIC_LONG_LOCK_FREE 2 RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk SPI_CR2_RXDMAEN_Msk (0x1U << SPI_CR2_RXDMAEN_Pos) __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE USART_SR_NE_Msk (0x1U << USART_SR_NE_Pos) CAN_F1R2_FB28_Pos (28U) ADC_IRQn TIM_CHANNEL_2 0x00000004U CAN_F3R1_FB22 CAN_F3R1_FB22_Msk EXTI_PR_PR4_Pos (4U) RCC_APB1LPENR_TIM4LPEN_Msk (0x1U << RCC_APB1LPENR_TIM4LPEN_Pos) __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT CAN_F6R1_FB22_Pos (22U) CAN_FS1R_FSC23 CAN_FS1R_FSC23_Msk CAN_F8R2_FB29_Msk (0x1U << CAN_F8R2_FB29_Pos) __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOBLPEN)) RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk __HAL_RCC_CEC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN); UNUSED(tmpreg); } while(0U) __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED CAN_F6R2_FB29 CAN_F6R2_FB29_Msk PWR_CR_FMSSR PWR_CR_FMSSR_Msk GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12 FLASH_ACR_BYTE2_ADDRESS_Msk (0x40023C03U << FLASH_ACR_BYTE2_ADDRESS_Pos) I2C_OAR1_ADD9_Pos (9U) CAN_F3R2_FB5_Pos (5U) CAN_F5R2_FB0_Msk (0x1U << CAN_F5R2_FB0_Pos) PWR_CSR_BRR_Pos (3U) USB_OTG_GRXFSIZ_RXFD_Pos (0U) SYSCFG_EXTICR2_EXTI7_PB 0x1000U SPI_CR2_RXDMAEN_Pos (0U) CEC_CR_TXEOM_Msk (0x1U << CEC_CR_TXEOM_Pos) _CLOCKID_T_DECLARED  RCC_APB2LPENR_ADC3LPEN_Pos (10U) __HAL_RCC_TIM8_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN)) SYSCFG_EXTICR1_EXTI2_Msk (0xFU << SYSCFG_EXTICR1_EXTI2_Pos) RCC_PLLSAICFGR_PLLSAIQ_1 (0x2U << RCC_PLLSAICFGR_PLLSAIQ_Pos) TIM_ICPSC_DIV2 (TIM_CCMR1_IC1PSC_0) USB_OTG_HPRT_PCDET_Msk (0x1U << USB_OTG_HPRT_PCDET_Pos) __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET __HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0U) DAC_SR_DMAUDR1_Msk (0x1U << DAC_SR_DMAUDR1_Pos) RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk UINT32_MAX (__UINT32_MAX__) CAN_F1R2_FB6_Msk (0x1U << CAN_F1R2_FB6_Pos) GPIO_OSPEEDR_OSPEED5_1 (0x2U << GPIO_OSPEEDR_OSPEED5_Pos) RCC_APB1ENR_UART4EN_Msk (0x1U << RCC_APB1ENR_UART4EN_Pos) I2C_SR1_RXNE_Pos (6U) RCC_PLLCFGR_PLLN_8 (0x100U << RCC_PLLCFGR_PLLN_Pos) __INT8_TYPE__ signed char USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_F6R1_FB16_Pos (16U) CAN_TI2R_EXID CAN_TI2R_EXID_Msk __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE EXTI_FTSR_TR19_Pos (19U) FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS DMA_NORMAL 0x00000000U __HAL_DBGMCU_UNFREEZE_TIM10() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM10_STOP)) ADC_SQR2_SQ7_3 (0x08U << ADC_SQR2_SQ7_Pos) __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_DISABLE_IT() __LFRACT_IBIT__ 0 CAN_F2R2_FB11_Msk (0x1U << CAN_F2R2_FB11_Pos) QUADSPI_CCR_ABSIZE_1 (0x2U << QUADSPI_CCR_ABSIZE_Pos) __HAL_RCC_GPIOB_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) != RESET) FMPI2C_OAR2_OA2_Pos (1U) USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk ADC_SMPR2_SMP6_Pos (18U) CSSON_BitNumber RCC_CSSON_BIT_NUMBER __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk __ARMEL__ 1 _IOFBF 0 DMA_SxCR_MINC_Pos (10U) RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk _SYS__STDINT_H  SYSCFG_EXTICR1_EXTI3_PJ 0x9000U CAN_F13R1_FB1_Pos (1U) SDIO_MASK_TXACTIE_Msk (0x1U << SDIO_MASK_TXACTIE_Pos) __ARM_ARCH 7 GPIO_BSRR_BS7_Pos (7U) RCC_APB1LPENR_TIM6LPEN_Msk (0x1U << RCC_APB1LPENR_TIM6LPEN_Pos) CAN_F8R2_FB15 CAN_F8R2_FB15_Msk INTMAX_MIN (-INTMAX_MAX - 1) CAN_FS1R_FSC27_Pos (27U) __HAL_RCC_RTC_ENABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE) TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk CAN_F1R2_FB10 CAN_F1R2_FB10_Msk SDIO_DCTRL_RWSTART_Msk (0x1U << SDIO_DCTRL_RWSTART_Pos) SAI_xSLOTR_FBOFF_2 (0x04U << SAI_xSLOTR_FBOFF_Pos) RCC_PLLCFGR_PLLM_0 (0x01U << RCC_PLLCFGR_PLLM_Pos) GPIO_ODR_OD15 GPIO_ODR_OD15_Msk TIM_DMA_ID_CC4 ((uint16_t)0x0004) _REENT_SIGNAL_BUF(ptr) ((ptr)->_new._reent._signal_buf) GPIO_PIN_0 ((uint16_t)0x0001) RTC_DR_YT_1 (0x2U << RTC_DR_YT_Pos) RTC_ALRMAR_DT_0 (0x1U << RTC_ALRMAR_DT_Pos) CAN_F11R1_FB26 CAN_F11R1_FB26_Msk USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk FMC_BWTR3_DATAST_Pos (8U) DMA_HISR_HTIF7_Msk (0x1U << DMA_HISR_HTIF7_Pos) EXTI_IMR_MR22_Msk (0x1U << EXTI_IMR_MR22_Pos) I2C_CR1_SMBTYPE_Pos (3U) __STDC__ 1 CAN_F12R2_FB17 CAN_F12R2_FB17_Msk LSE_STARTUP_TIMEOUT ((uint32_t)5000U) RCC_PLLSAICFGR_PLLSAIQ_Pos (24U) CAN_F8R1_FB26_Pos (26U) CAN_F0R2_FB3_Msk (0x1U << CAN_F0R2_FB3_Pos) FMC_PCR_TCLR_Msk (0xFU << FMC_PCR_TCLR_Pos) EXTI_SWIER_SWIER22_Pos (22U) SAI_xCR2_MUTE_Msk (0x1U << SAI_xCR2_MUTE_Pos) RCC_APB1RSTR_DACRST_Pos (29U) SPDIFRX_SR_OVR SPDIFRX_SR_OVR_Msk IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F6R1_FB17_Msk (0x1U << CAN_F6R1_FB17_Pos) USB_OTG_GOTGINT_IDCHNG_Pos (20U) CAN_MSR_SAMP_Pos (10U) GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1 GPIO_MODER_MODE4_Pos (8U) SDIO_MASK_TXACTIE_Pos (12U) RCC_CFGR_PPRE1_DIV1 0x00000000U __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED FMC_SDRTR_CRE_Pos (0U) EXTI_EMR_MR18 EXTI_EMR_MR18_Msk QUADSPI_CR_TEIE_Pos (16U) RTC_TR_HU_3 (0x8U << RTC_TR_HU_Pos) SDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk FMC_SDTR1_TRCD_1 (0x2U << FMC_SDTR1_TRCD_Pos) CAN_MCR_DBF_Pos (16U) USB_OTG_DIEPMSK_TOM_Pos (3U) _UID_T_DECLARED  FMC_BWTR2_BUSTURN_3 (0x8U << FMC_BWTR2_BUSTURN_Pos) _iobs USART_CR1_WAKE USART_CR1_WAKE_Msk TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk I2C3 ((I2C_TypeDef *) I2C3_BASE) GPIO_ODR_OD13_Msk (0x1U << GPIO_ODR_OD13_Pos) SDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFU << SDIO_FIFOCNT_FIFOCOUNT_Pos) RCC_PLLCFGR_PLLM_1 (0x02U << RCC_PLLCFGR_PLLM_Pos) RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk CAN_F8R1_FB30 CAN_F8R1_FB30_Msk GPIO_BRR_BR6 GPIO_BRR_BR6_Msk EXTI_SWIER_SWIER16_Pos (16U) QUADSPI_CCR_ABMODE_Msk (0x3U << QUADSPI_CCR_ABMODE_Pos) __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE RTC_ALRMAR_HU_Msk (0xFU << RTC_ALRMAR_HU_Pos) RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk SYSCFG_EXTICR2_EXTI4_PD 0x0003U _stdin DMA_SxNDT_6 (0x0040U << DMA_SxNDT_Pos) FLASH_OPTCR_nWRP_9 0x02000000U GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1 DCKCFGR2 __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE PTRDIFF_MAX (__PTRDIFF_MAX__) CAN_F11R2_FB5_Msk (0x1U << CAN_F11R2_FB5_Pos) CAN_F10R1_FB21 CAN_F10R1_FB21_Msk RCC_PERIPHCLK_SDIO 0x00000200U CAN_MSR_TXM CAN_MSR_TXM_Msk GPIO_OTYPER_OT8_Msk (0x1U << GPIO_OTYPER_OT8_Pos) RTC_PRER_PREDIV_A_Pos (16U) CAN_F7R2_FB12_Pos (12U) DMA_HIFCR_CTEIF4_Pos (3U) USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) FMPI2C_PECR_PEC_Pos (0U) __ALIGN_BEGIN  GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk CAN_F13R1_FB15 CAN_F13R1_FB15_Msk RCC_CIR_LSERDYF_Msk (0x1U << RCC_CIR_LSERDYF_Pos) CAN_F11R1_FB13_Pos (13U) DWT ((DWT_Type *) DWT_BASE ) __unlocks(...) __lock_annotate(unlock_function(__VA_ARGS__)) DWT_MASK_MASK_Pos 0U USB_OTG_GUSBCFG_ULPIIPD_Pos (25U) __CM4_CMSIS_VERSION_MAIN (0x04U) USB_OTG_DOEPMSK_OTEPDM_Pos (4U) DMA_HIFCR_CHTIF4_Pos (4U) HAL_FLASH_ERROR_PGS 0x00000002U __WCHAR_T  UART_OVERSAMPLING_16 0x00000000U EXTI_IMR_MR14_Msk (0x1U << EXTI_IMR_MR14_Pos) CAN_F9R1_FB7 CAN_F9R1_FB7_Msk EXTI_SWIER_SWIER17_Msk (0x1U << EXTI_SWIER_SWIER17_Pos) RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFU << RCC_PLLI2SCFGR_PLLI2SN_Pos) __FRACT_MAX__ 0X7FFFP-15R __HAL_RCC_TIM2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET) CAN_IER_FMPIE1_Msk (0x1U << CAN_IER_FMPIE1_Pos) CAN_F4R2_FB0_Msk (0x1U << CAN_F4R2_FB0_Pos) IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || ((CHANNEL) == DMA_CHANNEL_1) || ((CHANNEL) == DMA_CHANNEL_2) || ((CHANNEL) == DMA_CHANNEL_3) || ((CHANNEL) == DMA_CHANNEL_4) || ((CHANNEL) == DMA_CHANNEL_5) || ((CHANNEL) == DMA_CHANNEL_6) || ((CHANNEL) == DMA_CHANNEL_7)) __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE EXTI_RTSR_TR4_Msk (0x1U << EXTI_RTSR_TR4_Pos) GPIO_ODR_OD5 GPIO_ODR_OD5_Msk EXTI_EMR_MR14_Msk (0x1U << EXTI_EMR_MR14_Pos) ADC_SQR1_SQ14_1 (0x02U << ADC_SQR1_SQ14_Pos) __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET USB_OTG_GLPMCFG_LPMEN_Msk (0x1U << USB_OTG_GLPMCFG_LPMEN_Pos) USB_OTG_GUSBCFG_ULPIAR_Pos (18U) PWR_CSR_SBF_Msk (0x1U << PWR_CSR_SBF_Pos) RTC_ALRMBR_ST_Pos (4U) USB_OTG_DIEPTSIZ_MULCNT_Pos (29U) ADC_SQR2_SQ9_0 (0x01U << ADC_SQR2_SQ9_Pos) QUADSPI_CCR_IMODE_1 (0x2U << QUADSPI_CCR_IMODE_Pos) ADC_CR1_AWDSGL_Msk (0x1U << ADC_CR1_AWDSGL_Pos) ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk IS_ALARM IS_RTC_ALARM CAN_F4R1_FB21 CAN_F4R1_FB21_Msk FMC_BTR1_CLKDIV_2 (0x4U << FMC_BTR1_CLKDIV_Pos) IS_TIM_CLOCKFILTER(ICFILTER) ((ICFILTER) <= 0x0FU) SPDIFRX_DR0_PT SPDIFRX_DR0_PT_Msk PHY_HALFDUPLEX_10M ((uint16_t)0x0000U) RCC_CFGR_I2SSRC_BB (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_I2SSRC_BIT_NUMBER * 4U)) RCC_DCKCFGR_I2S1SRC_1 (0x2U << RCC_DCKCFGR_I2S1SRC_Pos) IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM10)|| ((INSTANCE) == TIM11)|| ((INSTANCE) == TIM12)|| ((INSTANCE) == TIM13)|| ((INSTANCE) == TIM14)) CAN_F9R2_FB22_Pos (22U) EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk POSITION_VAL(VAL) (__CLZ(__RBIT(VAL))) CAN_F4R2_FB31_Msk (0x1U << CAN_F4R2_FB31_Pos) RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk USB_OTG_DTHRCTL_ARPEN_Msk (0x1U << USB_OTG_DTHRCTL_ARPEN_Pos) BDRST_BitNumber RCC_BDRST_BIT_NUMBER ITM_TCR_DWTENA_Pos 3U CAN_F13R1_FB23_Pos (23U) GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15 USB_OTG_GINTSTS_GINAKEFF_Pos (6U) QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1U << USB_OTG_GINTMSK_GINAKEFFM_Pos) USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk CAN_BTR_TS1_Msk (0xFU << CAN_BTR_TS1_Pos) EXTI_PR_PR1 EXTI_PR_PR1_Msk RTC_TSTR_HU_1 (0x2U << RTC_TSTR_HU_Pos) CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk FMPI2C_CR2_AUTOEND_Msk (0x1U << FMPI2C_CR2_AUTOEND_Pos) ADC_CSR_JEOC3_Msk (0x1U << ADC_CSR_JEOC3_Pos) DMA_MBURST_INC8 ((uint32_t)DMA_SxCR_MBURST_1) ADC_SR_STRT ADC_SR_STRT_Msk __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE _cookie FMPI2C_CR2_AUTOEND FMPI2C_CR2_AUTOEND_Msk TIM_SR_CC3OF_Pos (11U) CAN_FFA1R_FFA25_Msk (0x1U << CAN_FFA1R_FFA25_Pos) GPIO_BSRR_BR9_Msk (0x1U << GPIO_BSRR_BR9_Pos) __ARM_ARCH_ISA_THUMB 2 CAN_F4R2_FB6_Pos (6U) CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) CAN_F13R2_FB19_Pos (19U) GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0 __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN DAC_DOR2_DACC2DOR_Pos (0U) CAN_F13R1_FB17_Pos (17U) FMPI2C_ISR_ADDCODE_Msk (0x7FU << FMPI2C_ISR_ADDCODE_Pos) FLASH_IT_EOP FLASH_CR_EOPIE FMPI2C_CR2_RD_WRN FMPI2C_CR2_RD_WRN_Msk __UINT16_MAX__ 0xffff CAN_BTR_LBKM_Pos (30U) CAN_F7R1_FB17 CAN_F7R1_FB17_Msk SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk CAN_F12R2_FB21_Msk (0x1U << CAN_F12R2_FB21_Pos) GPIO_BRR_BR2_Pos (2U) CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk _EXPARM(name,proto) (* name) proto FMC_BTR1_DATLAT FMC_BTR1_DATLAT_Msk CAN_F0R1_FB12 CAN_F0R1_FB12_Msk DMA_MINC_ENABLE ((uint32_t)DMA_SxCR_MINC) RCC_LSION_BIT_NUMBER 0x00U SDIO_DCTRL_DTEN_Msk (0x1U << SDIO_DCTRL_DTEN_Pos) DCMI_CR_ENABLE_Msk (0x1U << DCMI_CR_ENABLE_Pos) __HAL_SPI_RESET_CRC SPI_RESET_CRC ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk __HAL_RCC_GPIOG_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN)) EXTI_PR_PR1_Msk (0x1U << EXTI_PR_PR1_Pos) __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET FMC_BTR3_DATAST_Msk (0xFFU << FMC_BTR3_DATAST_Pos) CAN_F3R2_FB19 CAN_F3R2_FB19_Msk ADC_CSR_AWD2 ADC_CSR_AWD2_Msk DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk CAN_F7R2_FB5_Pos (5U) GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk USB_OTG_DIEPDMA_DMAADDR_Pos (0U) __HAL_RCC_TIM5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM5LPEN)) FMC_BCR1_WFDIS_Pos (21U) FMC_BTR4_ACCMOD_1 (0x2U << FMC_BTR4_ACCMOD_Pos) CAN_F11R2_FB0 CAN_F11R2_FB0_Msk CAN_F9R1_FB30 CAN_F9R1_FB30_Msk __HAL_RCC_UART5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST)) GPIO_OSPEEDR_OSPEED4_Pos (8U) GPIO_ODR_OD9_Msk (0x1U << GPIO_ODR_OD9_Pos) __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN)) DCMI_ICR_OVF_ISC DCMI_ICR_OVR_ISC RCC_APB1ENR_USART2EN_Msk (0x1U << RCC_APB1ENR_USART2EN_Pos) CAN_TSR_TERR0_Pos (3U) USB_OTG_GAHBCFG_HBSTLEN_3 (0x5U << USB_OTG_GAHBCFG_HBSTLEN_Pos) USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk PWR_CSR_UDRDY_Pos (18U) __exported __attribute__((__visibility__("default"))) __USACCUM_MAX__ 0XFFFFP-8UHK _SYS_CDEFS_H_  CAN_F1R1_FB23_Pos (23U) __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)) CAN_F0R2_FB23_Msk (0x1U << CAN_F0R2_FB23_Pos) RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk ADC_SMPR2_SMP5_Msk (0x7U << ADC_SMPR2_SMP5_Pos) CAN_TI2R_RTR_Pos (1U) __wchb ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO CAN_F0R2_FB0_Pos (0U) CAN_RI0R_EXID_Pos (3U) __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE __USACCUM_EPSILON__ 0x1P-8UHK RCC_APB1ENR_CAN2EN_Msk (0x1U << RCC_APB1ENR_CAN2EN_Pos) RCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64 __INT32_C(c) c ## L MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) CAN_FM1R_FBM14_Msk (0x1U << CAN_FM1R_FBM14_Pos) __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE __SACCUM_MIN__ (-0X1P7HK-0X1P7HK) SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL ) FMC_BWTR3_ADDHLD_Pos (4U) CAN_F4R2_FB11 CAN_F4R2_FB11_Msk RTC_TSTR_ST_0 (0x1U << RTC_TSTR_ST_Pos) DWT_FUNCTION_CYCMATCH_Pos 7U GPIO_MODER_MODER15_0 (0x1U << GPIO_MODER_MODER15_Pos) EXTI_PR_PR9_Msk (0x1U << EXTI_PR_PR9_Pos) CAN_F9R2_FB3 CAN_F9R2_FB3_Msk EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk QUADSPI_SR_TCF_Msk (0x1U << QUADSPI_SR_TCF_Pos) GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0 USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U) GPIO_MODER_MODE0_Pos (0U) RCC_CIR_PLLSAIRDYIE_Pos (14U) RTC_BKP0R_Msk (0xFFFFFFFFU << RTC_BKP0R_Pos) SAI_xCR1_SYNCEN_1 (0x2U << SAI_xCR1_SYNCEN_Pos) GPIO_AFRH_AFSEL14_1 (0x2U << GPIO_AFRH_AFSEL14_Pos) GPIO_PUPDR_PUPD4_1 (0x2U << GPIO_PUPDR_PUPD4_Pos) CAN_RDH0R_DATA5_Pos (8U) ETH_MMCTIR 0x00000108U RCC_APB2LPENR_SAI2LPEN_Pos (23U) CAN_F5R2_FB21_Msk (0x1U << CAN_F5R2_FB21_Pos) I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk RCC_FLAG_MASK ((uint8_t)0x1FU) GPIO_MODER_MODE1_Msk (0x3U << GPIO_MODER_MODE1_Pos) SDIO_CLKCR_WIDBUS_0 (0x1U << SDIO_CLKCR_WIDBUS_Pos) TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk RCC_CFGR_MCO2PRE_Pos (27U) SAI_xCR1_MCKDIV_2 (0x4U << SAI_xCR1_MCKDIV_Pos) RCC_I2SAPB1CLKSOURCE_PLLSRC ((uint32_t)RCC_DCKCFGR_I2S1SRC) CAN_F6R1_FB30 CAN_F6R1_FB30_Msk TIM_CCMR1_IC2F_1 (0x2U << TIM_CCMR1_IC2F_Pos) USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk DMA_HIFCR_CTEIF6_Pos (19U) CMPCR_CMP_PD_BB (uint32_t)(PERIPH_BB_BASE + (CMPCR_OFFSET * 32U) + (CMP_PD_BIT_NUMBER * 4U)) CAN_RDL1R_DATA1_Pos (8U) __DBL_MAX_10_EXP__ 308 __HAL_RCC_USART3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST)) QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFU << QUADSPI_LPTR_TIMEOUT_Pos) TIM_CR2_OIS3 TIM_CR2_OIS3_Msk SYSCFG_EXTICR4_EXTI13_PI 0x0008U UART_BRR_SAMPLING8(_PCLK_,_BAUD_) (((UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) << 4U) + ((UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0xF8U) << 1U)) + (UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0x07U)) __ULLFRACT_MIN__ 0.0ULLR PLLON_BitNumber RCC_PLLON_BIT_NUMBER CAN_F8R2_FB5 CAN_F8R2_FB5_Msk GPIO_PIN_12 ((uint16_t)0x1000) CAN_F9R1_FB26 CAN_F9R1_FB26_Msk GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk DMA_LIFCR_CTCIF0_Pos (5U) __INT_FAST8_MAX__ 0x7fffffff FLASH_TYPEERASE_MASSERASE 0x00000001U __UDQ_IBIT__ 0 FLASH_CR_SNB_Pos (3U) __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_QSPIRST)) IS_PWR_REGULATOR_UNDERDRIVE(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_UNDERDRIVE_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON)) RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk SPDIFRX_SR_OVR_Pos (3U) RCC_RTCCLKSOURCE_HSE_DIV18 0x00120300U EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk __HAL_UART_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((((__INTERRUPT__) >> 28U) == 1U)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & UART_IT_MASK)): (((__INTERRUPT__) >> 28U) == 2U)? ((__HANDLE__)->Instance->CR2 |= ((__INTERRUPT__) & UART_IT_MASK)): ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & UART_IT_MASK))) FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS SPI_CR1_BR_2 (0x4U << SPI_CR1_BR_Pos) FMPI2C_CR1_TXIE_Pos (1U) CAN_F11R1_FB23_Msk (0x1U << CAN_F11R1_FB23_Pos) CAN_F2R2_FB26_Msk (0x1U << CAN_F2R2_FB26_Pos) CAN_F3R1_FB27_Pos (27U) RCC_PLLSAICFGR_PLLSAIQ RCC_PLLSAICFGR_PLLSAIQ_Msk SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk FLASH_OPTCR_nWRP_Pos (16U) CAN_F9R1_FB27_Msk (0x1U << CAN_F9R1_FB27_Pos) CAN_F8R2_FB0_Msk (0x1U << CAN_F8R2_FB0_Pos) __guarded_by(x) __lock_annotate(guarded_by(x)) _SYS_TYPES_FD_SET  __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg))) USB_OTG_GUSBCFG_TRDT_3 (0x8U << USB_OTG_GUSBCFG_TRDT_Pos) RCC_CIR_HSIRDYIE_Msk (0x1U << RCC_CIR_HSIRDYIE_Pos) GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk CAN_F0R1_FB9_Pos (9U) SYSCFG_EXTICR4_EXTI14_Pos (8U) RCC_PLLI2S_SUPPORT  FMC_BWTR4_DATAST_5 (0x20U << FMC_BWTR4_DATAST_Pos) CAN_F4R2_FB6_Msk (0x1U << CAN_F4R2_FB6_Pos) USB_OTG_GRXSTSP_BCNT_Pos (4U) __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES _CAST_VOID (void) SPDIFRX_IMR_SYNCDIE SPDIFRX_IMR_SYNCDIE_Msk CAN_F7R2_FB7 CAN_F7R2_FB7_Msk RCC_APB2RSTR_TIM11RST_Pos (18U) DMA_SxFCR_FTH_Pos (0U) DMA_LISR_HTIF0_Msk (0x1U << DMA_LISR_HTIF0_Pos) __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C1LPEN)) USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) SDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk SPDIFRX_CR_RXDMAEN_Pos (2U) TIM_MASTERSLAVEMODE_DISABLE 0x00000000U RTC_TSDR_WDU_1 (0x2U << RTC_TSDR_WDU_Pos) FLASH_ACR_LATENCY_9WS 0x00000009U GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk RCC_CFGR_HPRE_3 (0x8U << RCC_CFGR_HPRE_Pos) TIM_CCMR1_OC1FE_Pos (2U) __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk DCMI_CR_CM_Msk (0x1U << DCMI_CR_CM_Pos) CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk TIM_OSSR_DISABLE 0x00000000U FMPI2C_ISR_TC_Pos (6U) RCC_APB1RSTR_UART5RST_Pos (20U) RCC_PLLCFGR_PLLR_0 (0x1U << RCC_PLLCFGR_PLLR_Pos) I2C_DR_DR_Msk (0xFFU << I2C_DR_DR_Pos) __ADDR_1st_CYCLE ADDR_1ST_CYCLE CAN_F2R2_FB13_Pos (13U) GPIO_IDR_ID7 GPIO_IDR_ID7_Msk CAN_F8R1_FB16 CAN_F8R1_FB16_Msk HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE RCC_PLLMUL_48 RCC_PLL_MUL48 GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk (0x3U << GPIO_PUPDR_PUPD10_Pos) FLASH_FLAG_WRPERR FLASH_SR_WRPERR __UINT_FAST8_TYPE__ unsigned int DWT_BASE (0xE0001000UL) ADC_CR1_JEOCIE_Pos (7U) EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk MPU_HFNMI_PRIVDEF (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) RCC_AHB1ENR_GPIOAEN_Pos (0U) GPIO_ODR_OD13 GPIO_ODR_OD13_Msk FMC_BTR2_DATAST_6 (0x40U << FMC_BTR2_DATAST_Pos) RCC_APB2LPENR_ADC1LPEN_Pos (8U) GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14 USB_OTG_GINTMSK_EOPFM_Msk (0x1U << USB_OTG_GINTMSK_EOPFM_Pos) SDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk CAN_TDH0R_DATA7_Msk (0xFFU << CAN_TDH0R_DATA7_Pos) GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12 CAN_F6R2_FB11_Msk (0x1U << CAN_F6R2_FB11_Pos) CAN_F3R2_FB3_Msk (0x1U << CAN_F3R2_FB3_Pos) USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk RTC_TAFCR_TAMPFREQ_Msk (0x7U << RTC_TAFCR_TAMPFREQ_Pos) __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET RCC_I2SAPB2CLKSOURCE_PLLSRC ((uint32_t)RCC_DCKCFGR_I2S2SRC) ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) CEC_ISR_SBPE_Pos (4U) _mbstate_t USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback timerclear(tvp) ((tvp)->tv_sec = (tvp)->tv_usec = 0) FLASH_SECTOR_5 5U __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE SYSCFG_EXTICR2_EXTI6_PA 0x0000U CAN_F11R1_FB2_Pos (2U) __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13 TIM_CCER_CC3NP_Msk (0x1U << TIM_CCER_CC3NP_Pos) ADC_SMPR1_SMP17_2 (0x4U << ADC_SMPR1_SMP17_Pos) ADC_SQR2_SQ12_2 (0x04U << ADC_SQR2_SQ12_Pos) I2C_CR1_STOP I2C_CR1_STOP_Msk CAN_F0R1_FB14_Msk (0x1U << CAN_F0R1_FB14_Pos) FMC_PCR_TAR_Pos (13U) CAN_IER_SLKIE_Msk (0x1U << CAN_IER_SLKIE_Pos) SAI_xFRCR_FSALL_0 (0x01U << SAI_xFRCR_FSALL_Pos) CAN_FS1R_FSC7_Pos (7U) SDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFU << SDIO_FIFO_FIFODATA_Pos) IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSR_ENABLE) || ((STATE) == TIM_OSSR_DISABLE)) TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING CAN_F0R2_FB30 CAN_F0R2_FB30_Msk __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI2LPEN)) DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk CAN_F9R1_FB5 CAN_F9R1_FB5_Msk GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10 CAN_F4R1_FB0 CAN_F4R1_FB0_Msk TPI_ACPR_PRESCALER_Msk (0x1FFFUL ) CEC_CFGR_SFT_Msk (0x7U << CEC_CFGR_SFT_Pos) CAN_F10R1_FB17_Pos (17U) USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk GPIO_OSPEEDR_OSPEED0_Pos (0U) SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U) SYSCFG_CMPCR_CMP_PD_Pos (0U) RTC_BKP19R_Pos (0U) QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk CAN_TSR_LOW CAN_TSR_LOW_Msk RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk CAN_F10R1_FB29_Pos (29U) CAN_F12R2_FB1_Msk (0x1U << CAN_F12R2_FB1_Pos) EXTI_EMR_MR5_Msk (0x1U << EXTI_EMR_MR5_Pos) __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET DBGMCU_CR_DBG_STANDBY_Pos (2U) ADC_CR2_CONT_Pos (1U) SYSCFG_EXTICR4_EXTI14_PE 0x0400U ADC_SMPR2_SMP1_0 (0x1U << ADC_SMPR2_SMP1_Pos) CAN_F3R2_FB16_Msk (0x1U << CAN_F3R2_FB16_Pos) USB_OTG_GOTGINT_DBCDNE_Pos (19U) IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1) || ((DIV) == RCC_MCODIV_2) || ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || ((DIV) == RCC_MCODIV_5)) __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET CAN_F4R1_FB7 CAN_F4R1_FB7_Msk HAL_DeInit PWR_CSR_EWUP2_Pos (7U) SAI_xCLRFR_CMUTEDET_Pos (1U) FMC_BWTR4_ADDSET_Msk (0xFU << FMC_BWTR4_ADDSET_Pos) CAN_F2R2_FB0_Msk (0x1U << CAN_F2R2_FB0_Pos) SPDIFRX_IFCR_PERRCF SPDIFRX_IFCR_PERRCF_Msk TIM_SMCR_ETP_Msk (0x1U << TIM_SMCR_ETP_Pos) USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk _BIG_ENDIAN 4321 RTC_ALRMAR_HU_2 (0x4U << RTC_ALRMAR_HU_Pos) __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE RCC_TIMPRES_ACTIVATED ((uint8_t)0x01) EXTI_FTSR_TR21_Pos (21U) RCC_APB1LPENR_I2C1LPEN_Msk (0x1U << RCC_APB1LPENR_I2C1LPEN_Pos) CAN_F9R1_FB11_Pos (11U) SDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk MPU_RBAR_VALID_Pos 4U RCC_LSE_LOWPOWER_MODE ((uint8_t)0x00) CAN_F9R2_FB21 CAN_F9R2_FB21_Msk DMA2_Stream2_IRQn __USFRACT_MIN__ 0.0UHR USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk CAN_F8R2_FB14_Msk (0x1U << CAN_F8R2_FB14_Pos) CAN_F3R2_FB26 CAN_F3R2_FB26_Msk CAN_F0R1_FB31_Msk (0x1U << CAN_F0R1_FB31_Pos) CAN_F12R1_FB27_Pos (27U) I2C_OAR1_ADD5_Msk (0x1U << I2C_OAR1_ADD5_Pos) USB_OTG_GCCFG_PWRDWN_Msk (0x1U << USB_OTG_GCCFG_PWRDWN_Pos) USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG __HAL_UART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT CAN_F0R1_FB0_Pos (0U) QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE CAN_F13R2_FB9_Pos (9U) CAN_F3R1_FB9 CAN_F3R1_FB9_Msk SYSCFG_EXTICR1_EXTI1_PI 0x0080U __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET USB_OTG_HPRT_PTCTL_3 (0x8U << USB_OTG_HPRT_PTCTL_Pos) CAN_F8R1_FB18_Pos (18U) ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U CAN_F2R2_FB9 CAN_F2R2_FB9_Msk UART_DIV_SAMPLING8(_PCLK_,_BAUD_) (((_PCLK_)*25U)/(2U*(_BAUD_))) UINT32_C(x) __UINT32_C(x) CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 GPIO_ODR_ODR_5 GPIO_ODR_OD5 SYSCFG_EXTICR1_EXTI0_PH 0x0007U DMA_SxCR_DMEIE_Msk (0x1U << DMA_SxCR_DMEIE_Pos) TIM_TS_ITR2 0x00000020U CAN_F7R1_FB29 CAN_F7R1_FB29_Msk PWR_CSR_PVDO_Pos (2U) CAN_F13R1_FB7_Msk (0x1U << CAN_F13R1_FB7_Pos) USB_OTG_GINTSTS_WKUINT_Pos (31U) __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET CAN_FA1R_FACT_Msk (0xFFFFFFFU << CAN_FA1R_FACT_Pos) EXTI_PR_PR17_Pos (17U) USB_OTG_GINTMSK_FSUSPM_Msk (0x1U << USB_OTG_GINTMSK_FSUSPM_Pos) WWDG_CFR_W_6 (0x40U << WWDG_CFR_W_Pos) FPU_MVFR0_Double_precision_Pos 8U USB_OTG_HCINT_AHBERR_Pos (2U) SDIO_MASK_TXFIFOFIE_Msk (0x1U << SDIO_MASK_TXFIFOFIE_Pos) I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk CAN_F6R1_FB0 CAN_F6R1_FB0_Msk __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE USB_OTG_DCTL_SGONAK_Msk (0x1U << USB_OTG_DCTL_SGONAK_Pos) USB_OTG_GUSBCFG_PHYLPCS_Pos (15U) __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE CAN_F5R2_FB0 CAN_F5R2_FB0_Msk DBP_BitNumber DBP_BIT_NUMBER QUADSPI_SR_FLEVEL_Msk (0x3FU << QUADSPI_SR_FLEVEL_Pos) __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SYSCFGLPEN)) RTC_CALR_CALM_5 (0x020U << RTC_CALR_CALM_Pos) USB_OTG_GOTGCTL_BSESVLD_Msk (0x1U << USB_OTG_GOTGCTL_BSESVLD_Pos) CAN_FS1R_FSC15 CAN_FS1R_FSC15_Msk DMA_SxFCR_DMDIS_Msk (0x1U << DMA_SxFCR_DMDIS_Pos) CAN_F5R2_FB12 CAN_F5R2_FB12_Msk DMA_LIFCR_CDMEIF0_Msk (0x1U << DMA_LIFCR_CDMEIF0_Pos) FMC_BCR4_MWID_Pos (4U) __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE __CMSIS_GCC_OUT_REG(r) "=r" (r) SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk CAN_F8R2_FB31_Msk (0x1U << CAN_F8R2_FB31_Pos) SSCGR GPIO_MODER_MODE9_0 (0x1U << GPIO_MODER_MODE9_Pos) GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED RCC_DCKCFGR2_FMPI2C1SEL RCC_DCKCFGR2_FMPI2C1SEL_Msk DCMI_MIS_LINE_MIS_Pos (4U) __have_long32 1 _wds CAN_F1R2_FB3 CAN_F1R2_FB3_Msk RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || ((INSTANCE) == DMA1_Stream1) || ((INSTANCE) == DMA1_Stream2) || ((INSTANCE) == DMA1_Stream3) || ((INSTANCE) == DMA1_Stream4) || ((INSTANCE) == DMA1_Stream5) || ((INSTANCE) == DMA1_Stream6) || ((INSTANCE) == DMA1_Stream7) || ((INSTANCE) == DMA2_Stream0) || ((INSTANCE) == DMA2_Stream1) || ((INSTANCE) == DMA2_Stream2) || ((INSTANCE) == DMA2_Stream3) || ((INSTANCE) == DMA2_Stream4) || ((INSTANCE) == DMA2_Stream5) || ((INSTANCE) == DMA2_Stream6) || ((INSTANCE) == DMA2_Stream7)) USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1U << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) RTC_BKP5R_Pos (0U) CAN_F0R2_FB16_Pos (16U) CAN_FS1R_FSC_Pos (0U) GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11 ITM_TCR_ITMENA_Pos 0U CAN_F13R1_FB26_Msk (0x1U << CAN_F13R1_FB26_Pos) USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk CAN_F0R1_FB27_Pos (27U) RTC_TSDR_WDU_0 (0x1U << RTC_TSDR_WDU_Pos) getchar_unlocked() getc_unlocked(stdin) OB_WRP_SECTOR_6 0x00000040U MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) CAN_F4R2_FB2 CAN_F4R2_FB2_Msk DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk _REENT_MBLEN_STATE(ptr) ((ptr)->_new._reent._mblen_state) CAN_F2R2_FB7_Pos (7U) USB_OTG_DPID_1 (0x2U << USB_OTG_DPID_Pos) SDIO_STA_DCRCFAIL_Msk (0x1U << SDIO_STA_DCRCFAIL_Pos) AWD2_EVENT ADC_AWD2_EVENT ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U _sign USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk FLASH_ACR_DCEN_Pos (10U) RTC_CR_COE RTC_CR_COE_Msk USB_OTG_DIEPTXF_INEPTXSA_Pos (0U) __STM32F4xx_HAL_RCC_H  GPIO_AFRH_AFRH2_2 GPIO_AFRH_AFSEL10_2 IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE)) DAC_DHR12R1_DACC1DHR_Msk (0xFFFU << DAC_DHR12R1_DACC1DHR_Pos) MCHDLYCR_OFFSET (SYSCFG_OFFSET + 0x30U) CAN_F11R2_FB30_Pos (30U) USART_SR_FE USART_SR_FE_Msk USB_OTG_GRSTCTL_HSRST_Msk (0x1U << USB_OTG_GRSTCTL_HSRST_Pos) DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk CAN_F10R2_FB17_Msk (0x1U << CAN_F10R2_FB17_Pos) RCC_AHB1RSTR_GPIODRST_Msk (0x1U << RCC_AHB1RSTR_GPIODRST_Pos) ADC_SR_EOC_Pos (1U) USB_OTG_DIEPCTL_SNAK_Msk (0x1U << USB_OTG_DIEPCTL_SNAK_Pos) ETH_MMCTGFMSCCR 0x00000150U TIM_DMABASE_DIER 0x00000003U ETH_MMCTGFCR 0x00000168U RTC_CR_SUB1H_Msk (0x1U << RTC_CR_SUB1H_Pos) SAI_GCR_SYNCIN_1 (0x2U << SAI_GCR_SYNCIN_Pos) __UACCUM_MIN__ 0.0UK GPIO_BSRR_BR_0 GPIO_BSRR_BR0 FMC_PCR_ECCPS_1 (0x2U << FMC_PCR_ECCPS_Pos) CAN_F1R1_FB21_Msk (0x1U << CAN_F1R1_FB21_Pos) __UACCUM_FBIT__ 16 SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) _stdin_r(x) ((x)->_stdin) RCC_AHB1ENR_GPIOEEN_Msk (0x1U << RCC_AHB1ENR_GPIOEEN_Pos) CAN_F5R2_FB6_Pos (6U) CAN_F11R1_FB18 CAN_F11R1_FB18_Msk TIM_CCMR2_OC4M_2 (0x4U << TIM_CCMR2_OC4M_Pos) USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk GPIO_BSRR_BS_1 GPIO_BSRR_BS1 GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5 CAN_F5R1_FB27_Pos (27U) USART_CR3_IRLP_Msk (0x1U << USART_CR3_IRLP_Pos) CAN_F11R2_FB30 CAN_F11R2_FB30_Msk GPIO_MODER_MODE5_Msk (0x3U << GPIO_MODER_MODE5_Pos) TPI_FFCR_EnFCont_Pos 1U TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4 CAN_F13R2_FB17_Pos (17U) ADC_CCR_DELAY_Msk (0xFU << ADC_CCR_DELAY_Pos) ADC_CSR_JEOC2 ADC_CSR_JEOC2_Msk FMPI2C_ISR_NACKF_Pos (4U) I2C_OAR1_ADD2_Pos (2U) __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED __DBL_HAS_QUIET_NAN__ 1 SPDIFRX_SR_FERR_Pos (6U) CAN_ESR_EPVF_Pos (1U) RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1 CAN_F13R2_FB18_Pos (18U) __ATOMIC_RELEASE 3 __ARM_ARCH_7EM__ 1 TIM_EGR_CC4G_Msk (0x1U << TIM_EGR_CC4G_Pos) I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk GPIO_AFRH_AFSEL12_0 (0x1U << GPIO_AFRH_AFSEL12_Pos) GPIO_MODER_MODER4_Msk (0x3U << GPIO_MODER_MODER4_Pos) QUADSPI_DCR_CKMODE_Pos (0U) CAN_FS1R_FSC25_Msk (0x1U << CAN_FS1R_FSC25_Pos) USB_OTG_GOTGINT_DBCDNE_Msk (0x1U << USB_OTG_GOTGINT_DBCDNE_Pos) USB_OTG_HCSPLT_HUBADDR_3 (0x08U << USB_OTG_HCSPLT_HUBADDR_Pos) CAN_F8R2_FB9_Msk (0x1U << CAN_F8R2_FB9_Pos) __LDBL_HAS_DENORM__ 1 GPIO_BRR_BR15 GPIO_BRR_BR15_Msk DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U) CAN_TDL0R_DATA1_Msk (0xFFU << CAN_TDL0R_DATA1_Pos) FMC_SDCR1_MWID_0 (0x1U << FMC_SDCR1_MWID_Pos) CAN_F5R2_FB16 CAN_F5R2_FB16_Msk RCC_AHB1RSTR_GPIOCRST_Pos (2U) CAN_F11R2_FB1_Pos (1U) RCC_AHB1ENR_GPIOAEN_Msk (0x1U << RCC_AHB1ENR_GPIOAEN_Pos) __ACCUM_MAX__ 0X7FFFFFFFP-15K CAN_F8R1_FB23 CAN_F8R1_FB23_Msk CAN_F8R1_FB17 CAN_F8R1_FB17_Msk RTC_BKP1R_Msk (0xFFFFFFFFU << RTC_BKP1R_Pos) QUADSPI_CR_FTHRES_3 (0x08U << QUADSPI_CR_FTHRES_Pos) CAN_F1R2_FB12 CAN_F1R2_FB12_Msk USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk CAN_IER_FFIE1 CAN_IER_FFIE1_Msk TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1 RCC_BDRST_BIT_NUMBER 0x10U FMC_SDTR2_TWR_Pos (16U) RCC_CIR_PLLI2SRDYF_Msk (0x1U << RCC_CIR_PLLI2SRDYF_Pos) CAN_F4R2_FB25 CAN_F4R2_FB25_Msk USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U) __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET CAN_F9R2_FB21_Msk (0x1U << CAN_F9R2_FB21_Pos) CAN_FS1R_FSC7_Msk (0x1U << CAN_FS1R_FSC7_Pos) WWDG_CR_T_2 (0x04U << WWDG_CR_T_Pos) CAN_F1R2_FB23_Pos (23U) ADC_SMPR1_SMP16_Pos (18U) PWR_PVDLEVEL_3 PWR_CR_PLS_LEV3 CAN_F5R1_FB30_Msk (0x1U << CAN_F5R1_FB30_Pos) CAN_F1R1_FB2 CAN_F1R1_FB2_Msk CAN_RI1R_EXID_Pos (3U) IS_TIM_CLEARINPUT_POLARITY(POLARITY) (((POLARITY) == TIM_CLEARINPUTPOLARITY_INVERTED) || ((POLARITY) == TIM_CLEARINPUTPOLARITY_NONINVERTED)) __FLT_DENORM_MIN__ 1.4012984643248171e-45F IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE __HAL_RCC_SPI3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET) DMA2_Stream3_IRQn __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFU << USB_OTG_HPTXFSIZ_PTXSA_Pos) FMC_BWTR1_DATAST_5 (0x20U << FMC_BWTR1_DATAST_Pos) CAN_F1R2_FB28_Msk (0x1U << CAN_F1R2_FB28_Pos) __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET SPI_SR_UDR_Msk (0x1U << SPI_SR_UDR_Pos) __hidden __attribute__((__visibility__("hidden"))) USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk CAN_F3R1_FB24_Msk (0x1U << CAN_F3R1_FB24_Pos) SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk RTC_ALRMBR_HT_Msk (0x3U << RTC_ALRMBR_HT_Pos) ADC_CR2_JEXTEN_0 (0x1U << ADC_CR2_JEXTEN_Pos) __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE CAN_F7R2_FB6_Msk (0x1U << CAN_F7R2_FB6_Pos) WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA WINT_MAX (__WINT_MAX__) ADC_JDR1_JDATA_Msk (0xFFFFU << ADC_JDR1_JDATA_Pos) CAN_F9R1_FB6_Msk (0x1U << CAN_F9R1_FB6_Pos) USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk HAL_GetDEVID __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk RCC_APB1ENR_SPI2EN_Pos (14U) TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 DCMI_CWSTRT_VST_Pos (16U) WWDG_CR_T WWDG_CR_T_Msk TIM_EGR_COMG TIM_EGR_COMG_Msk GPIO_AFRL_AFRL4_3 GPIO_AFRL_AFSEL4_3 DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12 CAN_F4R1_FB14 CAN_F4R1_FB14_Msk ADC_SQR3_SQ3_1 (0x02U << ADC_SQR3_SQ3_Pos) CAN_F3R1_FB15_Pos (15U) USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk __PRAGMA_REDEFINE_EXTNAME 1 RCC_PLLI2SCFGR_PLLI2SQ_2 (0x4U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) CAN_F6R2_FB26_Msk (0x1U << CAN_F6R2_FB26_Pos) CAN_F10R2_FB20 CAN_F10R2_FB20_Msk __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN)) CAN_F0R1_FB4 CAN_F0R1_FB4_Msk SPDIFRX_IFCR_SYNCDCF_Msk (0x1U << SPDIFRX_IFCR_SYNCDCF_Pos) CAN_F6R2_FB11 CAN_F6R2_FB11_Msk CAN_F1R2_FB29 CAN_F1R2_FB29_Msk RCC_AHB3RSTR_QSPIRST_Pos (1U) CAN_F0R2_FB16 CAN_F0R2_FB16_Msk CAN_BTR_LBKM CAN_BTR_LBKM_Msk __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE DMA_FIFO_THRESHOLD_FULL ((uint32_t)DMA_SxFCR_FTH) QUADSPI_CCR_INSTRUCTION_7 (0x80U << QUADSPI_CCR_INSTRUCTION_Pos) GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1 QUADSPI_SR_SMF_Pos (3U) CAN_TDH0R_DATA4_Msk (0xFFU << CAN_TDH0R_DATA4_Pos) QUADSPI_CCR_INSTRUCTION_Pos (0U) __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE FMC_BCR4_MTYP FMC_BCR4_MTYP_Msk __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET EXTI_IMR_MR8_Msk (0x1U << EXTI_IMR_MR8_Pos) CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk USB_OTG_HPTXSTS_PTXQTOP_Pos (24U) RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1U << RCC_PLLCFGR_PLLSRC_HSE_Pos) __ULong SPDIFRX_DR0_U_Pos (26U) USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk USART_CR2_CLKEN_Msk (0x1U << USART_CR2_CLKEN_Pos) RCC_CKGATENR_SRAM_CKEN_Msk (0x1U << RCC_CKGATENR_SRAM_CKEN_Pos) TIM_CCMR2_IC4PSC_Msk (0x3U << TIM_CCMR2_IC4PSC_Pos) FMC_BTR4_BUSTURN_2 (0x4U << FMC_BTR4_BUSTURN_Pos) __LDBL_DIG__ 15 FMC_BTR3_ADDHLD_Msk (0xFU << FMC_BTR3_ADDHLD_Pos) GPIO_AF7_USART1 ((uint8_t)0x07) GPIO_AFRH_AFRH6_1 GPIO_AFRH_AFSEL14_1 CAN_RI1R_RTR CAN_RI1R_RTR_Msk USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk HAL_UART_ERROR_NONE 0x00000000U CAN_F3R2_FB27_Pos (27U) CEC_CFGR_BRDNOGEN_Msk (0x1U << CEC_CFGR_BRDNOGEN_Pos) RTC_ALRMAR_HT_Pos (20U) __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk I2C_CR1_PEC_Msk (0x1U << I2C_CR1_PEC_Pos) TIM_TIM5_RTC 0x000000C0U RCC_CFGR_SW_1 (0x2U << RCC_CFGR_SW_Pos) CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) CAN_MCR_AWUM_Msk (0x1U << CAN_MCR_AWUM_Pos) SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) CAN_F8R2_FB30 CAN_F8R2_FB30_Msk CAN_F4R1_FB16 CAN_F4R1_FB16_Msk CAN_FA1R_FACT17 CAN_FA1R_FACT17_Msk USB_OTG_GAHBCFG_PTXFELVL_Pos (8U) EXTI_EMR_EM8 EXTI_EMR_MR8 RCC_CFGR_MCO2_1 (0x2U << RCC_CFGR_MCO2_Pos) USB_OTG_GOTGCTL_EHEN_Msk (0x1U << USB_OTG_GOTGCTL_EHEN_Pos) GPIO_BSRR_BR11_Pos (27U) USB_OTG_GINTMSK_SOFM_Msk (0x1U << USB_OTG_GINTMSK_SOFM_Pos) SDIO_CLKCR_BYPASS_Pos (10U) IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV3) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV5) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV7) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV9) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV11) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV13) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV15) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV17) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV19) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV21) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV23) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV25) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV27) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV29) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV31)) UINTMAX_MAX (__UINTMAX_MAX__) USB_OTG_DIEPCTL_EPTYP_1 (0x2U << USB_OTG_DIEPCTL_EPTYP_Pos) USB_OTG_PCGCR_PHYSUSP_Pos (4U) CAN_FS1R_FSC16_Pos (16U) __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE SPDIFRX_DR0_C_Pos (27U) TIM_LOCKLEVEL_2 (TIM_BDTR_LOCK_1) CAN_F0R1_FB31 CAN_F0R1_FB31_Msk USART_CR3_RTSE_Msk (0x1U << USART_CR3_RTSE_Pos) PWR_CSR_UDRDY PWR_CSR_UDRDY_Msk FMC_BTR4_ACCMOD_Pos (28U) CAN_F3R2_FB14_Msk (0x1U << CAN_F3R2_FB14_Pos) IWDG_PR_PR_Msk (0x7U << IWDG_PR_PR_Pos) LPLVDS_BIT_NUMBER PWR_CR_LPLVDS_Pos DMA_HISR_FEIF7_Pos (22U) __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH EXTI_IMR_MR12_Msk (0x1U << EXTI_IMR_MR12_Pos) EXTI_FTSR_TR4_Pos (4U) GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6 FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WS EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk PendSV_IRQn FMC_SDRTR_REIE_Pos (14U) CAN_F8R1_FB15_Pos (15U) OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN GPIO_MODER_MODER5_Msk (0x3U << GPIO_MODER_MODER5_Pos) EXTI_SWIER_SWIER11_Pos (11U) CAN_F10R1_FB0_Msk (0x1U << CAN_F10R1_FB0_Pos) FMC_BCR1_CCLKEN_Msk (0x1U << FMC_BCR1_CCLKEN_Pos) __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE SAI_xSLOTR_FBOFF_Msk (0x1FU << SAI_xSLOTR_FBOFF_Pos) RCC_CR_PLLSAION RCC_CR_PLLSAION_Msk _PARAMS(paramlist) paramlist RCC_CR_HSEON_Msk (0x1U << RCC_CR_HSEON_Pos) GPIO_AFRL_AFSEL0_Msk (0xFU << GPIO_AFRL_AFSEL0_Pos) MPU_RASR_B_Pos 16U CAN_TDL0R_DATA3_Msk (0xFFU << CAN_TDL0R_DATA3_Pos) UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE FMPI2C_OAR1_OA1MODE_Pos (10U) EXTI_IMR_IM1 EXTI_IMR_MR1 PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING EXTI_FTSR_TR5_Msk (0x1U << EXTI_FTSR_TR5_Pos) FLASH_SCALE1_LATENCY5_FREQ 150000000U TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk DMA_SxCR_CHSEL_1 0x04000000U CAN_F1R1_FB16 CAN_F1R1_FB16_Msk FMC_SDTR2_TMRD_1 (0x2U << FMC_SDTR2_TMRD_Pos) UART4_BASE (APB1PERIPH_BASE + 0x4C00U) RTC_AF2_SUPPORT  DAC_CR_MAMP2_2 (0x4U << DAC_CR_MAMP2_Pos) CoreDebug_DEMCR_VC_INTERR_Pos 9U __HAL_RCC_WWDG_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN)) RTC_ALRMBR_MSK3_Msk (0x1U << RTC_ALRMBR_MSK3_Pos) GPIO_MODER_MODE11_1 (0x2U << GPIO_MODER_MODE11_Pos) GPIO_AF7_SPDIFRX ((uint8_t)0x07) SAI_xSR_LFSDET_Msk (0x1U << SAI_xSR_LFSDET_Pos) RCC_DCKCFGR_SAI1SRC_0 (0x1U << RCC_DCKCFGR_SAI1SRC_Pos) CAN_F11R1_FB31 CAN_F11R1_FB31_Msk GPIO_AFRH_AFSEL9_2 (0x4U << GPIO_AFRH_AFSEL9_Pos) CAN_F9R1_FB22 CAN_F9R1_FB22_Msk DWT_FOLDCNT_FOLDCNT_Pos 0U CAN_FM1R_FBM5_Pos (5U) INT32_MIN (-__INT32_MAX__ - 1) CAN_F3R1_FB27 CAN_F3R1_FB27_Msk SysTick_CALIB_NOREF_Pos 31U TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk CAN_RDH0R_DATA7_Pos (24U) CAN_F7R2_FB16_Msk (0x1U << CAN_F7R2_FB16_Pos) EXTI_EMR_EM22 EXTI_EMR_MR22 TIM_DIER_CC2IE_Pos (2U) TIM_CCMR1_OC2CE_Msk (0x1U << TIM_CCMR1_OC2CE_Pos) CAN_F12R1_FB2_Pos (2U) I2C_FLTR_ANOFF I2C_FLTR_ANOFF_Msk FMC_BWTR2_ACCMOD_0 (0x1U << FMC_BWTR2_ACCMOD_Pos) DCMI_DR_BYTE2_Msk (0xFFU << DCMI_DR_BYTE2_Pos) CAN_TSR_RQCP2_Msk (0x1U << CAN_TSR_RQCP2_Pos) USB_OTG_GINTSTS_SRQINT_Pos (30U) FMC_BCR3_MUXEN_Pos (1U) DMA_SxCR_CT DMA_SxCR_CT_Msk GPIO_OSPEEDR_OSPEED1_0 (0x1U << GPIO_OSPEEDR_OSPEED1_Pos) CAN_F8R1_FB6_Pos (6U) RTC_BKP1R RTC_BKP1R_Msk DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk __ULFRACT_EPSILON__ 0x1P-32ULR CAN_F3R1_FB8_Pos (8U) SAI_xCLRFR_CFREQ_Msk (0x1U << SAI_xCLRFR_CFREQ_Pos) __HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET) CAN_F1R1_FB19_Msk (0x1U << CAN_F1R1_FB19_Pos) SPDIFRX_CR_WFA_Pos (14U) RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE __FBSDID(s) struct __hack I2C_FLTR_ANOFF_Pos (4U) FMC_BTR3_ADDSET_Pos (0U) USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk SDIO_MASK_TXDAVLIE_Pos (20U) FMC_PCR_TAR_Msk (0xFU << FMC_PCR_TAR_Pos) _REENT_RAND48_MULT(ptr) ((ptr)->_new._reent._r48._mult) DMA_HISR_TCIF7_Msk (0x1U << DMA_HISR_TCIF7_Pos) __HAL_RCC_GPIOD_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET) _LOCK_RECURSIVE_T _LOCK_T CAN_F4R1_FB31_Msk (0x1U << CAN_F4R1_FB31_Pos) __HAL_RCC_PLLSAI_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = DISABLE) __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1 RCC_CIR_PLLRDYF_Pos (4U) __FAST16  USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER CAN_F11R1_FB9_Msk (0x1U << CAN_F11R1_FB9_Pos) GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1 I2C_SR1_SMBALERT_Pos (15U) DAC_CR_TSEL2_1 (0x2U << DAC_CR_TSEL2_Pos) RCC_CR_CSSON_Msk (0x1U << RCC_CR_CSSON_Pos) APSR_GE_Msk (0xFUL << APSR_GE_Pos) FMC_BCR1_FACCEN_Pos (6U) DCMI_CR_ENABLE_Pos (14U) DMA_LISR_TEIF2_Pos (19U) TIM_SMCR_ETF_Pos (8U) FMC_BTR1_ADDHLD FMC_BTR1_ADDHLD_Msk RTC_TR_ST_2 (0x4U << RTC_TR_ST_Pos) FMC_SDCR2_RPIPE_1 (0x2U << FMC_SDCR2_RPIPE_Pos) CAN_F12R2_FB25_Msk (0x1U << CAN_F12R2_FB25_Pos) RCC_HSE_ON RCC_CR_HSEON ETH_MMCRFCECR 0x00000194U IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 32U)) __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE CoreDebug_DEMCR_VC_HARDERR_Pos 10U __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE) __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE CAN_F13R1_FB12_Pos (12U) DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk USB_OTG_HCFG_FSLSPCS_0 (0x1U << USB_OTG_HCFG_FSLSPCS_Pos) CAN_F10R1_FB0 CAN_F10R1_FB0_Msk USB_OTG_GLPMCFG_SNDLPM_Msk (0x1U << USB_OTG_GLPMCFG_SNDLPM_Pos) ADC_CCR_DELAY_3 (0x8U << ADC_CCR_DELAY_Pos) RCC_CIR_PLLRDYIE_Msk (0x1U << RCC_CIR_PLLRDYIE_Pos) CAN_F4R1_FB22 CAN_F4R1_FB22_Msk USB_OTG_GLPMCFG_L1RSMOK_Pos (16U) DMA_HISR_TCIF4_Msk (0x1U << DMA_HISR_TCIF4_Pos) __HAL_DBGMCU_FREEZE_TIM12() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM12_STOP)) FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk CAN_F1R1_FB0_Pos (0U) CAN_F9R2_FB19_Msk (0x1U << CAN_F9R2_FB19_Pos) SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk GPIO_BSRR_BR6_Pos (22U) DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk SYSCFG_EXTICR1_EXTI0_PK 0x000AU CAN_F1R1_FB11 CAN_F1R1_FB11_Msk SYSCFG_EXTICR2_EXTI5_PH 0x0070U RCC_RTCCLKSOURCE_HSE_DIV16 0x00100300U SPDIFRX_IFCR_OVRCF SPDIFRX_IFCR_OVRCF_Msk FLASH_LATENCY_15 FLASH_ACR_LATENCY_15WS RTC_ALRMBSSR_SS_Msk (0x7FFFU << RTC_ALRMBSSR_SS_Pos) RCC_AHB1LPENR_OTGHSLPEN_Msk (0x1U << RCC_AHB1LPENR_OTGHSLPEN_Pos) DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFU << DCMI_CWSTRT_HOFFCNT_Pos) RTC_TSDR_DT RTC_TSDR_DT_Msk FMC_BWTR1_ADDSET_1 (0x2U << FMC_BWTR1_ADDSET_Pos) RTC_TR_HT_Pos (20U) SYSCFG_EXTICR3_EXTI8_PD 0x0003U RCC_PLLI2SCFGR_PLLI2SN_1 (0x002U << RCC_PLLI2SCFGR_PLLI2SN_Pos) __ULACCUM_MIN__ 0.0ULK RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk ADC_SMPR2_SMP9_Msk (0x7U << ADC_SMPR2_SMP9_Pos) RCC_AHB3LPENR_QSPILPEN_Msk (0x1U << RCC_AHB3LPENR_QSPILPEN_Pos) _EXFUN(name,proto) name proto CoreDebug_DCRSR_REGSEL_Msk (0x1FUL ) RCC_APB1ENR_TIM4EN_Pos (2U) SYSCFG_EXTICR3_EXTI11_PB 0x1000U CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE CAN_F10R2_FB28_Pos (28U) FLASH_KEY1 0x45670123U FMC_BTR1_ADDSET_Msk (0xFU << FMC_BTR1_ADDSET_Pos) __GNUCLIKE_BUILTIN_CONSTANT_P 1 USB_OTG_HCFG_FSLSS_Msk (0x1U << USB_OTG_HCFG_FSLSS_Pos) __HAL_RCC_UART4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST)) GPIO_MODER_MODE5_Pos (10U) __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE GPIO_MODER_MODE9_Msk (0x3U << GPIO_MODER_MODE9_Pos) USART_CR1_UE_Pos (13U) ADC_CR1_OVRIE_Msk (0x1U << ADC_CR1_OVRIE_Pos) __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8 __HAL_RCC_SAI2_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI2RST)) __HAL_RCC_TIM8_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); UNUSED(tmpreg); } while(0U) ADC_CR2_SWSTART_Msk (0x1U << ADC_CR2_SWSTART_Pos) DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE) USB_OTG_TX0FD_Pos (16U) __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION TIM_FLAG_TRIGGER (TIM_SR_TIF) TIM_OR_ITR1_RMP_1 (0x2U << TIM_OR_ITR1_RMP_Pos) CAN_F0R2_FB8_Pos (8U) getc(fp) __sgetc_r(_REENT, fp) GPIO_PUPDR_PUPD8_1 (0x2U << GPIO_PUPDR_PUPD8_Pos) __UACCUM_EPSILON__ 0x1P-16UK SPDIFRX_CSR_SOB_Msk (0x1U << SPDIFRX_CSR_SOB_Pos) CAN_F13R1_FB2_Msk (0x1U << CAN_F13R1_FB2_Pos) RCC_APB2ENR_ADC2EN_Msk (0x1U << RCC_APB2ENR_ADC2EN_Pos) CAN_FM1R_FBM3_Msk (0x1U << CAN_FM1R_FBM3_Pos) _REENT_ASCTIME_BUF(ptr) ((ptr)->_new._reent._asctime_buf) TIM_SR_BIF_Msk (0x1U << TIM_SR_BIF_Pos) RTC_CR_REFCKON_Msk (0x1U << RTC_CR_REFCKON_Pos) __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET USART_CR3_DMAR_Pos (6U) FMC_BWTR3_ADDHLD FMC_BWTR3_ADDHLD_Msk FPU_MVFR1_FP_HPFP_Pos 24U FMC_SDCMR_CTB2_Msk (0x1U << FMC_SDCMR_CTB2_Pos) SAI_xSR_LFSDET_Pos (6U) __HAL_DBGMCU_FREEZE_TIM13() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM13_STOP)) SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk PWR_CR_MRLVDS_Msk (0x1U << PWR_CR_MRLVDS_Pos) TIM_CR1_DIR TIM_CR1_DIR_Msk RCC_LSE_ON RCC_BDCR_LSEON __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED __volatile volatile __HAL_RCC_I2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET) USB_OTG_HCINT_NYET_Msk (0x1U << USB_OTG_HCINT_NYET_Pos) USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk RCC_CKGATENR_AHB2APB1_CKEN_Msk (0x1U << RCC_CKGATENR_AHB2APB1_CKEN_Pos) GPIO_LCKR_LCK3_Msk (0x1U << GPIO_LCKR_LCK3_Pos) TIM_DIER_CC1IE_Msk (0x1U << TIM_DIER_CC1IE_Pos) MPU_RASR_ENABLE_Msk (1UL ) RCC_DCKCFGR_PLLI2SDIVQ_Msk (0x1FU << RCC_DCKCFGR_PLLI2SDIVQ_Pos) SAI1 ((SAI_TypeDef *) SAI1_BASE) DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk DMA_HISR_TEIF4_Msk (0x1U << DMA_HISR_TEIF4_Pos) SDIO_DCTRL_RWSTART_Pos (8U) FMC_BWTR4_ACCMOD_Msk (0x3U << FMC_BWTR4_ACCMOD_Pos) RCC_SSCGR_MODPER_Pos (0U) DCMI_ICR_ERR_ISC_Msk (0x1U << DCMI_ICR_ERR_ISC_Pos) SDIO_DCTRL_DTEN_Pos (0U) CAN_F3R2_FB7_Pos (7U) CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL ) CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk PWR_CR_ODEN PWR_CR_ODEN_Msk RCC_PLL_NONE ((uint8_t)0x00) CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) FMC_SDCR1_NC_Msk (0x3U << FMC_SDCR1_NC_Pos) RTC_DR_DU_0 (0x1U << RTC_DR_DU_Pos) RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk RCC_DCKCFGR_PLLSAIDIVQ_1 (0x02U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) DMA_HIFCR_CFEIF6_Pos (16U) __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET) TPI_FIFO1_ETM_bytecount_Pos 24U SDIO_ICR_DCRCFAILC_Msk (0x1U << SDIO_ICR_DCRCFAILC_Pos) IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || ((SOURCE) == RCC_PLLSOURCE_HSE)) CAN_F11R1_FB27_Msk (0x1U << CAN_F11R1_FB27_Pos) CAN_F4R1_FB26 CAN_F4R1_FB26_Msk __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE FMC_BTR4_DATAST_3 (0x08U << FMC_BTR4_DATAST_Pos) GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0 MCHDLYCR_BSCKSEL_BB (uint32_t)(PERIPH_BB_BASE + (MCHDLYCR_OFFSET * 32U) + (BSCKSEL_BIT_NUMBER * 4U)) FMC_BTR1_ACCMOD_Pos (28U) CAN_F6R1_FB26_Pos (26U) ADC_SMPR1_SMP13_0 (0x1U << ADC_SMPR1_SMP13_Pos) RCC_CLK48CLKSOURCE_PLLSAIP ((uint32_t)RCC_DCKCFGR2_CK48MSEL) RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk GPIO_LCKR_LCKK_Pos (16U) PWR_CR_PVDE_Msk (0x1U << PWR_CR_PVDE_Pos) CAN_F8R2_FB2_Pos (2U) SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk __HAL_RCC_SPI4_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET) __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE RTC_ALRMAR_DT_1 (0x2U << RTC_ALRMAR_DT_Pos) CAN_F3R1_FB22_Pos (22U) SPDIFRX_DR1_PT_Msk (0x3U << SPDIFRX_DR1_PT_Pos) __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG RTC_ISR_INIT RTC_ISR_INIT_Msk CAN_F10R2_FB29 CAN_F10R2_FB29_Msk __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET FLASH_OPTCR_DB1M FLASH_OPTCR_DB1M_Msk __STM32F4xx_HAL_DMA_EX_H  __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE CAN_F2R1_FB26_Msk (0x1U << CAN_F2R1_FB26_Pos) __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS __ULLACCUM_MIN__ 0.0ULLK FMC_SDCR2_NB_Pos (6U) RTC_SSR_SS_Pos (0U) __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER CAN_TSR_LOW0 CAN_TSR_LOW0_Msk SAI_xCR1_MONO SAI_xCR1_MONO_Msk USB_OTG_GLPMCFG_REMWAKE_Pos (6U) RTC_CALIBR_DC_Pos (0U) SPDIFRX_DR1_DRNL1 SPDIFRX_DR1_DRNL1_Msk QUADSPI_CCR_FMODE_Pos (26U) FMC_BWTR3_DATAST_4 (0x10U << FMC_BWTR3_DATAST_Pos) FMC_PCR_ECCPS_2 (0x4U << FMC_PCR_ECCPS_Pos) CRC_IDR_IDR_Msk (0xFFU << CRC_IDR_IDR_Pos) UART_FLAG_RXNE ((uint32_t)USART_SR_RXNE) __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk CAN_F3R1_FB16_Pos (16U) QUADSPI_CCR_IMODE_Msk (0x3U << QUADSPI_CCR_IMODE_Pos) __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE TIM_CCMR1_OC1M_2 (0x4U << TIM_CCMR1_OC1M_Pos) RCC_DCKCFGR2_SPDIFRXSEL_Pos (29U) ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U CAN_F0R1_FB17 CAN_F0R1_FB17_Msk CAN_F7R1_FB24_Msk (0x1U << CAN_F7R1_FB24_Pos) IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) USB_OTG_HPTXSTS_PTXQSAV_7 (0x80U << USB_OTG_HPTXSTS_PTXQSAV_Pos) ADC_CR1_AWDSGL_Pos (9U) CAN_RI0R_IDE CAN_RI0R_IDE_Msk SPDIFRX_CR_VMSK_Pos (7U) __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE USB_OTG_GUSBCFG_SRPCAP_Pos (8U) __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED CAN_F10R2_FB31 CAN_F10R2_FB31_Msk CAN_F7R2_FB3 CAN_F7R2_FB3_Msk EXTI_IMR_MR6 EXTI_IMR_MR6_Msk ADC_SQR2_SQ9_Msk (0x1FU << ADC_SQR2_SQ9_Pos) ADC_CR2_JEXTSEL_2 (0x4U << ADC_CR2_JEXTSEL_Pos) USB_OTG_HPTXSTS_PTXQSAV_1 (0x02U << USB_OTG_HPTXSTS_PTXQSAV_Pos) RCC_CFGR_PPRE1_1 (0x2U << RCC_CFGR_PPRE1_Pos) CAN_F5R1_FB4_Msk (0x1U << CAN_F5R1_FB4_Pos) SDIO_CMD_WAITRESP_1 (0x2U << SDIO_CMD_WAITRESP_Pos) USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk RTC_CR_TSIE RTC_CR_TSIE_Msk DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) __HAL_TIM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__)) SAI_xCR2_MUTEVAL_Msk (0x1U << SAI_xCR2_MUTEVAL_Pos) USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk FMC_BWTR2_ADDHLD_Pos (4U) INAK_TIMEOUT CAN_TIMEOUT_VALUE GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk SPI_CR1_BR_1 (0x2U << SPI_CR1_BR_Pos) DMA_SxCR_PL_1 (0x2U << DMA_SxCR_PL_Pos) EXTI_IMR_IM12 EXTI_IMR_MR12 FMC_BCR4_MUXEN FMC_BCR4_MUXEN_Msk EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk USB_OTG_GINTMSK_WUIM_Msk (0x1U << USB_OTG_GINTMSK_WUIM_Pos) GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4 __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPDIFRXLPEN)) FMC_BWTR1_ACCMOD_1 (0x2U << FMC_BWTR1_ACCMOD_Pos) FMC_SDCR1_RBURST_Msk (0x1U << FMC_SDCR1_RBURST_Pos) RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk CAN_MSR_WKUI_Pos (3U) RCC_DCKCFGR2_FMPI2C1SEL_1 (0x2U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) FMC_BTR3_CLKDIV_0 (0x1U << FMC_BTR3_CLKDIV_Pos) DMA2 ((DMA_TypeDef *) DMA2_BASE) CEC_IER_RXACKEIE_Pos (6U) __HA_FBIT__ 7 CAN_F4R1_FB29_Msk (0x1U << CAN_F4R1_FB29_Pos) CAN_F12R2_FB27 CAN_F12R2_FB27_Msk __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE STM32F4  EXTI_EMR_MR13_Msk (0x1U << EXTI_EMR_MR13_Pos) TIM_DMABase_RCR TIM_DMABASE_RCR EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_TOM_Pos) TIM_DCR_DBL_3 (0x08U << TIM_DCR_DBL_Pos) USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk ADC_SMPR1_SMP18_Msk (0x7U << ADC_SMPR1_SMP18_Pos) I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk ADC_CR1_AWDCH_0 (0x01U << ADC_CR1_AWDCH_Pos) DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk IPSR_ISR_Pos 0U TIM_EGR_CC2G_Pos (2U) GPIO_IDR_IDR_14 GPIO_IDR_ID14 ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk SPDIFRX_DIR_THI SPDIFRX_DIR_THI_Msk _DEV_T_DECLARED  GPIO_AFRL_AFSEL4_Msk (0xFU << GPIO_AFRL_AFSEL4_Pos) __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL)) SPDIFRX_IMR_SYNCDIE_Pos (5U) IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPOLARITY_HIGH) || ((POLARITY) == TIM_OCNPOLARITY_LOW)) __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1 CAN_FFA1R_FFA7_Msk (0x1U << CAN_FFA1R_FFA7_Pos) GPIO_PUPDR_PUPD1_Pos (2U) TIM_SR_CC2OF_Msk (0x1U << TIM_SR_CC2OF_Pos) DCMI_MISR_FRAME_MIS DCMI_MIS_FRAME_MIS RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT ADC_CR2_DMA_Msk (0x1U << ADC_CR2_DMA_Pos) CAN_F4R1_FB1_Msk (0x1U << CAN_F4R1_FB1_Pos) RCC_APB1LPENR_TIM12LPEN_Pos (6U) FMC_SDSR_MODES1_Pos (1U) ITM_IMCR_INTEGRATION_Pos 0U __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE DAC_CR_DMAEN1_Msk (0x1U << DAC_CR_DMAEN1_Pos) RTC_CR_BKP RTC_CR_BKP_Msk SDIO_ICR_RXOVERRC_Msk (0x1U << SDIO_ICR_RXOVERRC_Pos) RTC_TR_HU_0 (0x1U << RTC_TR_HU_Pos) __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE SYSCFG_EXTICR2_EXTI5_PJ 0x0090U CAN_F13R2_FB3 CAN_F13R2_FB3_Msk USB_OTG_HS_MAX_IN_ENDPOINTS 8U CoreDebug_DHCSR_C_HALT_Pos 1U RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE CAN_F0R1_FB7_Msk (0x1U << CAN_F0R1_FB7_Pos) CAN_F8R2_FB27 CAN_F8R2_FB27_Msk GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0 __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4 FMC_SDCMR_NRFS_Msk (0xFU << FMC_SDCMR_NRFS_Pos) CAN_F1R2_FB22 CAN_F1R2_FB22_Msk CAN_F4R2_FB12_Pos (12U) CAN_BTR_TS2_2 (0x4U << CAN_BTR_TS2_Pos) SDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk USB_OTG_DCFG_DAD_2 (0x04U << USB_OTG_DCFG_DAD_Pos) RCC_APB2ENR_TIM9EN_Msk (0x1U << RCC_APB2ENR_TIM9EN_Pos) IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_BREAK_ENABLE) || ((STATE) == TIM_BREAK_DISABLE)) GPIO_LCKR_LCK11_Pos (11U) __HAL_RCC_TIM14_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET) CAN_F0R1_FB8 CAN_F0R1_FB8_Msk PACKAGE_BASE 0x1FFF7BF0U GPIO_ODR_ODR_11 GPIO_ODR_OD11 CAN_TI0R_IDE_Msk (0x1U << CAN_TI0R_IDE_Pos) IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= FLASH_BASE) && ((ADDRESS) <= FLASH_END)) || (((ADDRESS) >= FLASH_OTP_BASE) && ((ADDRESS) <= FLASH_OTP_END))) __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD) RCC_PLLCFGR_PLLSRC_HSE_Pos (22U) CAN_F5R1_FB31_Pos (31U) SPDIFRX_SR_CSRNE_Pos (1U) USB_OTG_GUSBCFG_TSDPS_Pos (22U) CEC_BASE (APB1PERIPH_BASE + 0x6C00U) TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk IS_RCC_SYSCLK_DIV IS_RCC_HCLK SAI_xCLRFR_CLFSDET_Pos (6U) CAN_F1R2_FB13_Msk (0x1U << CAN_F1R2_FB13_Pos) CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk __LDBL_MANT_DIG__ 53 __FLT_MIN_EXP__ (-125) CAN_F8R1_FB14_Msk (0x1U << CAN_F8R1_FB14_Pos) FMC_BCR3_ASYNCWAIT_Msk (0x1U << FMC_BCR3_ASYNCWAIT_Pos) __HAL_RCC_TIM4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN)) DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) FMC_PCR_PWID_Msk (0x3U << FMC_PCR_PWID_Pos) USB_OTG_DCTL_SDIS_Msk (0x1U << USB_OTG_DCTL_SDIS_Pos) UINT_FAST64_MAX (__UINT_FAST64_MAX__) __HAL_RCC_TIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM1LPEN)) __SWR 0x0008 __HAL_RCC_TIM13_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN)) CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk CEC_CR_TXEOM CEC_CR_TXEOM_Msk EXTI_EMR_MR22_Pos (22U) DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk CAN_FA1R_FACT5_Pos (5U) __need_wint_t  _FSTDIO  EXTI_IMR_MR4_Msk (0x1U << EXTI_IMR_MR4_Pos) IS_SAI_BLOCK_PERIPH IS_SAI_ALL_INSTANCE CAN_F7R1_FB9 CAN_F7R1_FB9_Msk MAC_ADDR5 0U CAN_F13R2_FB2_Pos (2U) SYSCFG_EXTICR4_EXTI15_PA 0x0000U QUADSPI_SR_FLEVEL_0 (0x01U << QUADSPI_SR_FLEVEL_Pos) RTC_ALRMASSR_MASKSS_1 (0x2U << RTC_ALRMASSR_MASKSS_Pos) __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk EXTI_FTSR_TR16_Msk (0x1U << EXTI_FTSR_TR16_Pos) CAN_F6R2_FB22_Pos (22U) DMA_LISR_HTIF2_Msk (0x1U << DMA_LISR_HTIF2_Pos) GPIO_PUPDR_PUPD0_1 (0x2U << GPIO_PUPDR_PUPD0_Pos) CAN_F12R1_FB5_Msk (0x1U << CAN_F12R1_FB5_Pos) HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback CAN_F11R2_FB17 CAN_F11R2_FB17_Msk CAN_F4R2_FB18 CAN_F4R2_FB18_Msk MPU_RASR_ENABLE_Pos 0U CEC_ISR_RXOVR_Msk (0x1U << CEC_ISR_RXOVR_Pos) CAN_F10R1_FB23_Pos (23U) __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN)) SysTick_CALIB_TENMS_Msk (0xFFFFFFUL ) SPI2_IRQn __DEC64_MANT_DIG__ 16 __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16 CAN_F6R2_FB16 CAN_F6R2_FB16_Msk CAN_F1R2_FB5_Msk (0x1U << CAN_F1R2_FB5_Pos) GPIO_BSRR_BR3_Msk (0x1U << GPIO_BSRR_BR3_Pos) __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL CAN_F6R1_FB7_Pos (7U) USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1U << USB_OTG_DIEPINT_PKTDRPSTS_Pos) _wcsrtombs_state USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk CAN_F9R2_FB0 CAN_F9R2_FB0_Msk CAN_F5R1_FB19_Msk (0x1U << CAN_F5R1_FB19_Pos) CAN_F11R2_FB11_Msk (0x1U << CAN_F11R2_FB11_Pos) SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk I2C_OAR1_ADD8_Msk (0x1U << I2C_OAR1_ADD8_Pos) TIM3_IRQn SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) FLASH_CR_PSIZE_Msk (0x3U << FLASH_CR_PSIZE_Pos) CAN_F1R1_FB19_Pos (19U) __HAL_RCC_TIM13_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST)) CAN_F5R1_FB3_Pos (3U) RTC_ISR_TSF_Msk (0x1U << RTC_ISR_TSF_Pos) CAN_F1R2_FB30_Msk (0x1U << CAN_F1R2_FB30_Pos) __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE DMA_SxCR_TCIE_Msk (0x1U << DMA_SxCR_TCIE_Pos) FMC_BTR2_ADDHLD_3 (0x8U << FMC_BTR2_ADDHLD_Pos) USB_OTG_HCCHAR_MC_Pos (20U) USB_OTG_DTHRCTL_ISOTHREN_Pos (1U) GPIO_IDR_ID0 GPIO_IDR_ID0_Msk CAN_MCR_INRQ_Pos (0U) RCC_DCKCFGR_TIMPRE_Pos (24U) OTG_FS_IRQn RCC_MCO_DIV2 RCC_MCODIV_2 TIM1 ((TIM_TypeDef *) TIM1_BASE) __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) SD_SDMMC_FUNCTION_BUSY SD_SDIO_FUNCTION_BUSY QUADSPI_CR_SMIE_Pos (19U) RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) CAN_F2R1_FB22_Msk (0x1U << CAN_F2R1_FB22_Pos) RTC_TAFCR_TAMP1E_Pos (0U) __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE CAN_TI2R_STID_Msk (0x7FFU << CAN_TI2R_STID_Pos) RTC_BKP3R_Msk (0xFFFFFFFFU << RTC_BKP3R_Pos) CAN_F2R2_FB1_Msk (0x1U << CAN_F2R2_FB1_Pos) SAI_xCLRFR_CCNRDY_Pos (4U) CAN_TDH0R_DATA5_Msk (0xFFU << CAN_TDH0R_DATA5_Pos) CAN_F10R2_FB12 CAN_F10R2_FB12_Msk RCC_APB2LPENR_TIM1LPEN_Pos (0U) __HAL_RCC_UART4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST)) QSPI_R_BASE 0xA0001000U RTC_CALIBR_DC_Msk (0x1FU << RTC_CALIBR_DC_Pos) HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig CAN_F8R2_FB2 CAN_F8R2_FB2_Msk ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5 SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE EXTI_IMR_MR19_Pos (19U) __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED __HAL_RCC_DAC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN)) __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16 I2C_DR_DR_Pos (0U) CAN_MCR_INRQ_Msk (0x1U << CAN_MCR_INRQ_Pos) __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED FLASH_CR_LOCK_Pos (31U) USB_OTG_DOEPMSK_STUPM_Pos (3U) EXTI_IMR_MR1_Pos (1U) __HAL_RCC_I2C2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET) FMPI2C_TIMINGR_SCLH FMPI2C_TIMINGR_SCLH_Msk _size FMC_PMEM_MEMHIZ2_4 (0x10U << FMC_PMEM_MEMHIZ2_Pos) USB_OTG_HCINT_NAK_Msk (0x1U << USB_OTG_HCINT_NAK_Pos) ADC_SQR1_SQ15_0 (0x01U << ADC_SQR1_SQ15_Pos) CAN_F8R2_FB26_Pos (26U) RCC_AHB2ENR_OTGFSEN_Msk (0x1U << RCC_AHB2ENR_OTGFSEN_Pos) GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk RCC_APB1ENR_FMPI2C1EN_Msk (0x1U << RCC_APB1ENR_FMPI2C1EN_Pos) FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE RTC_ALRMAR_SU_3 (0x8U << RTC_ALRMAR_SU_Pos) CAN_F0R1_FB16_Pos (16U) GPIO_AFRL_AFSEL6_Msk (0xFU << GPIO_AFRL_AFSEL6_Pos) CAN_F7R1_FB26_Pos (26U) USB_OTG_DCTL_SGONAK_Pos (9U) FMC_PATT_ATTHOLD2_4 (0x10U << FMC_PATT_ATTHOLD2_Pos) USB_OTG_DPID_0 (0x1U << USB_OTG_DPID_Pos) WWDG_CFR_EWI WWDG_CFR_EWI_Msk __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET GPIO_AFRL_AFRL4_0 GPIO_AFRL_AFSEL4_0 __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT __value TIM_SMCR_SMS_Pos (0U) CAN_FS1R_FSC20 CAN_FS1R_FSC20_Msk KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE PWR_WAKEUP_PIN2 0x00000080U GPIO_BSRR_BR8_Msk (0x1U << GPIO_BSRR_BR8_Pos) FMC_NAND_WAIT_FEATURE_DISABLE FMC_NAND_PCC_WAIT_FEATURE_DISABLE _REENT_CHECK_SIGNAL_BUF(ptr)  SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE TIM_OPMODE_REPETITIVE 0x00000000U WWDG_CFR_W2 WWDG_CFR_W_2 GPIO_BSRR_BS_5 GPIO_BSRR_BS5 FMC_PATT_ATTWAIT2_7 (0x80U << FMC_PATT_ATTWAIT2_Pos) RTC_TSDR_DU_Msk (0xFU << RTC_TSDR_DU_Pos) FMC_PMEM_MEMHOLD2_4 (0x10U << FMC_PMEM_MEMHOLD2_Pos) CAN_F12R1_FB28 CAN_F12R1_FB28_Msk __HAL_RCC_BKPSRAM_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); UNUSED(tmpreg); } while(0U) TIM_DIER_TIE_Msk (0x1U << TIM_DIER_TIE_Pos) DMA_HIFCR_CFEIF4_Pos (0U) FMPI2C_TIMINGR_SDADEL_Pos (16U) TIM1_UP_TIM10_IRQn PWR_CSR_REGRDY PWR_CSR_VOSRDY TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE RCC_AHB1LPENR_DMA2LPEN_Msk (0x1U << RCC_AHB1LPENR_DMA2LPEN_Pos) EXTI_PR_PR13_Msk (0x1U << EXTI_PR_PR13_Pos) APB1ENR QUADSPI_CR_SSHIFT_Msk (0x1U << QUADSPI_CR_SSHIFT_Pos) FMC_SDSR_MODES1 FMC_SDSR_MODES1_Msk __VFP_FP__ 1 EXTI_EMR_MR3 EXTI_EMR_MR3_Msk FMC_PMEM_MEMWAIT2_7 (0x80U << FMC_PMEM_MEMWAIT2_Pos) CAN_F2R1_FB26_Pos (26U) DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk CAN_F3R1_FB17 CAN_F3R1_FB17_Msk RCC_APB1LPENR_I2C3LPEN_Msk (0x1U << RCC_APB1LPENR_I2C3LPEN_Pos) GPIO_IDR_ID4 GPIO_IDR_ID4_Msk __HAL_DBGMCU_UNFREEZE_TIM12() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM12_STOP)) I2C_TRISE_TRISE_Msk (0x3FU << I2C_TRISE_TRISE_Pos) __SIG_ATOMIC_TYPE__ int CAN_F11R2_FB13_Pos (13U) __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock DMA_FLAG_DMEIF2_6 0x00040000U __ARM_FEATURE_SIMD32 1 __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym) SPDIFRX_CR_RXSTEO_Msk (0x1U << SPDIFRX_CR_RXSTEO_Pos) CAN_F10R1_FB13_Msk (0x1U << CAN_F10R1_FB13_Pos) __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN)) UINT_LEAST8_MAX (__UINT_LEAST8_MAX__) DAC_CR_TSEL1_2 (0x4U << DAC_CR_TSEL1_Pos) GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk GPIO_PUPDR_PUPD11_Msk (0x3U << GPIO_PUPDR_PUPD11_Pos) FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS SPI_SR_FRE_Msk (0x1U << SPI_SR_FRE_Pos) __HAL_RCC_GPIOH_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) != RESET) FMC_SDTR1_TWR_Msk (0xFU << FMC_SDTR1_TWR_Pos) CAN_F2R2_FB20_Msk (0x1U << CAN_F2R2_FB20_Pos) CAN_IER_TMEIE_Msk (0x1U << CAN_IER_TMEIE_Pos) __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT())) __SRW 0x0010 GPIO_OSPEEDR_OSPEED6_Msk (0x3U << GPIO_OSPEEDR_OSPEED6_Pos) SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk CAN_F9R1_FB7_Msk (0x1U << CAN_F9R1_FB7_Pos) _reent USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk CAN_F9R1_FB15 CAN_F9R1_FB15_Msk RCC_CFGR_SW_0 (0x1U << RCC_CFGR_SW_Pos) CAN_FM1R_FBM26_Pos (26U) TIM_CCMR1_OC2FE_Msk (0x1U << TIM_CCMR1_OC2FE_Pos) CAN_F2R1_FB10 CAN_F2R1_FB10_Msk CAN_F11R1_FB23 CAN_F11R1_FB23_Msk GPIOA ((GPIO_TypeDef *) GPIOA_BASE) I2C2 ((I2C_TypeDef *) I2C2_BASE) __FLT_DECIMAL_DIG__ 9 FMC_BWTR3_DATAST FMC_BWTR3_DATAST_Msk GPIO_IDR_ID5_Pos (5U) __HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00U) FMC_BTR1_ADDSET FMC_BTR1_ADDSET_Msk USB_OTG_DOEPCTL_SNAK_Pos (27U) I2C_CR1_PE_Msk (0x1U << I2C_CR1_PE_Pos) __STDC_UTF_16__ 1 CAN_F5R2_FB17 CAN_F5R2_FB17_Msk FMC_PATT_ATTHIZ2 FMC_PATT_ATTHIZ2_Msk DMA_PRIORITY_LOW 0x00000000U FMPI2C_CR1_ANFOFF FMPI2C_CR1_ANFOFF_Msk UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK _freelist GPIO_AFRL_AFSEL2_3 (0x8U << GPIO_AFRL_AFSEL2_Pos) FLASH_OPTCR_nRST_STOP_Pos (6U) CAN_F13R2_FB23_Pos (23U) __HAL_DBGMCU_UNFREEZE_TIM9() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM9_STOP)) SDIO_ICR_CMDRENDC_Msk (0x1U << SDIO_ICR_CMDRENDC_Pos) __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET CAN_F11R1_FB12_Pos (12U) USB_OTG_GINTMSK_NPTXFEM_Pos (5U) __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET __UINT_LEAST16_TYPE__ short unsigned int __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED SAI_xSR_MUTEDET_Msk (0x1U << SAI_xSR_MUTEDET_Pos) WWDG_SR_EWIF_Msk (0x1U << WWDG_SR_EWIF_Pos) FMC_BTR4_CLKDIV_Pos (20U) HAL_FLASH_ERROR_PGA 0x00000008U CAN_F5R1_FB9_Pos (9U) __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE CAN_FA1R_FACT CAN_FA1R_FACT_Msk _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_new._reent._wcsrtombs_state) TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING RTC_CR_SUB1H_Pos (17U) TPI_BASE (0xE0040000UL) CAN_F10R2_FB1 CAN_F10R2_FB1_Msk CAN_F4R1_FB4 CAN_F4R1_FB4_Msk TIM_DCR_DBL_1 (0x02U << TIM_DCR_DBL_Pos) __STM32F446xx_H  HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8 CAN_F3R2_FB4 CAN_F3R2_FB4_Msk FD_ZERO(p) (__extension__ (void)({ size_t __i; char *__tmp = (char *)p; for (__i = 0; __i < sizeof (*(p)); ++__i) *__tmp++ = 0; })) GPIOF ((GPIO_TypeDef *) GPIOF_BASE) SDIO_DCTRL_DBLOCKSIZE_0 (0x1U << SDIO_DCTRL_DBLOCKSIZE_Pos) CAN_F8R1_FB4_Msk (0x1U << CAN_F8R1_FB4_Pos) USB_OTG_DIEPINT_ITTXFE_Msk (0x1U << USB_OTG_DIEPINT_ITTXFE_Pos) SAI_xFRCR_FSOFF_Msk (0x1U << SAI_xFRCR_FSOFF_Pos) CAN_F3R2_FB12_Msk (0x1U << CAN_F3R2_FB12_Pos) __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ SAI_xCR2_CPL SAI_xCR2_CPL_Msk SDIO_ICR_CMDSENTC_Msk (0x1U << SDIO_ICR_CMDSENTC_Pos) BRE_BitNumber BRE_BIT_NUMBER PWR_CSR_ODRDY PWR_CSR_ODRDY_Msk CAN_F13R1_FB31_Msk (0x1U << CAN_F13R1_FB31_Pos) __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET CEC_IER_BREIE_Msk (0x1U << CEC_IER_BREIE_Pos) CAN_BTR_TS2 CAN_BTR_TS2_Msk PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk TIM_DIER_TIE_Pos (6U) CAN_F4R2_FB23_Msk (0x1U << CAN_F4R2_FB23_Pos) SYSCFG_EXTICR4_EXTI15_PJ 0x9000U CAN_F12R2_FB1_Pos (1U) __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN ADC_SQR1_L_3 (0x8U << ADC_SQR1_L_Pos) RCC_SSCGR_SPREADSEL_Msk (0x1U << RCC_SSCGR_SPREADSEL_Pos) GPIO_MODER_MODER12_0 (0x1U << GPIO_MODER_MODER12_Pos) __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE GPIO_MODER_MODE3_1 (0x2U << GPIO_MODER_MODE3_Pos) TIM_SR_CC3IF TIM_SR_CC3IF_Msk ADC_SMPR1_SMP11_2 (0x4U << ADC_SMPR1_SMP11_Pos) GPIO_BRR_BR6_Msk (0x1U << GPIO_BRR_BR6_Pos) GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk RCC_APB2ENR_TIM11EN_Msk (0x1U << RCC_APB2ENR_TIM11EN_Pos) TIM_DMABase_CNT TIM_DMABASE_CNT FMC_BCR2_CBURSTRW FMC_BCR2_CBURSTRW_Msk USART_CR1_SBK USART_CR1_SBK_Msk CAN_F7R2_FB25 CAN_F7R2_FB25_Msk CAN_F2R2_FB6 CAN_F2R2_FB6_Msk DMA_HISR_TCIF7_Pos (27U) PWR_CR_VOS_0 0x00004000U GPIO_IDR_IDR_6 GPIO_IDR_ID6 CAN_F13R2_FB14_Msk (0x1U << CAN_F13R2_FB14_Pos) SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk ___int_size_t_h  __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST)) __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE SYSCFG_EXTICR4_EXTI15_Msk (0xFU << SYSCFG_EXTICR4_EXTI15_Pos) TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED __SORD 0x2000 CAN_F3R2_FB16_Pos (16U) ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U DCMI_ESUR_LEU_Msk (0xFFU << DCMI_ESUR_LEU_Pos) EXTI_FTSR_TR1_Pos (1U) DMA_SxCR_DIR_Msk (0x3U << DMA_SxCR_DIR_Pos) CAN_F7R1_FB1_Msk (0x1U << CAN_F7R1_FB1_Pos) __HAL_DBGMCU_UNFREEZE_TIM1() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM1_STOP)) __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSELECTION_DIRECTTI) || ((SELECTION) == TIM_ICSELECTION_INDIRECTTI) || ((SELECTION) == TIM_ICSELECTION_TRC)) __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : __HAL_COMP_COMP2_EXTI_ENABLE_IT()) EXTI_FTSR_TR20_Pos (20U) RTC_WUTR_WUT_Pos (0U) CEC_ISR_SBPE CEC_ISR_SBPE_Msk GPIO_AFRH_AFSEL10_Msk (0xFU << GPIO_AFRH_AFSEL10_Pos) RTC_TR_MNT_Pos (12U) CAN_F8R1_FB29_Msk (0x1U << CAN_F8R1_FB29_Pos) __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET GPIO_BRR_BR2_Msk (0x1U << GPIO_BRR_BR2_Pos) CAN_F3R1_FB7_Msk (0x1U << CAN_F3R1_FB7_Pos) IWDG_SR_RVU_Msk (0x1U << IWDG_SR_RVU_Pos) RTC_TR_MNT_1 (0x2U << RTC_TR_MNT_Pos) EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk CAN_F8R1_FB28 CAN_F8R1_FB28_Msk __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET CAN_F1R1_FB23 CAN_F1R1_FB23_Msk RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk SYSCFG_EXTICR3_EXTI9_PA 0x0000U SPI_CR1_RXONLY_Msk (0x1U << SPI_CR1_RXONLY_Pos) CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET __CORE_CM4_H_GENERIC  UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1 __HAL_RCC_RNG_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN)) RCC_DCKCFGR_PLLI2SDIVQ_1 (0x02U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) TIM_IT_CC2 (TIM_DIER_CC2IE) CAN_F3R1_FB31 CAN_F3R1_FB31_Msk CAN_F6R1_FB11_Pos (11U) EXTI_FTSR_TR14_Pos (14U) __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE EXTI_SWIER_SWIER14_Pos (14U) __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE CAN_F5R2_FB26_Pos (26U) CAN_F5R2_FB13_Pos (13U) __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE) RTC_CR_COSEL RTC_CR_COSEL_Msk USB_OTG_HCCHAR_DAD_3 (0x08U << USB_OTG_HCCHAR_DAD_Pos) IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) __FLT_MAX_EXP__ 128 IS_NVIC_DEVICE_IRQ(IRQ) ((IRQ) >= (IRQn_Type)0x00U) OPTCR_BYTE1_ADDRESS 0x40023C15U GPIO_BSRR_BS8_Msk (0x1U << GPIO_BSRR_BS8_Pos) ADC_JSQR_JSQ1_Msk (0x1FU << ADC_JSQR_JSQ1_Pos) FMC_BCR2_MUXEN FMC_BCR2_MUXEN_Msk CAN_F2R1_FB11_Msk (0x1U << CAN_F2R1_FB11_Pos) __tm_mday I2C_CR1_ENGC I2C_CR1_ENGC_Msk RCC_AHB1RSTR_GPIOARST_Pos (0U) TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1 RCC_SSCGR_MODPER_Msk (0x1FFFU << RCC_SSCGR_MODPER_Pos) ADC_CR2_EXTEN_0 (0x1U << ADC_CR2_EXTEN_Pos) RTC_DR_MU_2 (0x4U << RTC_DR_MU_Pos) __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED CAN_F13R1_FB1_Msk (0x1U << CAN_F13R1_FB1_Pos) CAN_FS1R_FSC22_Pos (22U) __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET CAN_F2R1_FB4_Msk (0x1U << CAN_F2R1_FB4_Pos) __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED GPIO_AFRL_AFSEL2_Pos (8U) SDIO_ICR_CMDRENDC_Pos (6U) __ptrvalue  GPIO_AFRH_AFSEL15_0 (0x1U << GPIO_AFRH_AFSEL15_Pos) QUADSPI_SR_BUSY_Pos (5U) QUADSPI_CR_TEIE_Msk (0x1U << QUADSPI_CR_TEIE_Pos) __packed __attribute__((__packed__)) FMPI2C_ISR_STOPF_Msk (0x1U << FMPI2C_ISR_STOPF_Pos) CAN_F12R2_FB29_Msk (0x1U << CAN_F12R2_FB29_Pos) DMA_MEMORY_TO_PERIPH ((uint32_t)DMA_SxCR_DIR_0) CAN_F5R2_FB13_Msk (0x1U << CAN_F5R2_FB13_Pos) SPI_RXCRCR_RXCRC_Msk (0xFFFFU << SPI_RXCRCR_RXCRC_Pos) CAN_F8R1_FB21_Pos (21U) FMC_PCR_PTYP FMC_PCR_PTYP_Msk FMC_SDTR2_TRC FMC_SDTR2_TRC_Msk IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE CAN_F1R1_FB9_Pos (9U) RCC_CFGR_MCO1_Pos (21U) SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk GPIO_MODER_MODE14_1 (0x2U << GPIO_MODER_MODE14_Pos) USB_OTG_DCTL_CGINAK_Msk (0x1U << USB_OTG_DCTL_CGINAK_Pos) DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE SAI_xIMR_FREQIE_Pos (3U) WWDG_CFR_WDGTB_0 (0x1U << WWDG_CFR_WDGTB_Pos) __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED DMA_SxNDT_2 (0x0004U << DMA_SxNDT_Pos) GPIO_ODR_OD5_Pos (5U) RCC_RTCCLKSOURCE_HSE_DIV22 0x00160300U DCMI_CR_PCKPOL_Pos (5U) CAN_FA1R_FACT15 CAN_FA1R_FACT15_Msk DMA_LISR_FEIF2_Pos (16U) HAL_RCC_CCSCallback HAL_RCC_CSSCallback CAN_F0R2_FB29_Pos (29U) CAN_F5R2_FB4_Pos (4U) CEC_ISR_ARBLST_Pos (7U) RCC_PLL_ON ((uint8_t)0x02) RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET MPU_ACCESS_BUFFERABLE ((uint8_t)0x01) DMA_HIFCR_CTEIF5_Msk (0x1U << DMA_HIFCR_CTEIF5_Pos) __HAL_TIM_ENABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__)) FMC_BWTR4_ADDSET_Pos (0U) GPIO_ODR_OD4 GPIO_ODR_OD4_Msk DAC_CR_TSEL2_0 (0x1U << DAC_CR_TSEL2_Pos) ADC_CCR_DMA_0 (0x1U << ADC_CCR_DMA_Pos) I2C_CR1_PEC I2C_CR1_PEC_Msk __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE CAN_F4R1_FB8_Pos (8U) UART_DIVMANT_SAMPLING16(_PCLK_,_BAUD_) (UART_DIV_SAMPLING16((_PCLK_), (_BAUD_))/100U) SDIO_FIFO_FIFODATA_Pos (0U) CAN_F1R1_FB1_Msk (0x1U << CAN_F1R1_FB1_Pos) PWR_FLAG_ODRDY PWR_CSR_ODRDY CAN_F2R2_FB18_Msk (0x1U << CAN_F2R2_FB18_Pos) CAN1 ((CAN_TypeDef *) CAN1_BASE) GPIO_LCKR_LCK5_Pos (5U) CAN_F9R1_FB19_Msk (0x1U << CAN_F9R1_FB19_Pos) SPDIFRX_DR0_PE_Msk (0x1U << SPDIFRX_DR0_PE_Pos) ADC_SMPR2_SMP0_2 (0x4U << ADC_SMPR2_SMP0_Pos) SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) FMC_SDCR1_SDCLK FMC_SDCR1_SDCLK_Msk CAN_F10R2_FB3_Msk (0x1U << CAN_F10R2_FB3_Pos) RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk WWDG_CR_T5 WWDG_CR_T_5 RTC_BKP12R_Msk (0xFFFFFFFFU << RTC_BKP12R_Pos) CAN_F6R1_FB19_Pos (19U) QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk _on_exit_args RCC_OSCILLATORTYPE_LSE 0x00000004U __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__)) USB_OTG_FS_MAX_IN_ENDPOINTS 5U ADC_JSQR_JSQ1_2 (0x04U << ADC_JSQR_JSQ1_Pos) EXTI_PR_PR14 EXTI_PR_PR14_Msk USART_CR3_NACK_Pos (4U) GPIO_OTYPER_OT8_Pos (8U) USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_HCTSIZ_PKTCNT_Pos) __THUMBEL__ 1 CAN_F10R2_FB23_Pos (23U) SPI_SR_TXE_Pos (1U) USB_OTG_FS_HOST_MAX_CHANNEL_NBR 8U FMC_BWTR4_ADDHLD_Msk (0xFU << FMC_BWTR4_ADDHLD_Pos) LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U) FMC_BTR1_ADDSET_1 (0x2U << FMC_BTR1_ADDSET_Pos) RTC_WKUP_IRQn TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U FMPI2C_CR2_PECBYTE FMPI2C_CR2_PECBYTE_Msk USART_CR1_OVER8_Msk (0x1U << USART_CR1_OVER8_Pos) RCC_CIR_HSIRDYIE_Pos (10U) SDIO_STA_TXACT_Pos (12U) __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE CAN_F4R2_FB30_Msk (0x1U << CAN_F4R2_FB30_Pos) IS_UART_ADDRESS(ADDRESS) ((ADDRESS) <= 0x0FU) CAN_TDL1R_DATA0_Msk (0xFFU << CAN_TDL1R_DATA0_Pos) CAN_F5R2_FB24 CAN_F5R2_FB24_Msk DCMI_CR_PCKPOL_Msk (0x1U << DCMI_CR_PCKPOL_Pos) USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk GPIO_LCKR_LCK7_Msk (0x1U << GPIO_LCKR_LCK7_Pos) DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos (24U) GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2 GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE CAN_FA1R_FACT23 CAN_FA1R_FACT23_Msk GPIO_MODER_MODE8_1 (0x2U << GPIO_MODER_MODE8_Pos) DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk CAN_F10R2_FB17_Pos (17U) TIM_SR_UIF_Pos (0U) SPDIFRX_IFCR_PERRCF_Pos (2U) ADC_JSQR_JSQ1_0 (0x01U << ADC_JSQR_JSQ1_Pos) DAC_CR_TSEL2_Msk (0x7U << DAC_CR_TSEL2_Pos) FMPI2C_OAR2_OA2EN_Msk (0x1U << FMPI2C_OAR2_OA2EN_Pos) I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk CAN_F12R2_FB19 CAN_F12R2_FB19_Msk CAN_F5R1_FB3_Msk (0x1U << CAN_F5R1_FB3_Pos) CAN_FM1R_FBM27_Msk (0x1U << CAN_FM1R_FBM27_Pos) FPU_MVFR1_FtZ_mode_Pos 0U GPIOF_BASE (AHB1PERIPH_BASE + 0x1400U) CAN_F9R1_FB27 CAN_F9R1_FB27_Msk DMA_LISR_TCIF0_Pos (5U) WWDG_CFR_W_4 (0x10U << WWDG_CFR_W_Pos) RTC_TSTR_HT_1 (0x2U << RTC_TSTR_HT_Pos) ADC_SQR2_SQ11_Msk (0x1FU << ADC_SQR2_SQ11_Pos) __need___va_list USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk DMA_LISR_FEIF3_Msk (0x1U << DMA_LISR_FEIF3_Pos) SDIO_STA_DTIMEOUT_Pos (3U) RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk TIM_CCMR1_OC1CE_Msk (0x1U << TIM_CCMR1_OC1CE_Pos) DMA_SxCR_DBM_Pos (18U) DMA_HISR_FEIF6_Msk (0x1U << DMA_HISR_FEIF6_Pos) FMPI2C_CR2_ADD10 FMPI2C_CR2_ADD10_Msk DMA_FLAG_DMEIF0_4 0x00000004U __offsetof(type,field) offsetof(type, field) ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk ADC_SQR2_SQ7_4 (0x10U << ADC_SQR2_SQ7_Pos) USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk USART_CR2_LBCL USART_CR2_LBCL_Msk SAI_xCR1_SAIEN_Msk (0x1U << SAI_xCR1_SAIEN_Pos) _mbsrtowcs_state USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) CAN_F9R2_FB11_Pos (11U) RTC_CR_ALRAIE_Pos (12U) __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE RTC_ALRMASSR_SS_Pos (0U) CR_PMODE_BB CR_VOS_BB MSION_BITNUMBER RCC_MSION_BIT_NUMBER QUADSPI_CCR_SIOO_Pos (28U) GPIO_MODER_MODER1_1 (0x2U << GPIO_MODER_MODER1_Pos) CAN_F7R2_FB10 CAN_F7R2_FB10_Msk TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk UART_FLAG_LBD ((uint32_t)USART_SR_LBD) MPU_REGION_PRIV_RW_URO ((uint8_t)0x02) CAN_F1R2_FB15 CAN_F1R2_FB15_Msk TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk SAI_xSLOTR_SLOTSZ_Pos (6U) CAN_F12R2_FB27_Pos (27U) CAN_FM1R_FBM2_Pos (2U) PWR_CR_ADCDC1_Pos (13U) PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE _rand_next GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk CAN_FFA1R_FFA4_Pos (4U) SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY __GNUCLIKE___OFFSETOF 1 RTC_ALRMAR_MSK3_Pos (23U) FMC_BCR1_MUXEN_Msk (0x1U << FMC_BCR1_MUXEN_Pos) __attribute_pure__  DAC_CR_TSEL2 DAC_CR_TSEL2_Msk SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_TSR_LOW0_Msk (0x1U << CAN_TSR_LOW0_Pos) GPIO_OSPEEDR_OSPEED4_1 (0x2U << GPIO_OSPEEDR_OSPEED4_Pos) OB_STOP_RST ((uint8_t)0x00) TIM_EGR_CC4G_Pos (4U) PWR_CR_UDEN_1 (0x2U << PWR_CR_UDEN_Pos) __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1U << RCC_AHB2LPENR_OTGFSLPEN_Pos) CAN_F5R1_FB18 CAN_F5R1_FB18_Msk CAN_F0R2_FB2_Pos (2U) USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk RCC_CFGR_SW_PLL 0x00000002U USART_CR2_CLKEN USART_CR2_CLKEN_Msk clearerr(p) __sclearerr(p) TIM_CCMR2_IC4F_0 (0x1U << TIM_CCMR2_IC4F_Pos) __HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); UNUSED(tmpreg); } while(0U) EXTI_EMR_MR20_Pos (20U) ITM ((ITM_Type *) ITM_BASE ) TIM_OCMODE_TIMING 0x00000000U FMC_BWTR2_ACCMOD_Msk (0x3U << FMC_BWTR2_ACCMOD_Pos) USB_OTG_GAHBCFG_DMAEN_Msk (0x1U << USB_OTG_GAHBCFG_DMAEN_Pos) GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk SDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN CAN_F3R1_FB11_Pos (11U) _NEWLIB_STDIO_H  CAN_BTR_TS1_Pos (16U) USARTNACK_ENABLED USART_NACK_ENABLE USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) CAN_F12R1_FB25 CAN_F12R1_FB25_Msk USB_OTG_DIEPINT_BERR_Msk (0x1U << USB_OTG_DIEPINT_BERR_Pos) __Vendor_SysTickConfig 0U DMA_LIFCR_CTEIF2_Pos (19U) RTC_TAFCR_TAMPPRCH_Msk (0x3U << RTC_TAFCR_TAMPPRCH_Pos) GPIO_MODER_MODER6_Msk (0x3U << GPIO_MODER_MODER6_Pos) DMA_HIFCR_CTEIF7_Msk (0x1U << DMA_HIFCR_CTEIF7_Pos) FMPI2C_ISR_TIMEOUT_Msk (0x1U << FMPI2C_ISR_TIMEOUT_Pos) RCC_CFGR_HPRE_Pos (4U) CAN_F1R1_FB30 CAN_F1R1_FB30_Msk CAN_F0R1_FB23_Msk (0x1U << CAN_F0R1_FB23_Pos) CAN_RDH0R_DATA5_Msk (0xFFU << CAN_RDH0R_DATA5_Pos) RCC_APB1RSTR_SPI3RST_Msk (0x1U << RCC_APB1RSTR_SPI3RST_Pos) GPIOB_BASE (AHB1PERIPH_BASE + 0x0400U) __u_int_defined  __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() FMPI2C_ISR_TXE FMPI2C_ISR_TXE_Msk RCC_RTCCLKSOURCE_HSE_DIV21 0x00150300U CAN_RI1R_IDE_Pos (2U) TIM_SR_CC4OF TIM_SR_CC4OF_Msk __HAL_TIM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) CAN_F9R1_FB22_Pos (22U) SCnSCB_ACTLR_DISMCYCINT_Pos 0U DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk RTC_CALR_CALP_Pos (15U) SIZE_MAX (__SIZE_MAX__) __THROW  MPU_REGION_SIZE_8MB ((uint8_t)0x16) _new __BIGGEST_ALIGNMENT__ 8 SPI_I2SPR_I2SDIV_Msk (0xFFU << SPI_I2SPR_I2SDIV_Pos) GPIO_AF13_DCMI ((uint8_t)0x0D) INTMAX_MAX (__INTMAX_MAX__) USB_OTG_DCTL_TCTL_2 (0x4U << USB_OTG_DCTL_TCTL_Pos) __tm_year RCC_CFGR_PPRE1_DIV4 0x00001400U FPU_MVFR0_Short_vectors_Pos 24U CAN_F8R2_FB19_Msk (0x1U << CAN_F8R2_FB19_Pos) SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE) USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk CAN_ESR_TEC CAN_ESR_TEC_Msk QUADSPI_CR_EN_Msk (0x1U << QUADSPI_CR_EN_Pos) FMPI2C_CR1_ALERTEN_Pos (22U) CEC_IER_SBPEIE_Pos (4U) CAN_F5R1_FB21_Pos (21U) FMC_BTR3_ADDSET_2 (0x4U << FMC_BTR3_ADDSET_Pos) RTC_ISR_WUTF_Msk (0x1U << RTC_ISR_WUTF_Pos) SDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk USB_OTG_HPTXFSIZ_PTXSA_Pos (0U) HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT()) DMA_SxCR_PINC DMA_SxCR_PINC_Msk CAN_FA1R_FACT17_Msk (0x1U << CAN_FA1R_FACT17_Pos) GPIO_MODE_IT_RISING 0x10110000U GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk CAN_FM1R_FBM23_Msk (0x1U << CAN_FM1R_FBM23_Pos) LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS DMA_SxNDT_14 (0x4000U << DMA_SxNDT_Pos) RTC_TAFCR_TAMP1INSEL RTC_TAFCR_TAMP1INSEL_Msk RCC_CFGR_SW_Pos (0U) CAN_TDL1R_DATA2_Msk (0xFFU << CAN_TDL1R_DATA2_Pos) DMA_FIFOMODE_DISABLE 0x00000000U GPIO_PIN_14 ((uint16_t)0x4000) AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000U) FMC_BWTR4_DATAST_0 (0x01U << FMC_BWTR4_DATAST_Pos) DMA_LIFCR_CTEIF0_Msk (0x1U << DMA_LIFCR_CTEIF0_Pos) CAN_F12R1_FB3 CAN_F12R1_FB3_Msk RCC_APB1ENR_CECEN_Msk (0x1U << RCC_APB1ENR_CECEN_Pos) CAN_F8R2_FB23_Msk (0x1U << CAN_F8R2_FB23_Pos) CEC_IER_TXENDIE_Msk (0x1U << CEC_IER_TXENDIE_Pos) ADC_CSR_OVR1_Msk (0x1U << ADC_CSR_OVR1_Pos) NVIC_PRIORITYGROUP_1 0x00000006U CAN_F10R2_FB2_Pos (2U) __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE CAN_F6R2_FB23 CAN_F6R2_FB23_Msk HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING FLASH_SR_WRPERR_Msk (0x1U << FLASH_SR_WRPERR_Pos) CAN_F0R2_FB28 CAN_F0R2_FB28_Msk TIM_CCMR1_IC1PSC_Msk (0x3U << TIM_CCMR1_IC1PSC_Pos) CAN_F5R1_FB15_Pos (15U) TIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U CAN_F6R2_FB6_Pos (6U) AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR SPI_CR1_RXONLY_Pos (10U) DCMI_IER_OVF_IE DCMI_IER_OVR_IE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN)) CAN_TSR_TME1 CAN_TSR_TME1_Msk SYSCFG_OFFSET (SYSCFG_BASE - PERIPH_BASE) CAN_F7R1_FB31_Pos (31U) RCC_APB1LPENR_UART4LPEN_Msk (0x1U << RCC_APB1LPENR_UART4LPEN_Pos) __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET CAN_FA1R_FACT26_Pos (26U) DMA_HISR_DMEIF7_Pos (24U) DCMI_RIS_VSYNC_RIS_Msk (0x1U << DCMI_RIS_VSYNC_RIS_Pos) EXTI_SWIER_SWIER16_Msk (0x1U << EXTI_SWIER_SWIER16_Pos) GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk TIM14 ((TIM_TypeDef *) TIM14_BASE) ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk __HAL_RCC_FMC_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FMCEN)) CF_IDENTIFY_CMD ATA_IDENTIFY_CMD UART_DIV_SAMPLING16(_PCLK_,_BAUD_) (((_PCLK_)*25U)/(4U*(_BAUD_))) __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk CAN_F4R2_FB16 CAN_F4R2_FB16_Msk FMC_Bank1E ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE) CAN_F13R2_FB1_Pos (1U) CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk TIM_CCMR2_IC4F_Pos (12U) GPIO_BRR_BR3 GPIO_BRR_BR3_Msk __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk USB_OTG_DSTS_ENUMSPD_Pos (1U) CAN_F5R2_FB28_Msk (0x1U << CAN_F5R2_FB28_Pos) CAN_TSR_TXOK2_Pos (17U) CAN_TDL2R_DATA1_Pos (8U) USB_OTG_HCSPLT_PRTADDR_5 (0x20U << USB_OTG_HCSPLT_PRTADDR_Pos) RCC_CSR_LSION_BB (PERIPH_BB_BASE + (RCC_CSR_OFFSET * 32U) + (RCC_LSION_BIT_NUMBER * 4U)) FMC_SDCR2_SDCLK_1 (0x2U << FMC_SDCR2_SDCLK_Pos) TIM_CR1_CEN_Msk (0x1U << TIM_CR1_CEN_Pos) __HAL_RCC_TIM5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST)) __HAL_RCC_GPIOF_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET) __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE CAN_FFA1R_FFA20_Pos (20U) EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk CAN_F7R1_FB25_Pos (25U) PLLI2S_TIMEOUT_VALUE 2U CAN_F9R2_FB19 CAN_F9R2_FB19_Msk CAN_TI0R_IDE CAN_TI0R_IDE_Msk __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE CAN_F1R1_FB13_Msk (0x1U << CAN_F1R1_FB13_Pos) USB_OTG_GINTSTS_IEPINT_Pos (18U) FMC_BWTR3_BUSTURN_Pos (16U) __HAL_SD_SDMMC_GET_IT __HAL_SD_SDIO_GET_IT GPIO_MODER_MODER6_Pos (12U) CAN_F2R2_FB14 CAN_F2R2_FB14_Msk I2C_CR1_ENPEC_Msk (0x1U << I2C_CR1_ENPEC_Pos) RCC_FMPI2C1CLKSOURCE_SYSCLK ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0) RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk _UINTPTR_T_DECLARED  RCC_PLLSAICFGR_PLLSAIN_7 (0x080U << RCC_PLLSAICFGR_PLLSAIN_Pos) DMA_HIFCR_CFEIF4_Msk (0x1U << DMA_HIFCR_CFEIF4_Pos) RCC_CSR_SFTRSTF_Msk (0x1U << RCC_CSR_SFTRSTF_Pos) TIM_SR_COMIF TIM_SR_COMIF_Msk __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE DMA1_Stream7_IRQn DBGMCU_IDCODE_DEV_ID_Msk (0xFFFU << DBGMCU_IDCODE_DEV_ID_Pos) RTC_CR_POL_Msk (0x1U << RTC_CR_POL_Pos) __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE RCC_PERIPHCLK_TIM 0x00000010U __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE TIM_CCMR2_IC3F_2 (0x4U << TIM_CCMR2_IC3F_Pos) TIM_SET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__,__ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U))) USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk IS_SAI_ALL_INSTANCE(PERIPH) (((PERIPH) == SAI1_Block_A) || ((PERIPH) == SAI1_Block_B) || ((PERIPH) == SAI2_Block_A) || ((PERIPH) == SAI2_Block_B)) TIM_TRGO_UPDATE (TIM_CR2_MMS_1) SAI_xSLOTR_SLOTSZ_0 (0x1U << SAI_xSLOTR_SLOTSZ_Pos) CAN_F11R2_FB15_Msk (0x1U << CAN_F11R2_FB15_Pos) GPIO_AFRH_AFRH4_2 GPIO_AFRH_AFSEL12_2 SDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFU << SDIO_DCOUNT_DATACOUNT_Pos) __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE USB_OTG_DIEPINT_ITTXFE_Pos (4U) FLASH_CR_SNB_2 (0x04U << FLASH_CR_SNB_Pos) __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT SPI_SR_UDR SPI_SR_UDR_Msk ADC_SMPR2_SMP9_2 (0x4U << ADC_SMPR2_SMP9_Pos) GPIO_MODER_MODER14_Pos (28U) CAN_F7R1_FB19_Pos (19U) CAN_TSR_TERR1_Pos (11U) CAN_F6R1_FB11_Msk (0x1U << CAN_F6R1_FB11_Pos) RCC_APB1LPENR_TIM5LPEN_Pos (3U) _UNBUF_STREAM_OPT 1 SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT SDIO_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFU << SDIO_RESP0_CARDSTATUS0_Pos) EXTI_EMR_MR11_Pos (11U) RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk GPIO_OSPEEDR_OSPEED15_Msk (0x3U << GPIO_OSPEEDR_OSPEED15_Pos) GPIO_MODER_MODE12_0 (0x1U << GPIO_MODER_MODE12_Pos) RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk RTC_CR_ALRBE RTC_CR_ALRBE_Msk CEC_ISR_RXEND_Msk (0x1U << CEC_ISR_RXEND_Pos) DMA_HISR_TCIF4_Pos (5U) TIM_DIER_COMIE TIM_DIER_COMIE_Msk GPIO_OTYPER_OT15_Pos (15U) I2C_CR1_SMBUS_Msk (0x1U << I2C_CR1_SMBUS_Pos) RTC_BKP14R RTC_BKP14R_Msk RCC_APB1RSTR_USART3RST_Pos (18U) CAN_F6R2_FB11_Pos (11U) CAN_F11R1_FB15 CAN_F11R1_FB15_Msk DAC_DHR12L2_DACC2DHR_Pos (4U) _nmalloc TPI_DEVID_PTINVALID_Pos 9U DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk EXTI_IMR_IM16 EXTI_IMR_MR16 CAN_F10R1_FB12_Pos (12U) SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) SDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk CAN_F9R2_FB13_Msk (0x1U << CAN_F9R2_FB13_Pos) FLASH_SECTOR_0 0U __HAL_RCC_TIM4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST)) CRC_DR_DR_Pos (0U) AES_IT_ERR CRYP_IT_ERR CAN_F3R2_FB7_Msk (0x1U << CAN_F3R2_FB7_Pos) __ARRAY_ADDRESS ARRAY_ADDRESS CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE FLASH_OPTCR_OPTSTRT_Msk (0x1U << FLASH_OPTCR_OPTSTRT_Pos) RCC_LSI_OFF ((uint8_t)0x00) __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE SDIO ((SDIO_TypeDef *) SDIO_BASE) RCC_PLLCFGR_PLLP_1 (0x2U << RCC_PLLCFGR_PLLP_Pos) CAN_F9R1_FB29_Pos (29U) CAN_F3R1_FB16_Msk (0x1U << CAN_F3R1_FB16_Pos) PWR_CR_PMODE PWR_CR_VOS __HAL_FLASH_DATA_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_DCRST; FLASH->ACR &= ~FLASH_ACR_DCRST; }while(0U) DMA_SxFCR_FTH_Msk (0x3U << DMA_SxFCR_FTH_Pos) DCMI_SR_VSYNC_Pos (1U) FMPI2C_ISR_BUSY_Pos (15U) CAN_FFA1R_FFA15_Msk (0x1U << CAN_FFA1R_FFA15_Pos) I2C_SR1_STOPF_Pos (4U) SPI_CR1_CPHA_Msk (0x1U << SPI_CR1_CPHA_Pos) CAN_F12R2_FB13 CAN_F12R2_FB13_Msk DMA_LISR_TCIF0_Msk (0x1U << DMA_LISR_TCIF0_Pos) GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8 DAC1 ((DAC_TypeDef *) DAC_BASE) FPU_MVFR0_Square_root_Pos 20U ADC_JSQR_JSQ2_2 (0x04U << ADC_JSQR_JSQ2_Pos) __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE HAL_DMA_ERROR_FE 0x00000002U CAN_F5R2_FB31 CAN_F5R2_FB31_Msk CAN_F11R2_FB22 CAN_F11R2_FB22_Msk DMA_LIFCR_CTEIF2_Msk (0x1U << DMA_LIFCR_CTEIF2_Pos) PHY_AUTONEGOTIATION ((uint16_t)0x1000U) EXTI_IMR_MR13 EXTI_IMR_MR13_Msk FMC_BWTR4_ADDSET_3 (0x8U << FMC_BWTR4_ADDSET_Pos) CAN_F2R1_FB9_Pos (9U) USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1U << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) CAN_F12R1_FB22_Pos (22U) CAN_F6R2_FB18_Msk (0x1U << CAN_F6R2_FB18_Pos) SDIO_MASK_SDIOITIE_Msk (0x1U << SDIO_MASK_SDIOITIE_Pos) RCC_CFGR_SWS_PLLR 0x0000000CU USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) CAN_F5R1_FB25 CAN_F5R1_FB25_Msk SAI_xFRCR_FRL_3 (0x08U << SAI_xFRCR_FRL_Pos) IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON) __HAL_RCC_CAN1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN)) SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk FMPI2C_OAR1_OA1_Msk (0x3FFU << FMPI2C_OAR1_OA1_Pos) EXTI_PR_PR5_Pos (5U) CAN_F13R2_FB8 CAN_F13R2_FB8_Msk FMPI2C_ICR_BERRCF_Msk (0x1U << FMPI2C_ICR_BERRCF_Pos) TIM_EGR_TG_Pos (6U) CAN_F2R2_FB4_Msk (0x1U << CAN_F2R2_FB4_Pos) SAI_xCR1_PRTCFG_Msk (0x3U << SAI_xCR1_PRTCFG_Pos) TIM_DIER_CC1IE_Pos (1U) __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE CAN_MSR_SLAK_Msk (0x1U << CAN_MSR_SLAK_Pos) CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk RCC_PLLI2SCFGR_PLLI2SM_5 (0x20U << RCC_PLLI2SCFGR_PLLI2SM_Pos) CAN_IER_SLKIE CAN_IER_SLKIE_Msk GPIO_ODR_ODR_15 GPIO_ODR_OD15 USB_OTG_GINTSTS_LPMINT_Msk (0x1U << USB_OTG_GINTSTS_LPMINT_Pos) CAN_F8R2_FB15_Pos (15U) USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT TIM_BDTR_DTG TIM_BDTR_DTG_Msk IWDG_RLR_RL_Pos (0U) DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U) CAN_TSR_ABRQ2_Msk (0x1U << CAN_TSR_ABRQ2_Pos) TIM_CR2_MMS_Pos (4U) CAN_F12R1_FB16_Pos (16U) DMA_HIFCR_CFEIF7_Pos (22U) SAI_xSR_OVRUDR_Pos (0U) __HAL_RCC_HSI_ENABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE) FMC_BWTR4_DATAST_Pos (8U) EXTI_EMR_EM9 EXTI_EMR_MR9 DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk CAN_F10R1_FB17_Msk (0x1U << CAN_F10R1_FB17_Pos) __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE RCC_PLLSAIP_DIV2 0x00000002U CAN_F4R2_FB30 CAN_F4R2_FB30_Msk CAN_F12R2_FB8_Msk (0x1U << CAN_F12R2_FB8_Pos) CAN_MSR_WKUI_Msk (0x1U << CAN_MSR_WKUI_Pos) HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup RTC_DR_YT_Pos (20U) EXTI_IMR_MR3 EXTI_IMR_MR3_Msk ADC_CSR_STRT3 ADC_CSR_STRT3_Msk EXTI_EMR_MR3_Pos (3U) ADC_DR_DATA_Pos (0U) VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1 CAN_F13R2_FB11 CAN_F13R2_FB11_Msk GPIO_BRR_BR14_Msk (0x1U << GPIO_BRR_BR14_Pos) CAN_F7R1_FB11 CAN_F7R1_FB11_Msk FMPI2C_CR1_TXDMAEN_Msk (0x1U << FMPI2C_CR1_TXDMAEN_Pos) RCC_CFGR_HPRE_DIV128 0x000000D0U CAN_MSR_ERRI CAN_MSR_ERRI_Msk __HAL_RCC_FMC_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) != RESET) RCC_APB1LPENR_PWRLPEN_Pos (28U) CAN_F8R1_FB31_Msk (0x1U << CAN_F8R1_FB31_Pos) USB_OTG_HCCHAR_LSDEV_Msk (0x1U << USB_OTG_HCCHAR_LSDEV_Pos) DMA_HIFCR_CFEIF6_Msk (0x1U << DMA_HIFCR_CFEIF6_Pos) SAI_xFRCR_FRL_5 (0x20U << SAI_xFRCR_FRL_Pos) CAN_F1R2_FB1_Msk (0x1U << CAN_F1R2_FB1_Pos) SAI_xCR1_DS_Msk (0x7U << SAI_xCR1_DS_Pos) CAN_F13R1_FB2_Pos (2U) GPIO_BSRR_BS8_Pos (8U) SDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk USB_OTG_GLPMCFG_LPMRCNT_Pos (21U) SPDIFRX_CR_PTMSK_Pos (9U) CAN_F2R1_FB15_Pos (15U) GPIO_AFRL_AFSEL6_3 (0x8U << GPIO_AFRL_AFSEL6_Pos) GPIO_LCKR_LCK15_Msk (0x1U << GPIO_LCKR_LCK15_Pos) CAN_F9R1_FB6_Pos (6U) GPIO_MODER_MODE11_Msk (0x3U << GPIO_MODER_MODE11_Pos) __HAL_RCC_SPI3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST)) TIM_SMCR_ECE TIM_SMCR_ECE_Msk __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET DMA_LIFCR_CFEIF2_Msk (0x1U << DMA_LIFCR_CFEIF2_Pos) USB_OTG_GINTSTS_CMOD_Pos (0U) CAN_F9R1_FB2 CAN_F9R1_FB2_Msk __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE USB_OTG_HCCHAR_EPDIR_Pos (15U) DCMI_IER_VSYNC_IE_Msk (0x1U << DCMI_IER_VSYNC_IE_Pos) FMPI2C_ICR_OVRCF FMPI2C_ICR_OVRCF_Msk IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2) || ((VALUE) == RCC_PLLSAIDIVR_4) || ((VALUE) == RCC_PLLSAIDIVR_8) || ((VALUE) == RCC_PLLSAIDIVR_16)) USB_OTG_TX0FSA_Msk (0xFFFFU << USB_OTG_TX0FSA_Pos) __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST)) __int32_t __GNUCLIKE_BUILTIN_VAALIST 1 __HAL_FLASH_GET_FLAG(__FLAG__) ((FLASH->SR & (__FLAG__))) CAN_F6R2_FB30 CAN_F6R2_FB30_Msk FMC_PMEM_MEMHOLD2_Msk (0xFFU << FMC_PMEM_MEMHOLD2_Pos) __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX USB_OTG_DIEPCTL_EPDIS_Pos (30U) FMC_BTR1_CLKDIV FMC_BTR1_CLKDIV_Msk CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk TIM_BDTR_BKE_Msk (0x1U << TIM_BDTR_BKE_Pos) FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk FMC_BTR3_DATAST_Pos (8U) MPU_REGION_SIZE_128KB ((uint8_t)0x10) DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk DBGMCU_CR_TRACE_MODE_0 (0x1U << DBGMCU_CR_TRACE_MODE_Pos) __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE USB_OTG_GINTMSK_CIDSCHGM_Pos (28U) CAN_FM1R_FBM15_Pos (15U) __HAL_RCC_DMA1_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST)) USART_SR_PE USART_SR_PE_Msk EXTI_PR_PR19_Pos (19U) PWR_CSR_BRE PWR_CSR_BRE_Msk CAN_F9R2_FB24_Pos (24U) DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS GPIO_MODER_MODE11_0 (0x1U << GPIO_MODER_MODE11_Pos) TIM_CR2_OIS3_Pos (12U) DCMI_SR_FNE_Msk (0x1U << DCMI_SR_FNE_Pos) RTC_ALRMBSSR_SS_Pos (0U) CAN_F8R1_FB4 CAN_F8R1_FB4_Msk TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1 __HAL_RCC_ADC1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC1LPEN)) EXTI_SWIER_SWIER8_Pos (8U) CAN_F13R2_FB12_Pos (12U) CAN_F7R2_FB4 CAN_F7R2_FB4_Msk SDIO_ICR_DATAENDC_Pos (8U) _FSBLKCNT_T_DECLARED  __BSD_VISIBLE 1 USART_CR1_PS_Msk (0x1U << USART_CR1_PS_Pos) GPIO_MODER_MODE7_1 (0x2U << GPIO_MODER_MODE7_Pos) CAN_F11R1_FB24_Pos (24U) DMA_HIFCR_CTEIF7_Pos (25U) TIM_SLAVEMODE_TRIGGER 0x00000006U GPIO_MODE_IT_RISING_FALLING 0x10310000U FMC_BWTR4_DATAST FMC_BWTR4_DATAST_Msk FMC_BCR1_MBKEN_Pos (0U) __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__)) ADC1_BASE (APB2PERIPH_BASE + 0x2000U) FMC_SDRTR_REIE_Msk (0x1U << FMC_SDRTR_REIE_Pos) MPU_REGION_SIZE_512KB ((uint8_t)0x12) __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED CAN_F2R1_FB0_Pos (0U) __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN)) RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk FMC_SDTR2_TMRD FMC_SDTR2_TMRD_Msk CAN_F13R2_FB18_Msk (0x1U << CAN_F13R2_FB18_Pos) SYSCFG_EXTICR2_EXTI4_PH 0x0007U CAN_FFA1R_FFA17_Pos (17U) FLASH_PSIZE_BYTE 0x00000000U USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk CAN_F4R1_FB23_Msk (0x1U << CAN_F4R1_FB23_Pos) CAN_RI1R_EXID CAN_RI1R_EXID_Msk TPI_FFSR_FtNonStop_Pos 3U FMC_BWTR4_ACCMOD FMC_BWTR4_ACCMOD_Msk _DEFAULT_SOURCE 1 DCMI_DR_BYTE1_Pos (8U) TIM_DMABASE_SR 0x00000004U FLASH_SCALE2_LATENCY4_FREQ 12000000U RCC_CIR_PLLSAIRDYC RCC_CIR_PLLSAIRDYC_Msk _STDDEF_H_  CAN_ESR_LEC_Pos (4U) CAN_MCR_DBF_Msk (0x1U << CAN_MCR_DBF_Pos) TIM_CR2_TI1S_Pos (7U) ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U DMA_FLAG_HTIF2_6 0x00100000U __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE DMA_SxNDT_9 (0x0200U << DMA_SxNDT_Pos) USART1_BASE (APB2PERIPH_BASE + 0x1000U) TIM_ENCODERMODE_TI2 (TIM_SMCR_SMS_1) SDIO_MASK_CMDSENTIE_Msk (0x1U << SDIO_MASK_CMDSENTIE_Pos) SPI_I2SCFGR_I2SCFG_Msk (0x3U << SPI_I2SCFGR_I2SCFG_Pos) RCC_PLLI2SCFGR_PLLI2SQ_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) DAC_CR_EN1_Pos (0U) BSCKSEL_BIT_NUMBER SYSCFG_MCHDLYCR_BSCKSEL_Pos SDIO_ARG_CMDARG_Pos (0U) RCC_APB1LPENR_UART4LPEN_Pos (19U) CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk RTC_CR_ALRBE_Pos (9U) DMA2_Stream5_IRQn RCC_APB2ENR_SAI1EN_Pos (22U) WWDG_CFR_W_1 (0x02U << WWDG_CFR_W_Pos) TIM_DIER_CC4DE_Pos (12U) DAC_BASE (APB1PERIPH_BASE + 0x7400U) QUADSPI_CCR_ADSIZE_Pos (12U) USB_OTG_GRSTCTL_TXFFLSH_Pos (5U) CAN_F9R1_FB21_Msk (0x1U << CAN_F9R1_FB21_Pos) FMC_BWTR3_ADDHLD_3 (0x8U << FMC_BWTR3_ADDHLD_Pos) HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2 SDIO_BASE (APB2PERIPH_BASE + 0x2C00U) ADC_CCR_MULTI_2 (0x04U << ADC_CCR_MULTI_Pos) SAI_xCR1_SAIEN_Pos (16U) RCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1U << RCC_AHB1LPENR_BKPSRAMLPEN_Pos) I2C_DR_DR I2C_DR_DR_Msk USB_OTG_HPTXSTS_PTXQTOP_3 (0x08U << USB_OTG_HPTXSTS_PTXQTOP_Pos) ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk USB_OTG_GINTSTS_ENUMDNE_Msk (0x1U << USB_OTG_GINTSTS_ENUMDNE_Pos) __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOCLPEN)) ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) MPU_REGION_NUMBER1 ((uint8_t)0x01) CAN_F11R1_FB4 CAN_F11R1_FB4_Msk CAN_F1R1_FB28_Msk (0x1U << CAN_F1R1_FB28_Pos) TIM_TS_TI2FP2 0x00000060U __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1 USART_CR2_LBDL USART_CR2_LBDL_Msk CAN_F10R2_FB31_Msk (0x1U << CAN_F10R2_FB31_Pos) UINT8_MAX (__UINT8_MAX__) FLASH_OPTCR_RDP_3 (0x08U << FLASH_OPTCR_RDP_Pos) EXTI_RTSR_TR22_Msk (0x1U << EXTI_RTSR_TR22_Pos) USB_OTG_GINTSTS_PTXFE_Msk (0x1U << USB_OTG_GINTSTS_PTXFE_Pos) FMC_SDCR2_CAS_0 (0x1U << FMC_SDCR2_CAS_Pos) __HAL_ADC_SQR2_RK ADC_SQR2_RK ADC_HTR_HT ADC_HTR_HT_Msk MRLVDS_BitNumber MRLVDS_BIT_NUMBER TIM_CR1_UDIS TIM_CR1_UDIS_Msk GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5 FMC_BCR4_WAITPOL_Pos (9U) ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk FLASH_SR_RDERR_Pos (8U) IS_TIM_TI1SELECTION(TI1SELECTION) (((TI1SELECTION) == TIM_TI1SELECTION_CH1) || ((TI1SELECTION) == TIM_TI1SELECTION_XORCOMBINATION)) PHY_FULLDUPLEX_100M ((uint16_t)0x2100U) __HAL_RCC_TIM10_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN)) CAN_F4R2_FB7_Pos (7U) __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk CAN_BTR_LBKM_Msk (0x1U << CAN_BTR_LBKM_Pos) __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN)) __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1 JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD CAN_F6R1_FB26_Msk (0x1U << CAN_F6R1_FB26_Pos) SDIO_RESP4_CARDSTATUS4_Pos (0U) __HAL_RCC_GPIOE_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET) GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3 TIM_BDTR_AOE TIM_BDTR_AOE_Msk PWR_CR_UDEN_Pos (18U) _signal_buf DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk RCC_APB1RSTR_SPI2RST_Msk (0x1U << RCC_APB1RSTR_SPI2RST_Pos) CAN_F2R1_FB15 CAN_F2R1_FB15_Msk RCC_APB1ENR_CAN1EN_Msk (0x1U << RCC_APB1ENR_CAN1EN_Pos) GPIO_BRR_BR3_Pos (3U) RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk CAN_F12R1_FB29 CAN_F12R1_FB29_Msk ADC_CSR_EOC1_Msk (0x1U << ADC_CSR_EOC1_Pos) RTC_CR_OSEL_1 (0x2U << RTC_CR_OSEL_Pos) SAI_xCLRFR_COVRUDR_Pos (0U) FMC_BWTR4_ADDHLD_Pos (4U) USB_OTG_DCTL_TCTL_Pos (4U) CAN_F11R2_FB2_Pos (2U) GPIO_OSPEEDR_OSPEED11_Pos (22U) FMC_BWTR2_DATAST_4 (0x10U << FMC_BWTR2_DATAST_Pos) USB_OTG_GUSBCFG_TRDT_Msk (0xFU << USB_OTG_GUSBCFG_TRDT_Pos) USB_OTG_DIEPINT_BNA_Pos (9U) USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk CAN_F5R2_FB15_Pos (15U) HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk CAN_F3R2_FB22_Pos (22U) CAN_F7R2_FB6_Pos (6U) __GCC_ATOMIC_BOOL_LOCK_FREE 2 TIM_CCER_CC3P_Msk (0x1U << TIM_CCER_CC3P_Pos) __STDINT_EXP(x) __ ##x ##__ FMC_BCR4_FACCEN_Msk (0x1U << FMC_BCR4_FACCEN_Pos) CAN_MCR_AWUM_Pos (5U) __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE HAL_ERROR USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk FMC_BTR4_BUSTURN_Msk (0xFU << FMC_BTR4_BUSTURN_Pos) FMC_SDTR2_TRC_1 (0x2U << FMC_SDTR2_TRC_Pos) _EXFNPTR(name,proto) (* name) proto _NEWLIB_VERSION "2.5.0" RTC_DR_MU RTC_DR_MU_Msk __HAL_RCC_USART6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART6LPEN)) CAN_F3R1_FB6 CAN_F3R1_FB6_Msk CAN_F10R2_FB6 CAN_F10R2_FB6_Msk FMC_BWTR2_BUSTURN_1 (0x2U << FMC_BWTR2_BUSTURN_Pos) __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE FMPI2C_CR1_ERRIE FMPI2C_CR1_ERRIE_Msk FMPI2C_ICR_TIMOUTCF FMPI2C_ICR_TIMOUTCF_Msk SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode CAN_FS1R_FSC11_Pos (11U) DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) FSMC_IRQn FMC_IRQn __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE FMC_R_BASE 0xA0000000U SAI_xCR2_CPL_Pos (13U) CAN_TDH1R_DATA4_Msk (0xFFU << CAN_TDH1R_DATA4_Pos) DMA_LIFCR_CFEIF1_Msk (0x1U << DMA_LIFCR_CFEIF1_Pos) __NEWLIB_H__ 1 FMC_BWTR1_BUSTURN_Pos (16U) CAN_F6R2_FB23_Msk (0x1U << CAN_F6R2_FB23_Pos) MPU_HFNMI_PRIVDEF_NONE 0x00000000U CAN_TDH2R_DATA7_Pos (24U) CAN_TDH0R_DATA6_Pos (16U) __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET CAN_F6R2_FB7_Msk (0x1U << CAN_F6R2_FB7_Pos) CAN_F8R1_FB10_Pos (10U) RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1 FMC_PMEM_MEMHIZ2_Msk (0xFFU << FMC_PMEM_MEMHIZ2_Pos) CAN_F3R2_FB10_Msk (0x1U << CAN_F3R2_FB10_Pos) FMC_BTR2_DATAST_Pos (8U) GPIO_ODR_OD4_Msk (0x1U << GPIO_ODR_OD4_Pos) CAN_F13R1_FB7 CAN_F13R1_FB7_Msk __HAL_UART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) FMC_PMEM_MEMWAIT2_0 (0x01U << FMC_PMEM_MEMWAIT2_Pos) __GNUCLIKE_BUILTIN_STDARG 1 FMC_BTR3_DATLAT_0 (0x1U << FMC_BTR3_DATLAT_Pos) SPDIFRX_DR1_U_Msk (0x1U << SPDIFRX_DR1_U_Pos) USB_OTG_GINTMSK_OTGINT_Msk (0x1U << USB_OTG_GINTMSK_OTGINT_Pos) FMPI2C_CR1_PE_Msk (0x1U << FMPI2C_CR1_PE_Pos) SDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk CAN_FA1R_FACT11_Msk (0x1U << CAN_FA1R_FACT11_Pos) CAN_F2R1_FB8 CAN_F2R1_FB8_Msk TIM_EGR_CC1G_Pos (1U) FMC_BTR3_ADDHLD_Pos (4U) CAN_F2R1_FB18_Msk (0x1U << CAN_F2R1_FB18_Pos) TIM_CCMR2_CC3S_Pos (0U) CAN_F1R2_FB8 CAN_F1R2_FB8_Msk RTC_ALRMBR_MNU_0 (0x1U << RTC_ALRMBR_MNU_Pos) ADC_SMPR2_SMP5_Pos (15U) DMA_SxCR_DIR_Pos (6U) FMC_BWTR2_DATAST_2 (0x04U << FMC_BWTR2_DATAST_Pos) FLASH_ACR_DCRST_Msk (0x1U << FLASH_ACR_DCRST_Pos) __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN)) __HAL_RCC_TIM2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN)) CAN_BTR_TS2_0 (0x1U << CAN_BTR_TS2_Pos) CAN_F3R2_FB20 CAN_F3R2_FB20_Msk RCC_CR_HSION_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_HSION_BIT_NUMBER * 4U)) SDIO_POWER_PWRCTRL_0 (0x1U << SDIO_POWER_PWRCTRL_Pos) __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED GPIO_PUPDR_PUPD12_Msk (0x3U << GPIO_PUPDR_PUPD12_Pos) EXTI_PR_PR21 EXTI_PR_PR21_Msk CAN_F9R2_FB17 CAN_F9R2_FB17_Msk FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) GPIO_ODR_ODR_6 GPIO_ODR_OD6 __HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOCRST)) USB_OTG_HCFG_FSLSS_Pos (2U) DMA_IT_TE ((uint32_t)DMA_SxCR_TEIE) CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk GPIO_BSRR_BS_10 GPIO_BSRR_BS10 TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk USB_OTG_HPRT_PSPD_Pos (17U) USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk CAN_F7R1_FB16_Msk (0x1U << CAN_F7R1_FB16_Pos) CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk CAN_TI1R_IDE_Msk (0x1U << CAN_TI1R_IDE_Pos) __ADC_DISABLE __HAL_ADC_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT)) CAN_F5R2_FB4_Msk (0x1U << CAN_F5R2_FB4_Pos) SPDIFRX_CSR_SOB_Pos (24U) CLEAR_REG(REG) ((REG) = (0x0)) FMC_SDCMR_MRD_Msk (0x1FFFU << FMC_SDCMR_MRD_Pos) EXTI_EMR_EM0 EXTI_EMR_MR0 RCC_APB1ENR_PWREN_Msk (0x1U << RCC_APB1ENR_PWREN_Pos) __UINT_FAST64_TYPE__ long long unsigned int USB_OTG_GUSBCFG_FDMOD_Msk (0x1U << USB_OTG_GUSBCFG_FDMOD_Pos) __HAL_SD_SDMMC_CLEAR_IT __HAL_SD_SDIO_CLEAR_IT FMC_BCR2_WAITCFG_Msk (0x1U << FMC_BCR2_WAITCFG_Pos) CAN_F10R2_FB12_Pos (12U) EXTI_IMR_IM22 EXTI_IMR_MR22 UART_IT_TC ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TCIE)) RTC_TR_MNU_3 (0x8U << RTC_TR_MNU_Pos) ADC_CCR_VBATE ADC_CCR_VBATE_Msk IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG) HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef CAN_FM1R_FBM19 CAN_FM1R_FBM19_Msk ADC_SMPR2_SMP2_Msk (0x7U << ADC_SMPR2_SMP2_Pos) SYSCFG_EXTICR4_EXTI12_PE 0x0004U RTC_CR_WUTE RTC_CR_WUTE_Msk ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U CAN_F13R2_FB4_Msk (0x1U << CAN_F13R2_FB4_Pos) SDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_CR_HSITRIM_Pos)) CAN_F12R2_FB9 CAN_F12R2_FB9_Msk DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_DIEPTSIZ_PKTCNT_Pos) HAL_DMA_MODULE_ENABLED  CAN_F10R1_FB7_Msk (0x1U << CAN_F10R1_FB7_Pos) CAN_F9R2_FB29_Pos (29U) HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode CAN_F3R2_FB1 CAN_F3R2_FB1_Msk __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT SDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk GPIO_AFRH_AFSEL8_1 (0x2U << GPIO_AFRH_AFSEL8_Pos) USB_OTG_GLPMCFG_ENBESL_Msk (0x1U << USB_OTG_GLPMCFG_ENBESL_Pos) CAN_F12R1_FB0_Msk (0x1U << CAN_F12R1_FB0_Pos) EXTI_FTSR_TR16_Pos (16U) CAN_F6R2_FB17 CAN_F6R2_FB17_Msk IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RW) || ((TYPE) == MPU_REGION_PRIV_RW_URO) || ((TYPE) == MPU_REGION_FULL_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RO) || ((TYPE) == MPU_REGION_PRIV_RO_URO)) __HAL_RCC_TIM4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN)) __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__,__PLLI2SN__,__PLLI2SP__,__PLLI2SQ__,__PLLI2SR__) (RCC->PLLI2SCFGR = ((__PLLI2SM__) | ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos) | ((((__PLLI2SP__) >> 1U) -1U) << RCC_PLLI2SCFGR_PLLI2SP_Pos) | ((__PLLI2SQ__) << RCC_PLLI2SCFGR_PLLI2SQ_Pos) | ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos))) NOR_ONGOING HAL_NOR_STATUS_ONGOING SPDIFRX_DR1_U_Pos (2U) TIM_CR1_CEN_Pos (0U) TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) FLASH_LATENCY_13 FLASH_ACR_LATENCY_13WS IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE)) LSION_BITNUMBER RCC_LSION_BIT_NUMBER TIM_DIER_COMDE TIM_DIER_COMDE_Msk DMA1 ((DMA_TypeDef *) DMA1_BASE) __INTPTR_TYPE__ int DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk HSION_BITNUMBER RCC_HSION_BIT_NUMBER CAN_F4R2_FB1_Msk (0x1U << CAN_F4R2_FB1_Pos) RTC_TAFCR_TAMPIE_Pos (2U) RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk RCC_BDCR_LSERDY_Pos (1U) ADC_SR_JEOC_Msk (0x1U << ADC_SR_JEOC_Pos) FMC_PATT_ATTHIZ2_5 (0x20U << FMC_PATT_ATTHIZ2_Pos) USB_OTG_DOEPCTL_SNAK_Msk (0x1U << USB_OTG_DOEPCTL_SNAK_Pos) _inc _ind __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN)) __HAL_RCC_SPDIFRX_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPDIFRXRST)) GPIO_AF9_QSPI ((uint8_t)0x09) FMC_BTR3_BUSTURN_1 (0x2U << FMC_BTR3_BUSTURN_Pos) GPIO_IDR_ID5_Msk (0x1U << GPIO_IDR_ID5_Pos) __HAL_TIM_GET_COMPARE(__HANDLE__,__CHANNEL__) (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U))) RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk GPIO_MODER_MODER13_Msk (0x3U << GPIO_MODER_MODER13_Pos) CAN_F0R2_FB7_Msk (0x1U << CAN_F0R2_FB7_Pos) GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk I2C_CR1_PE I2C_CR1_PE_Msk EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk RCC_AHB1RSTR_GPIOCRST_Msk (0x1U << RCC_AHB1RSTR_GPIOCRST_Pos) FMC_BWTR3_ADDSET_2 (0x4U << FMC_BWTR3_ADDSET_Pos) GPIO_MODER_MODE14_Pos (28U) TPI_FFCR_TrigIn_Pos 8U USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk RTC_DR_DU_Pos (0U) FLASH_ERROR_RD HAL_FLASH_ERROR_RD COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1 CAN_F12R2_FB21_Pos (21U) WWDG_CR_T_3 (0x08U << WWDG_CR_T_Pos) RTC_DR_YU_Msk (0xFU << RTC_DR_YU_Pos) CAN_F6R1_FB31 CAN_F6R1_FB31_Msk TIM_SMCR_ECE_Msk (0x1U << TIM_SMCR_ECE_Pos) FMC_PCR_PBKEN_Msk (0x1U << FMC_PCR_PBKEN_Pos) FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk CAN_F12R2_FB16_Pos (16U) CAN_F12R2_FB24 CAN_F12R2_FB24_Msk SAI_xCR2_FTH_Msk (0x7U << SAI_xCR2_FTH_Pos) RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk CAN_F11R1_FB3_Pos (3U) CAN_TDH1R_DATA6_Msk (0xFFU << CAN_TDH1R_DATA6_Pos) __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2 DMA_LIFCR_CFEIF3_Msk (0x1U << DMA_LIFCR_CFEIF3_Pos) EXTI_PR_PR6_Msk (0x1U << EXTI_PR_PR6_Pos) RTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E_Msk TIM_CCMR1_OC1CE_Pos (7U) CEC_IER_TXBRIE_Pos (8U) CAN_BTR_SJW_Pos (24U) CAN_F7R1_FB7_Pos (7U) FMC_BTR1_CLKDIV_Pos (20U) USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk GPIO_AFRH_AFSEL11_Msk (0xFU << GPIO_AFRH_AFSEL11_Pos) TIM_OR_TI4_RMP_Pos (6U) DMA_LIFCR_CFEIF2_Pos (16U) xPSR_V_Pos 28U RCC_PLL_OFF ((uint8_t)0x01) FMC_BTR2_BUSTURN FMC_BTR2_BUSTURN_Msk FMC_SDCR1_NC FMC_SDCR1_NC_Msk SPDIFRX_IMR_IFEIE SPDIFRX_IMR_IFEIE_Msk USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U) USART_CR1_WAKE_Msk (0x1U << USART_CR1_WAKE_Pos) _Nonnull  __lock_close(lock) __retarget_lock_close(lock) CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS HAL_GetHalVersion __uint32_t __USART_ENABLE_IT __HAL_USART_ENABLE_IT FLASH_TYPEPROGRAM_WORD 0x00000002U __HAL_RCC_TIM7_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST)) RTC_TR_PM_Msk (0x1U << RTC_TR_PM_Pos) DAC_CR_WAVE1_Pos (6U) __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__)) EXTI_PR_PR8 EXTI_PR_PR8_Msk CAN_F0R1_FB1 CAN_F0R1_FB1_Msk DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE MemoryManagement_IRQn ADC_SQR1_L_0 (0x1U << ADC_SQR1_L_Pos) RCC_APB1ENR_I2C3EN_Msk (0x1U << RCC_APB1ENR_I2C3EN_Pos) SPDIFRX_SR_TERR_Pos (8U) GPIO_BRR_BR13_Pos (13U) USB_OTG_HCSPLT_XACTPOS_0 (0x1U << USB_OTG_HCSPLT_XACTPOS_Pos) CAN_F2R1_FB22 CAN_F2R1_FB22_Msk USB_OTG_GOTGINT_IDCHNG_Msk (0x1U << USB_OTG_GOTGINT_IDCHNG_Pos) __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG MAC_ADDR3 0U MPU_REGION_SIZE_256MB ((uint8_t)0x1B) TIM_DIER_CC2IE_Msk (0x1U << TIM_DIER_CC2IE_Pos) __IO volatile RTC_TSTR_ST RTC_TSTR_ST_Msk RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk EXTI_EMR_MR0_Msk (0x1U << EXTI_EMR_MR0_Pos) CAN_F5R2_FB29 CAN_F5R2_FB29_Msk ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk RCC_PLLSAICFGR_PLLSAIP RCC_PLLSAICFGR_PLLSAIP_Msk __HAL_RCC_FMPI2C1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN); UNUSED(tmpreg); } while(0U) CAN_IER_TMEIE_Pos (0U) FMC_BTR4_ADDSET_3 (0x8U << FMC_BTR4_ADDSET_Pos) CAN_F3R1_FB18 CAN_F3R1_FB18_Msk RCC_PLLI2SON_BIT_NUMBER 0x1AU ADC_SMPR2_SMP0_Pos (0U) GPIO_OTYPER_OT12_Pos (12U) CEC_IER_TXERRIE_Msk (0x1U << CEC_IER_TXERRIE_Pos) DMA_LIFCR_CTCIF1_Msk (0x1U << DMA_LIFCR_CTCIF1_Pos) AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000U) ADC_CR2_DDS ADC_CR2_DDS_Msk CAN_F0R1_FB1_Pos (1U) SDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk RMVF_BitNumber RCC_RMVF_BIT_NUMBER SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT CAN_F1R2_FB22_Msk (0x1U << CAN_F1R2_FB22_Pos) __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk CAN_F5R1_FB10_Pos (10U) SCB_AIRCR_SYSRESETREQ_Pos 2U __SNLK 0x0001 ADC_SMPR1_SMP11_Msk (0x7U << ADC_SMPR1_SMP11_Pos) DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) DCMI_IT_OVF DCMI_IT_OVR EXTI_RTSR_TR12_Msk (0x1U << EXTI_RTSR_TR12_Pos) CEC_ISR_TXBR_Msk (0x1U << CEC_ISR_TXBR_Pos) TIM_CLOCKSOURCE_TI1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2) UART_OVERSAMPLING_8 ((uint32_t)USART_CR1_OVER8) unsigned +0 SYSCFG_EXTICR2_EXTI6_Msk (0xFU << SYSCFG_EXTICR2_EXTI6_Pos) SPI_I2SCFGR_I2SSTD_0 (0x1U << SPI_I2SCFGR_I2SSTD_Pos) CAN_F11R2_FB14 CAN_F11R2_FB14_Msk DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk CAN_FS1R_FSC17 CAN_FS1R_FSC17_Msk RCC_RTCCLKSOURCE_HSE_DIV8 0x00080300U CAN_FA1R_FACT21_Pos (21U) SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE) USART_CR3_SCEN_Pos (5U) CAN_F1R2_FB12_Pos (12U) SAI_xSR_AFSDET_Pos (5U) RCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512 FMC_BCR2_MBKEN_Pos (0U) SPI_SR_BSY SPI_SR_BSY_Msk SYSCFG_EXTICR1_EXTI0_PC 0x0002U USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE USB_OTG_HCCHAR_EPDIR_Msk (0x1U << USB_OTG_HCCHAR_EPDIR_Pos) APBPrescTable CAN_F3R1_FB0_Pos (0U) CAN_F6R2_FB20_Msk (0x1U << CAN_F6R2_FB20_Pos) GPIO_AFRL_AFSEL7_1 (0x2U << GPIO_AFRL_AFSEL7_Pos) FMC_BTR4_ADDSET_0 (0x1U << FMC_BTR4_ADDSET_Pos) CAN_F7R2_FB15 CAN_F7R2_FB15_Msk ADC_CR2_JEXTEN_Msk (0x3U << ADC_CR2_JEXTEN_Pos) CAN_F2R1_FB17 CAN_F2R1_FB17_Msk GPIO_OSPEEDR_OSPEED0_0 (0x1U << GPIO_OSPEEDR_OSPEED0_Pos) CAN_F10R1_FB5 CAN_F10R1_FB5_Msk SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE DAC_CR_BOFF2_Pos (17U) RTC_CALR_CALW16_Pos (13U) DAC_CR_BOFF2_Msk (0x1U << DAC_CR_BOFF2_Pos) TPI_SPPR_TXMODE_Pos 0U COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4 GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk I2C_CR2_LAST I2C_CR2_LAST_Msk RTC_ALRMAR_SU_0 (0x1U << RTC_ALRMAR_SU_Pos) DAC_DHR12LD_DACC2DHR_Pos (20U) __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED CAN_F5R1_FB28_Msk (0x1U << CAN_F5R1_FB28_Pos) DMA_FLAG_TCIF3_7 0x08000000U CAN_FA1R_FACT15_Pos (15U) __HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0xFFFFFFFFU) TIM_DIER_CC3IE_Msk (0x1U << TIM_DIER_CC3IE_Pos) __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET RCC_CR_PLLRDY_Msk (0x1U << RCC_CR_PLLRDY_Pos) CAN_F11R2_FB19_Msk (0x1U << CAN_F11R2_FB19_Pos) xPSR_ISR_Msk (0x1FFUL ) USB_OTG_PCGCCTL_STOPCLK_Pos (0U) GPIO_PUPDR_PUPD3_0 (0x1U << GPIO_PUPDR_PUPD3_Pos) USART_CR1_SBK_Pos (0U) WWDG_CFR_EWI_Msk (0x1U << WWDG_CFR_EWI_Pos) RCC_CIR_PLLSAIRDYC_Msk (0x1U << RCC_CIR_PLLSAIRDYC_Pos) __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE FMPI2C_CR1_RXIE_Msk (0x1U << FMPI2C_CR1_RXIE_Pos) __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE EXTI_RTSR_TR6_Pos (6U) CAN_F0R1_FB5_Pos (5U) RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk ADC_CCR_DELAY_1 (0x2U << ADC_CCR_DELAY_Pos) TIM_CCER_CC2NE_Msk (0x1U << TIM_CCER_CC2NE_Pos) CAN_F2R2_FB8_Pos (8U) __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) != RESET) __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED __HAL_RCC_QSPI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); UNUSED(tmpreg); } while(0U) CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk USB_OTG_EPNUM_Pos (0U) TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE INT64_C(x) __INT64_C(x) __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN)) FPU_MVFR0_Single_precision_Pos 4U RCC_CFGR_PPRE2_DIV16 0x0000E000U CAN_F7R1_FB14_Pos (14U) USB_OTG_DIEPCTL_TXFNUM_Pos (22U) USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_EPDM_Pos) CAN_F7R1_FB30 CAN_F7R1_FB30_Msk SPDIFRX_CR_NBTR_Msk (0x3U << SPDIFRX_CR_NBTR_Pos) FLASH_OPTCR_OPTSTRT_Pos (1U) __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk CAN_F0R2_FB15_Msk (0x1U << CAN_F0R2_FB15_Pos) ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk SAI_xSR_AFSDET_Msk (0x1U << SAI_xSR_AFSDET_Pos) IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1) || ((HCLK) == RCC_SYSCLK_DIV2) || ((HCLK) == RCC_SYSCLK_DIV4) || ((HCLK) == RCC_SYSCLK_DIV8) || ((HCLK) == RCC_SYSCLK_DIV16) || ((HCLK) == RCC_SYSCLK_DIV64) || ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || ((HCLK) == RCC_SYSCLK_DIV512)) GPIO_MODER_MODER4_1 (0x2U << GPIO_MODER_MODER4_Pos) _T_PTRDIFF_  TIM_BDTR_MOE_Pos (15U) FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) CAN_F5R2_FB7_Pos (7U) GPIO_OSPEEDR_OSPEED3_1 (0x2U << GPIO_OSPEEDR_OSPEED3_Pos) TIM_ICSELECTION_TRC (TIM_CCMR1_CC1S) RTC_ALRMAR_HU_Pos (16U) FMC_BTR2_ADDSET_1 (0x2U << FMC_BTR2_ADDSET_Pos) TIM_SR_CC1OF TIM_SR_CC1OF_Msk CAN_F2R2_FB12_Msk (0x1U << CAN_F2R2_FB12_Pos) FMC_BCR4_MWID FMC_BCR4_MWID_Msk PWR_PVDLEVEL_4 PWR_CR_PLS_LEV4 I2C_OAR1_ADD3_Pos (3U) FMC_BCR2_MTYP_Pos (2U) IS_UART_PARITY(PARITY) (((PARITY) == UART_PARITY_NONE) || ((PARITY) == UART_PARITY_EVEN) || ((PARITY) == UART_PARITY_ODD)) SYSCFG_EXTICR1_EXTI3_PF 0x5000U __LLFRACT_IBIT__ 0 RCC_CECCLKSOURCE_LSE ((uint32_t)RCC_DCKCFGR2_CECSEL) USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1 RCC_IT_CSSLSE RCC_IT_LSECSS RCC_APB1LPENR_SPI3LPEN_Pos (15U) CEC_CR_TXSOM_Pos (1U) __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET FMC_BTR2_CLKDIV_Msk (0xFU << FMC_BTR2_CLKDIV_Pos) CAN_F9R1_FB24_Pos (24U) CEC_ISR_RXBR CEC_ISR_RXBR_Msk USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFU << USB_OTG_GRXFSIZ_RXFD_Pos) I2C_CR1_SWRST I2C_CR1_SWRST_Msk CAN_BTR_TS1_2 (0x4U << CAN_BTR_TS1_Pos) DMA_MEMORY_TO_MEMORY ((uint32_t)DMA_SxCR_DIR_1) __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE FMC_PATT_ATTHOLD2_6 (0x40U << FMC_PATT_ATTHOLD2_Pos) RCC_APB1RSTR_DACRST_Msk (0x1U << RCC_APB1RSTR_DACRST_Pos) RCC_CR_HSEBYP_Msk (0x1U << RCC_CR_HSEBYP_Pos) RCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk GPIO_PUPDR_PUPD12_1 (0x2U << GPIO_PUPDR_PUPD12_Pos) CAN_F12R1_FB8 CAN_F12R1_FB8_Msk __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED CoreDebug_DEMCR_TRCENA_Pos 24U FMC_BTR1_DATAST_5 (0x20U << FMC_BTR1_DATAST_Pos) CAN_F7R2_FB10_Msk (0x1U << CAN_F7R2_FB10_Pos) SAI_xDR_DATA_Msk (0xFFFFFFFFU << SAI_xDR_DATA_Pos) FMPI2C_CR1_PECEN_Msk (0x1U << FMPI2C_CR1_PECEN_Pos) FMPI2C_ICR_OVRCF_Pos (10U) DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) __FLT_HAS_INFINITY__ 1 DMA_LIFCR_CTCIF3_Msk (0x1U << DMA_LIFCR_CTCIF3_Pos) I2C_OAR1_ADDMODE_Pos (15U) CAN_F5R2_FB2_Pos (2U) TIM_CCMR2_OC4FE_Pos (10U) IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || ((PRESCALER) == TIM_ICPSC_DIV2) || ((PRESCALER) == TIM_ICPSC_DIV4) || ((PRESCALER) == TIM_ICPSC_DIV8)) USB_OTG_GINTSTS_DATAFSUSP_Pos (22U) RTC_BKP3R_Pos (0U) GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0 CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk USART_CR3_DMAT USART_CR3_DMAT_Msk USB_OTG_DOEPCTL_SNPM_Msk (0x1U << USB_OTG_DOEPCTL_SNPM_Pos) ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk GPIO_AFRL_AFRL0_3 GPIO_AFRL_AFSEL0_3 CAN_F9R1_FB18_Pos (18U) GPIO_MODE_IT_FALLING 0x10210000U RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk EXTI_IMR_MR10_Pos (10U) RCC_AHB2ENR_DCMIEN_Pos (0U) FMC_BTR4_DATAST_2 (0x04U << FMC_BTR4_DATAST_Pos) USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFU << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) DAC_CR_TEN1_Msk (0x1U << DAC_CR_TEN1_Pos) CAN_RF0R_FMP0_Pos (0U) FMC_BTR2_CLKDIV_2 (0x4U << FMC_BTR2_CLKDIV_Pos) DCMI_ICR_VSYNC_ISC_Pos (3U) DMA_HIFCR_CTCIF7_Pos (27U) RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk CAN_F11R1_FB20 CAN_F11R1_FB20_Msk CAN_F8R2_FB10_Pos (10U) USB_OTG_HFIR_FRIVL_Pos (0U) RTC_TR_MNT_0 (0x1U << RTC_TR_MNT_Pos) USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk FMC_PCR_TCLR_0 (0x1U << FMC_PCR_TCLR_Pos) RTC_BKP13R RTC_BKP13R_Msk DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS SAI_xIMR_CNRDYIE_Pos (4U) CAN_F11R1_FB3_Msk (0x1U << CAN_F11R1_FB3_Pos) CAN_F12R1_FB11_Pos (11U) DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET FMC_SDSR_MODES2_0 (0x1U << FMC_SDSR_MODES2_Pos) CAN_TDT1R_DLC_Pos (0U) CAN_F4R2_FB15_Msk (0x1U << CAN_F4R2_FB15_Pos) CAN_F6R1_FB17 CAN_F6R1_FB17_Msk USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1U << USB_OTG_PCGCCTL_PHYSUSP_Pos) FLASH_OPTCR_OPTLOCK_Pos (0U) L_tmpnam FILENAME_MAX DMA_SxFCR_FTH_0 (0x1U << DMA_SxFCR_FTH_Pos) GPIO_MODER_MODER7_Msk (0x3U << GPIO_MODER_MODER7_Pos) TIM_CR1_CKD_Pos (8U) __HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); UNUSED(tmpreg); } while(0U) FLASH_TypeDef EXTI_EMR_MR12 EXTI_EMR_MR12_Msk CAN_F1R2_FB0_Pos (0U) FMC_SR_IFS_Msk (0x1U << FMC_SR_IFS_Pos) QUADSPI_CR_TCEN_Msk (0x1U << QUADSPI_CR_TCEN_Pos) I2C_SR2_TRA_Pos (2U) REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) SYSCFG_MEMRMP_UFB_MODE_Msk (0x1U << SYSCFG_MEMRMP_UFB_MODE_Pos) CAN_FS1R_FSC13_Msk (0x1U << CAN_FS1R_FSC13_Pos) __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE FMC_SDCR1_CAS_1 (0x2U << FMC_SDCR1_CAS_Pos) EXTI_IMR_MR20_Pos (20U) CAN_F7R2_FB1_Msk (0x1U << CAN_F7R2_FB1_Pos) RTC_ALRMBR_MSK3_Pos (23U) DMA_SxCR_MSIZE_Pos (13U) PHY_JABBER_DETECTION ((uint16_t)0x0002U) __HAL_RCC_GET_SYSCLK_SOURCE() (RCC->CFGR & RCC_CFGR_SWS) __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE USB_OTG_DCFG_PERSCHIVL_0 (0x1U << USB_OTG_DCFG_PERSCHIVL_Pos) SYSCFG_EXTICR2_EXTI5_PI 0x0080U AHB2RSTR SDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk ADC_JSQR_JSQ4_Msk (0x1FU << ADC_JSQR_JSQ4_Pos) CAN_F1R1_FB30_Msk (0x1U << CAN_F1R1_FB30_Pos) RTC_CR_BYPSHAD_Pos (5U) GPIO_BSRR_BS_11 GPIO_BSRR_BS11 FMC_BCR2_BURSTEN FMC_BCR2_BURSTEN_Msk GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7 SAI_xCLRFR_CAFSDET_Pos (5U) EXTI_SWIER_SWIER15_Msk (0x1U << EXTI_SWIER_SWIER15_Pos) IS_UART_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B) || ((LENGTH) == UART_WORDLENGTH_9B)) FMC_PCR_PWID_Pos (4U) CAN_TSR_TERR1 CAN_TSR_TERR1_Msk __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX FLASH_SCALE3_LATENCY3_FREQ 90000000U __lock_init_recursive(lock) __retarget_lock_init_recursive(&lock) UART_PARITY_NONE 0x00000000U DMA_LISR_TEIF1_Msk (0x1U << DMA_LISR_TEIF1_Pos) SPI_CR1_SSM_Msk (0x1U << SPI_CR1_SSM_Pos) CAN_FA1R_FACT2_Msk (0x1U << CAN_FA1R_FACT2_Pos) __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3 __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE CAN_F11R2_FB20_Msk (0x1U << CAN_F11R2_FB20_Pos) EXTI_IMR_MR14_Pos (14U) __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1 DCMI_RIS_FRAME_RIS_Pos (0U) EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk __HAL_RCC_DAC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST)) FMC_BWTR2_ADDSET_0 (0x1U << FMC_BWTR2_ADDSET_Pos) USB_OTG_HCSPLT_PRTADDR_Msk (0x7FU << USB_OTG_HCSPLT_PRTADDR_Pos) RCC_PLLCFGR_PLLM_4 (0x10U << RCC_PLLCFGR_PLLM_Pos) __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG())) USB_OTG_HCINTMSK_ACKM_Msk (0x1U << USB_OTG_HCINTMSK_ACKM_Pos) EXTI_IMR_MR3_Msk (0x1U << EXTI_IMR_MR3_Pos) DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) FMC_SDTR2_TRP_Msk (0xFU << FMC_SDTR2_TRP_Pos) RCC_CKGATENR_AHB2APB1_CKEN RCC_CKGATENR_AHB2APB1_CKEN_Msk TIM_ICSELECTION_DIRECTTI (TIM_CCMR1_CC1S_0) RCC_APB1RSTR_I2C2RST_Msk (0x1U << RCC_APB1RSTR_I2C2RST_Pos) SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) FMPI2C_CR1_ANFOFF_Msk (0x1U << FMPI2C_CR1_ANFOFF_Pos) FMC_PMEM_MEMHIZ2_Pos (24U) GPIO_PUPDR_PUPD2_Msk (0x3U << GPIO_PUPDR_PUPD2_Pos) USB_OTG_DIEPINT_INEPNE_Msk (0x1U << USB_OTG_DIEPINT_INEPNE_Pos) CAN_FM1R_FBM10_Pos (10U) CAN_TI0R_STID_Pos (21U) HAL_NAND_Read_Page HAL_NAND_Read_Page_8b TIM_CCER_CC3NE_Msk (0x1U << TIM_CCER_CC3NE_Pos) EXTI_RTSR_TR22_Pos (22U) EXTI_EMR_MR9_Msk (0x1U << EXTI_EMR_MR9_Pos) __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg))) DMA_SxNDT_7 (0x0080U << DMA_SxNDT_Pos) __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE CAN_F10R1_FB10 CAN_F10R1_FB10_Msk ADC_SMPR2_SMP5_0 (0x1U << ADC_SMPR2_SMP5_Pos) CAN_F4R2_FB28_Msk (0x1U << CAN_F4R2_FB28_Pos) PWR_CSR_WUF_Msk (0x1U << PWR_CSR_WUF_Pos) __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BREAKPOLARITY_LOW) || ((POLARITY) == TIM_BREAKPOLARITY_HIGH)) __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE RTC_ISR_TSF_Pos (11U) IS_TIM_TRIGGERPOLARITY(POLARITY) (((POLARITY) == TIM_TRIGGERPOLARITY_INVERTED ) || ((POLARITY) == TIM_TRIGGERPOLARITY_NONINVERTED) || ((POLARITY) == TIM_TRIGGERPOLARITY_RISING ) || ((POLARITY) == TIM_TRIGGERPOLARITY_FALLING ) || ((POLARITY) == TIM_TRIGGERPOLARITY_BOTHEDGE )) RTC_TR_HU_Pos (16U) RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 SYSCFG_EXTICR1_EXTI3_PA 0x0000U RCC_CIR_LSERDYF_Pos (1U) CAN_F9R2_FB30_Msk (0x1U << CAN_F9R2_FB30_Pos) GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk CAN_F7R2_FB22 CAN_F7R2_FB22_Msk ADC_CR1_OVRIE_Pos (26U) CAN_TI2R_STID CAN_TI2R_STID_Msk TIM_TIM5_GPIO 0x00000000U DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk UsageFault_IRQn CAN_RDH1R_DATA6_Pos (16U) FPU_FPCAR_ADDRESS_Pos 3U EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk CAN_TSR_ALST2_Pos (18U) GPIO_BRR_BR0 GPIO_BRR_BR0_Msk TIM_ETRPOLARITY_INVERTED (TIM_SMCR_ETP) I2C_CR2_ITBUFEN_Pos (10U) PWR_CR_PDDS_Msk (0x1U << PWR_CR_PDDS_Pos) __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS CAN_F5R1_FB8_Pos (8U) EXTI_RTSR_TR16_Pos (16U) __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE GPIO_IDR_ID14_Pos (14U) DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U) PWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE FPU_FPCCR_LSPEN_Pos 30U RCC_PERIPHCLK_FMPI2C1 0x00000080U USB_OTG_GINTMSK_DISCINT_Pos (29U) _END_STD_C  __HAL_RCC_DCMI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); UNUSED(tmpreg); } while(0U) CAN_F2R1_FB21_Pos (21U) DCMI_IER_LINE_IE_Msk (0x1U << DCMI_IER_LINE_IE_Pos) MPU_REGION_NUMBER4 ((uint8_t)0x04) TIM_DMA_ID_COMMUTATION ((uint16_t)0x0005) USART_BRR_DIV_Mantissa_Pos (4U) GPIO_MODER_MODE15_0 (0x1U << GPIO_MODER_MODE15_Pos) SDIO_STA_CMDACT SDIO_STA_CMDACT_Msk USB_OTG_DIEPINT_TXFE_Msk (0x1U << USB_OTG_DIEPINT_TXFE_Pos) SPI_SR_TXE_Msk (0x1U << SPI_SR_TXE_Pos) BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB _result_k __HAL_RCC_PLLI2S_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE) DWT_CTRL_FOLDEVTENA_Pos 21U RCC_APB2LPENR_SPI4LPEN_Msk (0x1U << RCC_APB2LPENR_SPI4LPEN_Pos) CAN_TI0R_IDE_Pos (2U) RTC_ALRMAR_DT_Msk (0x3U << RTC_ALRMAR_DT_Pos) __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET GPIO_BSRR_BS14_Pos (14U) __INT_MAX__ 0x7fffffff FMC_BCR2_WAITCFG_Pos (11U) QUADSPI_CCR_DCYC_Msk (0x1FU << QUADSPI_CCR_DCYC_Pos) __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE I2C_SR1_TIMEOUT_Pos (14U) __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET QUADSPI_CCR_INSTRUCTION_0 (0x01U << QUADSPI_CCR_INSTRUCTION_Pos) USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) RCC_AHB3LPENR_QSPILPEN_Pos (1U) PWR_CR_OFFSET_BB (PWR_OFFSET + PWR_CR_OFFSET) CAN_F3R2_FB13 CAN_F3R2_FB13_Msk SPI_CR1_MSTR SPI_CR1_MSTR_Msk ADC_JSQR_JSQ4_1 (0x02U << ADC_JSQR_JSQ4_Pos) __INTPTR_MAX__ 0x7fffffff CR_OFFSET_BB PWR_CR_OFFSET_BB IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK TIM_EGR_TG_Msk (0x1U << TIM_EGR_TG_Pos) TIM_BDTR_DTG_4 (0x10U << TIM_BDTR_DTG_Pos) FMC_BWTR3_ACCMOD_Pos (28U) __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE FLASH_OPTCR_WDG_SW_Pos (5U) CAN_F4R1_FB31_Pos (31U) __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET) SCB_DFSR_DWTTRAP_Pos 2U CEC_IER_RXENDIE_Msk (0x1U << CEC_IER_RXENDIE_Pos) UART_WORDLENGTH_9B ((uint32_t)USART_CR1_M) FMC_BCR4_MTYP_Pos (2U) CAN_F10R1_FB22_Msk (0x1U << CAN_F10R1_FB22_Pos) CAN1_SCE_IRQn IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER CAN_F7R1_FB16 CAN_F7R1_FB16_Msk CAN_F5R2_FB22_Msk (0x1U << CAN_F5R2_FB22_Pos) IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPOLARITY_HIGH) || ((POLARITY) == TIM_OCPOLARITY_LOW)) I2C_CR2_ITERREN_Msk (0x1U << I2C_CR2_ITERREN_Pos) RTC_DR_DU_2 (0x4U << RTC_DR_DU_Pos) RCC_DCKCFGR_TIMPRE_BB (PERIPH_BB_BASE + (RCC_DCKCFGR_OFFSET * 32U) + (RCC_TIMPRE_BIT_NUMBER * 4U)) HAL_UART_ERROR_PE 0x00000001U __DEC128_EPSILON__ 1E-33DL MPU_REGION_SIZE_1MB ((uint8_t)0x13) SAI_xSLOTR_NBSLOT_0 (0x1U << SAI_xSLOTR_NBSLOT_Pos) __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED __ULLFRACT_EPSILON__ 0x1P-64ULLR __HAL_RCC_GET_I2S_APB1_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2S1SRC)) CAN_F13R1_FB12 CAN_F13R1_FB12_Msk GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0 CAN_FFA1R_FFA23_Pos (23U) TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk USB_OTG_DPID_Msk (0x3U << USB_OTG_DPID_Pos) RCC_CKGATENR_CM4DBG_CKEN RCC_CKGATENR_CM4DBG_CKEN_Msk FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk CAN_F6R1_FB18_Pos (18U) CAN_F4R1_FB25_Pos (25U) SAI_GCR_SYNCIN_Msk (0x3U << SAI_GCR_SYNCIN_Pos) HAL_SetTickFreq __printf0like(fmtarg,firstvararg)  EXTI_SWIER_SWIER11_Msk (0x1U << EXTI_SWIER_SWIER11_Pos) CAN_F10R2_FB27 CAN_F10R2_FB27_Msk RCC_APB2ENR_ADC1EN_Msk (0x1U << RCC_APB2ENR_ADC1EN_Pos) CAN_TI1R_TXRQ_Pos (0U) __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER CAN_F1R1_FB1_Pos (1U) CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOHLPEN_Pos) ADC_SQR3_SQ6_Msk (0x1FU << ADC_SQR3_SQ6_Pos) TIM1_BASE (APB2PERIPH_BASE + 0x0000U) DMA_HIFCR_CTCIF4_Msk (0x1U << DMA_HIFCR_CTCIF4_Pos) CAN1_RX1_IRQn RTC_BKP5R_Msk (0xFFFFFFFFU << RTC_BKP5R_Pos) PHY_SR ((uint16_t)0x10U) RCC_RTCCLKSOURCE_HSE_DIV3 0x00030300U RCC_MAX_FREQUENCY_SCALE3 120000000U FMC_BTR2_DATAST_5 (0x20U << FMC_BTR2_DATAST_Pos) ADC_CR2_ADON ADC_CR2_ADON_Msk ADC_SQR1_L ADC_SQR1_L_Msk RTC_CALR_CALM RTC_CALR_CALM_Msk ADC_CDR_DATA1_Msk (0xFFFFU << ADC_CDR_DATA1_Pos) __GNUC__ 6 GPIO_AFRH_AFSEL8_3 (0x8U << GPIO_AFRH_AFSEL8_Pos) CAN_F13R2_FB24_Msk (0x1U << CAN_F13R2_FB24_Pos) ADC_SMPR1_SMP15_Pos (15U) SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) RCC_DCKCFGR_PLLSAIDIVQ RCC_DCKCFGR_PLLSAIDIVQ_Msk GPIO_IDR_ID4_Pos (4U) TIM_OCNPOLARITY_HIGH 0x00000000U HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == RESET) DAC_DOR1_DACC1DOR_Pos (0U) SYSCFG_EXTICR3_EXTI8_PH 0x0007U RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1 GPIO_PUPDR_PUPD11_Pos (22U) I2C_SR2_BUSY_Msk (0x1U << I2C_SR2_BUSY_Pos) MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD CAN_F7R1_FB6 CAN_F7R1_FB6_Msk __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE FMC_SR_IREN FMC_SR_IREN_Msk CAN_F5R2_FB18 CAN_F5R2_FB18_Msk CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk GPIO_AFRH_AFSEL13_2 (0x4U << GPIO_AFRH_AFSEL13_Pos) DAC_CR_EN2_Msk (0x1U << DAC_CR_EN2_Pos) RTC_TR_MNU_0 (0x1U << RTC_TR_MNU_Pos) DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk CAN_F0R2_FB9_Pos (9U) CAN_F3R2_FB11_Pos (11U) GPIO_MODER_MODER2_0 (0x1U << GPIO_MODER_MODER2_Pos) CAN_F8R1_FB19 CAN_F8R1_FB19_Msk SPI_CR1_LSBFIRST_Pos (7U) USB_OTG_DCTL_GINSTS_Msk (0x1U << USB_OTG_DCTL_GINSTS_Pos) DMA_LISR_TEIF3_Pos (25U) CAN_F7R2_FB25_Msk (0x1U << CAN_F7R2_FB25_Pos) RCC_PLLDIV_2 RCC_PLL_DIV2 __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET) __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10 GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1 TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS HSE_VALUE ((uint32_t)8000000U) USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk CAN_TDL2R_DATA3_Msk (0xFFU << CAN_TDL2R_DATA3_Pos) SPI_I2SCFGR_I2SMOD_Msk (0x1U << SPI_I2SCFGR_I2SMOD_Pos) RTC_CR_ALRAE RTC_CR_ALRAE_Msk GPIO_OTYPER_OT0_Pos (0U) FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE CAN_F3R1_FB10_Msk (0x1U << CAN_F3R1_FB10_Pos) CAN_F12R2_FB16 CAN_F12R2_FB16_Msk USB_OTG_GUSBCFG_FHMOD_Msk (0x1U << USB_OTG_GUSBCFG_FHMOD_Pos) USB_OTG_GAHBCFG_HBSTLEN_0 (0x0U << USB_OTG_GAHBCFG_HBSTLEN_Pos) CAN_F2R2_FB26 CAN_F2R2_FB26_Msk CAN_F8R2_FB7 CAN_F8R2_FB7_Msk ADC_CCR_DMA_Msk (0x3U << ADC_CCR_DMA_Pos) FMC_SDTR1_TWR_1 (0x2U << FMC_SDTR1_TWR_Pos) RCC_HSION_BIT_NUMBER 0x00U _INTPTR_EQ_INT  HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET CEC_ISR_ARBLST_Msk (0x1U << CEC_ISR_ARBLST_Pos) SDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk EXTI_SWIER_SWIER18_Pos (18U) HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2 CAN_F13R2_FB23_Msk (0x1U << CAN_F13R2_FB23_Pos) CAN_F6R1_FB8 CAN_F6R1_FB8_Msk TIM_EVENTSOURCE_COM TIM_EGR_COMG CAN_F2R2_FB27_Msk (0x1U << CAN_F2R2_FB27_Pos) TIM_DCR_DBL_2 (0x04U << TIM_DCR_DBL_Pos) FMC_SDCR1_MWID FMC_SDCR1_MWID_Msk RCC_BDCR_RTCSEL_1 (0x2U << RCC_BDCR_RTCSEL_Pos) CAN_F3R2_FB8_Pos (8U) ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk TPI_DEVID_MinBufSz_Pos 6U RCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128 _NOINLINE __attribute__ ((__noinline__)) FLASH_TYPEPROGRAM_HALFWORD 0x00000001U TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) GPIO_PUPDR_PUPD10_0 (0x1U << GPIO_PUPDR_PUPD10_Pos) RTC_ALRMBR_SU_1 (0x2U << RTC_ALRMBR_SU_Pos) __HAL_SD_SDMMC_CLEAR_FLAG __HAL_SD_SDIO_CLEAR_FLAG __HAL_RCC_I2C2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN)) __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE CAN_F5R2_FB21_Pos (21U) TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk RCC_AHB1LPENR_GPIOFLPEN_Pos (5U) USB_OTG_DVBUSDIS_VBUSDT_Pos (0U) PWR_PVD_MODE_EVENT_RISING_FALLING 0x00020003U CAN_F11R1_FB15_Pos (15U) CAN_F7R1_FB18 CAN_F7R1_FB18_Msk __HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) __HAL_RCC_USART2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART2LPEN)) PWR_STOPENTRY_WFE ((uint8_t)0x02) RCC_OSCILLATORTYPE_LSI 0x00000008U CAN_F8R1_FB10 CAN_F8R1_FB10_Msk CAN_F13R1_FB10_Msk (0x1U << CAN_F13R1_FB10_Pos) FMPI2C_ISR_NACKF FMPI2C_ISR_NACKF_Msk USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk GPIO_MODER_MODE12_Msk (0x3U << GPIO_MODER_MODE12_Pos) PWR_PVD_MODE_IT_RISING_FALLING 0x00010003U CAN_F0R1_FB15_Msk (0x1U << CAN_F0R1_FB15_Pos) SCB_DFSR_EXTERNAL_Pos 4U RCC_MCO_DIV4 RCC_MCODIV_4 FMC_SDTR2_TRC_Msk (0xFU << FMC_SDTR2_TRC_Pos) FMC_BWTR2_BUSTURN_0 (0x1U << FMC_BWTR2_BUSTURN_Pos) RTC_ALRMAR_MNU_Pos (8U) FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) RCC_APB1RSTR_FMPI2C1RST_Pos (24U) DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) CAN_F4R2_FB12 CAN_F4R2_FB12_Msk EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk __APCS_32__ 1 FMC_SDCR2_NR_Pos (2U) USB_OTG_GUSBCFG_TRDT_0 (0x1U << USB_OTG_GUSBCFG_TRDT_Pos) DAC_CR_WAVE2_Msk (0x3U << DAC_CR_WAVE2_Pos) APB1LPENR __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET FMPI2C_CR1_TXDMAEN FMPI2C_CR1_TXDMAEN_Msk UART_HWCONTROL_RTS_CTS ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE)) TIM_CCER_CC2P_Pos (5U) IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || ((LATENCY) == FLASH_LATENCY_1) || ((LATENCY) == FLASH_LATENCY_2) || ((LATENCY) == FLASH_LATENCY_3) || ((LATENCY) == FLASH_LATENCY_4) || ((LATENCY) == FLASH_LATENCY_5) || ((LATENCY) == FLASH_LATENCY_6) || ((LATENCY) == FLASH_LATENCY_7) || ((LATENCY) == FLASH_LATENCY_8) || ((LATENCY) == FLASH_LATENCY_9) || ((LATENCY) == FLASH_LATENCY_10) || ((LATENCY) == FLASH_LATENCY_11) || ((LATENCY) == FLASH_LATENCY_12) || ((LATENCY) == FLASH_LATENCY_13) || ((LATENCY) == FLASH_LATENCY_14) || ((LATENCY) == FLASH_LATENCY_15)) SAI_xCR1_OUTDRIV_Pos (13U) __HAL_RCC_LSI_ENABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE) DWT_CTRL_CYCCNTENA_Msk (0x1UL ) TIM_DCR_DBA_0 (0x01U << TIM_DCR_DBA_Pos) RCC_CIR_PLLI2SRDYIE_Msk (0x1U << RCC_CIR_PLLI2SRDYIE_Pos) USART_SR_RXNE_Pos (5U) __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET SPDIFRX_DR0_V SPDIFRX_DR0_V_Msk ADC_SQR3_SQ1_3 (0x08U << ADC_SQR3_SQ1_Pos) ADC_SQR2_SQ11_4 (0x10U << ADC_SQR2_SQ11_Pos) CAN_F3R2_FB17_Msk (0x1U << CAN_F3R2_FB17_Pos) GPIOG_BASE (AHB1PERIPH_BASE + 0x1800U) TIM_CHANNEL_1 0x00000000U CAN_F7R2_FB31_Pos (31U) RTC_ISR_ALRAWF_Pos (0U) CAN_F11R2_FB1_Msk (0x1U << CAN_F11R2_FB1_Pos) GPIO_AF2_TIM3 ((uint8_t)0x02) PHY_POWERDOWN ((uint16_t)0x0800U) DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS TIM_CCR4_CCR4_Msk (0xFFFFU << TIM_CCR4_CCR4_Pos) GPIO_ODR_OD13_Pos (13U) CAN_F7R2_FB1 CAN_F7R2_FB1_Msk CAN_F1R2_FB17 CAN_F1R2_FB17_Msk __HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); UNUSED(tmpreg); } while(0U) __sbuf FMC_BCR1_CPSIZE_Pos (16U) TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U SPI_CR1_DFF SPI_CR1_DFF_Msk FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk EXTI_FTSR_TR12_Msk (0x1U << EXTI_FTSR_TR12_Pos) RTC_CALR_CALM_Pos (0U) __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN)) IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK)) TIM_SR_UIF_Msk (0x1U << TIM_SR_UIF_Pos) CAN_F2R1_FB8_Msk (0x1U << CAN_F2R1_FB8_Pos) ADC_CSR_AWD1_Pos (0U) DWT_CTRL_NUMCOMP_Pos 28U ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) USART_CR1_RWU_Pos (1U) __HAL_RCC_UART4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET) CAN_F8R2_FB15_Msk (0x1U << CAN_F8R2_FB15_Pos) DMA_HIFCR_CTCIF6_Msk (0x1U << DMA_HIFCR_CTCIF6_Pos) __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk CAN_F9R2_FB18_Pos (18U) EXTI_EMR_MR0 EXTI_EMR_MR0_Msk CAN_F7R2_FB25_Pos (25U) I2C_OAR2_ADD2_Pos (1U) SYSCFG_MEMRMP_SWP_FMC SYSCFG_MEMRMP_SWP_FMC_Msk __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI1LPEN)) SPDIFRX_DIR_TLO_Msk (0x1FFFU << SPDIFRX_DIR_TLO_Pos) RTC_ALRMAR_MNT_2 (0x4U << RTC_ALRMAR_MNT_Pos) GPIO_IDR_ID1 GPIO_IDR_ID1_Msk TIM_CLOCKSOURCE_ITR2 (TIM_SMCR_TS_1) ADC_SR_AWD_Pos (0U) SDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk TIM_SR_COMIF_Msk (0x1U << TIM_SR_COMIF_Pos) __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE USB_OTG_DSTS_EERR_Pos (3U) __HAL_RCC_SPI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET) GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk PWR_PVD_MODE_NORMAL 0x00000000U __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED IS_RCC_PLLSAIP_VALUE(VALUE) (((VALUE) == RCC_PLLSAIP_DIV2) || ((VALUE) == RCC_PLLSAIP_DIV4) || ((VALUE) == RCC_PLLSAIP_DIV6) || ((VALUE) == RCC_PLLSAIP_DIV8)) PWR_CSR_PVDO PWR_CSR_PVDO_Msk RTC_BKP11R_Msk (0xFFFFFFFFU << RTC_BKP11R_Pos) FMC_BCR3_MBKEN FMC_BCR3_MBKEN_Msk CAN_TI2R_TXRQ_Msk (0x1U << CAN_TI2R_TXRQ_Pos) FMC_BTR1_CLKDIV_1 (0x2U << FMC_BTR1_CLKDIV_Pos) CAN_F12R1_FB25_Msk (0x1U << CAN_F12R1_FB25_Pos) TIM_CCMR1_OC1PE_Pos (3U) RTC_ALRMBR_DT_1 (0x2U << RTC_ALRMBR_DT_Pos) EXTI_EMR_MR12_Pos (12U) FMC_BWTR3_BUSTURN_0 (0x1U << FMC_BWTR3_BUSTURN_Pos) ITM_LSR_Present_Msk (1UL ) RCC_SAI1CLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR_SAI1SRC_1) CAN_FM1R_FBM24 CAN_FM1R_FBM24_Msk CAN_F13R1_FB3_Msk (0x1U << CAN_F13R1_FB3_Pos) RCC_APB2ENR_TIM8EN_Msk (0x1U << RCC_APB2ENR_TIM8EN_Pos) USB_OTG_GINTSTS_NPTXFE_Msk (0x1U << USB_OTG_GINTSTS_NPTXFE_Pos) FMPI2C_ISR_ARLO_Msk (0x1U << FMPI2C_ISR_ARLO_Pos) CAN_F10R1_FB28 CAN_F10R1_FB28_Msk USB_OTG_GOTGCTL_ASVLD_Msk (0x1U << USB_OTG_GOTGCTL_ASVLD_Pos) QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk TIM_SR_CC3IF_Pos (3U) SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY RTC_DR_MU_Msk (0xFU << RTC_DR_MU_Pos) CEC_CR_CECEN_Pos (0U) RTC_DR_DT_1 (0x2U << RTC_DR_DT_Pos) TIM_CNT_CNT TIM_CNT_CNT_Msk CAN_F1R1_FB18 CAN_F1R1_FB18_Msk LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS RTC_TR_ST_Pos (4U) FMC_BCR1_MBKEN FMC_BCR1_MBKEN_Msk OB_WRP_SECTOR_3 0x00000008U USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_EPDM_Pos) CAN_F1R1_FB5_Msk (0x1U << CAN_F1R1_FB5_Pos) PHY_HALFDUPLEX_100M ((uint16_t)0x2000U) GPIO_IDR_ID10 GPIO_IDR_ID10_Msk CAN_F10R2_FB8_Msk (0x1U << CAN_F10R2_FB8_Pos) FMC_SDTR1_TRAS_0 (0x1U << FMC_SDTR1_TRAS_Pos) __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE QUADSPI_CR_EN_Pos (0U) PHY_BSR ((uint16_t)0x0001U) __sgetc_raw_r(__ptr,__f) (--(__f)->_r < 0 ? __srget_r(__ptr, __f) : (int)(*(__f)->_p++)) CAN_F1R1_FB25_Pos (25U) DCMI_CWSIZE_VLINE_Pos (16U) __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET) CAN_F1R1_FB28 CAN_F1R1_FB28_Msk FMC_PATT_ATTWAIT2 FMC_PATT_ATTWAIT2_Msk DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk SD_CMD_SDMMC_RW_EXTENDED SD_CMD_SDIO_RW_EXTENDED RTC_ISR_WUTWF_Pos (2U) UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER USB_OTG_GAHBCFG_HBSTLEN_Pos (1U) TIM7_IRQn USB_OTG_DOEPCTL_CNAK_Pos (26U) CAN_MSR_WKUI CAN_MSR_WKUI_Msk SCB_SHCSR_MEMFAULTACT_Pos 0U __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET __HAL_RCC_TIM5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN)) ADC_SMPR1_SMP15_1 (0x2U << ADC_SMPR1_SMP15_Pos) GPIO_PIN_5 ((uint16_t)0x0020) CAN_F11R2_FB29_Msk (0x1U << CAN_F11R2_FB29_Pos) DMA_SxFCR_FS_2 (0x4U << DMA_SxFCR_FS_Pos) QUADSPI_CR_DMAEN_Pos (2U) DMA_SxNDT_5 (0x0020U << DMA_SxNDT_Pos) ADC_SMPR2_SMP3_2 (0x4U << ADC_SMPR2_SMP3_Pos) GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0 __attribute_malloc__  CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk CAN_F12R1_FB30_Msk (0x1U << CAN_F12R1_FB30_Pos) __HAL_RCC_CAN2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET) EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE RCC_CKGATENR_SPARE_CKEN RCC_CKGATENR_SPARE_CKEN_Msk ADC_CR1_JAUTO_Pos (10U) __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1 USART_CR1_IDLEIE_Pos (4U) FMPI2C_CR2_RD_WRN_Pos (10U) ADC_SQR3_SQ3_0 (0x01U << ADC_SQR3_SQ3_Pos) CAN_RI0R_STID_Pos (21U) TIM_DCR_DBA_3 (0x08U << TIM_DCR_DBA_Pos) __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk CAN_TI0R_TXRQ_Pos (0U) EXTI_RTSR_TR16_Msk (0x1U << EXTI_RTSR_TR16_Pos) IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F0R1_FB2_Msk (0x1U << CAN_F0R1_FB2_Pos) USART_CR1_RE_Pos (2U) GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET FMPI2C_ISR_DIR FMPI2C_ISR_DIR_Msk SYSCFG_EXTICR4_EXTI12_PC 0x0002U CAN2_TX_IRQn SPDIFRX_SR_SERR_Msk (0x1U << SPDIFRX_SR_SERR_Pos) CAN_F0R2_FB11_Pos (11U) TIM_SMCR_ETPS_Pos (12U) CAN_F12R2_FB22_Pos (22U) QUADSPI_DLR_DL_Msk (0xFFFFFFFFU << QUADSPI_DLR_DL_Pos) FMPI2C_ICR_OVRCF_Msk (0x1U << FMPI2C_ICR_OVRCF_Pos) _INTPTR_T_DECLARED  RCC_AHB1LPENR_GPIOBLPEN_Pos (1U) SysTick_CTRL_ENABLE_Pos 0U FLASH_ACR_LATENCY_Pos (0U) RTC_TR_MNU_Pos (8U) FMC_BCR1_BURSTEN_Msk (0x1U << FMC_BCR1_BURSTEN_Pos) EXTI_IMR_MR14 EXTI_IMR_MR14_Msk CAN_F3R1_FB3 CAN_F3R1_FB3_Msk __HAL_RCC_PLL_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE) ADC_CDR_DATA2_Pos (16U) CAN_F6R1_FB29_Pos (29U) FMC_BCR2_WAITPOL FMC_BCR2_WAITPOL_Msk GPIO_AFRH_AFRH6_2 GPIO_AFRH_AFSEL14_2 RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk CAN_FA1R_FACT14_Msk (0x1U << CAN_FA1R_FACT14_Pos) FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00U) FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk CAN_MSR_RXM_Msk (0x1U << CAN_MSR_RXM_Pos) USB_OTG_DIEPCTL_TXFNUM_2 (0x4U << USB_OTG_DIEPCTL_TXFNUM_Pos) AHB3LPENR CAN_F3R1_FB29_Pos (29U) ADC_CSR_EOC3_Msk (0x1U << ADC_CSR_EOC3_Pos) SDIO_CMD_WAITINT_Msk (0x1U << SDIO_CMD_WAITINT_Pos) CAN_ESR_REC_Pos (24U) TIM8_TRG_COM_TIM14_IRQn CAN_F6R2_FB27_Msk (0x1U << CAN_F6R2_FB27_Pos) SPDIFRX_CSR_USR SPDIFRX_CSR_USR_Msk GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2 __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG CAN_F2R1_FB16 CAN_F2R1_FB16_Msk FMC_BCR1_WAITPOL_Pos (9U) ADC_SQR1_SQ16_4 (0x10U << ADC_SQR1_SQ16_Pos) RCC_APB1RSTR_I2C1RST_Msk (0x1U << RCC_APB1RSTR_I2C1RST_Pos) EXTI_IMR_MR1 EXTI_IMR_MR1_Msk FMC_SDCR1_NC_1 (0x2U << FMC_SDCR1_NC_Pos) RTC_ALRMBR_HU_2 (0x4U << RTC_ALRMBR_HU_Pos) __IEEE_LITTLE_ENDIAN  GPIO_PUPDR_PUPD7_0 (0x1U << GPIO_PUPDR_PUPD7_Pos) CAN_F2R2_FB21_Pos (21U) PWR_CR_CSBF_Pos (3U) CAN_F11R1_FB12 CAN_F11R1_FB12_Msk FMC_BTR1_DATAST_6 (0x40U << FMC_BTR1_DATAST_Pos) __HAL_DBGMCU_FREEZE_TIM14() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM14_STOP)) CAN_F2R1_FB5 CAN_F2R1_FB5_Msk CAN_IT_RQCP1 CAN_IT_TME FMC_BCR4_WAITCFG_Pos (11U) CAN_FA1R_FACT10_Pos (10U) ADC_JSQR_JL_1 (0x2U << ADC_JSQR_JL_Pos) __HAL_RCC_CEC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CECRST)) CAN_F1R2_FB5 CAN_F1R2_FB5_Msk USB_OTG_DOEPCTL_EPENA_Msk (0x1U << USB_OTG_DOEPCTL_EPENA_Pos) __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE USB_OTG_DOEPMSK_B2BSTUP_Pos (6U) DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk TIM_CCMR1_IC2PSC_0 (0x1U << TIM_CCMR1_IC2PSC_Pos) __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED __DBL_DIG__ 15 USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk CAN_FS1R_FSC8_Msk (0x1U << CAN_FS1R_FSC8_Pos) SRAM_BASE SRAM1_BASE SAI_xCR2_MUTECNT_Msk (0x3FU << SAI_xCR2_MUTECNT_Pos) SCB_AIRCR_VECTCLRACTIVE_Pos 1U USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk GPIO_IDR_IDR_7 GPIO_IDR_ID7 WWDG_IRQn SCB_SHCSR_MEMFAULTENA_Pos 16U SCB_CCR_NONBASETHRDENA_Pos 0U CAN_FA1R_FACT21 CAN_FA1R_FACT21_Msk DCMI_DR_BYTE2_Pos (16U) CAN_F2R2_FB15_Pos (15U) IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) RCC_CSR_IWDGRSTF_Msk (0x1U << RCC_CSR_IWDGRSTF_Pos) FMC_BCR3_WAITPOL_Msk (0x1U << FMC_BCR3_WAITPOL_Pos) DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL ) DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk ADC_CR2_EXTEN_Pos (28U) ADC_SQR2_SQ9_2 (0x04U << ADC_SQR2_SQ9_Pos) USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE CAN_F3R1_FB25_Msk (0x1U << CAN_F3R1_FB25_Pos) USART_CR3_DMAT_Pos (7U) RTC_CALIBR_DCS_Pos (7U) __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET FMC_BTR4_ACCMOD_0 (0x1U << FMC_BTR4_ACCMOD_Pos) __HAL_RCC_USART3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN)) DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk PWR_CR_PLS_LEV5 0x000000A0U CAN_TSR_ALST2 CAN_TSR_ALST2_Msk RTC_BKP6R_Msk (0xFFFFFFFFU << RTC_BKP6R_Pos) HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus,cmd) (((cmd)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus)) USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk DAC_CR_WAVE1_Msk (0x3U << DAC_CR_WAVE1_Pos) RCC_AHB1LPENR_GPIODLPEN_Pos (3U) ETH_MMCTIMR 0x00000110U USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1U << USB_OTG_GINTMSK_ENUMDNEM_Pos) SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) _nbuf SCB_ICSR_ISRPREEMPT_Pos 23U SDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk GPIO_MODER_MODER12_Msk (0x3U << GPIO_MODER_MODER12_Pos) CAN_RI1R_STID CAN_RI1R_STID_Msk USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE _REENT_MBRTOWC_STATE(ptr) ((ptr)->_new._reent._mbrtowc_state) GPIO_PIN_6 ((uint16_t)0x0040) HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup EXTI_EMR_MR18_Pos (18U) _INT32_T_DECLARED  FMPI2C_OAR1_OA1 FMPI2C_OAR1_OA1_Msk __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE TIM_ETRPOLARITY_NONINVERTED 0x00000000U CAN_F8R1_FB23_Msk (0x1U << CAN_F8R1_FB23_Pos) CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk CAN_F11R2_FB11_Pos (11U) ADC_CSR_DOVR2 ADC_CSR_OVR2 CAN_F8R1_FB22 CAN_F8R1_FB22_Msk ADC_SQR2_SQ8_Pos (5U) _REENT_STRTOK_LAST(ptr) ((ptr)->_new._reent._strtok_last) RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk CAN_MCR_TTCM CAN_MCR_TTCM_Msk CAN_F2R1_FB27 CAN_F2R1_FB27_Msk CAN_IER_BOFIE_Msk (0x1U << CAN_IER_BOFIE_Pos) RCC_AHB1LPENR_CRCLPEN_Pos (12U) FMC_BCR2_WAITEN FMC_BCR2_WAITEN_Msk I2C_CR2_FREQ_1 (0x02U << I2C_CR2_FREQ_Pos) IS_TIM_COMPLEMENTARY_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3)) DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE) __compiler_membar() __asm __volatile(" " : : : "memory") HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY TIM14_BASE (APB1PERIPH_BASE + 0x2000U) CAN_MCR_NART CAN_MCR_NART_Msk FMC_BTR4_BUSTURN_1 (0x2U << FMC_BTR4_BUSTURN_Pos) __HAL_RCC_WWDG_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET) USART_CR3_RTSE USART_CR3_RTSE_Msk UART4_IRQn USART3_IRQn ADC_SQR3_SQ6_2 (0x04U << ADC_SQR3_SQ6_Pos) FMC_BTR2_DATAST_0 (0x01U << FMC_BTR2_DATAST_Pos) RCC_RTCEN_BIT_NUMBER 0x0FU SPDIFRX_SR_WIDTH5_Pos (16U) USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk CAN_F6R1_FB10_Pos (10U) RCC_APB1RSTR_CAN2RST_Pos (26U) TIM_CCER_CC2P TIM_CCER_CC2P_Msk GPIO_BSRR_BS2_Msk (0x1U << GPIO_BSRR_BS2_Pos) RCC_CFGR_MCO1_0 (0x1U << RCC_CFGR_MCO1_Pos) TIM8_BASE (APB2PERIPH_BASE + 0x0400U) CAN_F4R2_FB19_Pos (19U) ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk USB_OTG_GOTGCTL_HNPRQ_Msk (0x1U << USB_OTG_GOTGCTL_HNPRQ_Pos) __ULACCUM_EPSILON__ 0x1P-32ULK SYSCFG_EXTICR4_EXTI13_PH 0x0070U CAN_F9R1_FB13_Pos (13U) RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk CAN_F7R1_FB20_Pos (20U) EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk FMC_PATT_ATTWAIT2_0 (0x01U << FMC_PATT_ATTWAIT2_Pos) CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk __HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); UNUSED(tmpreg); } while(0U) USB_OTG_DIEPMSK_TXFURM_Pos (8U) USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk SPI_I2SCFGR_I2SCFG_1 (0x2U << SPI_I2SCFGR_I2SCFG_Pos) ODEN_BitNumber ODEN_BIT_NUMBER EXTI_PR_PR11 EXTI_PR_PR11_Msk _POSIX_SOURCE 1 CAN_F1R2_FB9_Pos (9U) __HAL_RCC_SDMMC1_CONFIG __HAL_RCC_SDIO_CONFIG FMC_BTR3_CLKDIV_3 (0x8U << FMC_BTR3_CLKDIV_Pos) __LDBL_MIN_EXP__ (-1021) RCC_SDIOCLKSOURCE_SYSCLK ((uint32_t)RCC_DCKCFGR2_SDIOSEL) RCC_CFGR_HPRE_1 (0x2U << RCC_CFGR_HPRE_Pos) RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk SPI_CR1_MSTR_Pos (2U) __HAL_RCC_GPIOE_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN)) CAN_F1R2_FB8_Pos (8U) SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE) RTC_TAMPER2_SUPPORT  USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_F10R1_FB1_Msk (0x1U << CAN_F10R1_FB1_Pos) QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk SDIO_RESP0_CARDSTATUS0 SDIO_RESP0_CARDSTATUS0_Msk TIM_CCMR2_IC4F_3 (0x8U << TIM_CCMR2_IC4F_Pos) INT_LEAST64_MAX (__INT_LEAST64_MAX__) CAN_F12R1_FB30 CAN_F12R1_FB30_Msk DMA_LISR_FEIF3_Pos (22U) GPIO_MODER_MODE1_0 (0x1U << GPIO_MODER_MODE1_Pos) RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk FMC_PCR_TAR FMC_PCR_TAR_Msk TIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U CAN_F4R1_FB15_Msk (0x1U << CAN_F4R1_FB15_Pos) CAN_F6R2_FB29_Pos (29U) CAN_F9R1_FB2_Msk (0x1U << CAN_F9R1_FB2_Pos) __ATTRIBUTE_IMPURE_PTR__  SYSCFG_EXTICR1_EXTI0_PA 0x0000U EXTI_FTSR_TR6_Msk (0x1U << EXTI_FTSR_TR6_Pos) DAC_CR_TSEL2_Pos (19U) GPIO_AFRH_AFSEL12_2 (0x4U << GPIO_AFRH_AFSEL12_Pos) GPIO_BSRR_BS0_Pos (0U) CAN_F10R1_FB9 CAN_F10R1_FB9_Msk CAN_F9R1_FB30_Pos (30U) RCC_AHB1LPENR_BKPSRAMLPEN_Pos (18U) TIM_CCMR1_IC1F_1 (0x2U << TIM_CCMR1_IC1F_Pos) __LEAST64 "ll" TIM_CR1_URS TIM_CR1_URS_Msk SAI_xFRCR_FRL_Msk (0xFFU << SAI_xFRCR_FRL_Pos) RCC_CSR_LPWRRSTF_Msk (0x1U << RCC_CSR_LPWRRSTF_Pos) ETH_RX_BUF_SIZE ETH_MAX_PACKET_SIZE SPI_CR1_MSTR_Msk (0x1U << SPI_CR1_MSTR_Pos) RTC_DR_YU_2 (0x4U << RTC_DR_YU_Pos) CAN_FilterFIFO0 CAN_FILTER_FIFO0 RCC_RTCCLKSOURCE_HSE_DIV13 0x000D0300U RCC_AHB1RSTR_GPIOBRST_Msk (0x1U << RCC_AHB1RSTR_GPIOBRST_Pos) _ELIDABLE_INLINE static __inline__ CAN_FA1R_FACT6_Msk (0x1U << CAN_FA1R_FACT6_Pos) USB_OTG_DCFG_DAD_6 (0x40U << USB_OTG_DCFG_DAD_Pos) SDIO_ICR_DTIMEOUTC_Msk (0x1U << SDIO_ICR_DTIMEOUTC_Pos) TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) CAN_F11R2_FB24_Msk (0x1U << CAN_F11R2_FB24_Pos) ADC_SMPR1_SMP14_Msk (0x7U << ADC_SMPR1_SMP14_Pos) __HAL_SD_SDMMC_GET_FLAG __HAL_SD_SDIO_GET_FLAG _stdout USB_OTG_DOEPMSK_XFRCM_Msk (0x1U << USB_OTG_DOEPMSK_XFRCM_Pos) FMPI2C_TIMINGR_SCLDEL FMPI2C_TIMINGR_SCLDEL_Msk USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk GPIO_PUPDR_PUPD14_Msk (0x3U << GPIO_PUPDR_PUPD14_Pos) GPIO_OSPEEDR_OSPEED15_1 (0x2U << GPIO_OSPEEDR_OSPEED15_Pos) CAN_FM1R_FBM7_Msk (0x1U << CAN_FM1R_FBM7_Pos) RCC_APB1RSTR_SPDIFRXRST_Msk (0x1U << RCC_APB1RSTR_SPDIFRXRST_Pos) USB_OTG_DTHRCTL_RXTHREN_Pos (16U) USB_OTG_GCCFG_PWRDWN_Pos (16U) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() (EXTI->PR = (PWR_EXTI_LINE_PVD)) CAN_F7R2_FB12_Msk (0x1U << CAN_F7R2_FB12_Pos) __LDBL_EPSILON__ 2.2204460492503131e-16L CAN_F12R2_FB2_Pos (2U) __sgetc_r(__ptr,__p) __sgetc_raw_r(__ptr, __p) RTC_CR_POL RTC_CR_POL_Msk IS_UART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == UART_LINBREAKDETECTLENGTH_10B) || ((LENGTH) == UART_LINBREAKDETECTLENGTH_11B)) __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT)) MPU_CTRL_PRIVDEFENA_Pos 2U IS_TIM_CLOCKDIVISION_DIV(DIV) (((DIV) == TIM_CLOCKDIVISION_DIV1) || ((DIV) == TIM_CLOCKDIVISION_DIV2) || ((DIV) == TIM_CLOCKDIVISION_DIV4)) _GLOBAL_ATEXIT (_GLOBAL_REENT->_atexit) CAN_F0R1_FB29_Pos (29U) RTC_ALRMBR_MNT_2 (0x4U << RTC_ALRMBR_MNT_Pos) CAN_F8R2_FB6_Pos (6U) CAN_F11R1_FB11_Msk (0x1U << CAN_F11R1_FB11_Pos) TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP) CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk I2C1 ((I2C_TypeDef *) I2C1_BASE) SPI_CR2_ERRIE_Pos (5U) RCC_RTCCLKSOURCE_HSE_DIV31 0x001F0300U DMA_LIFCR_CFEIF3_Pos (22U) FMPI2C_CR2_NACK_Msk (0x1U << FMPI2C_CR2_NACK_Pos) RCC_AHB3LPENR_FMCLPEN_Pos (0U) __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET ADC_JSQR_JSQ1_3 (0x08U << ADC_JSQR_JSQ1_Pos) CAN_F6R2_FB28 CAN_F6R2_FB28_Msk DWT_CTRL_CYCEVTENA_Pos 22U FMC_BCR3_WREN_Pos (12U) USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk TIM_CCMR2_IC4F_Msk (0xFU << TIM_CCMR2_IC4F_Pos) CAN_F4R1_FB5_Msk (0x1U << CAN_F4R1_FB5_Pos) ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk RCC_APB1RSTR_USART3RST_Msk (0x1U << RCC_APB1RSTR_USART3RST_Pos) IS_WRPSTATE(VALUE) (((VALUE) == OB_WRPSTATE_DISABLE) || ((VALUE) == OB_WRPSTATE_ENABLE)) FMC_SDCR1_RPIPE_Pos (13U) GPIO_BSRR_BR_6 GPIO_BSRR_BR6 SDIO_CMD_WAITINT SDIO_CMD_WAITINT_Msk CAN_F6R1_FB18_Msk (0x1U << CAN_F6R1_FB18_Pos) SCB_AIRCR_VECTRESET_Msk (1UL ) GPIO_NOPULL 0x00000000U EXTI_FTSR_TR2_Pos (2U) __FLT_HAS_DENORM__ 1 DMA_PBURST_INC8 ((uint32_t)DMA_SxCR_PBURST_1) RCC_CFGR_RTCPRE_0 (0x01U << RCC_CFGR_RTCPRE_Pos) TIM_ENCODERMODE_TI1 (TIM_SMCR_SMS_0) USB_OTG_TX0FD USB_OTG_TX0FD_Msk feof_unlocked(p) __sfeof(p) GPIOG ((GPIO_TypeDef *) GPIOG_BASE) FMC_BCR3_MUXEN FMC_BCR3_MUXEN_Msk CAN_F9R1_FB30_Msk (0x1U << CAN_F9R1_FB30_Pos) SPDIFRX_SR_SYNCD_Msk (0x1U << SPDIFRX_SR_SYNCD_Pos) DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk RCC_BDCR_LSEMOD RCC_BDCR_LSEMOD_Msk GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk CAN_TI2R_IDE_Msk (0x1U << CAN_TI2R_IDE_Pos) __bswap32(_x) __builtin_bswap32(_x) __HAL_PWR_OVERDRIVE_DISABLE() (*(__IO uint32_t *) CR_ODEN_BB = DISABLE) DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED SAI_xIMR_CNRDYIE_Msk (0x1U << SAI_xIMR_CNRDYIE_Pos) __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__) do{ CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE); } while(0U) EXTI_RTSR_TR11_Pos (11U) RCC_APB1LPENR_I2C2LPEN_Pos (22U) USB_OTG_DCFG_DAD_Pos (4U) TIM_CHANNEL_4 0x0000000CU CAN_F11R2_FB26_Pos (26U) RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk RCC_APB1RSTR_SPI2RST_Pos (14U) __HAL_RCC_SPDIFRX_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN); UNUSED(tmpreg); } while(0U) __bswap16(_x) __builtin_bswap16(_x) ADC_HTR_HT_Pos (0U) CAN_F11R2_FB6_Msk (0x1U << CAN_F11R2_FB6_Pos) CAN_TSR_ALST2_Msk (0x1U << CAN_TSR_ALST2_Pos) __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk FMPI2C_CR2_STOP_Msk (0x1U << FMPI2C_CR2_STOP_Pos) ADC_CSR_OVR2 ADC_CSR_OVR2_Msk SYSCFG_MEMRMP_MEM_MODE_0 (0x1U << SYSCFG_MEMRMP_MEM_MODE_Pos) CAN_F8R2_FB14 CAN_F8R2_FB14_Msk CAN_TI2R_EXID_Msk (0x3FFFFU << CAN_TI2R_EXID_Pos) FLASH_FLAG_EOP FLASH_SR_EOP IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM10)|| ((INSTANCE) == TIM11)|| ((INSTANCE) == TIM12)|| ((INSTANCE) == TIM13)|| ((INSTANCE) == TIM14)) CAN_F2R2_FB19 CAN_F2R2_FB19_Msk __attribute_format_strfmon__(a,b)  CAN_F3R1_FB2_Msk (0x1U << CAN_F3R1_FB2_Pos) IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE GPIO_ODR_OD14 GPIO_ODR_OD14_Msk GPIO_MODER_MODER7_1 (0x2U << GPIO_MODER_MODER7_Pos) USB_OTG_GCCFG_VBDEN_Pos (21U) SDIO_RESP1_CARDSTATUS1_Pos (0U) USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_BERRM_Pos) GPIO_AFRH_AFRH3_3 GPIO_AFRH_AFSEL11_3 CEC_TXDR_TXD_Pos (0U) SPDIFRX_DIR_TLO_Pos (16U) RCC_APB2RSTR_SYSCFGRST_Msk (0x1U << RCC_APB2RSTR_SYSCFGRST_Pos) IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS)) RCC_RTCCLKSOURCE_HSE_DIV23 0x00170300U RCC_AHB3RSTR_QSPIRST_Msk (0x1U << RCC_AHB3RSTR_QSPIRST_Pos) FMC_SDCMR_MODE_Pos (0U) __HAL_RCC_GPIOH_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOHEN)) __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) CoreDebug_DHCSR_C_STEP_Pos 2U FMC_BCR1_MTYP_1 (0x2U << FMC_BCR1_MTYP_Pos) __HAL_RCC_CAN1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN)) DMA_PERIPH_TO_MEMORY 0x00000000U RTC_TR_ST_1 (0x2U << RTC_TR_ST_Pos) __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG CAN_F2R1_FB10_Pos (10U) ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) CAN_F10R1_FB26_Msk (0x1U << CAN_F10R1_FB26_Pos) __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET SYSCFG_EXTICR3_EXTI9_PI 0x0080U RTC_TR_HT_1 (0x2U << RTC_TR_HT_Pos) FMC_BCR4_FACCEN FMC_BCR4_FACCEN_Msk CAN_F13R1_FB18_Msk (0x1U << CAN_F13R1_FB18_Pos) EXTI_PR_PR20_Pos (20U) USB_OTG_GOTGINT_SRSSCHG_Pos (8U) SCnSCB_ACTLR_DISDEFWBUF_Pos 1U CAN_FM1R_FBM4_Msk (0x1U << CAN_FM1R_FBM4_Pos) __nonnull_all __attribute__((__nonnull__)) FMPI2C_ISR_BERR FMPI2C_ISR_BERR_Msk __HAL_RCC_WWDG_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST)) SCB_CCR_DIV_0_TRP_Pos 4U CAN_F9R1_FB0_Pos (0U) ADC_SMPR1_SMP18_2 (0x4U << ADC_SMPR1_SMP18_Pos) GPIO_AFRH_AFSEL13_Msk (0xFU << GPIO_AFRH_AFSEL13_Pos) DMA2_Stream0_IRQn DMA_LIFCR_CTEIF3_Pos (25U) GPIO_BSRR_BR13_Msk (0x1U << GPIO_BSRR_BR13_Pos) RCC_AHB1ENR_BKPSRAMEN_Msk (0x1U << RCC_AHB1ENR_BKPSRAMEN_Pos) EWUP_BitNumber EWUP_BIT_NUMBER IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) GPIO_PUPDR_PUPD15_1 (0x2U << GPIO_PUPDR_PUPD15_Pos) EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk RCC_APB2ENR_TIM1EN_Pos (0U) TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk __HAL_LTDC_LAYER LTDC_LAYER USART_CR1_TE_Pos (3U) __HAL_ADC_SQR1 ADC_SQR1 ITM_IMCR_INTEGRATION_Msk (1UL ) __SIZEOF_DOUBLE__ 8 __HAL_RCC_TIM13_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET) FMPI2C_TIMINGR_SCLDEL_Msk (0xFU << FMPI2C_TIMINGR_SCLDEL_Pos) MPU_REGION_SIZE_256KB ((uint8_t)0x11) RCC_APB1ENR_SPDIFRXEN RCC_APB1ENR_SPDIFRXEN_Msk CAN_F3R2_FB18 CAN_F3R2_FB18_Msk CAN_F1R2_FB19_Pos (19U) EXTI_PR_PR14_Pos (14U) GPIO_AFRL_AFRL1_3 GPIO_AFRL_AFSEL1_3 __ACCUM_FBIT__ 15 TIM_DIER_COMDE_Pos (13U) CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1U << USB_OTG_GAHBCFG_PTXFELVL_Pos) GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3 SDIO_STA_RXOVERR_Pos (5U) CAN_F4R1_FB20_Pos (20U) CAN_TDH2R_DATA7_Msk (0xFFU << CAN_TDH2R_DATA7_Pos) RTC_ISR_INITF_Msk (0x1U << RTC_ISR_INITF_Pos) RCC_APB2RSTR_SPI1RST_Pos (12U) QUADSPI_CR_PRESCALER_2 (0x04U << QUADSPI_CR_PRESCALER_Pos) FMC_BTR1_BUSTURN_Pos (16U) USB_OTG_HCCHAR_DAD_5 (0x20U << USB_OTG_HCCHAR_DAD_Pos) IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON)) I2C_SR1_STOPF_Msk (0x1U << I2C_SR1_STOPF_Pos) RTC_TR_SU_Msk (0xFU << RTC_TR_SU_Pos) _UINT8_T_DECLARED  ADC_SMPR1_SMP15_Msk (0x7U << ADC_SMPR1_SMP15_Pos) DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) __INT32 "l" SYSCFG_CFGR_FMPI2C1_SCL_Pos (0U) __HAL_SYSCFG_REMAPMEMORY_SRAM() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE); SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_0 | SYSCFG_MEMRMP_MEM_MODE_1); }while(0); RCC_RTCCLKSOURCE_HSE_DIV12 0x000C0300U ADC_SMPR1_SMP14_0 (0x1U << ADC_SMPR1_SMP14_Pos) GPIO_LCKR_LCK6_Pos (6U) RCC_PLLSAIP_DIV8 0x00000008U SYSCFG_EXTICR2_EXTI7_PA 0x0000U _fntypes RCC_APB1ENR_CECEN RCC_APB1ENR_CECEN_Msk FMC_BTR4_ADDSET_Pos (0U) __ISO_C_VISIBLE 2011 FMC_SDTR1_TXSR_Pos (4U) USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk I2C_SR1_AF_Msk (0x1U << I2C_SR1_AF_Pos) CAN_FFA1R_FFA12_Pos (12U) RCC_APB1RSTR_TIM7RST_Pos (5U) __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS RCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST FMC_BWTR3_DATAST_1 (0x02U << FMC_BWTR3_DATAST_Pos) __UINT_FAST16_TYPE__ unsigned int GPIO_PUPDR_PUPD1_Msk (0x3U << GPIO_PUPDR_PUPD1_Pos) QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk FOPEN_MAX 20 CAN_F4R1_FB14_Pos (14U) GPIO_OTYPER_OT9_Pos (9U) IS_RCC_SAI1CLKSOURCE(SOURCE) (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) || ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_SAI1CLKSOURCE_PLLR) || ((SOURCE) == RCC_SAI1CLKSOURCE_EXT)) FMC_SDTR1_TRP_1 (0x2U << FMC_SDTR1_TRP_Pos) TIM_DMA_CC4 (TIM_DIER_CC4DE) ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk USB_OTG_GRXSTSP_EPNUM_Pos (0U) CAN_F4R1_FB20 CAN_F4R1_FB20_Msk RCC_CR_OFFSET (RCC_OFFSET + 0x00U) CAN_F3R2_FB29_Pos (29U) GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13 SD_CMD_SDMMC_RW_DIRECT SD_CMD_SDIO_RW_DIRECT FMC_BCR2_FACCEN_Pos (6U) SYSCFG_EXTICR1_EXTI3_Pos (12U) DCMI_ICR_ERR_ISC_Pos (2U) _REENT_TM(ptr) (&(ptr)->_new._reent._localtime_buf) CAN_F6R1_FB30_Pos (30U) USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFU << USB_OTG_DVBUSDIS_VBUSDT_Pos) CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk CAN_F7R2_FB27 CAN_F7R2_FB27_Msk CAN_F12R1_FB3_Pos (3U) __ULFRACT_FBIT__ 32 IS_RCC_HCLK_DIV IS_RCC_PCLK CAN_F5R2_FB11_Msk (0x1U << CAN_F5R2_FB11_Pos) SYSCFG_MEMRMP_SWP_FMC_Pos (10U) ADC_SMPR2_SMP8_Pos (24U) FLASH_END 0x0807FFFFU USART_SR_PE_Pos (0U) RTC_DR_DU_Msk (0xFU << RTC_DR_DU_Pos) __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0) CAN_F8R1_FB7_Pos (7U) __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_FMPI2C1LPEN)) CAN_F0R2_FB24_Msk (0x1U << CAN_F0R2_FB24_Pos) RTC_BKP7R_Msk (0xFFFFFFFFU << RTC_BKP7R_Pos) CAN_F13R2_FB27_Msk (0x1U << CAN_F13R2_FB27_Pos) FLASH_OPTCR_SPRMOD_Pos (31U) EXTI_PR_PR17_Msk (0x1U << EXTI_PR_PR17_Pos) PLLCFGR TIM_CCMR1_CC2S_Pos (8U) SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk GPIO_AF1_LPTIM GPIO_AF1_LPTIM1 USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk __has_include(STR) __has_include__(STR) CAN_FM1R_FBM16 CAN_FM1R_FBM16_Msk __HAL_RCC_USART3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); UNUSED(tmpreg); } while(0U) TIM_DMABASE_DCR 0x00000012U GNU C11 6.3.1 20170620 (release) [ARM/embedded-6-branch revision 249437] -mcpu=cortex-m4 -mthumb -mfloat-abi=hard -mfpu=fpv4-sp-d16 -g3 -Og -fmessage-length=0 -ffunction-sections -fmessage-length=0 __HAL_RCC_USB_OTG_FS_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST)) USB_OTG_HCINTMSK_FRMORM_Msk (0x1U << USB_OTG_HCINTMSK_FRMORM_Pos) GPIO_MODER_MODER8_Msk (0x3U << GPIO_MODER_MODER8_Pos) MPU_TEX_LEVEL0 ((uint8_t)0x00) DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI IS_DCMI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DCMI) CAN_F6R1_FB24_Pos (24U) GPIO_MODER_MODER13_0 (0x1U << GPIO_MODER_MODER13_Pos) USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFU << USB_OTG_DAINTMSK_OEPM_Pos) RTC_ALRMAR_HT_0 (0x1U << RTC_ALRMAR_HT_Pos) USB_OTG_GLPMCFG_ENBESL_Pos (28U) CAN_F5R2_FB8 CAN_F5R2_FB8_Msk CAN_F13R2_FB26 CAN_F13R2_FB26_Msk RCC_MCO_DIV1 RCC_MCODIV_1 FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) RCC_CSR_PORRSTF_Msk (0x1U << RCC_CSR_PORRSTF_Pos) DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk CAN_F2R1_FB20_Msk (0x1U << CAN_F2R1_FB20_Pos) CAN_F13R1_FB14_Msk (0x1U << CAN_F13R1_FB14_Pos) TIM_CR1_CMS_Msk (0x3U << TIM_CR1_CMS_Pos) __HAL_RCC_USART6_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN); UNUSED(tmpreg); } while(0U) TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk CAN_F0R1_FB11 CAN_F0R1_FB11_Msk CAN_IER_FOVIE1_Msk (0x1U << CAN_IER_FOVIE1_Pos) CAN_F9R2_FB8 CAN_F9R2_FB8_Msk RCC_APB1ENR_FMPI2C1EN RCC_APB1ENR_FMPI2C1EN_Msk FMC_PMEM_MEMHIZ2_7 (0x80U << FMC_PMEM_MEMHIZ2_Pos) DMA_SxCR_ACK DMA_SxCR_ACK_Msk USB_OTG_GINTSTS_NPTXFE_Pos (5U) USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk QUADSPI_CR_FSEL_Msk (0x1U << QUADSPI_CR_FSEL_Pos) RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk CAN_F9R2_FB13 CAN_F9R2_FB13_Msk RCC_DCKCFGR_TIMPRE RCC_DCKCFGR_TIMPRE_Msk FLASH_BASE 0x08000000U TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk TPI_FFSR_FtStopped_Pos 1U RCC_DCKCFGR2_CECSEL RCC_DCKCFGR2_CECSEL_Msk CAN_F5R1_FB12 CAN_F5R1_FB12_Msk DCMI_CWSTRT_HOFFCNT_Pos (0U) CAN_F8R1_FB27_Msk (0x1U << CAN_F8R1_FB27_Pos) FMC_BTR4_DATAST_7 (0x80U << FMC_BTR4_DATAST_Pos) TIM_CLOCKSOURCE_ETRMODE2 (TIM_SMCR_ETPS_1) SPI_CR1_BIDIOE_Msk (0x1U << SPI_CR1_BIDIOE_Pos) TIM_FLAG_COM (TIM_SR_COMIF) READ_BIT(REG,BIT) ((REG) & (BIT)) TIM_SMCR_SMS_2 (0x4U << TIM_SMCR_SMS_Pos) __HAL_PWR_PVD_EXTI_ENABLE_IT() (EXTI->IMR |= (PWR_EXTI_LINE_PVD)) CAN_FFA1R_FFA5_Pos (5U) RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1) ADC_CCR_MULTI_4 (0x10U << ADC_CCR_MULTI_Pos) EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk DMA_LIFCR_CHTIF1_Msk (0x1U << DMA_LIFCR_CHTIF1_Pos) CAN_F5R2_FB10_Pos (10U) FMPI2C_ISR_BERR_Pos (8U) RCC_PLLSAICFGR_PLLSAIP_Pos (16U) GPIO_MODER_MODE2_0 (0x1U << GPIO_MODER_MODE2_Pos) ADC_JDR4_JDATA_Msk (0xFFFFU << ADC_JDR4_JDATA_Pos) __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4 RCC_RTCCLKSOURCE_HSE_DIV20 0x00140300U USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk TIM_DMABASE_CR2 0x00000001U CAN_F9R1_FB28_Msk (0x1U << CAN_F9R1_FB28_Pos) DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE DAC_CR_DMAEN2_Msk (0x1U << DAC_CR_DMAEN2_Pos) RCC_CKGATENR_FLITF_CKEN_Msk (0x1U << RCC_CKGATENR_FLITF_CKEN_Pos) __HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); UNUSED(tmpreg); } while(0U) __HAL_RCC_FLITF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN)) USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOFLPEN_Pos) SCB_ICSR_NMIPENDSET_Pos 31U FMC_BCR3_MBKEN_Pos (0U) EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) _REENT_MP_RESULT(ptr) ((ptr)->_result) __DIV_SAMPLING16 UART_DIV_SAMPLING16 QUADSPI_CR_PRESCALER_7 (0x80U << QUADSPI_CR_PRESCALER_Pos) FLASH_ACR_LATENCY_11WS 0x0000000BU IS_TIM_CLOCKPOLARITY(POLARITY) (((POLARITY) == TIM_CLOCKPOLARITY_INVERTED) || ((POLARITY) == TIM_CLOCKPOLARITY_NONINVERTED) || ((POLARITY) == TIM_CLOCKPOLARITY_RISING) || ((POLARITY) == TIM_CLOCKPOLARITY_FALLING) || ((POLARITY) == TIM_CLOCKPOLARITY_BOTHEDGE)) CAN_F8R1_FB8_Msk (0x1U << CAN_F8R1_FB8_Pos) CAN_F4R1_FB0_Pos (0U) CAN_F8R1_FB28_Pos (28U) RCC_APB1ENR_WWDGEN_Pos (11U) FMC_BCR1_MUXEN_Pos (1U) RTC_DR_DT RTC_DR_DT_Msk SPDIFRX_CSR_USR_Msk (0xFFFFU << SPDIFRX_CSR_USR_Pos) TIM_DMABase_CCR6 TIM_DMABASE_CCR6 FMC_BTR1_BUSTURN_3 (0x8U << FMC_BTR1_BUSTURN_Pos) TIM8_UP_TIM13_IRQn CAN_F2R2_FB7 CAN_F2R2_FB7_Msk __DBL_MAX_EXP__ 1024 IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 : DMA_FLAG_HTIF3_7) ADC_SQR1_SQ15_Msk (0x1FU << ADC_SQR1_SQ15_Pos) RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1 SPDIFRX_IMR_RXNEIE SPDIFRX_IMR_RXNEIE_Msk FMPI2C_TIMEOUTR_TEXTEN_Pos (31U) CAN_RDL0R_DATA1_Pos (8U) FMPI2C_CR1_GCEN_Msk (0x1U << FMPI2C_CR1_GCEN_Pos) GPIO_AF4_I2C2 ((uint8_t)0x04) CAN_F10R2_FB10_Msk (0x1U << CAN_F10R2_FB10_Pos) CAN_F7R2_FB20_Pos (20U) CAN_F1R2_FB14_Msk (0x1U << CAN_F1R2_FB14_Pos) I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk PWR_CR_ODEN_Pos (16U) FMC_SDCR2_NC_Pos (0U) ADC_SQR3_SQ1_2 (0x04U << ADC_SQR3_SQ1_Pos) CAN_F12R1_FB29_Msk (0x1U << CAN_F12R1_FB29_Pos) I2C_SR1_STOPF I2C_SR1_STOPF_Msk EXTI_IMR_MR0 EXTI_IMR_MR0_Msk __HAL_SPI_1LINE_RX SPI_1LINE_RX __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT GPIO_AFRL_AFRL1_2 GPIO_AFRL_AFSEL1_2 GPIO_AF7_SPI3 ((uint8_t)0x07) GPIO_PUPDR_PUPD3_Msk (0x3U << GPIO_PUPDR_PUPD3_Pos) UART_FLAG_TXE ((uint32_t)USART_SR_TXE) CAN_FS1R_FSC0_Pos (0U) USART_CR3_CTSIE USART_CR3_CTSIE_Msk GPIO_BSRR_BR12_Pos (28U) __HAL_RCC_TIM11_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM11RST)) CAN_FFA1R_FFA21_Msk (0x1U << CAN_FFA1R_FFA21_Pos) RTC_CALR_CALM_Msk (0x1FFU << RTC_CALR_CALM_Pos) USB_OTG_HPRT_PTCTL_0 (0x1U << USB_OTG_HPRT_PTCTL_Pos) GPIO_AFRL_AFSEL4_2 (0x4U << GPIO_AFRL_AFSEL4_Pos) CAN_BTR_TS1_0 (0x1U << CAN_BTR_TS1_Pos) DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk RCC_APB1LPENR_CAN2LPEN_Msk (0x1U << RCC_APB1LPENR_CAN2LPEN_Pos) EXTI_FTSR_TR21_Msk (0x1U << EXTI_FTSR_TR21_Pos) RCC_APB2LPENR_SPI4LPEN_Pos (13U) CAN_F12R1_FB6_Msk (0x1U << CAN_F12R1_FB6_Pos) __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE __HAL_RCC_TIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) == RESET) CAN_F6R2_FB12_Msk (0x1U << CAN_F6R2_FB12_Pos) CAN_F7R2_FB14_Pos (14U) CAN_F6R1_FB29 CAN_F6R1_FB29_Msk FMPI2C_CR2_HEAD10R_Msk (0x1U << FMPI2C_CR2_HEAD10R_Pos) CAN_F7R1_FB5_Msk (0x1U << CAN_F7R1_FB5_Pos) RTC_ALRMAR_MSK2_Msk (0x1U << RTC_ALRMAR_MSK2_Pos) TIM_CCMR2_CC3S_1 (0x2U << TIM_CCMR2_CC3S_Pos) RTC_TSTR_HU_2 (0x4U << RTC_TSTR_HU_Pos) QUADSPI_CR_PRESCALER_Pos (24U) __HAL_RCC_TIM9_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM9RST)) __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET __HAL_RCC_PLLSAI_DISABLE_IT() (RCC->CIR &= ~(RCC_CIR_PLLSAIRDYIE)) RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk FMC_BCR4_WAITCFG FMC_BCR4_WAITCFG_Msk __STM32F4xx_CMSIS_VERSION_RC (0x00U) __HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA_SxCR_EN) FMPI2C_CR1_NACKIE_Msk (0x1U << FMPI2C_CR1_NACKIE_Pos) CAN_F9R2_FB30_Pos (30U) SDIO_MASK_RXACTIE_Msk (0x1U << SDIO_MASK_RXACTIE_Pos) CAN_F10R2_FB3_Pos (3U) RCC_CIR_HSERDYC_Msk (0x1U << RCC_CIR_HSERDYC_Pos) ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish FLASH_OPTCR_DB1M_Pos (30U) CAN_F13R1_FB31_Pos (31U) GPIO_BSRR_BS13_Msk (0x1U << GPIO_BSRR_BS13_Pos) __UFRACT_FBIT__ 16 _REENT_EMERGENCY_SIZE 25 CAN_F6R2_FB7_Pos (7U) __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE __lock_acquire(lock) __retarget_lock_acquire(lock) __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET CAN_F1R2_FB31_Msk (0x1U << CAN_F1R2_FB31_Pos) CAN_F11R2_FB11 CAN_F11R2_FB11_Msk ADC_CSR_AWD2_Msk (0x1U << ADC_CSR_AWD2_Pos) RCC_AHB3LPENR_FMCLPEN_Msk (0x1U << RCC_AHB3LPENR_FMCLPEN_Pos) FMC_PATT_ATTSET2_Msk (0xFFU << FMC_PATT_ATTSET2_Pos) FMC_SDCR2_WP_Msk (0x1U << FMC_SDCR2_WP_Pos) _GCC_PTRDIFF_T  GPIO_AFRH_AFSEL12_3 (0x8U << GPIO_AFRH_AFSEL12_Pos) CAN_F12R2_FB2_Msk (0x1U << CAN_F12R2_FB2_Pos) DAC_WAVE_NOISE DAC_CR_WAVE1_0 USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk FMC_PMEM_MEMSET2 FMC_PMEM_MEMSET2_Msk USB_OTG_GUSBCFG_TRDT_2 (0x4U << USB_OTG_GUSBCFG_TRDT_Pos) __HAL_RCC_FMC_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) == RESET) RCC_CIR_HSERDYF_Msk (0x1U << RCC_CIR_HSERDYF_Pos) RTC_BKP15R_Pos (0U) IS_RCC_CLOCKTYPE(CLK) ((1U <= (CLK)) && ((CLK) <= 15U)) FLASH ((FLASH_TypeDef *) FLASH_R_BASE) USART_CR3_IREN_Msk (0x1U << USART_CR3_IREN_Pos) CAN_TDL2R_DATA1_Msk (0xFFU << CAN_TDL2R_DATA1_Pos) CAN_F8R1_FB1 CAN_F8R1_FB1_Msk CAN_F1R1_FB14_Pos (14U) SYSCFG_EXTICR3_EXTI10_PJ 0x0900U TIM_CNT_CNT_Msk (0xFFFFFFFFU << TIM_CNT_CNT_Pos) CAN_F13R1_FB25_Pos (25U) SYSCFG_EXTICR1_EXTI1_PH 0x0070U __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDef CAN_F12R1_FB20 CAN_F12R1_FB20_Msk RCC_CR_PLLON_Msk (0x1U << RCC_CR_PLLON_Pos) RTC_ISR_ALRBF_Msk (0x1U << RTC_ISR_ALRBF_Pos) CAN_F9R2_FB6_Pos (6U) USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk RCC_APB1ENR_TIM12EN_Pos (6U) __INT_FAST16_MAX__ 0x7fffffff __SCHAR_MAX__ 0x7f FMC_PMEM_MEMHOLD2_Pos (16U) SYSCFG_EXTICR1_EXTI3_PD 0x3000U RTC_ISR_RECALPF_Pos (16U) FMC_BTR2_DATLAT_2 (0x4U << FMC_BTR2_DATLAT_Pos) I2C_CR1_STOP_Pos (9U) RTC_ALRMBR_HT_1 (0x2U << RTC_ALRMBR_HT_Pos) __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET RCC_PLLCFGR_PLLQ_2 (0x4U << RCC_PLLCFGR_PLLQ_Pos) SPDIFRX_SR_SBD_Pos (4U) SAI_xCR2_MUTEVAL_Pos (6U) IS_MPU_REGION_SIZE(SIZE) (((SIZE) == MPU_REGION_SIZE_32B) || ((SIZE) == MPU_REGION_SIZE_64B) || ((SIZE) == MPU_REGION_SIZE_128B) || ((SIZE) == MPU_REGION_SIZE_256B) || ((SIZE) == MPU_REGION_SIZE_512B) || ((SIZE) == MPU_REGION_SIZE_1KB) || ((SIZE) == MPU_REGION_SIZE_2KB) || ((SIZE) == MPU_REGION_SIZE_4KB) || ((SIZE) == MPU_REGION_SIZE_8KB) || ((SIZE) == MPU_REGION_SIZE_16KB) || ((SIZE) == MPU_REGION_SIZE_32KB) || ((SIZE) == MPU_REGION_SIZE_64KB) || ((SIZE) == MPU_REGION_SIZE_128KB) || ((SIZE) == MPU_REGION_SIZE_256KB) || ((SIZE) == MPU_REGION_SIZE_512KB) || ((SIZE) == MPU_REGION_SIZE_1MB) || ((SIZE) == MPU_REGION_SIZE_2MB) || ((SIZE) == MPU_REGION_SIZE_4MB) || ((SIZE) == MPU_REGION_SIZE_8MB) || ((SIZE) == MPU_REGION_SIZE_16MB) || ((SIZE) == MPU_REGION_SIZE_32MB) || ((SIZE) == MPU_REGION_SIZE_64MB) || ((SIZE) == MPU_REGION_SIZE_128MB) || ((SIZE) == MPU_REGION_SIZE_256MB) || ((SIZE) == MPU_REGION_SIZE_512MB) || ((SIZE) == MPU_REGION_SIZE_1GB) || ((SIZE) == MPU_REGION_SIZE_2GB) || ((SIZE) == MPU_REGION_SIZE_4GB)) DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk RCC_CR_HSEON RCC_CR_HSEON_Msk CAN_F9R2_FB11_Msk (0x1U << CAN_F9R2_FB11_Pos) TIM_DIER_CC4IE_Msk (0x1U << TIM_DIER_CC4IE_Pos) USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U) I2C_OAR1_ADD6_Msk (0x1U << I2C_OAR1_ADD6_Pos) RCC_CFGR_HPRE_DIV512 0x000000F0U CAN_IER_ERRIE_Msk (0x1U << CAN_IER_ERRIE_Pos) GPIO_PUPDR_PUPDR5_0 GPIO_PUPDR_PUPD5_0 __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE) FMC_BCR2_WREN FMC_BCR2_WREN_Msk _BSD_WCHAR_T_  GPIO_IDR_ID12_Msk (0x1U << GPIO_IDR_ID12_Pos) FLASH_SCALE1_LATENCY1_FREQ 30000000U short CAN_F12R2_FB31 CAN_F12R2_FB31_Msk RTC_DR_YU_Pos (16U) SPI_SR_UDR_Pos (3U) __sglue CAN_F7R1_FB3 CAN_F7R1_FB3_Msk QUADSPI_DCR_CSHT_2 (0x4U << QUADSPI_DCR_CSHT_Pos) FMC_BTR1_ACCMOD_1 (0x2U << FMC_BTR1_ACCMOD_Pos) CAN_F6R2_FB3 CAN_F6R2_FB3_Msk RTC_DR_YT_Msk (0xFU << RTC_DR_YT_Pos) TIM_CR1_CKD_1 (0x2U << TIM_CR1_CKD_Pos) CAN_F3R1_FB24_Pos (24U) RTC_ALRMBR_SU_Msk (0xFU << RTC_ALRMBR_SU_Pos) CAN_F1R1_FB31_Pos (31U) SAI_xCLRFR_CFREQ_Pos (3U) _maxwds DMA_HISR_HTIF4_Msk (0x1U << DMA_HISR_HTIF4_Pos) USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_DOEPTSIZ_PKTCNT_Pos) DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk SYSCFG_CMPCR_CMP_PD_Msk (0x1U << SYSCFG_CMPCR_CMP_PD_Pos) CAN_F12R2_FB11_Pos (11U) __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE GPIO_PUPDR_PUPD13_0 (0x1U << GPIO_PUPDR_PUPD13_Pos) CAN_F4R2_FB5_Msk (0x1U << CAN_F4R2_FB5_Pos) SPI_CR1_SSM SPI_CR1_SSM_Msk RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk CAN_F1R2_FB7_Pos (7U) __INT64_C(c) c ## LL RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk TIM_OCFAST_ENABLE (TIM_CCMR1_OC1FE) EXTI_IMR_MR15_Msk (0x1U << EXTI_IMR_MR15_Pos) RCC_APB2ENR_SDIOEN_Msk (0x1U << RCC_APB2ENR_SDIOEN_Pos) FMC_SDCR2_RPIPE_0 (0x1U << FMC_SDCR2_RPIPE_Pos) __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED USART_CR3_DMAR USART_CR3_DMAR_Msk __HAL_RCC_SAI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) != RESET) ADC_CCR_MULTI_0 (0x01U << ADC_CCR_MULTI_Pos) RCC_PLLCFGR_PLLSRC_Pos (22U) CAN_F2R2_FB0_Pos (0U) __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE FMC_SDTR1_TWR FMC_SDTR1_TWR_Msk USB_OTG_HPTXSTS_PTXQTOP_5 (0x20U << USB_OTG_HPTXSTS_PTXQTOP_Pos) RCC_CKGATENR_FLITF_CKEN RCC_CKGATENR_FLITF_CKEN_Msk _DEFUN(name,arglist,args) name(args) PWR_CR_CSBF PWR_CR_CSBF_Msk SDIO_ICR_CMDRENDC SDIO_ICR_CMDRENDC_Msk ADC_SMPR2_SMP4_2 (0x4U << ADC_SMPR2_SMP4_Pos) CAN_F3R1_FB18_Pos (18U) RCC_CFGR_SW RCC_CFGR_SW_Msk GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9 QUADSPI_SR_BUSY_Msk (0x1U << QUADSPI_SR_BUSY_Pos) CAN_RF0R_FULL0_Pos (3U) RCC_MAX_FREQUENCY_SCALE1 RCC_MAX_FREQUENCY CAN_F5R2_FB5 CAN_F5R2_FB5_Msk CAN_F12R1_FB22 CAN_F12R1_FB22_Msk __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE TIM_CCMR1_OC1PE_Msk (0x1U << TIM_CCMR1_OC1PE_Pos) RCC_DCKCFGR_I2S1SRC_0 (0x1U << RCC_DCKCFGR_I2S1SRC_Pos) GPIO_PUPDR_PUPD5_Msk (0x3U << GPIO_PUPDR_PUPD5_Pos) FMC_SDCR1_NC_0 (0x1U << FMC_SDCR1_NC_Pos) USB_OTG_DIEPCTL_CNAK_Msk (0x1U << USB_OTG_DIEPCTL_CNAK_Pos) CAN_F9R2_FB20 CAN_F9R2_FB20_Msk GPIO_BSRR_BS_12 GPIO_BSRR_BS12 RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk FLASH_OPTCR_nWRP_10 0x04000000U ADC_SQR2_SQ12_3 (0x08U << ADC_SQR2_SQ12_Pos) QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk FMPI2C_CR2_RELOAD_Msk (0x1U << FMPI2C_CR2_RELOAD_Pos) CAN_TSR_TME2_Msk (0x1U << CAN_TSR_TME2_Pos) GPIO_AF0_TRACE ((uint8_t)0x00) RTC_ALRMBR_PM_Msk (0x1U << RTC_ALRMBR_PM_Pos) GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk CAN_FFA1R_FFA27 CAN_FFA1R_FFA27_Msk __HAL_RCC_I2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST)) DMA_LISR_FEIF0_Msk (0x1U << DMA_LISR_FEIF0_Pos) __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16 RTC_BKP1R_Pos (0U) USART_CR2_ADD_Pos (0U) __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET __ADC_IS_ENABLED ADC_IS_ENABLE TIM_CCR2_CCR2_Msk (0xFFFFU << TIM_CCR2_CCR2_Pos) FMPI2C_ISR_TC FMPI2C_ISR_TC_Msk GPIO_AFRL_AFSEL5_Msk (0xFU << GPIO_AFRL_AFSEL5_Pos) GPIO_IDR_ID15 GPIO_IDR_ID15_Msk RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk USB_OTG_HPRT_POCA_Msk (0x1U << USB_OTG_HPRT_POCA_Pos) GPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0 CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk CSR_EWUP_BB (PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (EWUP_BIT_NUMBER * 4U)) GPIO_MODER_MODE13_Msk (0x3U << GPIO_MODER_MODE13_Pos) ITM_BASE (0xE0000000UL) TIM_COUNTERMODE_DOWN TIM_CR1_DIR DMA_SxCR_MBURST_Msk (0x3U << DMA_SxCR_MBURST_Pos) CAN_F7R1_FB28 CAN_F7R1_FB28_Msk USB_OTG_DPID_Pos (15U) FMC_SDTR2_TRC_0 (0x1U << FMC_SDTR2_TRC_Pos) RCC_AHB3ENR_QSPIEN_Msk (0x1U << RCC_AHB3ENR_QSPIEN_Pos) GPIO_OSPEEDR_OSPEED8_Pos (16U) FMC_BCR2_MUXEN_Msk (0x1U << FMC_BCR2_MUXEN_Pos) __FRACT_IBIT__ 0 FMC_BTR1_DATAST_3 (0x08U << FMC_BTR1_DATAST_Pos) SAI_xCR1_LSBFIRST_Pos (8U) USB_OTG_GAHBCFG_GINT_Pos (0U) USB_OTG_HPTXSTS_PTXQSAV_0 (0x01U << USB_OTG_HPTXSTS_PTXQSAV_Pos) SYSCFG_EXTICR2_EXTI7_PC 0x2000U CAN_F1R1_FB14_Msk (0x1U << CAN_F1R1_FB14_Pos) __HAL_DBGMCU_FREEZE_IWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_IWDG_STOP)) __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED EXTI_PR_PR6_Pos (6U) ADC_SR_JSTRT_Msk (0x1U << ADC_SR_JSTRT_Pos) CAN_F13R1_FB2 CAN_F13R1_FB2_Msk FMPI2C_CR1_SMBHEN_Msk (0x1U << FMPI2C_CR1_SMBHEN_Pos) GPIO_AF4_I2C1 ((uint8_t)0x04) QUADSPI_CR_PRESCALER_1 (0x02U << QUADSPI_CR_PRESCALER_Pos) FMC_BTR3_BUSTURN_Pos (16U) I2C2_BASE (APB1PERIPH_BASE + 0x5800U) CAN_F12R2_FB13_Msk (0x1U << CAN_F12R2_FB13_Pos) RCC_APB2RSTR_SDIORST_Msk (0x1U << RCC_APB2RSTR_SDIORST_Pos) CAN_F1R1_FB22_Msk (0x1U << CAN_F1R1_FB22_Pos) USB_OTG_DIEPCTL_SNAK_Pos (27U) SysTick_BASE (SCS_BASE + 0x0010UL) ADC_CR1_JAUTO_Msk (0x1U << ADC_CR1_JAUTO_Pos) GPIO_OTYPER_OT0_Msk (0x1U << GPIO_OTYPER_OT0_Pos) CAN_F5R2_FB11 CAN_F5R2_FB11_Msk SPDIFRX_SR_CSRNE_Msk (0x1U << SPDIFRX_SR_CSRNE_Pos) USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1U << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) SAI_xSR_FREQ_Msk (0x1U << SAI_xSR_FREQ_Pos) TIM_COUNTERMODE_UP 0x00000000U __DBL_MIN_10_EXP__ (-307) TIM_CR1_OPM TIM_CR1_OPM_Msk DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk CAN_F10R1_FB4_Pos (4U) RCC_APB2ENR_TIM1EN_Msk (0x1U << RCC_APB2ENR_TIM1EN_Pos) QUADSPI_DCR_FSIZE_Pos (16U) USB_OTG_HCINTMSK_BBERRM_Msk (0x1U << USB_OTG_HCINTMSK_BBERRM_Pos) OPTCR_BYTE2_ADDRESS 0x40023C16U __ARM_FEATURE_CLZ 1 RTC_BKP8R_Msk (0xFFFFFFFFU << RTC_BKP8R_Pos) __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET SAI_xSR_FREQ_Pos (3U) DMA_SxCR_PBURST_Msk (0x3U << DMA_SxCR_PBURST_Pos) CAN_F6R1_FB8_Pos (8U) GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11 ADC_SMPR2_SMP8_1 (0x2U << ADC_SMPR2_SMP8_Pos) CAN_F4R2_FB24_Msk (0x1U << CAN_F4R2_FB24_Pos) RTC_CR_SUB1H RTC_CR_SUB1H_Msk USB_OTG_HPTXSTS_PTXQTOP_1 (0x02U << USB_OTG_HPTXSTS_PTXQTOP_Pos) RTC_PRER_PREDIV_A_Msk (0x7FU << RTC_PRER_PREDIV_A_Pos) INTPTR_MAX (__INTPTR_MAX__) EXTI_EMR_MR4_Pos (4U) SAI_xCR1_MCKDIV_Pos (20U) HAL_TIM_MODULE_ENABLED  GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15 FMC_BTR4_DATAST_Pos (8U) CAN_F3R1_FB19 CAN_F3R1_FB19_Msk TPI_DEVTYPE_MajorType_Pos 4U ADC_SMPR1_SMP12_2 (0x4U << ADC_SMPR1_SMP12_Pos) EXTI_RTSR_TR21_Msk (0x1U << EXTI_RTSR_TR21_Pos) GPIO_LCKR_LCK13_Pos (13U) RCC_CFGR_SWS_HSE 0x00000004U DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk USART_GTPR_PSC_5 (0x20U << USART_GTPR_PSC_Pos) GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0 GPIO_MODER_MODE8_Pos (16U) RCC_CFGR_RTCPRE_Pos (16U) FMC_BCR2_MWID_1 (0x2U << FMC_BCR2_MWID_Pos) QUADSPI_SR_TEF_Pos (0U) CAN_F13R1_FB3_Pos (3U) __ARM_FEATURE_LDREX 7 SPDIFRX_CR_CBDMAEN_Msk (0x1U << SPDIFRX_CR_CBDMAEN_Pos) FMPI2C_ISR_STOPF FMPI2C_ISR_STOPF_Msk USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_NAKM_Pos) GPIO_BSRR_BS9_Pos (9U) COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR RCC_PERIPHCLK_I2S_APB2 0x00000002U HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6 GPIO_MODER_MODE10_Pos (20U) DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk RCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4 CAN_F9R1_FB7_Pos (7U) TIM_CLOCKDIVISION_DIV2 (TIM_CR1_CKD_0) FMC_BCR1_CPSIZE_Msk (0x7U << FMC_BCR1_CPSIZE_Pos) USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk GPIO_PIN_9 ((uint16_t)0x0200) DMA_LISR_TCIF3_Pos (27U) __HAL_RCC_TIM3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN)) USB_OTG_HCSPLT_HUBADDR_2 (0x04U << USB_OTG_HCSPLT_HUBADDR_Pos) __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk CAN_ESR_REC_Msk (0xFFU << CAN_ESR_REC_Pos) RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2 __HAL_PWR_PVD_EXTI_ENABLE_EVENT() (EXTI->EMR |= (PWR_EXTI_LINE_PVD)) CAN_F10R2_FB0 CAN_F10R2_FB0_Msk FMC_BCR1_ASYNCWAIT_Msk (0x1U << FMC_BCR1_ASYNCWAIT_Pos) EXTI_RTSR_TR2_Msk (0x1U << EXTI_RTSR_TR2_Pos) SPI_I2SCFGR_I2SE_Msk (0x1U << SPI_I2SCFGR_I2SE_Pos) USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U) RCC_AHB1ENR_OTGHSULPIEN_Pos (30U) __UTQ_IBIT__ 0 CAN_F6R2_FB24_Pos (24U) RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk CAN_F1R1_FB7 CAN_F1R1_FB7_Msk CAN_F4R2_FB31_Pos (31U) DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk FMC_BTR4_DATLAT_1 (0x2U << FMC_BTR4_DATLAT_Pos) SDIO_DCTRL_RWSTOP_Pos (9U) __MISC_VISIBLE 1 USB_OTG_HFNUM_FRNUM_Pos (0U) CAN_F0R2_FB7 CAN_F0R2_FB7_Msk ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk CAN_F10R1_FB25_Pos (25U) __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED CAN_F11R2_FB28_Msk (0x1U << CAN_F11R2_FB28_Pos) USB_OTG_GUSBCFG_CTXPKT_Pos (31U) RTC_ALRMAR_MSK1_Msk (0x1U << RTC_ALRMAR_MSK1_Pos) GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk __HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN)) RCC_APB2LPENR_SAI1LPEN_Pos (22U) __HAL_RCC_GPIOB_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOBRST)) ADC_SMPR1_SMP12_Pos (6U) CEC_ISR_LBPE CEC_ISR_LBPE_Msk FMC_SDCR2_WP_Pos (9U) TIM_CR2_MMS_Msk (0x7U << TIM_CR2_MMS_Pos) USART_SR_LBD USART_SR_LBD_Msk RTC_TSDR_WDU_Pos (13U) CAN_F13R1_FB1 CAN_F13R1_FB1_Msk GPIO_BRR_BR14 GPIO_BRR_BR14_Msk RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7U << RCC_PLLI2SCFGR_PLLI2SR_Pos) TPI_TRIGGER_TRIGGER_Pos 0U GPIO_PUPDR_PUPD7_Msk (0x3U << GPIO_PUPDR_PUPD7_Pos) __HAL_RCC_SPI1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); UNUSED(tmpreg); } while(0U) CAN_F0R1_FB13_Pos (13U) ADC_SQR3_SQ2_4 (0x10U << ADC_SQR3_SQ2_Pos) INT16_MIN (-__INT16_MAX__ - 1) GPIO_PIN_15 ((uint16_t)0x8000) SPDIFRX_DR0_PT_Pos (28U) CAN_FM1R_FBM11_Msk (0x1U << CAN_FM1R_FBM11_Pos) GPIO_BSRR_BS9_Msk (0x1U << GPIO_BSRR_BS9_Pos) CAN_F6R2_FB18_Pos (18U) DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk USART_CR1_RXNEIE_Msk (0x1U << USART_CR1_RXNEIE_Pos) HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY CAN_F2R1_FB12_Msk (0x1U << CAN_F2R1_FB12_Pos) CAN_F11R1_FB15_Msk (0x1U << CAN_F11R1_FB15_Pos) ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE SPI_CR2_TXDMAEN_Pos (1U) GPIO_ODR_ODR_7 GPIO_ODR_OD7 CAN_F10R1_FB19_Pos (19U) SPDIFRX_CR_NBTR_Pos (12U) CAN_F0R1_FB9 CAN_F0R1_FB9_Msk CAN_IER_FFIE0 CAN_IER_FFIE0_Msk CAN_F2R1_FB1_Pos (1U) DCMI_RIS_ERR_RIS_Pos (2U) SPDIFRX_DR0_U_Msk (0x1U << SPDIFRX_DR0_U_Pos) SAI_xCLRFR_COVRUDR_Msk (0x1U << SAI_xCLRFR_COVRUDR_Pos) USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk GPIO_PUPDR_PUPD1_1 (0x2U << GPIO_PUPDR_PUPD1_Pos) CAN_F4R2_FB24 CAN_F4R2_FB24_Msk USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk DMA_LIFCR_CTCIF3_Pos (27U) SDIO_DTIMER_DATATIME SDIO_DTIMER_DATATIME_Msk FMPI2C_OAR1_OA1EN FMPI2C_OAR1_OA1EN_Msk CAN_F13R2_FB29 CAN_F13R2_FB29_Msk TIM_CCMR2_IC3PSC_1 (0x2U << TIM_CCMR2_IC3PSC_Pos) __HAL_TIM_SET_PRESCALER(__HANDLE__,__PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__)) FMC_BTR3_DATAST_6 (0x40U << FMC_BTR3_DATAST_Pos) EXTI_EMR_EM1 EXTI_EMR_MR1 DMA_HIFCR_CHTIF4_Msk (0x1U << DMA_HIFCR_CHTIF4_Pos) RCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMIEN_Msk GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14 __HAL_RCC_TIM14_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST)) RCC_CIR_PLLRDYF_Msk (0x1U << RCC_CIR_PLLRDYF_Pos) __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT CAN_F5R2_FB14_Msk (0x1U << CAN_F5R2_FB14_Pos) SYSCFG_EXTICR2_EXTI4_PC 0x0002U GPIO_AFRL_AFSEL2_0 (0x1U << GPIO_AFRL_AFSEL2_Pos) CAN_F7R1_FB10_Msk (0x1U << CAN_F7R1_FB10_Pos) RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8 USB_OTG_FS_TOTAL_FIFO_SIZE 1280U ADC_CSR_OVR2_Pos (13U) __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED TIM_CCER_CC1NE_Msk (0x1U << TIM_CCER_CC1NE_Pos) __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE CAN_F5R1_FB0_Pos (0U) APSR_N_Msk (1UL << APSR_N_Pos) CAN_F8R2_FB28_Pos (28U) CAN_F11R2_FB29 CAN_F11R2_FB29_Msk ADC123_COMMON_BASE (APB2PERIPH_BASE + 0x2300U) USB_OTG_GUSBCFG_TRDT_Pos (10U) I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk __HAL_RCC_USB_OTG_FS_CLK_ENABLE() do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN)); __HAL_RCC_SYSCFG_CLK_ENABLE(); }while(0U) USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1U << USB_OTG_HCSPLT_COMPLSPLT_Pos) CAN_F12R1_FB29_Pos (29U) ADC_CR1_AWDIE_Msk (0x1U << ADC_CR1_AWDIE_Pos) __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET __WINT_TYPE__ unsigned int FMPI2C_ISR_ARLO FMPI2C_ISR_ARLO_Msk USB_OTG_HCSPLT_PRTADDR_2 (0x04U << USB_OTG_HCSPLT_PRTADDR_Pos) RTC_ALRMASSR_MASKSS_0 (0x1U << RTC_ALRMASSR_MASKSS_Pos) RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk DCMI_CR_FCRC_1 0x00000200U GPIO_AFRL_AFRL1_0 GPIO_AFRL_AFSEL1_0 __SQ_IBIT__ 0 CAN_F11R1_FB20_Msk (0x1U << CAN_F11R1_FB20_Pos) FMC_BCR3_WAITPOL_Pos (9U) MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER FMC_BWTR3_DATAST_3 (0x08U << FMC_BWTR3_DATAST_Pos) GPIO_IDR_ID6_Pos (6U) CAN_F6R2_FB10 CAN_F6R2_FB10_Msk __HAL_TIM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__)) __HAL_RCC_SPDIFRX_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPDIFRXEN)) == RESET) RCC_DCKCFGR_I2S1SRC_Pos (25U) TIM_CR2_MMS_0 (0x1U << TIM_CR2_MMS_Pos) __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION __REGISTER_PREFIX__  USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk __HAL_RCC_CAN1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN)) CAN_F11R2_FB21_Pos (21U) RCC_CFGR_RTCPRE_1 (0x02U << RCC_CFGR_RTCPRE_Pos) CAN_F1R2_FB30_Pos (30U) IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || ((PULL) == GPIO_PULLDOWN)) CAN_F11R1_FB25_Pos (25U) ITM_IRR_ATREADYM_Msk (1UL ) CAN_F2R2_FB19_Msk (0x1U << CAN_F2R2_FB19_Pos) FMC_BTR4_DATLAT_Pos (24U) GPIO_AFRL_AFRL1_1 GPIO_AFRL_AFSEL1_1 OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET CAN_F8R2_FB8_Msk (0x1U << CAN_F8R2_FB8_Pos) RCC_PLLR_I2S_CLKSOURCE_SUPPORT  CAN_F10R2_FB4_Msk (0x1U << CAN_F10R2_FB4_Pos) GPIO_BSRR_BR9_Pos (25U) DCMI_CWSIZE_VLINE_Msk (0x3FFFU << DCMI_CWSIZE_VLINE_Pos) MPU_REGION_PRIV_RW ((uint8_t)0x01) FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS TIM_BDTR_DTG_7 (0x80U << TIM_BDTR_DTG_Pos) FMC_BWTR2_DATAST_7 (0x80U << FMC_BWTR2_DATAST_Pos) SAI_xCR1_PRTCFG_Pos (2U) USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FU << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) __STM32F4xx_CMSIS_VERSION_SUB1 (0x06U) __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 : DMA_FLAG_DMEIF3_7) RCC_CFGR_PPRE1_DIV8 0x00001800U DMA_HISR_DMEIF5_Msk (0x1U << DMA_HISR_DMEIF5_Pos) TPI_DEVID_MANCVALID_Pos 10U USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE CAN_F3R2_FB24_Pos (24U) TIM3 ((TIM_TypeDef *) TIM3_BASE) PLL_TIMEOUT_VALUE 2U QUADSPI_CR_ABORT_Pos (1U) _T_WCHAR  CAN_F4R1_FB19 CAN_F4R1_FB19_Msk GPIO_BRR_BR4_Pos (4U) CAN_F11R2_FB15_Pos (15U) GPIO_IDR_ID9_Msk (0x1U << GPIO_IDR_ID9_Pos) MAC_ADDR0 2U __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN)) CAN_F7R2_FB17_Msk (0x1U << CAN_F7R2_FB17_Pos) PWR_CR_PDDS_Pos (1U) SPDIFRX_BASE (APB1PERIPH_BASE + 0x4000U) ETH_MAC_TXFIFO_WAITING 0x00200000U CAN_RDT0R_DLC_Pos (0U) RCC_DCKCFGR_PLLI2SDIVQ RCC_DCKCFGR_PLLI2SDIVQ_Msk CAN_F13R2_FB18 CAN_F13R2_FB18_Msk CAN_F11R2_FB3_Pos (3U) EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk DWT_CTRL_POSTPRESET_Pos 1U CAN_F13R2_FB31_Pos (31U) APB1PERIPH_BASE PERIPH_BASE GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk CAN_FA1R_FACT20_Msk (0x1U << CAN_FA1R_FACT20_Pos) DCMI_CR_BSM_1 0x00020000U CAN_F7R2_FB7_Pos (7U) __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE CAN_F0R1_FB30 CAN_F0R1_FB30_Msk __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET GPIO_ODR_OD3_Pos (3U) __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION RTC_BKP18R_Pos (0U) CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk FMC_BTR4_ADDHLD_Pos (4U) FMPI2C_TIMINGR_SDADEL FMPI2C_TIMINGR_SDADEL_Msk _cvtlen EXTI9_5_IRQn CAN_F7R2_FB5_Msk (0x1U << CAN_F7R2_FB5_Pos) UART_CR2_REG_INDEX 2U RCC_APB2LPENR_USART1LPEN_Msk (0x1U << RCC_APB2LPENR_USART1LPEN_Pos) WWDG_CR_T_0 (0x01U << WWDG_CR_T_Pos) FMC_BWTR3_DATAST_0 (0x01U << FMC_BWTR3_DATAST_Pos) CAN_TDT2R_TIME_Msk (0xFFFFU << CAN_TDT2R_TIME_Pos) CAN_F10R2_FB19 CAN_F10R2_FB19_Msk __DBL_MIN__ ((double)2.2250738585072014e-308L) __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE FMC_BCR1_CPSIZE FMC_BCR1_CPSIZE_Msk __HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__))) I2C_SR2_DUALF I2C_SR2_DUALF_Msk __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE CAN_F13R2_FB25_Pos (25U) GPIO_PUPDR_PUPD9_Msk (0x3U << GPIO_PUPDR_PUPD9_Pos) __USART_DISABLE_IT __HAL_USART_DISABLE_IT USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk TIM_DCR_DBA_1 (0x02U << TIM_DCR_DBA_Pos) RCC_APB1RSTR_TIM12RST_Msk (0x1U << RCC_APB1RSTR_TIM12RST_Pos) FMC_SDCR1_CAS_0 (0x1U << FMC_SDCR1_CAS_Pos) SPDIFRX_CR_INSEL SPDIFRX_CR_INSEL_Msk SPDIFRX_IMR_RXNEIE_Pos (0U) CAN_F13R2_FB24 CAN_F13R2_FB24_Msk CAN_TXSTATUS_PENDING ((uint8_t)0x02U) MPU_RASR_S_Pos 18U FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk USB_OTG_DIEPCTL_NAKSTS_Msk (0x1U << USB_OTG_DIEPCTL_NAKSTS_Pos) SDIO_CLKCR_NEGEDGE SDIO_CLKCR_NEGEDGE_Msk RCC_RTCCLKSOURCE_HSE_DIV6 0x00060300U SYSCFG_EXTICR1_EXTI1_PG 0x0060U IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE __HAL_PWR_CLEAR_FLAG(__FLAG__) (PWR->CR |= (__FLAG__) << 2U) CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk FLASH_ACR_ICRST_Msk (0x1U << FLASH_ACR_ICRST_Pos) CAN_F9R1_FB21 CAN_F9R1_FB21_Msk __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE FMC_SDTR2_TRAS_0 (0x1U << FMC_SDTR2_TRAS_Pos) CAN_F3R1_FB26 CAN_F3R1_FB26_Msk EXTI_PR_PR6 EXTI_PR_PR6_Msk INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1) CAN_FS1R_FSC27 CAN_FS1R_FSC27_Msk __need_NULL  USB_OTG_CHNUM_2 (0x4U << USB_OTG_CHNUM_Pos) __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) DMA_HIFCR_CHTIF6_Msk (0x1U << DMA_HIFCR_CHTIF6_Pos) GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk SPI_CR1_BR_0 (0x1U << SPI_CR1_BR_Pos) GPIO_AFRL_AFRL6_3 GPIO_AFRL_AFSEL6_3 FMC_BCR1_WFDIS FMC_BCR1_WFDIS_Msk CAN_F6R2_FB2_Msk (0x1U << CAN_F6R2_FB2_Pos) _ATTRIBUTE(attrs) __attribute__ (attrs) FMC_BCR1_MBKEN_Msk (0x1U << FMC_BCR1_MBKEN_Pos) SAI_xSR_FREQ SAI_xSR_FREQ_Msk CAN_ESR_BOFF_Msk (0x1U << CAN_ESR_BOFF_Pos) RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCK GPIO_OSPEEDR_OSPEED2_1 (0x2U << GPIO_OSPEEDR_OSPEED2_Pos) GPIO_AFRH_AFSEL15_2 (0x4U << GPIO_AFRH_AFSEL15_Pos) CAN_F1R2_FB31_Pos (31U) ADC_SQR1_SQ16_3 (0x08U << ADC_SQR1_SQ16_Pos) PWR_FLAG_SB PWR_CSR_SBF __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE FMPI2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFU << FMPI2C_TIMEOUTR_TIMEOUTA_Pos) CAN_FFA1R_FFA17_Msk (0x1U << CAN_FFA1R_FFA17_Pos) CAN_F2R2_FB8_Msk (0x1U << CAN_F2R2_FB8_Pos) IS_TIM_CLOCKSOURCE(CLOCK) (((CLOCK) == TIM_CLOCKSOURCE_INTERNAL) || ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE2) || ((CLOCK) == TIM_CLOCKSOURCE_ITR0) || ((CLOCK) == TIM_CLOCKSOURCE_ITR1) || ((CLOCK) == TIM_CLOCKSOURCE_ITR2) || ((CLOCK) == TIM_CLOCKSOURCE_ITR3) || ((CLOCK) == TIM_CLOCKSOURCE_TI1ED) || ((CLOCK) == TIM_CLOCKSOURCE_TI1) || ((CLOCK) == TIM_CLOCKSOURCE_TI2) || ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE1)) USART_CR1_WAKE_Pos (11U) TIM_CCER_CC2E TIM_CCER_CC2E_Msk USB_OTG_HCCHAR_EPNUM_Msk (0xFU << USB_OTG_HCCHAR_EPNUM_Pos) CAN_F6R1_FB15_Msk (0x1U << CAN_F6R1_FB15_Pos) xPSR_N_Msk (1UL << xPSR_N_Pos) CAN_F11R2_FB24_Pos (24U) __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG CAN_F0R1_FB18 CAN_F0R1_FB18_Msk CEC_ISR_TXEND_Msk (0x1U << CEC_ISR_TXEND_Pos) RCC_MCO1SOURCE_HSI 0x00000000U RTC_ALRMAR_MSK4_Msk (0x1U << RTC_ALRMAR_MSK4_Pos) USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk FLASH_BANK_1 1U __HAL_RCC_SYSCFG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); UNUSED(tmpreg); } while(0U) __HAL_RCC_TIM2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST)) QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk QUADSPI_SR_FLEVEL_4 (0x10U << QUADSPI_SR_FLEVEL_Pos) ADC_CSR_AWD2_Pos (8U) CAN_F3R2_FB0_Pos (0U) TIM_CCER_CC4P_Pos (13U) I2C_CR1_POS_Msk (0x1U << I2C_CR1_POS_Pos) FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U) CAN_F0R1_FB24_Msk (0x1U << CAN_F0R1_FB24_Pos) FMPI2C_CR1_SBC_Pos (16U) ADC_CR1_RES_1 (0x2U << ADC_CR1_RES_Pos) SPI_CR1_BR_Pos (3U) CAN_F2R2_FB3 CAN_F2R2_FB3_Msk USART_CR1_TE_Msk (0x1U << USART_CR1_TE_Pos) CAN_F1R2_FB25_Pos (25U) RCC_APB1ENR_UART5EN_Msk (0x1U << RCC_APB1ENR_UART5EN_Pos) __HAL_FLASH_DATA_CACHE_DISABLE() (FLASH->ACR &= (~FLASH_ACR_DCEN)) CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) GPIO_MODER_MODER10_Pos (20U) CAN_ESR_EPVF_Msk (0x1U << CAN_ESR_EPVF_Pos) __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2 __time_t_defined  GPIO_AFRH_AFRH4_3 GPIO_AFRH_AFSEL12_3 __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2 FMC_BTR4_ACCMOD FMC_BTR4_ACCMOD_Msk DWT_FUNCTION_LNK1ENA_Pos 9U EXTI_FTSR_TR22_Pos (22U) CAN_F8R2_FB19 CAN_F8R2_FB19_Msk RCC_PLLCFGR_PLLN_6 (0x040U << RCC_PLLCFGR_PLLN_Pos) CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk CEC_CFGR_LSTN_Msk (0x1U << CEC_CFGR_LSTN_Pos) GPIO_BSRR_BS_13 GPIO_BSRR_BS13 __HAL_RCC_DMA1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA1LPEN)) IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLRCLK)) RCC_DCKCFGR_PLLSAIDIVQ_3 (0x08U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG SPDIFRX_IFCR_PERRCF_Msk (0x1U << SPDIFRX_IFCR_PERRCF_Pos) EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk FMC_BCR4_EXTMOD_Msk (0x1U << FMC_BCR4_EXTMOD_Pos) FLASH_ACR_ICEN_Msk (0x1U << FLASH_ACR_ICEN_Pos) USB_OTG_DCTL_TCTL_1 (0x2U << USB_OTG_DCTL_TCTL_Pos) ADC_CR1_DISCNUM_Msk (0x7U << ADC_CR1_DISCNUM_Pos) CAN_F5R1_FB22_Msk (0x1U << CAN_F5R1_FB22_Pos) _RAND48_SEED_1 (0xabcd) SPI_I2SCFGR_PCMSYNC_Pos (7U) FLASH_ACR_LATENCY_6WS 0x00000006U FLASH_SR_WRPERR_Pos (4U) __HAL_PWR_CLEAR_ODRUDR_FLAG() (PWR->CSR |= PWR_FLAG_UDRDY) TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE /media/filippo/DATA/Programmazione/STM/Attuali/Test_Encoder/Debug FMC_BWTR2_ADDHLD_1 (0x2U << FMC_BWTR2_ADDHLD_Pos) ADC_SQR2_SQ9_3 (0x08U << ADC_SQR2_SQ9_Pos) PWR_FLAG_VOSRDY PWR_CSR_VOSRDY FMC_SDCR2_SDCLK_0 (0x1U << FMC_SDCR2_SDCLK_Pos) RTC_BKP9R_Msk (0xFFFFFFFFU << RTC_BKP9R_Pos) CAN_F4R2_FB31 CAN_F4R2_FB31_Msk GPIO_AFRH_AFRH7_1 GPIO_AFRH_AFSEL15_1 CAN_F6R1_FB13_Pos (13U) SLAK_TIMEOUT CAN_TIMEOUT_VALUE SCB_CCR_NONBASETHRDENA_Msk (1UL ) GPIO_MODER_MODE6_0 (0x1U << GPIO_MODER_MODE6_Pos) DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk RCC_DCKCFGR_SAI2SRC_Pos (22U) USB_OTG_DCTL_GONSTS_Pos (3U) DMA1_Stream5_IRQn RCC_CIR_BYTE2_ADDRESS ((uint32_t)(RCC_BASE + 0x0CU + 0x02U)) FMC_PMEM_MEMWAIT2 FMC_PMEM_MEMWAIT2_Msk TIM9 ((TIM_TypeDef *) TIM9_BASE) CAN_F4R1_FB9_Pos (9U) RCC_CFGR_HPRE_DIV4 0x00000090U USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE CAN_F10R1_FB31_Msk (0x1U << CAN_F10R1_FB31_Pos) CAN_F8R2_FB24_Msk (0x1U << CAN_F8R2_FB24_Pos) RCC_CLOCKTYPE_PCLK1 0x00000004U DMA_SxFCR_FS_Msk (0x7U << DMA_SxFCR_FS_Pos) HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode CAN_F13R1_FB23_Msk (0x1U << CAN_F13R1_FB23_Pos) DCMI_ICR_LINE_ISC_Pos (4U) CAN_F6R2_FB16_Msk (0x1U << CAN_F6R2_FB16_Pos) __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig __FLT_RADIX__ 2 SDIO_CLKCR_CLKEN SDIO_CLKCR_CLKEN_Msk QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk SAI_xCR1_MCKDIV_Msk (0xFU << SAI_xCR1_MCKDIV_Pos) I2C_SR2_TRA I2C_SR2_TRA_Msk __INT16_TYPE__ short int EXTI_IMR_IM3 EXTI_IMR_MR3 CAN_FS1R_FSC24_Pos (24U) USB_OTG_HCSPLT_PRTADDR_Pos (0U) TIM_ETRPRESCALER_DIV4 (TIM_SMCR_ETPS_1) DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB RCC_APB1ENR_I2C2EN_Msk (0x1U << RCC_APB1ENR_I2C2EN_Pos) CAN_F13R1_FB25_Msk (0x1U << CAN_F13R1_FB25_Pos) CAN_F2R1_FB27_Msk (0x1U << CAN_F2R1_FB27_Pos) USB_OTG_DCFG_DSPD_0 (0x1U << USB_OTG_DCFG_DSPD_Pos) __HAL_RCC_USART1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART1RST)) CAN_F10R1_FB25 CAN_F10R1_FB25_Msk SPDIFRX_DR1_DRNL2_Pos (0U) __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET CAN_F11R1_FB4_Pos (4U) __INT_LEAST8_TYPE__ signed char __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE USB_OTG_DSTS_ENUMSPD_1 (0x2U << USB_OTG_DSTS_ENUMSPD_Pos) DMA_FLAG_TEIF3_7 0x02000000U CAN_F0R2_FB2_Msk (0x1U << CAN_F0R2_FB2_Pos) USART_GTPR_PSC_3 (0x08U << USART_GTPR_PSC_Pos) __HAL_RCC_USART6_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART6RST)) LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION CAN_F13R1_FB19 CAN_F13R1_FB19_Msk TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE CAN_F8R1_FB23_Pos (23U) CAN_F0R2_FB26_Msk (0x1U << CAN_F0R2_FB26_Pos) CAN_FS1R_FSC9_Pos (9U) RTC_ALRMAR_DU_2 (0x4U << RTC_ALRMAR_DU_Pos) CAN_F13R2_FB31 CAN_F13R2_FB31_Msk EXTI_SWIER_SWIER14_Msk (0x1U << EXTI_SWIER_SWIER14_Pos) FLASH_FLAG_PGAERR FLASH_SR_PGAERR I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk FLASH_OTP_BASE 0x1FFF7800U __USART_ENABLE __HAL_USART_ENABLE CAN_F0R2_FB22 CAN_F0R2_FB22_Msk SPI_I2SCFGR_I2SSTD_Pos (4U) FMC_SDCMR_NRFS_0 (0x1U << FMC_SDCMR_NRFS_Pos) __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE GPIO_BSRR_BR13_Pos (29U) SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start)) FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) TIM8_CC_IRQn SPI_SR_RXNE_Pos (0U) CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk RCC_APB1RSTR_CAN1RST_Msk (0x1U << RCC_APB1RSTR_CAN1RST_Pos) SDIO_DCTRL_DBLOCKSIZE_1 (0x2U << SDIO_DCTRL_DBLOCKSIZE_Pos) _r48 GPIO_BSRR_BR_4 GPIO_BSRR_BR4 ADC_JSQR_JSQ2_Pos (5U) ADC_CR1_DISCNUM_0 (0x1U << ADC_CR1_DISCNUM_Pos) USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1U << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) QUADSPI_CCR_DDRM_Msk (0x1U << QUADSPI_CCR_DDRM_Pos) PWR_CR_PLS_Msk (0x7U << PWR_CR_PLS_Pos) USB_OTG_GLPMCFG_SLPSTS_Pos (15U) QUADSPI_CR_PRESCALER_6 (0x40U << QUADSPI_CR_PRESCALER_Pos) RCC_PLLCFGR_PLLM_2 (0x04U << RCC_PLLCFGR_PLLM_Pos) CAN_F8R1_FB17_Pos (17U) CAN_F4R1_FB25 CAN_F4R1_FB25_Msk RCC_CFGR_SW_HSE 0x00000001U EXTI_SWIER_SWIER13_Pos (13U) TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING SEEK_END 2 __HAL_RCC_TIM14_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN)) OB_RDP_LEVEL_0 ((uint8_t)0xAA) CAN_FS1R_FSC22_Msk (0x1U << CAN_FS1R_FSC22_Pos) ADC_SQR2_SQ10_0 (0x01U << ADC_SQR2_SQ10_Pos) RTC_ALRMBR_HU_Msk (0xFU << RTC_ALRMBR_HU_Pos) RCC ((RCC_TypeDef *) RCC_BASE) CAN_F9R1_FB26_Msk (0x1U << CAN_F9R1_FB26_Pos) __FRACT_FBIT__ 15 DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk CAN_FS1R_FSC CAN_FS1R_FSC_Msk SPDIFRX_DR1_PE_Msk (0x1U << SPDIFRX_DR1_PE_Pos) SPDIFRX_IMR_SYNCDIE_Msk (0x1U << SPDIFRX_IMR_SYNCDIE_Pos) DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk APB1FZ COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE USART_SR_TC USART_SR_TC_Msk FLASH_CR_MER1 FLASH_CR_MER CAN_F12R1_FB14 CAN_F12R1_FB14_Msk __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk DMA2_Stream7_IRQn CAN_F11R1_FB10_Pos (10U) FMC_SR_FEMPT_Pos (6U) TPI_FIFO0_ITM_bytecount_Pos 27U UART_STATE_ENABLE ((uint32_t)USART_CR1_UE) TIM_SR_CC2IF_Msk (0x1U << TIM_SR_CC2IF_Pos) MPU_REGION_PRIV_RO ((uint8_t)0x05) RCC_APB1RSTR_TIM5RST_Pos (3U) GPIO_AFRL_AFRL6_2 GPIO_AFRL_AFSEL6_2 TIM_CCxN_ENABLE 0x00000004U _ATEXIT_DYNAMIC_ALLOC 1 GPIO_AF0_LPTIM GPIO_AF0_LPTIM1 __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk FLASH_SR_EOP_Pos (0U) __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN)) RTC_CR_WUTIE_Pos (14U) CAN_F10R1_FB18_Pos (18U) ADC_SQR1_SQ13_1 (0x02U << ADC_SQR1_SQ13_Pos) USB_OTG_GRSTCTL_TXFNUM_1 (0x02U << USB_OTG_GRSTCTL_TXFNUM_Pos) USB_OTG_DIEPINT_NAK_Msk (0x1U << USB_OTG_DIEPINT_NAK_Pos) GPIO_AFRH_AFSEL14_Msk (0xFU << GPIO_AFRH_AFSEL14_Pos) CAN_IER_ERRIE CAN_IER_ERRIE_Msk TIM13_BASE (APB1PERIPH_BASE + 0x1C00U) _atexit0 HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter _T_PTRDIFF  RCC_CIR_HSERDYF_Pos (3U) TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U USB_OTG_DOEPEACHMSK1_TOM_Pos (3U) CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk uwTickPrio FMC_BTR1_BUSTURN_1 (0x2U << FMC_BTR1_BUSTURN_Pos) CAN_F0R1_FB16 CAN_F0R1_FB16_Msk USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) RCC_CFGR_SWS RCC_CFGR_SWS_Msk CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk CAN_F11R2_FB0_Msk (0x1U << CAN_F11R2_FB0_Pos) _GCC_SIZE_T  TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS EXTI_EMR_EM13 EXTI_EMR_MR13 CAN_F10R2_FB19_Pos (19U) RCC_CR_PLLI2SON_Pos (26U) GPIOA_BASE (AHB1PERIPH_BASE + 0x0000U) CAN_F12R2_FB21 CAN_F12R2_FB21_Msk ADC_SQR2_SQ11_0 (0x01U << ADC_SQR2_SQ11_Pos) CAN_F3R1_FB1_Pos (1U) FMC_BCR3_MTYP FMC_BCR3_MTYP_Msk __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE CAN_MCR_DBF CAN_MCR_DBF_Msk CAN_F3R1_FB17_Msk (0x1U << CAN_F3R1_FB17_Pos) CAN_F13R1_FB20_Pos (20U) __HAL_RCC_ADC_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_ADCRST)) GPIOC ((GPIO_TypeDef *) GPIOC_BASE) RCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk TIM_CR1_ARPE_Pos (7U) SYSCFG_EXTICR1_EXTI0_PG 0x0006U SPI_I2SPR_MCKOE_Msk (0x1U << SPI_I2SPR_MCKOE_Pos) TIM_BREAKPOLARITY_LOW 0x00000000U USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U) _NOINLINE_STATIC _NOINLINE static CoreDebug_DEMCR_MON_EN_Pos 16U SAI_xCR1_NODIV_Msk (0x1U << SAI_xCR1_NODIV_Pos) __WCHAR_MAX__ 0xffffffffU USB_OTG_GOTGCTL_BVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_BVALOEN_Pos) CAN_F5R2_FB30 CAN_F5R2_FB30_Msk FMC_BWTR2_DATAST_6 (0x40U << FMC_BWTR2_DATAST_Pos) SDIO_RESP2_CARDSTATUS2_Pos (0U) RCC_AHB1LPENR_GPIODLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIODLPEN_Pos) SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk SystemCoreClock CAN_F9R2_FB13_Pos (13U) EXTI_EMR_EM17 EXTI_EMR_MR17 CAN_FMR_FINIT CAN_FMR_FINIT_Msk __PTRDIFF_TYPE__ int CAN_F8R1_FB15_Msk (0x1U << CAN_F8R1_FB15_Pos) SDIO_MASK_TXDAVLIE_Msk (0x1U << SDIO_MASK_TXDAVLIE_Pos) CAN_F13R1_FB14_Pos (14U) EXTI_RTSR_TR7_Pos (7U) __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET CEC_IER_TXERRIE_Pos (11U) __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk CAN_F12R2_FB29_Pos (29U) CEC_ISR_TXUDR_Pos (10U) OPTCR FMC_BCR1_CCLKEN_Pos (20U) SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE RCC_HSICALIBRATION_DEFAULT 0x10U __HAL_RCC_TIM4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET) __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE TIM_DMABASE_BDTR 0x00000011U RCC_APB1RSTR_TIM3RST_Pos (1U) GPIOH ((GPIO_TypeDef *) GPIOH_BASE) CAN_F8R2_FB24_Pos (24U) RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOBLPEN_Pos) CoreDebug_BASE (0xE000EDF0UL) GPIO_BSRR_BR8_Pos (24U) USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk TIM_OR_ITR1_RMP_0 (0x1U << TIM_OR_ITR1_RMP_Pos) USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U) MPU_REGION_SIZE_512B ((uint8_t)0x08) FMC_PATT_ATTWAIT2_4 (0x10U << FMC_PATT_ATTWAIT2_Pos) OB_WRP_SECTOR_All 0x00000FFFU __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE CAN_MCR_TXFP_Msk (0x1U << CAN_MCR_TXFP_Pos) CAN_F6R1_FB20_Msk (0x1U << CAN_F6R1_FB20_Pos) SPI_CR1_SPE_Pos (6U) __USAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) GPIO_ODR_OD8_Msk (0x1U << GPIO_ODR_OD8_Pos) GPIO_BSRR_BR4_Msk (0x1U << GPIO_BSRR_BR4_Pos) CAN_F12R2_FB9_Msk (0x1U << CAN_F12R2_FB9_Pos) USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk I2C_SR1_ARLO I2C_SR1_ARLO_Msk CAN_F13R2_FB2 CAN_F13R2_FB2_Msk DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE ADC_SQR1_L_Pos (20U) CAN_F5R2_FB8_Pos (8U) TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk ADC_SQR1_SQ16_2 (0x04U << ADC_SQR1_SQ16_Pos) RTC_ISR_TSOVF_Msk (0x1U << RTC_ISR_TSOVF_Pos) __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET FMC_BWTR4_DATAST_Msk (0xFFU << FMC_BWTR4_DATAST_Pos) USB_OTG_CHNUM_Msk (0xFU << USB_OTG_CHNUM_Pos) FMC_BCR4_MWID_1 (0x2U << FMC_BCR4_MWID_Pos) CAN_F1R1_FB20_Pos (20U) CAN_RI0R_RTR_Pos (1U) PHY_LOOPBACK ((uint16_t)0x4000U) TIM_DCR_DBA_2 (0x04U << TIM_DCR_DBA_Pos) I2C_OAR1_ADD4_Pos (4U) __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS CAN_IER_LECIE CAN_IER_LECIE_Msk IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE QUADSPI_SR_SMF_Msk (0x1U << QUADSPI_SR_SMF_Pos) FLASH_OTP_END 0x1FFF7A0FU FMC_PATT_ATTHOLD2_1 (0x02U << FMC_PATT_ATTHOLD2_Pos) RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk ADC_JOFR4_JOFFSET4_Pos (0U) RCC_PLLP_DIV2 0x00000002U RCC_PLLMUL_16 RCC_PLL_MUL16 CAN_F8R2_FB21_Msk (0x1U << CAN_F8R2_FB21_Pos) MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk CAN_F9R2_FB2_Msk (0x1U << CAN_F9R2_FB2_Pos) __UHA_FBIT__ 8 __HAL_RCC_ADC3_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN)) FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG __HAL_RCC_SDIO_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST)) RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk CAN_F1R1_FB24_Msk (0x1U << CAN_F1R1_FB24_Pos) __HAL_RCC_TIMCLKPRESCALER(__PRESC__) (*(__IO uint32_t *) RCC_DCKCFGR_TIMPRE_BB = (__PRESC__)) TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4 FMC_SDTR2_TRAS FMC_SDTR2_TRAS_Msk RCC_CR_PLLSAIRDY_Pos (29U) DAC_DHR12L1_DACC1DHR_Pos (4U) GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk CAN_F5R2_FB8_Msk (0x1U << CAN_F5R2_FB8_Pos) DMA_SxNDT_15 (0x8000U << DMA_SxNDT_Pos) FMC_BCR1_MWID_Pos (4U) OBEX_PCROP OPTIONBYTE_PCROP CAN_F1R1_FB10 CAN_F1R1_FB10_Msk USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U) FLASH_CR_SNB_4 (0x10U << FLASH_CR_SNB_Pos) CAN_F12R2_FB17_Msk (0x1U << CAN_F12R2_FB17_Pos) MPU_TYPE_SEPARATE_Msk (1UL ) DAC_DHR12L1_DACC1DHR_Msk (0xFFFU << DAC_DHR12L1_DACC1DHR_Pos) __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1 CAN_F3R1_FB30_Pos (30U) FMC_BTR1_ADDSET_0 (0x1U << FMC_BTR1_ADDSET_Pos) FMC_SDCR2_NC FMC_SDCR2_NC_Msk DMA_HIFCR_CTCIF5_Pos (11U) CAN_F4R2_FB17 CAN_F4R2_FB17_Msk USART_CR3_SCEN_Msk (0x1U << USART_CR3_SCEN_Pos) USB_OTG_HCINT_AHBERR_Msk (0x1U << USB_OTG_HCINT_AHBERR_Pos) GPIO_AF3_TIM8 ((uint8_t)0x03) __int20 CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk CAN_F6R2_FB19 CAN_F6R2_FB19_Msk __HAL_RCC_I2C2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN)) CAN_F6R2_FB12_Pos (12U) PWR_CR_LPDS_Msk (0x1U << PWR_CR_LPDS_Pos) QUADSPI_FCR_CTCF_Msk (0x1U << QUADSPI_FCR_CTCF_Pos) DMA_LIFCR_CHTIF3_Msk (0x1U << DMA_LIFCR_CHTIF3_Pos) __DEC64_MAX_EXP__ 385 __STDC_UTF_32__ 1 USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U) CAN_FFA1R_FFA19 CAN_FFA1R_FFA19_Msk IS_RCC_PLLSAIR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U)) CF_CYLINDER_HIGH ATA_CYLINDER_HIGH TIM_FLAG_CC1OF (TIM_SR_CC1OF) USB_OTG_GINTMSK_ISOODRPM_Pos (14U) FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104U) FMC_BCR1_EXTMOD_Msk (0x1U << FMC_BCR1_EXTMOD_Pos) RCC_APB2LPENR_ADC2LPEN_Pos (9U) CRC_IDR_IDR CRC_IDR_IDR_Msk RCC_APB1LPENR_SPI2LPEN_Msk (0x1U << RCC_APB1LPENR_SPI2LPEN_Pos) GPIO_AFRL_AFRL6_1 GPIO_AFRL_AFSEL6_1 CAN_F5R1_FB17_Pos (17U) __HAL_RCC_TIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN)) CAN_FFA1R_FFA24_Msk (0x1U << CAN_FFA1R_FFA24_Pos) __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET PWR_BASE (APB1PERIPH_BASE + 0x7000U) _MACHINE__DEFAULT_TYPES_H  GPIO_PUPDR_PUPD9_Pos (18U) SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) CAN_F12R1_FB19_Pos (19U) USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk CAN_F1R2_FB1_Pos (1U) CAN_F4R1_FB9_Msk (0x1U << CAN_F4R1_FB9_Pos) SPI_I2SCFGR_DATLEN_Pos (1U) _RAND48_MULT_1 (0xdeec) CAN_F12R2_FB22_Msk (0x1U << CAN_F12R2_FB22_Pos) SYSCFG_EXTICR1_EXTI3_PB 0x1000U __HAL_RCC_PWR_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); UNUSED(tmpreg); } while(0U) RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk TIM_CCMR2_OC4CE_Msk (0x1U << TIM_CCMR2_OC4CE_Pos) CAN_TI1R_STID_Pos (21U) FLASH_ACR_LATENCY_15WS 0x0000000FU HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76 FMC_BTR2_ADDHLD_2 (0x4U << FMC_BTR2_ADDHLD_Pos) TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) FMC_BWTR4_ADDSET_0 (0x1U << FMC_BWTR4_ADDSET_Pos) __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE RTC_CR_OSEL_Msk (0x3U << RTC_CR_OSEL_Pos) CAN_F6R1_FB5 CAN_F6R1_FB5_Msk RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2 TIM_SR_CC1IF TIM_SR_CC1IF_Msk RCC_PLLI2SP_DIV6 0x00000006U EXTI_EMR_MR8 EXTI_EMR_MR8_Msk _flags2 RTC_TAFCR_TSINSEL RTC_TAFCR_TSINSEL_Msk WINT_MIN (__WINT_MIN__) RCC_CR_HSION_Msk (0x1U << RCC_CR_HSION_Pos) DAC_SWTRIGR_SWTRIG1_Pos (0U) CAN_F7R1_FB27_Pos (27U) CAN_F2R2_FB21_Msk (0x1U << CAN_F2R2_FB21_Pos) __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE TIM_DIER_TDE_Msk (0x1U << TIM_DIER_TDE_Pos) HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7 CAN_F9R1_FB22_Msk (0x1U << CAN_F9R1_FB22_Pos) DMA_FLAG_FEIF3_7 0x00400000U RTC_ALRMBR_MNU_3 (0x8U << RTC_ALRMBR_MNU_Pos) FMC_PATT_ATTHOLD2_2 (0x04U << FMC_PATT_ATTHOLD2_Pos) GPIO_AFRH_AFSEL15_3 (0x8U << GPIO_AFRH_AFSEL15_Pos) DCMI_CR_OUTEN DCMI_CR_OUTEN_Msk GPIO_AF8_SPDIFRX ((uint8_t)0x08) CAN_TDH1R_DATA7_Pos (24U) TIM13 ((TIM_TypeDef *) TIM13_BASE) USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFU << USB_OTG_HPTXFSIZ_PTXFD_Pos) FMC_PATT_ATTSET2_3 (0x08U << FMC_PATT_ATTSET2_Pos) SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk RCC_PLLSAIDIVR_2 0x00000000U CAN_F1R1_FB29_Msk (0x1U << CAN_F1R1_FB29_Pos) __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE IS_TAMPER IS_RTC_TAMPER FMC_BWTR1_ADDHLD_Msk (0xFU << FMC_BWTR1_ADDHLD_Pos) __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI PWR_SLEEPENTRY_WFE ((uint8_t)0x02) TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS GPIO_MODER_MODE1_Pos (2U) FMC_SDCR1_RPIPE FMC_SDCR1_RPIPE_Msk CAN_F5R1_FB7 CAN_F5R1_FB7_Msk USB_OTG_DIEPCTL_USBAEP_Pos (15U) QUADSPI_FCR_CSMF_Pos (3U) FMC_PMEM_MEMHOLD2_2 (0x04U << FMC_PMEM_MEMHOLD2_Pos) CAN_FM1R_FBM15_Msk (0x1U << CAN_FM1R_FBM15_Pos) __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET GPIO_MODER_MODER3_0 (0x1U << GPIO_MODER_MODER3_Pos) CAN_F4R2_FB7 CAN_F4R2_FB7_Msk ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1 FPU_FPCCR_THREAD_Pos 3U __STDC_VERSION__ 201112L CAN_F0R1_FB23 CAN_F0R1_FB23_Msk GPIO_MODER_MODER8_0 (0x1U << GPIO_MODER_MODER8_Pos) CAN_F11R1_FB19_Msk (0x1U << CAN_F11R1_FB19_Pos) ADC_SQR2_SQ11_2 (0x04U << ADC_SQR2_SQ11_Pos) __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE EXTI_EMR_MR13_Pos (13U) IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM5)) USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FU << USB_OTG_GRSTCTL_TXFNUM_Pos) DCMI_MIS_OVR_MIS_Msk (0x1U << DCMI_MIS_OVR_MIS_Pos) CAN_F3R2_FB21_Pos (21U) CAN_F9R2_FB25 CAN_F9R2_FB25_Msk RTC_CALR_CALM_0 (0x001U << RTC_CALR_CALM_Pos) RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT DCMI_ICR_VSYNC_ISC_Msk (0x1U << DCMI_ICR_VSYNC_ISC_Pos) GPIO_PUPDR_PUPD5_1 (0x2U << GPIO_PUPDR_PUPD5_Pos) ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U __requires_exclusive(...) __lock_annotate(exclusive_locks_required(__VA_ARGS__)) __HAL_RCC_PWR_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_PWRLPEN)) CAN_F6R1_FB27_Msk (0x1U << CAN_F6R1_FB27_Pos) RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk FMPI2C_CR2_HEAD10R_Pos (12U) DCMI_CR_OEBS_Pos (18U) CAN_F4R2_FB20_Pos (20U) CAN_F6R1_FB1_Msk (0x1U << CAN_F6R1_FB1_Pos) CAN_TI2R_TXRQ_Pos (0U) __HAL_RCC_TIM12_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET) RCC_CFGR_MCO2_Msk (0x3U << RCC_CFGR_MCO2_Pos) CAN_ESR_BOFF CAN_ESR_BOFF_Msk __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk RCC_CIR_PLLSAIRDYF_Pos (6U) __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN)) EXTI_EMR_MR4_Msk (0x1U << EXTI_EMR_MR4_Pos) _glue USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk DMA_HISR_FEIF5_Msk (0x1U << DMA_HISR_FEIF5_Pos) SYSTICK_CLKSOURCE_HCLK 0x00000004U DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk ADC_SMPR2_SMP0_0 (0x1U << ADC_SMPR2_SMP0_Pos) USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk DAC_CR_DMAUDRIE1_Pos (13U) CAN_F4R1_FB9 CAN_F4R1_FB9_Msk FLASH_ACR_BYTE0_ADDRESS_Pos (10U) EXTI_SWIER_SWIER22_Msk (0x1U << EXTI_SWIER_SWIER22_Pos) RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk GPIO_ODR_OD7_Msk (0x1U << GPIO_ODR_OD7_Pos) CAN_F3R2_FB9 CAN_F3R2_FB9_Msk RCC_DCKCFGR_I2S1SRC_Msk (0x3U << RCC_DCKCFGR_I2S1SRC_Pos) DAC_DHR12RD_DACC1DHR_Msk (0xFFFU << DAC_DHR12RD_DACC1DHR_Pos) EXTI_SWIER_SWIER0_Msk (0x1U << EXTI_SWIER_SWIER0_Pos) HAL_TICK_FREQ_10HZ SPDIFRX_IMR_PERRIE_Msk (0x1U << SPDIFRX_IMR_PERRIE_Pos) __O volatile DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk TPI_DEVID_AsynClkIn_Pos 5U RCC_PLLSAICFGR_PLLSAIQ_3 (0x8U << RCC_PLLSAICFGR_PLLSAIQ_Pos) CONTROL_SPSEL_Pos 1U CAN_F9R1_FB14 CAN_F9R1_FB14_Msk __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk DAC_CR_DMAUDRIE1_Msk (0x1U << DAC_CR_DMAUDRIE1_Pos) __HAL_RCC_TIM6_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN); UNUSED(tmpreg); } while(0U) GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk FMC_PATT_ATTSET2_0 (0x01U << FMC_PATT_ATTSET2_Pos) USB_OTG_DCFG_DSPD_Msk (0x3U << USB_OTG_DCFG_DSPD_Pos) USART_CR2_LINEN_Msk (0x1U << USART_CR2_LINEN_Pos) ADC_JSQR_JSQ1_Pos (0U) ADC_SQR1_SQ14_0 (0x01U << ADC_SQR1_SQ14_Pos) CAN_F13R1_FB8 CAN_F13R1_FB8_Msk FMC_BCR2_EXTMOD_Pos (14U) FMC_BTR4_DATLAT FMC_BTR4_DATLAT_Msk CAN_FS1R_FSC19 CAN_FS1R_FSC19_Msk USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk CAN_F6R2_FB0 CAN_F6R2_FB0_Msk CAN_F6R2_FB30_Pos (30U) DCMI_CR_CM DCMI_CR_CM_Msk DMA_SxCR_CT_Pos (19U) SEEK_SET 0 CKGATENR CEC_TXDR_TXD CEC_TXDR_TXD_Msk CAN_F12R1_FB24_Pos (24U) GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1 __ALIGN_END __attribute__ ((aligned (4))) CAN_F10R1_FB31_Pos (31U) RCC_MCO_NODIV RCC_MCODIV_1 PWR_CR_UDEN PWR_CR_UDEN_Msk MPU_REGION_NUMBER0 ((uint8_t)0x00) RCC_AHB1ENR_OTGHSULPIEN_Msk (0x1U << RCC_AHB1ENR_OTGHSULPIEN_Pos) FMPI2C_ICR_STOPCF_Msk (0x1U << FMPI2C_ICR_STOPCF_Pos) FMC_BWTR1_ACCMOD_0 (0x1U << FMC_BWTR1_ACCMOD_Pos) GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk CAN_F3R2_FB11_Msk (0x1U << CAN_F3R2_FB11_Pos) __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE USB_OTG_DIEPINT_BNA_Msk (0x1U << USB_OTG_DIEPINT_BNA_Pos) __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE RCC_SAI2CLKSOURCE_PLLSRC ((uint32_t)RCC_DCKCFGR_SAI2SRC) RCC_DCKCFGR_PLLI2SDIVQ_3 (0x08U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) SDIO_STA_DBCKEND_Pos (10U) SAI_xSLOTR_NBSLOT_Pos (8U) SYSCFG_EXTICR3_EXTI9_PF 0x0050U SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL USB_OTG_PCGCCTL_GATECLK_Msk (0x1U << USB_OTG_PCGCCTL_GATECLK_Pos) SPDIFRX_DR1_V_Msk (0x1U << SPDIFRX_DR1_V_Pos) SAI_xSR_CNRDY_Pos (4U) CAN_F8R2_FB17_Pos (17U) RCC_PLLCFGR_PLLR_Pos (28U) USART_CR3_EIE_Pos (0U) CAN_TDL0R_DATA2_Pos (16U) RCC_DCKCFGR2_FMPI2C1SEL_Msk (0x3U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) CAN_F9R2_FB22_Msk (0x1U << CAN_F9R2_FB22_Pos) RTC_BKP15R RTC_BKP15R_Msk CAN_BTR_TS1_3 (0x8U << CAN_BTR_TS1_Pos) CAN_F5R1_FB24_Msk (0x1U << CAN_F5R1_FB24_Pos) CAN_RDH1R_DATA6_Msk (0xFFU << CAN_RDH1R_DATA6_Pos) CAN_F12R1_FB18_Pos (18U) CAN_F9R1_FB20 CAN_F9R1_FB20_Msk ADC_CCR_MULTI_3 (0x08U << ADC_CCR_MULTI_Pos) __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST)) __SL64 0x8000 RCC_CIR_CSSF RCC_CIR_CSSF_Msk GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk FMPI2C_ICR_ARLOCF FMPI2C_ICR_ARLOCF_Msk GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk RCC_IRQn QUADSPI_CR_FTHRES_4 (0x10U << QUADSPI_CR_FTHRES_Pos) CAN_F8R1_FB10_Msk (0x1U << CAN_F8R1_FB10_Pos) USB_OTG_HPRT_PSPD_1 (0x2U << USB_OTG_HPRT_PSPD_Pos) GPIO_AFRL_AFRL6_0 GPIO_AFRL_AFSEL6_0 RCC_AHB1LPENR_OTGHSULPILPEN RCC_AHB1LPENR_OTGHSULPILPEN_Msk SCB_CFSR_MEMFAULTSR_Pos 0U FLASH_CR_MER2 FLASH_CR_MER2_Msk I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk CAN_F0R1_FB30_Pos (30U) CAN_BTR_BRP CAN_BTR_BRP_Msk CAN_F0R2_FB30_Pos (30U) CAN_F5R1_FB31 CAN_F5R1_FB31_Msk CAN_F11R2_FB10_Pos (10U) FMC_BWTR4_ACCMOD_0 (0x1U << FMC_BWTR4_ACCMOD_Pos) CAN_F10R1_FB18 CAN_F10R1_FB18_Msk __HAL_FLASH_PREFETCH_BUFFER_ENABLE() (FLASH->ACR |= FLASH_ACR_PRFTEN) HAL_GPIO_MODULE_ENABLED  __STATIC_INLINE static inline CAN_F1R1_FB2_Pos (2U) GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk DMA_HISR_TEIF5_Pos (9U) USB_OTG_GINTMSK_PRTIM_Pos (24U) CAN_FM1R_FBM CAN_FM1R_FBM_Msk CAN_F7R1_FB17_Msk (0x1U << CAN_F7R1_FB17_Pos) IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0) || ((TYPE) == MPU_TEX_LEVEL1) || ((TYPE) == MPU_TEX_LEVEL2)) GPIO_OTYPER_OT3_Msk (0x1U << GPIO_OTYPER_OT3_Pos) FMC_BWTR3_ADDHLD_0 (0x1U << FMC_BWTR3_ADDHLD_Pos) GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk ADC_CSR_JSTRT2_Pos (11U) USB_OTG_DOEPCTL_MPSIZ_Pos (0U) TIM_CCR1_CCR1_Pos (0U) FMC_BTR3_BUSTURN_Msk (0xFU << FMC_BTR3_BUSTURN_Pos) RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk RCC_APB1LPENR_WWDGLPEN_Msk (0x1U << RCC_APB1LPENR_WWDGLPEN_Pos) GPIO_AF7_USART2 ((uint8_t)0x07) TIM_SMCR_ETF_Msk (0xFU << TIM_SMCR_ETF_Pos) __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED CAN_TSR_TME0 CAN_TSR_TME0_Msk GPIO_MODER_MODE14_Msk (0x3U << GPIO_MODER_MODE14_Pos) __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15 CAN_F0R1_FB24_Pos (24U) GPIO_OSPEEDR_OSPEED1_Pos (2U) ADC_RESOLUTION10b ADC_RESOLUTION_10B __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED SYSCFG_EXTICR4_EXTI13_PG 0x0060U __LONG_LONG_MAX__ 0x7fffffffffffffffLL TIM10 ((TIM_TypeDef *) TIM10_BASE) SDIO_MASK_RXFIFOFIE SDIO_MASK_RXFIFOFIE_Msk SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) FLASH_SR_EOP FLASH_SR_EOP_Msk SDIO_MASK_RXFIFOEIE SDIO_MASK_RXFIFOEIE_Msk RCC_AHB1ENR_GPIOFEN_Msk (0x1U << RCC_AHB1ENR_GPIOFEN_Pos) GPIO_AFRL_AFSEL5_Pos (20U) BusFault_IRQn FMC_BTR4_ADDHLD_1 (0x2U << FMC_BTR4_ADDHLD_Pos) OB_PCROP_SECTOR_1 0x00000002U CAN_F3R1_FB0 CAN_F3R1_FB0_Msk FMC_BWTR1_ADDSET_3 (0x8U << FMC_BWTR1_ADDSET_Pos) CAN_F2R1_FB4 CAN_F2R1_FB4_Msk CAN_F10R1_FB8_Msk (0x1U << CAN_F10R1_FB8_Pos) USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk DCMI_ESUR_LSU_Pos (8U) CAN_F8R1_FB27 CAN_F8R1_FB27_Msk ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE _ATFILE_SOURCE GPIO_AF8_USART6 ((uint8_t)0x08) CAN_F1R1_FB22 CAN_F1R1_FB22_Msk SYSCFG_EXTICR3_EXTI8_PC 0x0002U FLASH_SR_RDERR FLASH_SR_RDERR_Msk CAN_F5R1_FB24_Pos (24U) FLASH_CR_SNB_3 (0x08U << FLASH_CR_SNB_Pos) CoreDebug_DEMCR_VC_STATERR_Pos 7U __HAL_RCC_TIM12_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN)) SYSCFG_EXTICR3_EXTI9_Pos (4U) CAN_F10R1_FB16 CAN_F10R1_FB16_Msk CAN_FM1R_FBM17_Pos (17U) FLASH_SR_BSY_Msk (0x1U << FLASH_SR_BSY_Pos) __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION CAN_FFA1R_FFA4_Msk (0x1U << CAN_FFA1R_FFA4_Pos) CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk DCMI_SR_FNE_Pos (2U) USB_OTG_HCSPLT_SPLITEN_Msk (0x1U << USB_OTG_HCSPLT_SPLITEN_Pos) CAN_F10R1_FB17 CAN_F10R1_FB17_Msk OB_WRPSTATE_DISABLE 0x00000000U __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect DMA_LISR_DMEIF2_Msk (0x1U << DMA_LISR_DMEIF2_Pos) SPI_CR2_SSOE SPI_CR2_SSOE_Msk GPIO_MODER_MODER9_Pos (18U) GPIO_LCKR_LCKK_Msk (0x1U << GPIO_LCKR_LCKK_Pos) USB_OTG_GRSTCTL_CSRST_Pos (0U) __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET USART_CR3_SCEN USART_CR3_SCEN_Msk DMA_FIFOMODE_ENABLE ((uint32_t)DMA_SxFCR_DMDIS) CAN_F4R2_FB8_Msk (0x1U << CAN_F4R2_FB8_Pos) USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1U << USB_OTG_GUSBCFG_PHYLPCS_Pos) SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE RTC_ISR_INITF RTC_ISR_INITF_Msk SAI_STREOMODE SAI_STEREOMODE CAN_F13R2_FB14_Pos (14U) DMA_HIFCR_CHTIF5_Pos (10U) SDIO_MASK_DATAENDIE_Msk (0x1U << SDIO_MASK_DATAENDIE_Pos) CAN_F13R2_FB23 CAN_F13R2_FB23_Msk GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0 FMC_BWTR1_DATAST FMC_BWTR1_DATAST_Msk RTC_DR_MU_Pos (8U) CAN_F3R2_FB9_Pos (9U) HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE SPDIFRX_IFCR_SBDCF_Msk (0x1U << SPDIFRX_IFCR_SBDCF_Pos) FMC_BWTR3_ADDSET_1 (0x2U << FMC_BWTR3_ADDSET_Pos) __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED CAN_F1R2_FB2 CAN_F1R2_FB2_Msk GPIO_MODER_MODER11_Msk (0x3U << GPIO_MODER_MODER11_Pos) ADC_SQR2_SQ8_1 (0x02U << ADC_SQR2_SQ8_Pos) RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk FMPI2C_CR2_RD_WRN_Msk (0x1U << FMPI2C_CR2_RD_WRN_Pos) __HAL_RCC_ADC2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN)) TIM_DCR_DBA_Pos (0U) FMC_PATT_ATTSET2_1 (0x02U << FMC_PATT_ATTSET2_Pos) CAN_F4R1_FB5 CAN_F4R1_FB5_Msk HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode USART_GTPR_GT_Pos (8U) CAN_F12R2_FB13_Pos (13U) CAN_F5R2_FB31_Msk (0x1U << CAN_F5R2_FB31_Pos) __UINT_LEAST64_TYPE__ long long unsigned int CEC_ISR_TXEND CEC_ISR_TXEND_Msk __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN)) IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK CAN_F4R1_FB18 CAN_F4R1_FB18_Msk __VALIST __gnuc_va_list __fastcall __attribute__((__fastcall__)) CAN_F2R1_FB28_Pos (28U) DMA_SxNDT_Pos (0U) ADC2_BASE (APB2PERIPH_BASE + 0x2100U) GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk PWR_CSR_OFFSET 0x04U __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT())) CAN_F10R2_FB24 CAN_F10R2_FB24_Msk TIM_INPUTCHANNELPOLARITY_FALLING (TIM_CCER_CC1P) HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler SYSCFG_MEMRMP_UFB_MODE SYSCFG_MEMRMP_UFB_MODE_Msk IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE RCC_CIR_PLLI2SRDYIE_Pos (13U) PWR_CR_FMSSR_Msk (0x1U << PWR_CR_FMSSR_Pos) CAN_F1R1_FB4 CAN_F1R1_FB4_Msk __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE RCC_PLLCFGR_PLLN_0 (0x001U << RCC_PLLCFGR_PLLN_Pos) RCC_MCO2SOURCE_PLLI2SCLK RCC_CFGR_MCO2_0 DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk CAN_F1R2_FB20_Pos (20U) CAN_F0R2_FB4 CAN_F0R2_FB4_Msk CAN_F10R2_FB26_Msk (0x1U << CAN_F10R2_FB26_Pos) TIM_DIER_TDE TIM_DIER_TDE_Msk RCC_PLLCFGR_PLLN_5 (0x020U << RCC_PLLCFGR_PLLN_Pos) SPI_CR1_CPOL SPI_CR1_CPOL_Msk CoreDebug_DHCSR_DBGKEY_Pos 16U LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS RTC_TSTR_SU_Pos (0U) USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk USART1_IRQn GPIO_BRR_BR1_Msk (0x1U << GPIO_BRR_BR1_Pos) xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) CAN_F3R1_FB6_Msk (0x1U << CAN_F3R1_FB6_Pos) WWDG_CFR_W_5 (0x20U << WWDG_CFR_W_Pos) __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) == RESET) FMC_PCR_PWAITEN_Msk (0x1U << FMC_PCR_PWAITEN_Pos) __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE GPIO_AF8_UART4 ((uint8_t)0x08) CAN_F6R2_FB14_Msk (0x1U << CAN_F6R2_FB14_Pos) CAN_F10R1_FB13 CAN_F10R1_FB13_Msk SPI_CR1_SPE_Msk (0x1U << SPI_CR1_SPE_Pos) CAN_F7R1_FB2 CAN_F7R1_FB2_Msk RCC_MCODIV_2 RCC_CFGR_MCO1PRE_2 _KEY_T_DECLARED  __SCCSID(s) struct __hack TIM_CCMR2_OC3CE_Pos (7U) FMC_BCR4_ASYNCWAIT_Pos (15U) DWT_CTRL_NOTRCPKT_Pos 27U ADC_SQR3_SQ5_1 (0x02U << ADC_SQR3_SQ5_Pos) CAN_MCR_TTCM_Pos (7U) USB_OTG_DCTL_CGINAK_Pos (8U) __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER FMPI2C_CR1_PE_Pos (0U) SPDIFRX_DR0_V_Msk (0x1U << SPDIFRX_DR0_V_Pos) DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U RTC_TSTR_MNT_0 (0x1U << RTC_TSTR_MNT_Pos) GPIO_IDR_IDR_8 GPIO_IDR_ID8 __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE DCMI_ESCR_LSC_Msk (0xFFU << DCMI_ESCR_LSC_Pos) __HAL_RCC_SDMMC1_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE FMC_SDTR2_TWR_Msk (0xFU << FMC_SDTR2_TWR_Pos) CAN_F13R1_FB27_Msk (0x1U << CAN_F13R1_FB27_Pos) FMC_BCR2_BURSTEN_Pos (8U) CAN_ESR_REC CAN_ESR_REC_Msk DWT_CTRL_CYCCNTENA_Pos 0U USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1U << USB_OTG_GINTMSK_GONAKEFFM_Pos) CAN_TSR_TME CAN_TSR_TME_Msk CAN_FS1R_FSC2_Msk (0x1U << CAN_FS1R_FSC2_Pos) CAN_F3R2_FB30_Pos (30U) FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) FMC_BCR2_MBKEN FMC_BCR2_MBKEN_Msk __WCHAR_MIN__ 0U TIM_OSSI_DISABLE 0x00000000U PWR_CSR_ODSWRDY PWR_CSR_ODSWRDY_Msk __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOALPEN)) RTC_ALRMAR_SU_1 (0x2U << RTC_ALRMAR_SU_Pos) TIM_SR_CC1OF_Msk (0x1U << TIM_SR_CC1OF_Pos) RCC_DCKCFGR_I2S1SRC RCC_DCKCFGR_I2S1SRC_Msk USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_VBVALOVAL_Pos) SAI_xCR1_MODE_0 (0x1U << SAI_xCR1_MODE_Pos) GPIO_MODER_MODE15_Msk (0x3U << GPIO_MODER_MODE15_Pos) EXTI_IMR_MR7_Msk (0x1U << EXTI_IMR_MR7_Pos) CAN_F1R2_FB23_Msk (0x1U << CAN_F1R2_FB23_Pos) __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED DCMI_IER_OVR_IE_Msk (0x1U << DCMI_IER_OVR_IE_Pos) CAN_F2R1_FB19_Msk (0x1U << CAN_F2R1_FB19_Pos) GPIO_IDR_ID0_Pos (0U) __HAL_RCC_SDMMC1_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE TIM_CCER_CC1E_Pos (0U) CAN_F10R2_FB18_Msk (0x1U << CAN_F10R2_FB18_Pos) RTC_TSTR_HU RTC_TSTR_HU_Msk QUADSPI_SR_TOF_Pos (4U) RCC_I2SSRC_BIT_NUMBER 0x17U __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET DMA_SxFCR_FS_0 (0x1U << DMA_SxFCR_FS_Pos) CAN_F5R2_FB23 CAN_F5R2_FB23_Msk USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk TIM_BREAKPOLARITY_HIGH (TIM_BDTR_BKP) USB_OTG_GCCFG_VBDEN_Msk (0x1U << USB_OTG_GCCFG_VBDEN_Pos) RCC_I2SAPB1CLKSOURCE_PLLI2S 0x00000000U RTC_DR_YU_3 (0x8U << RTC_DR_YU_Pos) __HAL_RCC_TIM4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST)) TIM_DCR_DBL_4 (0x10U << TIM_DCR_DBL_Pos) SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) ADC_CSR_DOVR3 ADC_CSR_OVR3 SDIO_STA_TXDAVL_Pos (20U) __HAL_RCC_GPIOG_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET) xPSR_ISR_Pos 0U GPIO_OSPEEDR_OSPEED15_0 (0x1U << GPIO_OSPEEDR_OSPEED15_Pos) RTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E_Msk HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4 GPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1 __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE CAN_RI1R_STID_Pos (21U) CAN_F6R2_FB21_Msk (0x1U << CAN_F6R2_FB21_Pos) I2C_SR2_SMBDEFAULT_Pos (5U) __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE RTC_ALRMAR_ST_Msk (0x7U << RTC_ALRMAR_ST_Pos) SYSCFG_EXTICR3_EXTI9_PH 0x0070U __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE RCC_RTCCLKSOURCE_HSE_DIV7 0x00070300U SAI_xIMR_LFSDETIE_Msk (0x1U << SAI_xIMR_LFSDETIE_Pos) CAN_RF1R_FULL1_Msk (0x1U << CAN_RF1R_FULL1_Pos) DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk I2C_SR2_MSL_Pos (0U) USB_OTG_GINTMSK_RSTDEM_Pos (23U) CAN_FS1R_FSC13_Pos (13U) USB_OTG_FRMNUM_Msk (0xFU << USB_OTG_FRMNUM_Pos) ADC_SMPR1_SMP17_Msk (0x7U << ADC_SMPR1_SMP17_Pos) USB_OTG_DOEPCTL_EPTYP_0 (0x1U << USB_OTG_DOEPCTL_EPTYP_Pos) PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk RTC_BKP10R_Msk (0xFFFFFFFFU << RTC_BKP10R_Pos) CAN_FS1R_FSC26_Msk (0x1U << CAN_FS1R_FSC26_Pos) ETH_MMCCR 0x00000100U RCC_CIR_HSERDYIE_Pos (11U) CAN_F13R1_FB3 CAN_F13R1_FB3_Msk FMC_SDSR_BUSY_Pos (5U) __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE CAN_F3R2_FB18_Pos (18U) SDIO_MASK_CMDRENDIE_Pos (6U) FMPI2C_ISR_DIR_Pos (16U) USB_OTG_GINTMSK_IEPINT_Pos (18U) CAN_FA1R_FACT23_Msk (0x1U << CAN_FA1R_FACT23_Pos) USB_OTG_DCTL_GONSTS_Msk (0x1U << USB_OTG_DCTL_GONSTS_Pos) TIM_SR_CC2OF TIM_SR_CC2OF_Msk DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk CAN_F8R1_FB12_Pos (12U) DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE) __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) do{ TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); }while(0U) CAN_F1R1_FB0_Msk (0x1U << CAN_F1R1_FB0_Pos) __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET CAN_F3R2_FB25 CAN_F3R2_FB25_Msk FMC_BWTR2_DATAST_Msk (0xFFU << FMC_BWTR2_DATAST_Pos) GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk CAN_F1R2_FB14 CAN_F1R2_FB14_Msk USART_CR3_IREN USART_CR3_IREN_Msk USB_OTG_GAHBCFG_TXFELVL_Pos (7U) CAN_F8R2_FB21_Pos (21U) TIM_CCMR1_IC2PSC_1 (0x2U << TIM_CCMR1_IC2PSC_Pos) SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE FMC_BWTR3_ACCMOD_1 (0x2U << FMC_BWTR3_ACCMOD_Pos) USB_OTG_HCCHAR_DAD_0 (0x01U << USB_OTG_HCCHAR_DAD_Pos) SPDIFRX_DIR_THI_Msk (0x13FFU << SPDIFRX_DIR_THI_Pos) GPIO_AFRL_AFSEL6_Pos (24U) USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) CAN_F3R2_FB26_Msk (0x1U << CAN_F3R2_FB26_Pos) FLASH_OPT_KEY1 0x08192A3BU RCC_CR_HSION_Pos (0U) __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE DATA_CACHE_ENABLE 1U GPIO_BRR_BR5_Msk (0x1U << GPIO_BRR_BR5_Pos) IS_TIM_CLOCKPRESCALER(PRESCALER) (((PRESCALER) == TIM_CLOCKPRESCALER_DIV1) || ((PRESCALER) == TIM_CLOCKPRESCALER_DIV2) || ((PRESCALER) == TIM_CLOCKPRESCALER_DIV4) || ((PRESCALER) == TIM_CLOCKPRESCALER_DIV8)) __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT GPIO_IDR_ID0_Msk (0x1U << GPIO_IDR_ID0_Pos) RCC_CIR_HSIRDYC_Pos (18U) FMPI2C_ISR_TXIS FMPI2C_ISR_TXIS_Msk __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE IS_RCC_I2SAPB2CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_I2SAPB2CLKSOURCE_EXT) || ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLR) || ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLSRC)) USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) TIM_DMABASE_PSC 0x0000000AU CAN_F10R1_FB30 CAN_F10R1_FB30_Msk TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_HCTSIZ_XFRSIZ_Pos) CAN_F5R1_FB17 CAN_F5R1_FB17_Msk DMA_SxFCR_FS_1 (0x2U << DMA_SxFCR_FS_Pos) __HAL_RCC_GET_CEC_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL)) HAL_DMA_ERROR_PARAM 0x00000040U RCC_APB2ENR_USART1EN_Pos (4U) IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABASE_CR1) || ((BASE) == TIM_DMABASE_CR2) || ((BASE) == TIM_DMABASE_SMCR) || ((BASE) == TIM_DMABASE_DIER) || ((BASE) == TIM_DMABASE_SR) || ((BASE) == TIM_DMABASE_EGR) || ((BASE) == TIM_DMABASE_CCMR1) || ((BASE) == TIM_DMABASE_CCMR2) || ((BASE) == TIM_DMABASE_CCER) || ((BASE) == TIM_DMABASE_CNT) || ((BASE) == TIM_DMABASE_PSC) || ((BASE) == TIM_DMABASE_ARR) || ((BASE) == TIM_DMABASE_RCR) || ((BASE) == TIM_DMABASE_CCR1) || ((BASE) == TIM_DMABASE_CCR2) || ((BASE) == TIM_DMABASE_CCR3) || ((BASE) == TIM_DMABASE_CCR4) || ((BASE) == TIM_DMABASE_BDTR) || ((BASE) == TIM_DMABASE_DCR) || ((BASE) == TIM_DMABASE_OR)) CAN_F13R1_FB24 CAN_F13R1_FB24_Msk CAN_FA1R_FACT7_Pos (7U) __GCC_IEC_559 0 ADC_SMPR1_SMP14_Pos (12U) CAN_TDL2R_DATA3_Pos (24U) CAN2_SCE_IRQn __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET SYSCFG_EXTICR4_EXTI12_PG 0x0006U FMC_SDCMR_MODE_2 (0x4U << FMC_SDCMR_MODE_Pos) QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk __HAL_RCC_SAI2_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI2RST)) CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk AES_FLAG_CCF CRYP_FLAG_CCF _SIZET_  FMC_BTR3_DATLAT_3 (0x8U << FMC_BTR3_DATLAT_Pos) TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk _read __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE L_ctermid 16 ADC_CR2_JEXTEN_1 (0x2U << ADC_CR2_JEXTEN_Pos) __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK FMC_BCR4_CBURSTRW_Pos (19U) EXTI_FTSR_TR0_Msk (0x1U << EXTI_FTSR_TR0_Pos) SPDIFRX_CR_SPDIFEN_Pos (0U) SPDIFRX_IMR_PERRIE_Pos (2U) ADC_SMPR2_SMP1_1 (0x2U << ADC_SMPR2_SMP1_Pos) __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET __HAL_RCC_SDIO_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST)) __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN)) RCC_AHB1RSTR_GPIOARST_Msk (0x1U << RCC_AHB1RSTR_GPIOARST_Pos) FMC_BCR1_FACCEN_Msk (0x1U << FMC_BCR1_FACCEN_Pos) DMA_SxCR_DIR_1 (0x2U << DMA_SxCR_DIR_Pos) USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk SDIO_ICR_DBCKENDC SDIO_ICR_DBCKENDC_Msk _emergency SPDIFRX_IFCR_SYNCDCF SPDIFRX_IFCR_SYNCDCF_Msk CAN_FM1R_FBM_Msk (0xFFFFFFFU << CAN_FM1R_FBM_Pos) RCC_APB2LPENR_SDIOLPEN_Msk (0x1U << RCC_APB2LPENR_SDIOLPEN_Pos) __weak __attribute__((weak)) SYSCFG_EXTICR4_EXTI13_Msk (0xFU << SYSCFG_EXTICR4_EXTI13_Pos) CAN_F7R2_FB11_Msk (0x1U << CAN_F7R2_FB11_Pos) ADC_SQR3_SQ6_3 (0x08U << ADC_SQR3_SQ6_Pos) TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk DMA_LISR_TCIF1_Pos (11U) CAN_F2R1_FB3_Msk (0x1U << CAN_F2R1_FB3_Pos) USB_OTG_HAINT_HAINT_Msk (0xFFFFU << USB_OTG_HAINT_HAINT_Pos) __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE USB_OTG_HCSPLT_XACTPOS_Pos (14U) FMPI2C_TIMEOUTR_TIMOUTEN_Pos (15U) CAN_F12R2_FB0_Pos (0U) __ASM __asm USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) RCC_PLLI2SCFGR_PLLI2SR_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SR_Pos) __HAL_RCC_GPIOF_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST)) CAN_IER_FFIE1_Pos (5U) GPIO_BRR_BR8 GPIO_BRR_BR8_Msk RCC_PLLSAICFGR_PLLSAIM_4 (0x10U << RCC_PLLSAICFGR_PLLSAIM_Pos) __SACCUM_FBIT__ 7 TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES RCC_CLOCKTYPE_SYSCLK 0x00000001U USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk CAN_TDT1R_TIME_Msk (0xFFFFU << CAN_TDT1R_TIME_Pos) CEC_IER_LBPEIE_Msk (0x1U << CEC_IER_LBPEIE_Pos) CF_CARD_HEAD ATA_CARD_HEAD CAN_F13R1_FB27 CAN_F13R1_FB27_Msk USB_OTG_HCFG_FSLSPCS_1 (0x2U << USB_OTG_HCFG_FSLSPCS_Pos) CEC_TXDR_TXD_Msk (0xFFU << CEC_TXDR_TXD_Pos) __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN); UNUSED(tmpreg); } while(0U) CEC_ISR_RXACKE_Msk (0x1U << CEC_ISR_RXACKE_Pos) CAN_F12R1_FB2 CAN_F12R1_FB2_Msk RTC_TAFCR_TAMPPRCH_1 (0x2U << RTC_TAFCR_TAMPPRCH_Pos) USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk ADC_SMPR2_SMP3_Pos (9U) __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE TIM_CR1_UDIS_Msk (0x1U << TIM_CR1_UDIS_Pos) __STM32F4xx_HAL_CONF_H  FLASH_TYPEPROGRAM_BYTE 0x00000000U CAN_F9R2_FB5 CAN_F9R2_FB5_Msk RCC_APB1RSTR_UART5RST_Msk (0x1U << RCC_APB1RSTR_UART5RST_Pos) __tm_yday EXTI_IMR_MR3_Pos (3U) GPIO_ODR_OD15_Msk (0x1U << GPIO_ODR_OD15_Pos) CAN_F6R2_FB22 CAN_F6R2_FB22_Msk I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk CAN_TDL0R_DATA0_Pos (0U) CAN_F11R1_FB4_Msk (0x1U << CAN_F11R1_FB4_Pos) CAN_F0R2_FB27 CAN_F0R2_FB27_Msk GPIO_MODER_MODE0_1 (0x2U << GPIO_MODER_MODE0_Pos) DMA2_Stream6_BASE (DMA2_BASE + 0x0A0U) CAN_IER_FMPIE0_Pos (1U) CAN_F4R2_FB16_Msk (0x1U << CAN_F4R2_FB16_Pos) __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED SDIO_RESPCMD_RESPCMD_Msk (0x3FU << SDIO_RESPCMD_RESPCMD_Pos) wait SDIO_DCTRL_DBLOCKSIZE_3 (0x8U << SDIO_DCTRL_DBLOCKSIZE_Pos) CAN_F4R1_FB3 CAN_F4R1_FB3_Msk FMC_BCR4_CBURSTRW_Msk (0x1U << FMC_BCR4_CBURSTRW_Pos) CAN_F13R2_FB11_Msk (0x1U << CAN_F13R2_FB11_Pos) CAN_F12R2_FB18_Pos (18U) CAN_F10R2_FB25_Pos (25U) RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2 RTC_ALRMAR_MNT_Msk (0x7U << RTC_ALRMAR_MNT_Pos) DAC_CR_WAVE2 DAC_CR_WAVE2_Msk USB_OTG_HCTSIZ_DPID_Pos (29U) _NLINK_T_DECLARED  GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7 __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE CAN_MCR_RESET_Pos (15U) SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE UART5 ((USART_TypeDef *) UART5_BASE) __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET RTC_WUTR_WUT_Msk (0xFFFFU << RTC_WUTR_WUT_Pos) USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) __STM32F4xx_HAL_PWR_EX_H  SDIO_DCTRL_RWSTOP_Msk (0x1U << SDIO_DCTRL_RWSTOP_Pos) __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET CAN_F9R2_FB14_Msk (0x1U << CAN_F9R2_FB14_Pos) __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION CAN_F6R1_FB11 CAN_F6R1_FB11_Msk CAN_F1R1_FB31_Msk (0x1U << CAN_F1R1_FB31_Pos) TIM_CCER_CC2NP_Pos (7U) USB_OTG_HAINT_HAINT_Pos (0U) FMC_BWTR2_ACCMOD FMC_BWTR2_ACCMOD_Msk CAN_F7R1_FB9_Msk (0x1U << CAN_F7R1_FB9_Pos) USB_OTG_GOTGINT_SRSSCHG_Msk (0x1U << USB_OTG_GOTGINT_SRSSCHG_Pos) FMC_SDCR1_SDCLK_Msk (0x3U << FMC_SDCR1_SDCLK_Pos) __HAL_RCC_TIM11_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN)) USB_OTG_HPTXSTS_PTXQSAV_5 (0x20U << USB_OTG_HPTXSTS_PTXQSAV_Pos) IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| ((INSTANCE) == TIM8)) SPDIFRX_CR_INSEL_Pos (16U) SDIO_STA_TXFIFOHE_Msk (0x1U << SDIO_STA_TXFIFOHE_Pos) CAN_F9R2_FB18 CAN_F9R2_FB18_Msk QUADSPI_CR_FTHRES_0 (0x01U << QUADSPI_CR_FTHRES_Pos) EXTI_SWIER_SWIER13_Msk (0x1U << EXTI_SWIER_SWIER13_Pos) SDIO_MASK_RXDAVLIE SDIO_MASK_RXDAVLIE_Msk FMC_BCR1_MWID FMC_BCR1_MWID_Msk IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7)) IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F11R2_FB13_Msk (0x1U << CAN_F11R2_FB13_Pos) AES_FLAG_WRERR CRYP_FLAG_WRERR DCMI_DR_BYTE3_Msk (0xFFU << DCMI_DR_BYTE3_Pos) IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk CAN_F11R2_FB4 CAN_F11R2_FB4_Msk __INT_FAST64_MAX__ 0x7fffffffffffffffLL RTC_CR_OSEL RTC_CR_OSEL_Msk RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1 __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET BYTE_ORDER _BYTE_ORDER WWDG_CFR_WDGTB_1 (0x2U << WWDG_CFR_WDGTB_Pos) RTC_ISR_RECALPF_Msk (0x1U << RTC_ISR_RECALPF_Pos) FMC_BTR2_DATLAT_Msk (0xFU << FMC_BTR2_DATLAT_Pos) TIM_CR1_UDIS_Pos (1U) USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFU << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED TIM_RCR_REP_Pos (0U) TIM_DIER_UDE_Pos (8U) USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFU << USB_OTG_DTXFSTS_INEPTFSAV_Pos) __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk CAN_F6R1_FB0_Pos (0U) FLASH_OPTCR_RDP_2 (0x04U << FLASH_OPTCR_RDP_Pos) FLASH_CR_PG_Msk (0x1U << FLASH_CR_PG_Pos) AHB1RSTR PWR_PVDLEVEL_5 PWR_CR_PLS_LEV5 QUADSPI_CCR_FMODE_Msk (0x3U << QUADSPI_CCR_FMODE_Pos) CAN_F0R2_FB18_Pos (18U) __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN)) TIM8_BRK_TIM12_IRQn USB_OTG_DOEPCTL_EPTYP_Pos (18U) CAN_F9R2_FB31_Msk (0x1U << CAN_F9R2_FB31_Pos) CAN_F6R1_FB6_Msk (0x1U << CAN_F6R1_FB6_Pos) __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1U << RCC_APB2LPENR_SYSCFGLPEN_Pos) IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || ((LSE) == RCC_LSE_BYPASS)) CAN_BTR_SJW_Msk (0x3U << CAN_BTR_SJW_Pos) RCC_SAI2CLKSOURCE_PLLI2S ((uint32_t)RCC_DCKCFGR_SAI2SRC_0) __LLACCUM_FBIT__ 31 USB_OTG_GINTMSK_USBRST_Msk (0x1U << USB_OTG_GINTMSK_USBRST_Pos) _SYS_TIMESPEC_H_  HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo GPIO_AFRL_AFSEL7_Pos (28U) __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED DMA2_Stream1_BASE (DMA2_BASE + 0x028U) ADC_CCR_TSVREFE_Msk (0x1U << ADC_CCR_TSVREFE_Pos) DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U) GPIO_BSRR_BS1_Pos (1U) SDIO_DTIMER_DATATIME_Msk (0xFFFFFFFFU << SDIO_DTIMER_DATATIME_Pos) _FVWRITE_IN_STREAMIO 1 ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk RCC_APB2LPENR_SDIOLPEN_Pos (11U) TIM_SLAVEMODE_DISABLE 0x00000000U GPIO_AFRH_AFRH3_0 GPIO_AFRH_AFSEL11_0 DAC_CR_TSEL1_1 (0x2U << DAC_CR_TSEL1_Pos) RTC_ISR_TSF RTC_ISR_TSF_Msk GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6 USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFU << USB_OTG_DVBUSPULSE_DVBUSP_Pos) MPU_REGION_SIZE_64MB ((uint8_t)0x19) SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) DMA_FLAG_TEIF2_6 0x00080000U SysTick_IRQn CAN_MSR_ERRI_Pos (2U) QUADSPI_FCR_CTEF_Msk (0x1U << QUADSPI_FCR_CTEF_Pos) GPIO_OSPEEDR_OSPEED9_Msk (0x3U << GPIO_OSPEEDR_OSPEED9_Pos) __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE DMA_LIFCR_CDMEIF2_Pos (18U) CAN_F12R1_FB13_Msk (0x1U << CAN_F12R1_FB13_Pos) RCC_APB2LPENR_SPI1LPEN_Pos (12U) CAN_F3R1_FB13_Pos (13U) FMC_PMEM_MEMWAIT2_4 (0x10U << FMC_PMEM_MEMWAIT2_Pos) ADC_MULTIMODE_SUPPORT  __HAL_DBGMCU_UNFREEZE_TIM6() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM6_STOP)) I2C_SR1_ARLO_Pos (9U) GPIO_BSRR_BS_2 GPIO_BSRR_BS2 TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2 GPIO_BRR_BR15_Msk (0x1U << GPIO_BRR_BR15_Pos) CAN_F2R2_FB28_Pos (28U) GPIO_AF7_UART5 ((uint8_t)0x07) __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE GPIO_AF3_CEC ((uint8_t)0x03) CAN_MSR_SLAKI_Msk (0x1U << CAN_MSR_SLAKI_Pos) CAN_FA1R_FACT17_Pos (17U) IWDG_SR_PVU_Pos (0U) RTC_DR_WDU_2 (0x4U << RTC_DR_WDU_Pos) CAN_RDT1R_FMI_Pos (8U) I2C_SR1_RXNE_Msk (0x1U << I2C_SR1_RXNE_Pos) USB_OTG_DIEPCTL_NAKSTS_Pos (17U) __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk SPDIFRX_IMR_RXNEIE_Msk (0x1U << SPDIFRX_IMR_RXNEIE_Pos) CAN_F8R2_FB26_Msk (0x1U << CAN_F8R2_FB26_Pos) CAN_F12R2_FB3_Pos (3U) CAN_F2R1_FB21_Msk (0x1U << CAN_F2R1_FB21_Pos) _GCC_MAX_ALIGN_T  __HAL_RCC_WWDG_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST)) RCC_PLLCFGR_PLLN_2 (0x004U << RCC_PLLCFGR_PLLN_Pos) SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) CAN_FM1R_FBM19_Msk (0x1U << CAN_FM1R_FBM19_Pos) CAN_F5R1_FB24 CAN_F5R1_FB24_Msk CAN_F11R2_FB26_Msk (0x1U << CAN_F11R2_FB26_Pos) SYSCFG_EXTICR3_EXTI8_PA 0x0000U USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) FMC_BCR3_MUXEN_Msk (0x1U << FMC_BCR3_MUXEN_Pos) __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE USART_GTPR_PSC_Msk (0xFFU << USART_GTPR_PSC_Pos) CAN_F13R2_FB7 CAN_F13R2_FB7_Msk QUADSPI_CR_FTIE_Msk (0x1U << QUADSPI_CR_FTIE_Pos) LSI_TIMEOUT_VALUE 2U SDIO_ARG_CMDARG SDIO_ARG_CMDARG_Msk USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE FMC_PMEM_MEMHOLD2_1 (0x02U << FMC_PMEM_MEMHOLD2_Pos) RTC_DR_WDU_Pos (13U) GPIO_BSRR_BS_6 GPIO_BSRR_BS6 ADC_SMPR2_SMP8_2 (0x4U << ADC_SMPR2_SMP8_Pos) FLASH_TYPEERASE_SECTORS 0x00000000U IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE GPIO_PUPDR_PUPD9_1 (0x2U << GPIO_PUPDR_PUPD9_Pos) GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk CAN_TI1R_EXID CAN_TI1R_EXID_Msk RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__)) USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk FMC_SDSR_MODES2 FMC_SDSR_MODES2_Msk CAN_F8R1_FB0_Msk (0x1U << CAN_F8R1_FB0_Pos) CEC_IER_RXBRIE_Msk (0x1U << CEC_IER_RXBRIE_Pos) __LLFRACT_EPSILON__ 0x1P-63LLR CAN_F11R2_FB26 CAN_F11R2_FB26_Msk GPIO_AFRH_AFSEL15_Msk (0xFU << GPIO_AFRH_AFSEL15_Pos) RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk RTC_CALR_CALM_6 (0x040U << RTC_CALR_CALM_Pos) __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) EXTI_FTSR_TR3_Pos (3U) __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE FLASH_SCALE3_LATENCY2_FREQ 60000000U CAN_F0R1_FB19 CAN_F0R1_FB19_Msk DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk CAN_RDT1R_TIME_Msk (0xFFFFU << CAN_RDT1R_TIME_Pos) __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk SysTick_CALIB_TENMS_Pos 0U CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) FMC_BTR2_BUSTURN_3 (0x8U << FMC_BTR2_BUSTURN_Pos) USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1U << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE DMA_HISR_TEIF5_Msk (0x1U << DMA_HISR_TEIF5_Pos) GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8 ADC_JSQR_JSQ2_3 (0x08U << ADC_JSQR_JSQ2_Pos) __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED RCC_APB1ENR_TIM7EN_Msk (0x1U << RCC_APB1ENR_TIM7EN_Pos) CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk FLASH_LATENCY_8 FLASH_ACR_LATENCY_8WS ADC_CSR_STRT2 ADC_CSR_STRT2_Msk RTC_ALRMAR_MNT_0 (0x1U << RTC_ALRMAR_MNT_Pos) CAN_F4R1_FB0_Msk (0x1U << CAN_F4R1_FB0_Pos) USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk UART_HWCONTROL_NONE 0x00000000U CAN_F7R1_FB10 CAN_F7R1_FB10_Msk DMA_FLAG_TCIF1_5 0x00000800U SPDIFRX_DR1_C SPDIFRX_DR1_C_Msk SAI_xSLOTR_SLOTSZ_Msk (0x3U << SAI_xSLOTR_SLOTSZ_Pos) SAI_GCR_SYNCOUT_Msk (0x3U << SAI_GCR_SYNCOUT_Pos) CAN_F1R1_FB15 CAN_F1R1_FB15_Msk HAL_TickFreqTypeDef DMA_PFCTRL ((uint32_t)DMA_SxCR_PFCTRL) __XSTRING(x) __STRING(x) RTC_ALRMBR_SU_0 (0x1U << RTC_ALRMBR_SU_Pos) RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk CAN_F0R1_FB6_Msk (0x1U << CAN_F0R1_FB6_Pos) QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk CAN_F11R1_FB28_Msk (0x1U << CAN_F11R1_FB28_Pos) DAC_CR_MAMP1_0 (0x1U << DAC_CR_MAMP1_Pos) USB_OTG_CHNUM_1 (0x2U << USB_OTG_CHNUM_Pos) FMPI2C_CR1_NOSTRETCH_Pos (17U) FMC_BWTR3_BUSTURN_3 (0x8U << FMC_BWTR3_BUSTURN_Pos) USB_OTG_FRMNUM_2 (0x4U << USB_OTG_FRMNUM_Pos) __HAL_RCC_SPI3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET) CAN_F2R2_FB28_Msk (0x1U << CAN_F2R2_FB28_Pos) I2C_CR1_SWRST_Pos (15U) __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET GPIO_AF7_USART3 ((uint8_t)0x07) CAN_F4R1_FB24_Msk (0x1U << CAN_F4R1_FB24_Pos) CAN_F6R2_FB6 CAN_F6R2_FB6_Msk FLASH_OPTCR_BFB2 FLASH_OPTCR_BFB2_Msk GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk CAN_FFA1R_FFA_Msk (0xFFFFFFFU << CAN_FFA1R_FFA_Pos) USB_OTG_GINTMSK_ESUSPM_Msk (0x1U << USB_OTG_GINTMSK_ESUSPM_Pos) RCC_CSR_LSIRDY_Msk (0x1U << RCC_CSR_LSIRDY_Pos) USB_OTG_HCINTMSK_STALLM_Msk (0x1U << USB_OTG_HCINTMSK_STALLM_Pos) OTG_HS_WKUP_IRQn USB_OTG_TX0FSA_Pos (0U) SAI_xCR2_COMP_Pos (14U) RCC_APB1LPENR_TIM14LPEN_Msk (0x1U << RCC_APB1LPENR_TIM14LPEN_Pos) SDIO_STA_TXFIFOF_Msk (0x1U << SDIO_STA_TXFIFOF_Pos) RCC_CSR_PINRSTF_Msk (0x1U << RCC_CSR_PINRSTF_Pos) FMC_SDCR2_CAS_Msk (0x3U << FMC_SDCR2_CAS_Pos) CAN_F13R2_FB15 CAN_F13R2_FB15_Msk USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk QUADSPI_CR_SSHIFT_Pos (4U) ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk SDIO_MASK_RXACTIE SDIO_MASK_RXACTIE_Msk GPIO_IDR_ID9 GPIO_IDR_ID9_Msk SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk CAN_F7R2_FB26_Msk (0x1U << CAN_F7R2_FB26_Pos) __UINT8_MAX__ 0xff TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS CAN_F4R2_FB0_Pos (0U) IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB) || ((INSTANCE) == GPIOC) || ((INSTANCE) == GPIOD) || ((INSTANCE) == GPIOE) || ((INSTANCE) == GPIOF) || ((INSTANCE) == GPIOG) || ((INSTANCE) == GPIOH)) DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) RCC_RTCCLKSOURCE_HSE_DIV28 0x001C0300U RCC_APB1RSTR_I2C2RST_Pos (22U) USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD HAL_UART_ERROR_FE 0x00000004U USB_OTG_GUSBCFG_TOCAL_Msk (0x7U << USB_OTG_GUSBCFG_TOCAL_Pos) EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk QUADSPI_CR_PRESCALER_Msk (0xFFU << QUADSPI_CR_PRESCALER_Pos) USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U) ADC_SMPR2_SMP6_Msk (0x7U << ADC_SMPR2_SMP6_Pos) CAN_F10R2_FB16 CAN_F10R2_FB16_Msk xPSR_N_Pos 31U GPIO_IDR_ID4_Msk (0x1U << GPIO_IDR_ID4_Pos) __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE __HAL_DBGMCU_UNFREEZE_CAN1() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN1_STOP)) CAN_F12R1_FB13_Pos (13U) CAN_F10R1_FB20_Pos (20U) RTC_ALRMAR_MNU_0 (0x1U << RTC_ALRMAR_MNU_Pos) GPIO_BSRR_BS_14 GPIO_BSRR_BS14 USB_OTG_DOEPEACHMSK1_BIM_Pos (9U) SYSCFG_PMC_ADCxDC2_Pos (16U) USB_OTG_HPRT_POCCHNG_Msk (0x1U << USB_OTG_HPRT_POCCHNG_Pos) PWR_CR_PVDE_Pos (4U) __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET CEC_CFGR_OAR CEC_CFGR_OAR_Msk FMC_SDCR1_RBURST FMC_SDCR1_RBURST_Msk __STM32F4xx_HAL_FLASH_EX_H  TIM_CR1_CMS_Pos (5U) FMC_BCR3_FACCEN_Pos (6U) __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE CMP_PD_BitNumber CMP_PD_BIT_NUMBER SPI_DR_DR_Pos (0U) ADC_JSQR_JL_Pos (20U) __lock_init(lock) __retarget_lock_init(&lock) RCC_CKGATENR_SRAM_CKEN RCC_CKGATENR_SRAM_CKEN_Msk __DEC32_MIN__ 1E-95DF USB_OTG_EPNUM_0 (0x1U << USB_OTG_EPNUM_Pos) CAN_TDT0R_TGT_Pos (8U) CAN_F4R1_FB1 CAN_F4R1_FB1_Msk SCB_DFSR_HALTED_Msk (1UL ) _INT32_EQ_LONG  EXTI3_IRQn DAC_CR_MAMP1_1 (0x2U << DAC_CR_MAMP1_Pos) CAN_F2R2_FB20 CAN_F2R2_FB20_Msk CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) DMA_MBURST_INC16 ((uint32_t)DMA_SxCR_MBURST) CAN_F6R2_FB13_Pos (13U) EXTI_IMR_MR22_Pos (22U) ITM_IWR_ATVALIDM_Pos 0U GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk GPIO_LCKR_LCK7_Pos (7U) GPIO_BSRR_BS3_Msk (0x1U << GPIO_BSRR_BS3_Pos) CAN_FS1R_FSC24 CAN_FS1R_FSC24_Msk CAN_F0R1_FB16_Msk (0x1U << CAN_F0R1_FB16_Pos) GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1 __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE RCC_FLAG_PLLRDY ((uint8_t)0x39) __FRACT_EPSILON__ 0x1P-15R I2C_SR2_MSL_Msk (0x1U << I2C_SR2_MSL_Pos) CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) USB_OTG_HPTXFSIZ_PTXFD_Pos (16U) CAN_FFA1R_FFA27_Msk (0x1U << CAN_FFA1R_FFA27_Pos) SPI_SR_CHSIDE_Msk (0x1U << SPI_SR_CHSIDE_Pos) DMA_SxCR_CHSEL_2 0x08000000U CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk GPIO_LCKR_LCK0_Msk (0x1U << GPIO_LCKR_LCK0_Pos) TIM_BDTR_BKE_Pos (12U) RCC_DCKCFGR2_SPDIFRXSEL RCC_DCKCFGR2_SPDIFRXSEL_Msk USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk CAN_F12R1_FB30_Pos (30U) CAN_F6R1_FB23 CAN_F6R1_FB23_Msk DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk _READ_WRITE_BUFSIZE_TYPE int __UINT_LEAST16_MAX__ 0xffff __TQ_FBIT__ 127 CAN_F0R1_FB28 CAN_F0R1_FB28_Msk __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOHLPEN)) USB_OTG_HCSPLT_COMPLSPLT_Pos (16U) _N_LISTS 30 USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE FMC_SDSR_MODES2_Pos (3U) ADC_CR1_JAWDEN_Pos (22U) CAN_F1R1_FB20 CAN_F1R1_FB20_Msk RTC_ALRMAR_MSK1_Pos (7U) EXTI_IMR_MR16_Pos (16U) FMPI2C_CR2_NACK_Pos (15U) CSR_OFFSET_BB PWR_CSR_OFFSET_BB GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0 CAN_FFA1R_FFA8_Msk (0x1U << CAN_FFA1R_FFA8_Pos) QUADSPI_DCR_FSIZE_Msk (0x1FU << QUADSPI_DCR_FSIZE_Pos) SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) CAN_F12R1_FB4_Pos (4U) INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1) RTC_TR_PM RTC_TR_PM_Msk __HAL_RCC_I2S_APB1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2S1SRC, (__SOURCE__))) __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM FMC_SDTR1_TRAS_Msk (0xFU << FMC_SDTR1_TRAS_Pos) CAN_F7R1_FB0 CAN_F7R1_FB0_Msk RTC_TR_SU_1 (0x2U << RTC_TR_SU_Pos) FMC_BWTR2_BUSTURN_Msk (0xFU << FMC_BWTR2_BUSTURN_Pos) __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET RCC_AHB2LPENR_DCMILPEN_Msk (0x1U << RCC_AHB2LPENR_DCMILPEN_Pos) SYSCFG_EXTICR4_EXTI12_PI 0x0008U UART_IT_MASK 0x0000FFFFU CAN_F8R2_FB23_Pos (23U) CAN_F8R1_FB8_Pos (8U) CAN_TSR_ABRQ1_Pos (15U) TIM_TS_NONE 0x0000FFFFU RCC_PLLMUL_24 RCC_PLL_MUL24 I2C_SR1_BERR I2C_SR1_BERR_Msk GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk GPIO_BRR_BR15_Pos (15U) PWR_CR_PLS_Pos (5U) DMA_FIFO_THRESHOLD_1QUARTERFULL 0x00000000U ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk I2C_SR1_PECERR I2C_SR1_PECERR_Msk __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL ) CAN_F0R2_FB11_Msk (0x1U << CAN_F0R2_FB11_Pos) USB_OTG_GINTSTS_OEPINT_Pos (19U) ADC123_COMMON ((ADC_Common_TypeDef *) ADC123_COMMON_BASE) __HAL_TIM_SET_ICPRESCALER(__HANDLE__,__CHANNEL__,__ICPSC__) do{ TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); } while(0U) ADC_CR1_DISCNUM_1 (0x2U << ADC_CR1_DISCNUM_Pos) CAN_F8R2_FB16_Msk (0x1U << CAN_F8R2_FB16_Pos) FLASH_ACR_LATENCY_10WS 0x0000000AU FMPI2C_ISR_OVR_Msk (0x1U << FMPI2C_ISR_OVR_Pos) FMC_SR_ILS FMC_SR_ILS_Msk RCC_CR_PLLI2SRDY_Msk (0x1U << RCC_CR_PLLI2SRDY_Pos) FMPI2C_OAR2_OA2MSK_Msk (0x7U << FMPI2C_OAR2_OA2MSK_Pos) DMA_LISR_HTIF1_Msk (0x1U << DMA_LISR_HTIF1_Pos) GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8 USB_OTG_DIEPINT_TOC_Msk (0x1U << USB_OTG_DIEPINT_TOC_Pos) CAN_F9R1_FB19 CAN_F9R1_FB19_Msk TIM8 ((TIM_TypeDef *) TIM8_BASE) DMA1_Stream6_BASE (DMA1_BASE + 0x0A0U) CAN_FFA1R_FFA1_Pos (1U) RTC_TAFCR_TAMPIE_Msk (0x1U << RTC_TAFCR_TAMPIE_Pos) CAN_F2R1_FB14 CAN_F2R1_FB14_Msk GPIO_OSPEEDR_OSPEED1_Msk (0x3U << GPIO_OSPEEDR_OSPEED1_Pos) FLASH_OPTCR_RDP_7 (0x80U << FLASH_OPTCR_RDP_Pos) QUADSPI_DCR_CSHT_1 (0x2U << QUADSPI_DCR_CSHT_Pos) USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk USB_OTG_GLPMCFG_SLPSTS_Msk (0x1U << USB_OTG_GLPMCFG_SLPSTS_Pos) RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK CAN_F6R1_FB2 CAN_F6R1_FB2_Msk __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS __HAL_DBGMCU_UNFREEZE_TIM4() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM4_STOP)) RCC_APB1ENR_FMPI2C1EN_Pos (24U) EXTI_PR_PR12_Msk (0x1U << EXTI_PR_PR12_Pos) TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) __has_feature(x) 0 GPIO_AFRH_AFSEL13_1 (0x2U << GPIO_AFRH_AFSEL13_Pos) CAN_F5R2_FB2 CAN_F5R2_FB2_Msk FMC_BWTR3_ACCMOD_0 (0x1U << FMC_BWTR3_ACCMOD_Pos) EXTI_RTSR_TR18_Pos (18U) ADC_CSR_JSTRT1_Pos (3U) TIM_OCIDLESTATE_RESET 0x00000000U RCC_DCKCFGR_I2S2SRC_Msk (0x3U << RCC_DCKCFGR_I2S2SRC_Pos) DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk ADC_CSR_STRT1_Msk (0x1U << ADC_CSR_STRT1_Pos) ADC_SR_OVR_Pos (5U) HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2 CAN_FMR_CAN2SB_Msk (0x3FU << CAN_FMR_CAN2SB_Pos) RCC_APB2LPENR_TIM10LPEN_Pos (17U) CAN_F2R1_FB23_Pos (23U) RTC_ALRMBR_HT_Pos (20U) __FAST32  QUADSPI_CCR_INSTRUCTION_3 (0x08U << QUADSPI_CCR_INSTRUCTION_Pos) RCC_MCO1SOURCE_LSE RCC_CFGR_MCO1_0 __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET ADC_CCR_DDS_Pos (13U) USB_OTG_DTHRCTL_ARPEN_Pos (27U) CAN_FM1R_FBM4_Pos (4U) USART_GTPR_PSC_Pos (0U) GPIO_AF10_QSPI ((uint8_t)0x0A) RCC_AHB3_SUPPORT  GPIO_AFRL_AFSEL0_1 (0x2U << GPIO_AFRL_AFSEL0_Pos) MPU_TYPE_DREGION_Pos 8U DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk TIM_PSC_PSC_Msk (0xFFFFU << TIM_PSC_PSC_Pos) USB_OTG_GUSBCFG_SRPCAP_Msk (0x1U << USB_OTG_GUSBCFG_SRPCAP_Pos) RTC_TAFCR_TAMPFLT_Pos (11U) RCC_APB2RSTR_SAI2RST RCC_APB2RSTR_SAI2RST_Msk __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE __HAL_DBGMCU_FREEZE_TIM10() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM10_STOP)) CAN_F10R2_FB5 CAN_F10R2_FB5_Msk EXTI_SWIER_SWIER21_Msk (0x1U << EXTI_SWIER_SWIER21_Pos) DAC_CR_EN2_Pos (16U) USART6 ((USART_TypeDef *) USART6_BASE) WWDG_CFR_W4 WWDG_CFR_W_4 USB_OTG_GINTSTS_USBRST_Msk (0x1U << USB_OTG_GINTSTS_USBRST_Pos) GPIO_AF6_SPI2 ((uint8_t)0x06) RCC_APB2LPENR_USART6LPEN_Pos (5U) __HAL_RCC_I2C2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C2RST)) AHB1LPENR TIM_DMABase_OR1 TIM_DMABASE_OR1 USART_GTPR_PSC_0 (0x01U << USART_GTPR_PSC_Pos) __wchar_t__  SAI_xSR_FLVL_0 (0x1U << SAI_xSR_FLVL_Pos) CAN_F4R2_FB4 CAN_F4R2_FB4_Msk RTC_ALRMBR_MSK1_Msk (0x1U << RTC_ALRMBR_MSK1_Pos) DCMI_CR_OELS_Msk (0x1U << DCMI_CR_OELS_Pos) RCC_AHB1ENR_GPIOEEN_Pos (4U) __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE CAN_F2R1_FB17_Pos (17U) RCC_CR_HSICAL_0 (0x01U << RCC_CR_HSICAL_Pos) ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk CAN_F11R2_FB12_Msk (0x1U << CAN_F11R2_FB12_Pos) GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk __HAL_DBGMCU_FREEZE_TIM9() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM9_STOP)) SDIO_DCTRL_RWMOD SDIO_DCTRL_RWMOD_Msk __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE RTC_DR_YT_2 (0x4U << RTC_DR_YT_Pos) __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET CAN_F13R1_FB16 CAN_F13R1_FB16_Msk CAN_F13R1_FB6 CAN_F13R1_FB6_Msk TIM_CCMR1_IC1F_Msk (0xFU << TIM_CCMR1_IC1F_Pos) DCMI_CR_CM_Pos (1U) CAN_F4R1_FB1_Pos (1U) USB_OTG_GINTSTS_ENUMDNE_Pos (13U) CAN_F13R2_FB20_Pos (20U) DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE) SDIO_DTIMER_DATATIME_Pos (0U) OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1 RCC_CSR_WWDGRSTF_Pos (30U) ADC_CR1_EOCIE_Pos (5U) RCC_PLLCFGR_PLLN_1 (0x002U << RCC_PLLCFGR_PLLN_Pos) USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk CMPCR_OFFSET (SYSCFG_OFFSET + 0x20U) __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET CAN_F0R1_FB26_Msk (0x1U << CAN_F0R1_FB26_Pos) DWT_EXCCNT_EXCCNT_Msk (0xFFUL ) RTC_TSTR_MNT_1 (0x2U << RTC_TSTR_MNT_Pos) RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk _stdout_r(x) ((x)->_stdout) GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8 ADC_CR1_DISCEN_Pos (11U) CAN_F4R2_FB29 CAN_F4R2_FB29_Msk TIM_CCMR1_CC2S_Msk (0x3U << TIM_CCMR1_CC2S_Pos) CAN_FFA1R_FFA25_Pos (25U) RCC_APB1ENR_PWREN_Pos (28U) SAI_xCR2_COMP SAI_xCR2_COMP_Msk SPI_I2SCFGR_CKPOL_Msk (0x1U << SPI_I2SCFGR_CKPOL_Pos) __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT __tm_sec CAN_TSR_TXOK0_Msk (0x1U << CAN_TSR_TXOK0_Pos) SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1) CAN_F8R1_FB3_Msk (0x1U << CAN_F8R1_FB3_Pos) CAN_F4R1_FB27_Pos (27U) FMC_SDCR1_RPIPE_Msk (0x3U << FMC_SDCR1_RPIPE_Pos) __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE EXTI_SWIER_SWIER1_Msk (0x1U << EXTI_SWIER_SWIER1_Pos) I2C_CR2_FREQ_0 (0x01U << I2C_CR2_FREQ_Pos) SAI_xCR1_DMAEN_Msk (0x1U << SAI_xCR1_DMAEN_Pos) FMC_SDCMR_NRFS_Pos (5U) CAN_FS1R_FSC1_Pos (1U) FMC_BCR4_MUXEN_Pos (1U) RCC_MCO_DIV8 RCC_MCODIV_8 CAN_MSR_INAK_Pos (0U) FLASH_ACR_DCEN_Msk (0x1U << FLASH_ACR_DCEN_Pos) GPIO_BSRR_BR1_Pos (17U) I2C_CR2_FREQ I2C_CR2_FREQ_Msk DWT_FUNCTION_FUNCTION_Pos 0U USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1U << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE TIM_EGR_CC1G TIM_EGR_CC1G_Msk FMC_SDCR1_MWID_Pos (4U) TIM_CCMR2_CC4S_1 (0x2U << TIM_CCMR2_CC4S_Pos) GPIO_AF2_TIM4 ((uint8_t)0x02) __DEC64_MIN__ 1E-383DD CAN_F4R2_FB0 CAN_F4R2_FB0_Msk WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1 DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk FMC_SDTR2_TRP FMC_SDTR2_TRP_Msk __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED USB_OTG_DIEPCTL_STALL_Msk (0x1U << USB_OTG_DIEPCTL_STALL_Pos) RTC_TR_MNT RTC_TR_MNT_Msk __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR)) __HAL_RCC_SAI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI1EN)) RCC_APB2RSTR_USART6RST_Pos (5U) FMC_BCR1_CBURSTRW_Pos (19U) MAC_ADDR4 0U GPIO_AF5_SPI2 ((uint8_t)0x05) IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW) || ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || ((SPEED) == GPIO_SPEED_FREQ_HIGH) || ((SPEED) == GPIO_SPEED_FREQ_VERY_HIGH)) CAN_F10R2_FB4_Pos (4U) USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1U << USB_OTG_GRSTCTL_RXFFLSH_Pos) DAC_CR_DMAEN1_Pos (12U) CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk CAN_F12R2_FB8 CAN_F12R2_FB8_Msk EXTI_PR_PR19 EXTI_PR_PR19_Msk __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE FMC_SDTR1_TRP_Pos (20U) CAN_F6R2_FB15 CAN_F6R2_FB15_Msk __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk USB_OTG_HCINTMSK_DTERRM_Pos (10U) RCC_SYSCLKSOURCE_PLLRCLK ((uint32_t)(RCC_CFGR_SW_0 | RCC_CFGR_SW_1)) USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk CAN_F3R2_FB13_Pos (13U) GPIO_OTYPER_OT6_Msk (0x1U << GPIO_OTYPER_OT6_Pos) CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk CAN_F7R1_FB0_Msk (0x1U << CAN_F7R1_FB0_Pos) CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish I2C_FLTR_ANOFF_Msk (0x1U << I2C_FLTR_ANOFF_Pos) PWR_CR_DBP_Msk (0x1U << PWR_CR_DBP_Pos) _QUAD_HIGHWORD 1 SYSCFG_EXTICR1_EXTI2_PA 0x0000U USART_CR3_IRLP USART_CR3_IRLP_Msk __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 : DMA_FLAG_TEIF3_7) USB_OTG_GLPMCFG_L1SSEN_Msk (0x1U << USB_OTG_GLPMCFG_L1SSEN_Pos) RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U FMC_PMEM_MEMHIZ2_5 (0x20U << FMC_PMEM_MEMHIZ2_Pos) __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE __need_wchar_t USB_OTG_GLPMCFG_LPMEN_Pos (0U) CAN_FS1R_FSC9_Msk (0x1U << CAN_FS1R_FSC9_Pos) __UINT32_TYPE__ long unsigned int CEC_CR_CECEN_Msk (0x1U << CEC_CR_CECEN_Pos) FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED TIM_DMABASE_CCMR1 0x00000006U RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5 __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 : DMA_FLAG_TCIF3_7) GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk SYSCFG_SWP_FMC SYSCFG_MEMRMP_SWP_FMC USB_OTG_HCINTMSK_TXERRM_Msk (0x1U << USB_OTG_HCINTMSK_TXERRM_Pos) CAN_F13R2_FB3_Pos (3U) GPIO_OSPEEDR_OSPEED14_1 (0x2U << GPIO_OSPEEDR_OSPEED14_Pos) __UFRACT_MIN__ 0.0UR DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk TIM_EGR_BG_Msk (0x1U << TIM_EGR_BG_Pos) CEC_IER_RXOVRIE_Pos (2U) DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk CAN_F12R2_FB26_Msk (0x1U << CAN_F12R2_FB26_Pos) DMA_SxCR_PL_0 (0x1U << DMA_SxCR_PL_Pos) DMA_MDATAALIGN_WORD ((uint32_t)DMA_SxCR_MSIZE_1) SDIO_STA_CMDACT_Msk (0x1U << SDIO_STA_CMDACT_Pos) RCC_CIR_CSSF_Pos (7U) USB_OTG_HPRT_PRST_Msk (0x1U << USB_OTG_HPRT_PRST_Pos) TIM6_BASE (APB1PERIPH_BASE + 0x1000U) CAN_F3R1_FB26_Msk (0x1U << CAN_F3R1_FB26_Pos) __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT SYSCFG_EXTICR1_EXTI1_PF 0x0050U TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk CAN_F0R1_FB6 CAN_F0R1_FB6_Msk USB_OTG_HCSPLT_XACTPOS_1 (0x2U << USB_OTG_HCSPLT_XACTPOS_Pos) FMC_BWTR3_BUSTURN_2 (0x4U << FMC_BWTR3_BUSTURN_Pos) INT32_MAX (__INT32_MAX__) EXTI_FTSR_TR11_Pos (11U) FLASH_CR_MER_Msk (0x1U << FLASH_CR_MER_Pos) CR_MRLVDS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (MRLVDS_BIT_NUMBER * 4U)) SPDIFRX_DR0_V_Pos (25U) PWR_FLAG_UDRDY PWR_CSR_UDSWRDY CAN_F5R2_FB23_Pos (23U) USB_OTG_GOTGCTL_ASVLD_Pos (18U) FMC_BWTR4_BUSTURN_2 (0x4U << FMC_BWTR4_BUSTURN_Pos) TIM_CR2_OIS1N_Pos (9U) TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk CAN_F1R2_FB3_Msk (0x1U << CAN_F1R2_FB3_Pos) EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk DCMI_CR_HSPOL_Msk (0x1U << DCMI_CR_HSPOL_Pos) GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5 USART_CR2_STOP USART_CR2_STOP_Msk __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__,__CKD__) do{ (__HANDLE__)->Instance->CR1 &= (uint16_t)(~TIM_CR1_CKD); (__HANDLE__)->Instance->CR1 |= (__CKD__); (__HANDLE__)->Init.ClockDivision = (__CKD__); } while(0U) RCC_HSI_ON ((uint8_t)0x01) GPIO_MODER_MODER10_Msk (0x3U << GPIO_MODER_MODER10_Pos) PWR_CR_ODEN_Msk (0x1U << PWR_CR_ODEN_Pos) SCB_CFSR_USGFAULTSR_Pos 16U RTC_CR_COE_Pos (23U) GPIO_AFRL_AFSEL3_3 (0x8U << GPIO_AFRL_AFSEL3_Pos) CAN_F8R1_FB24_Msk (0x1U << CAN_F8R1_FB24_Pos) SYSCFG_EXTICR2_EXTI5_PG 0x0060U FMPI2C_ISR_TCR_Msk (0x1U << FMPI2C_ISR_TCR_Pos) CAN_F1R2_FB9_Msk (0x1U << CAN_F1R2_FB9_Pos) __HAL_RCC_DMA1_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA1RST)) SYSCFG_EXTICR4_EXTI15_PB 0x1000U USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk I2C_SR1_TXE_Pos (7U) __NOR_WRITE NOR_WRITE USB_OTG_FIFO_SIZE 0x1000U GPIO_ODR_OD9 GPIO_ODR_OD9_Msk __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR SDIO_MASK_CMDRENDIE SDIO_MASK_CMDRENDIE_Msk IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C2) || ((INSTANCE) == I2C3)) INT64_MAX (__INT64_MAX__) CAN_F5R2_FB17_Pos (17U) __HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST)) FMPI2C_CR2_RELOAD_Pos (24U) GPIO_AFRL_AFRL7_1 GPIO_AFRL_AFSEL7_1 CAN_F4R1_FB2_Msk (0x1U << CAN_F4R1_FB2_Pos) WWDG_SR_EWIF WWDG_SR_EWIF_Msk __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE RCC_OSCILLATORTYPE_NONE 0x00000000U __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE USART_CR1_OVER8_Pos (15U) GPIO_ODR_ODR_8 GPIO_ODR_OD8 USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1U << USB_OTG_GINTSTS_DATAFSUSP_Pos) _BEGIN_STD_C  FLASH_PSIZE_DOUBLE_WORD 0x00000300U CAN_F2R2_FB1_Pos (1U) UART_HWCONTROL_RTS ((uint32_t)USART_CR3_RTSE) __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED USB_OTG_GINTMSK_SRQIM_Pos (30U) GPIO_ODR_OD15_Pos (15U) FLASH_SCALE2_LATENCY3_FREQ 90000000U FMC_SDTR2_TRCD_1 (0x2U << FMC_SDTR2_TRCD_Pos) SPDIFRX_CR_WFA_Msk (0x1U << SPDIFRX_CR_WFA_Pos) CAN_F0R2_FB10_Msk (0x1U << CAN_F0R2_FB10_Pos) __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE CAN_F2R1_FB21 CAN_F2R1_FB21_Msk TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE FMC_BTR4_CLKDIV_0 (0x1U << FMC_BTR4_CLKDIV_Pos) EXTI_SWIER_SWIER2_Msk (0x1U << EXTI_SWIER_SWIER2_Pos) SCB_SHCSR_MONITORACT_Pos 8U EXTI_EMR_EM2 EXTI_EMR_MR2 CAN_F5R1_FB29_Msk (0x1U << CAN_F5R1_FB29_Pos) GPIO_AFRL_AFRL4_1 GPIO_AFRL_AFSEL4_1 FMC_SDTR2_TRAS_3 (0x8U << FMC_SDTR2_TRAS_Pos) _Null_unspecified  CAN_F5R2_FB28 CAN_F5R2_FB28_Msk DMA_SxCR_DIR_0 (0x1U << DMA_SxCR_DIR_Pos) DCMI_ICR_LINE_ISC_Msk (0x1U << DCMI_ICR_LINE_ISC_Pos) SPI_DR_DR_Msk (0xFFFFU << SPI_DR_DR_Pos) RTC_BKP13R_Pos (0U) ADC_SQR1_SQ15_2 (0x04U << ADC_SQR1_SQ15_Pos) USB_OTG_GOTGCTL_SRQ_Pos (1U) SDIO_MASK_DTIMEOUTIE_Msk (0x1U << SDIO_MASK_DTIMEOUTIE_Pos) GPIO_MODER_MODE4_1 (0x2U << GPIO_MODER_MODE4_Pos) GPIO_AFRL_AFRL3_1 GPIO_AFRL_AFSEL3_1 RTC_BKP11R RTC_BKP11R_Msk USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U) EXTI_EMR_EM18 EXTI_EMR_MR18 USART_CLOCK_DISABLED USART_CLOCK_DISABLE ADC_CR1_SCAN_Pos (8U) RTC_ALRMAR_HT_1 (0x2U << RTC_ALRMAR_HT_Pos) CAN_F0R2_FB6_Msk (0x1U << CAN_F0R2_FB6_Pos) USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk CAN_F7R2_FB27_Pos (27U) SD_SDMMC_SEND_IF_COND SD_SDIO_SEND_IF_COND CAN_FMR_CAN2SB_Pos (8U) RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid) FD_SET(n,p) ((p)->fds_bits[(n)/NFDBITS] |= (1L << ((n) % NFDBITS))) CAN_RI0R_EXID CAN_RI0R_EXID_Msk MPU_REGION_NUMBER5 ((uint8_t)0x05) CEC_ISR_TXUDR_Msk (0x1U << CEC_ISR_TXUDR_Pos) GPIO_AFRL_AFSEL6_0 (0x1U << GPIO_AFRL_AFSEL6_Pos) __VERSION__ "6.3.1 20170620 (release) [ARM/embedded-6-branch revision 249437]" CAN_F11R1_FB28_Pos (28U) __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET ADC_CSR_EOC2 ADC_CSR_EOC2_Msk __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN)) MPU_HARDFAULT_NMI MPU_CTRL_HFNMIENA_Msk __INLINE inline CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) USB_OTG_GINTSTS_GINAKEFF_Msk (0x1U << USB_OTG_GINTSTS_GINAKEFF_Pos) SCB_CFSR_MEMFAULTSR_Msk (0xFFUL ) CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk TIM_SLAVEMODE_EXTERNAL1 0x00000007U __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT RCC_PLLSAICFGR_PLLSAIN RCC_PLLSAICFGR_PLLSAIN_Msk CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) __HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk SDIO_STA_RXDAVL_Pos (21U) __HAL_FLASH_INSTRUCTION_CACHE_DISABLE() (FLASH->ACR &= (~FLASH_ACR_ICEN)) RTC_TAFCR_TAMPFLT_0 (0x1U << RTC_TAFCR_TAMPFLT_Pos) USB_OTG_GAHBCFG_HBSTLEN_4 (0x7U << USB_OTG_GAHBCFG_HBSTLEN_Pos) __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE CAN_F10R2_FB20_Pos (20U) __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT GPIO_BSRR_BS_15 GPIO_BSRR_BS15 DBGMCU_CR_DBG_STANDBY_Msk (0x1U << DBGMCU_CR_DBG_STANDBY_Pos) __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET CAN_F10R1_FB10_Msk (0x1U << CAN_F10R1_FB10_Pos) RCC_PLLP_DIV4 0x00000004U FMC_BWTR2_DATAST FMC_BWTR2_DATAST_Msk EXTI_PR_PR7_Pos (7U) __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__))) PWR_CR_CWUF PWR_CR_CWUF_Msk SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE HSI_TIMEOUT_VALUE 2U SPDIFRX_IFCR_OVRCF_Pos (3U) _localtime_buf GPIO_AFRH_AFSEL12_1 (0x2U << GPIO_AFRH_AFSEL12_Pos) __HAL_RCC_TIM7_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN)) __HAL_FLASH_GET_LATENCY() (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)) DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) SCB_SCR_SLEEPONEXIT_Pos 1U WWDG_CR_T_4 (0x10U << WWDG_CR_T_Pos) CAN_F7R2_FB14 CAN_F7R2_FB14_Msk __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg RCC_APB1LPENR_PWRLPEN_Msk (0x1U << RCC_APB1LPENR_PWRLPEN_Pos) __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__SOURCE__))) CAN_F1R2_FB19 CAN_F1R2_FB19_Msk CAN_F0R2_FB8 CAN_F0R2_FB8_Msk CAN_F10R1_FB4 CAN_F10R1_FB4_Msk __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) == RESET) ADC_JOFR2_JOFFSET2_Pos (0U) CAN_MSR_RX_Pos (11U) GPIO_MODER_MODER10_1 (0x2U << GPIO_MODER_MODER10_Pos) GPIO_OSPEEDR_OSPEED1_1 (0x2U << GPIO_OSPEEDR_OSPEED1_Pos) DCMI_MIS_FRAME_MIS_Msk (0x1U << DCMI_MIS_FRAME_MIS_Pos) GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk RCC_PLLMUL_8 RCC_PLL_MUL8 BRE_BIT_NUMBER PWR_CSR_BRE_Pos TIM_CLOCKSOURCE_ITR0 0x00000000U CAN_F9R1_FB14_Msk (0x1U << CAN_F9R1_FB14_Pos) DAC_CR_TSEL1_Msk (0x7U << DAC_CR_TSEL1_Pos) RCC_PLLVCO_OUTPUT_MAX 432000000U CEC_CFGR_SFT_Pos (0U) CAN_F10R2_FB14_Pos (14U) GPIO_ODR_OD0_Msk (0x1U << GPIO_ODR_OD0_Pos) CAN_F11R2_FB18 CAN_F11R2_FB18_Msk SAI_xCR2_TRIS_Pos (4U) CAN_F6R1_FB9_Pos (9U) GPIO_MODER_MODE3_Msk (0x3U << GPIO_MODER_MODE3_Pos) FMC_SDRTR_COUNT_Pos (1U) TIM_TIM5_LSE 0x00000080U PHY_FULLDUPLEX_10M ((uint16_t)0x0100U) RCC_BDCR_RTCSEL_0 (0x1U << RCC_BDCR_RTCSEL_Pos) __u_short_defined  __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX SDIO_STA_RXFIFOHF_Msk (0x1U << SDIO_STA_RXFIFOHF_Pos) EXTI_EMR_MR5_Pos (5U) DBGMCU_IDCODE_REV_ID_Msk (0xFFFFU << DBGMCU_IDCODE_REV_ID_Pos) __HAL_UART_RESET_HANDLE_STATE(__HANDLE__) do{ (__HANDLE__)->gState = HAL_UART_STATE_RESET; (__HANDLE__)->RxState = HAL_UART_STATE_RESET; } while(0U) RTC_BKP17R_Msk (0xFFFFFFFFU << RTC_BKP17R_Pos) ADC_SQR2_SQ9_4 (0x10U << ADC_SQR2_SQ9_Pos) __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED RCC_AHB2RSTR_DCMIRST_Msk (0x1U << RCC_AHB2RSTR_DCMIRST_Pos) RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk CAN_F2R2_FB13_Msk (0x1U << CAN_F2R2_FB13_Pos) EXTI_IMR_IM13 EXTI_IMR_MR13 __STM32F4xx_HAL_PWR_H  TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) FMPI2C_TIMINGR_PRESC FMPI2C_TIMINGR_PRESC_Msk OB_RDP_LEVEL_2 ((uint8_t)0xCC) RCC_PERIPHCLK_SDMMC1 RCC_PERIPHCLK_SDIO GPIO_PUPDR_PUPD14_Pos (28U) USB_OTG_HCINTMSK_XFRCM_Msk (0x1U << USB_OTG_HCINTMSK_XFRCM_Pos) RTC_TSTR_HU_3 (0x8U << RTC_TSTR_HU_Pos) USB_OTG_GINTMSK_IISOIXFRM_Pos (20U) CAN_F13R1_FB4_Pos (4U) GPIO_LCKR_LCK10_Msk (0x1U << GPIO_LCKR_LCK10_Pos) SPDIFRX_SR_SERR SPDIFRX_SR_SERR_Msk CAN_FS1R_FSC8_Pos (8U) DAC_DHR12RD_DACC2DHR_Msk (0xFFFU << DAC_DHR12RD_DACC2DHR_Pos) CAN_F3R2_FB5 CAN_F3R2_FB5_Msk CAN_F9R1_FB8_Pos (8U) RTC_TSTR_MNT RTC_TSTR_MNT_Msk RCC_CFGR_HPRE_DIV64 0x000000C0U CAN_F6R1_FB19_Msk (0x1U << CAN_F6R1_FB19_Pos) FMC_BCR4_WREN FMC_BCR4_WREN_Msk __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__)) RCC_PLLI2SCFGR_PLLI2SM_Msk (0x3FU << RCC_PLLI2SCFGR_PLLI2SM_Pos) CAN_F8R1_FB24 CAN_F8R1_FB24_Msk UID_BASE 0x1FFF7A10U CAN_F12R2_FB24_Pos (24U) HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDef FMC_SDTR1_TRC_0 (0x1U << FMC_SDTR1_TRC_Pos) RTC_ALRMAR_SU_Pos (0U) DCMI_ICR_FRAME_ISC_Pos (0U) DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk RCC_MCODIV_1 0x00000000U EXTI15_10_IRQn CAN_F5R1_FB13_Msk (0x1U << CAN_F5R1_FB13_Pos) RCC_CR_PLLON_Pos (24U) RCC_AHB1ENR_GPIOBEN_Pos (1U) DMA_LISR_TEIF1_Pos (9U) CAN_F2R2_FB30_Msk (0x1U << CAN_F2R2_FB30_Pos) FMC_BTR3_ADDHLD_3 (0x8U << FMC_BTR3_ADDHLD_Pos) EXTI_IMR_IM17 EXTI_IMR_MR17 CAN_TDT0R_TIME_Pos (16U) CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk __HAL_RCC_GPIOC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST)) TIM_CLOCKDIVISION_DIV1 0x00000000U USB_OTG_HCFG_FSLSPCS_Pos (0U) TIM_CR1_CEN TIM_CR1_CEN_Msk _ATEXIT_SIZE 32 RTC_TSTR_PM_Pos (22U) CAN_F12R1_FB17_Msk (0x1U << CAN_F12R1_FB17_Pos) FMPI2C_CR2_RELOAD FMPI2C_CR2_RELOAD_Msk DCMI_MISR_VSYNC_MIS DCMI_MIS_VSYNC_MIS IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) RCC_SAI1CLKSOURCE_EXT ((uint32_t)RCC_DCKCFGR_SAI1SRC) DMA_SxNDT DMA_SxNDT_Msk IDCODE __HAL_RCC_DMA1_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) != RESET) __HAL_RCC_SPI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN)) SDIO_FIFOCNT_FIFOCOUNT_Pos (0U) FMPI2C_CR2_SADD_Pos (0U) __UINT_LEAST8_MAX__ 0xff CAN_F11R2_FB7_Msk (0x1U << CAN_F11R2_FB7_Pos) __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) __CORE_CM4_H_DEPENDANT  ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4 USB_OTG_GOTGCTL_DBCT_Pos (17U) USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk RCC_AHB3ENR_QSPIEN_Pos (1U) USB_OTG_DOEPCTL_EPDIS_Pos (30U) __HAL_RCC_TIM12_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN); UNUSED(tmpreg); } while(0U) assert_param(expr) ((void)0U) IS_OBEX(VALUE) (((VALUE) == OPTIONBYTE_PCROP)) GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk DMA_HISR_FEIF5_Pos (6U) CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk CAN_F3R1_FB20 CAN_F3R1_FB20_Msk CAN_F12R1_FB7 CAN_F12R1_FB7_Msk __HAL_PWR_GET_ODRUDR_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__)) GPIO_ODR_ODR_12 GPIO_ODR_OD12 SAI_xFRCR_FSPOL_Pos (17U) SDIO_RESP0_CARDSTATUS0_Pos (0U) DMA_LIFCR_CTCIF1_Pos (11U) DMA_SxPAR_PA DMA_SxPAR_PA_Msk EXTI_IMR_MR20 EXTI_IMR_MR20_Msk __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN)) RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFU << USB_OTG_HPTXSTS_PTXQSAV_Pos) USB_OTG_GOTGCTL_VBVALOEN_Pos (2U) __HAL_RCC_DMA2_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2EN)) TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk INT16_MAX (__INT16_MAX__) RCC_FLAG_IWDGRST ((uint8_t)0x7D) PWR ((PWR_TypeDef *) PWR_BASE) RTC_ISR_TSOVF_Pos (12U) CAN_F2R1_FB2_Pos (2U) RTC_BKP2R_Msk (0xFFFFFFFFU << RTC_BKP2R_Pos) __HAL_RCC_SAI2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI2EN)) FMC_BTR1_DATAST FMC_BTR1_DATAST_Msk USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk SYSCFG_EXTICR4_EXTI15_PC 0x2000U FMC_BWTR3_ADDHLD_Msk (0xFU << FMC_BWTR3_ADDHLD_Pos) EXTI_RTSR_TR6_Msk (0x1U << EXTI_RTSR_TR6_Pos) IS_TIM_TRIGGERFILTER(ICFILTER) ((ICFILTER) <= 0x0FU) RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 EXTI_EMR_MR16_Msk (0x1U << EXTI_EMR_MR16_Pos) __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM DMA_SxCR_PSIZE_Msk (0x3U << DMA_SxCR_PSIZE_Pos) RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk RTC_ALRMBR_MNT_Msk (0x7U << RTC_ALRMBR_MNT_Pos) CAN_FM1R_FBM5_Msk (0x1U << CAN_FM1R_FBM5_Pos) __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED USB_OTG_DCTL_SGINAK_Msk (0x1U << USB_OTG_DCTL_SGINAK_Pos) PWR_CR_LPUDS PWR_CR_LPLVDS __HAL_RCC_SAI2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) != RESET) GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk CAN_F2R2_FB17_Pos (17U) RCC_AHB3ENR_FMCEN_Msk (0x1U << RCC_AHB3ENR_FMCEN_Pos) CAN_TSR_LOW0_Pos (29U) __HAL_PWR_PVD_EXTI_DISABLE_EVENT() (EXTI->EMR &= ~(PWR_EXTI_LINE_PVD)) USB_OTG_HCFG_FSLSPCS_Msk (0x3U << USB_OTG_HCFG_FSLSPCS_Pos) SYSCFG_EXTICR2_EXTI6_PI 0x0800U FMC_SR_IFS_Pos (2U) CAN_F5R1_FB20 CAN_F5R1_FB20_Msk FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk FMC_SDCMR_MODE FMC_SDCMR_MODE_Msk __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE USB_OTG_DCFG_PFIVL_1 (0x2U << USB_OTG_DCFG_PFIVL_Pos) CAN_IER_LECIE_Pos (11U) CAN_FS1R_FSC16 CAN_FS1R_FSC16_Msk IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIDLESTATE_SET) || ((STATE) == TIM_OCNIDLESTATE_RESET)) TIM_DMABASE_CCR3 0x