#Type declarations for VHDL signals
t1=Std_Logic
t2=Std_Logic_Vector