{"tags": ["adamTaylor", "TTC"], "context": "MicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Introduction-to-the-Zynq-Triple-Timer-Counter-Part-One-Adam/ba-p/407537\n\nThere are three timer/clock units within each of the Zynq SoC\u2019s two TTC instantiations. Each TTC has the following registers:\n\nClock Control : Defines the TTC\u2019s clock source, pre-scale value, and the clock edge to be used.\nCounter Control : Defines the generated waveform settings, the timer mode, the count direction, enables the match value and interval interrupts, resets the counter, and disables controls.\nCounter Value :  A read only register containing the current value of the timer.\nInterval Counter : A intermediate value used in the interval mode as the value that is counted to or from depending upon the count direction (up or down).\nMatch Counter (three registers):  When the match registers are enabled, separate interrupts are generated when the counter value equals the values stored in these registers.\nInterrupt Register : Defines the status of the six interrupts controlled by the TTC. Permissible interrupts are Match 1, Match 2, Match 3, Internal, Overflow, and Event.\nInterrupt Enable :  Enables the TTC interrupts.\nEvent Control Timer : Enables the timer, resets the timer, specifies the clock phase for counting, and specifies how the timer handles overflow conditions.\nEvent Register :  Contains the value of the internal counter at the end of the counting phase for an external pulse. Used to measure an external pulse width using the CPU clock as a counting reference.\n\n\nCounter Control \u306e disables controls\u3068Interrupt Enable\u306e\u95a2\u4fc2\u6027\u304c\u672a\u6d88\u5316\u3002\nInterrupt Register\u306esix interrupts\u306f\u672a\u6d88\u5316\u3002\u7279\u306b\u3001Internal\u3068Event\u3002\nMicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Introduction-to-the-Zynq-Triple-Timer-Counter-Part-One-Adam/ba-p/407537\n\n> There are three timer/clock units within each of the Zynq SoC\u2019s two TTC instantiations. Each TTC has the following registers:\n\n>- Clock Control : Defines the TTC\u2019s clock source, pre-scale value, and the clock edge to be used.\n- Counter Control : Defines the generated waveform settings, the timer mode, the count direction, enables the match value and interval interrupts, resets the counter, and disables controls.\n- Counter Value :  A read only register containing the current value of the timer.\n- Interval Counter : A intermediate value used in the interval mode as the value that is counted to or from depending upon the count direction (up or down).\n- Match Counter (three registers):  When the match registers are enabled, separate interrupts are generated when the counter value equals the values stored in these registers.\n- Interrupt Register : Defines the status of the six interrupts controlled by the TTC. Permissible interrupts are Match 1, Match 2, Match 3, Internal, Overflow, and Event.\n- Interrupt Enable :  Enables the TTC interrupts.\n- Event Control Timer : Enables the timer, resets the timer, specifies the clock phase for counting, and specifies how the timer handles overflow conditions.\n- Event Register :  Contains the value of the internal counter at the end of the counting phase for an external pulse. Used to measure an external pulse width using the CPU clock as a counting reference.\n \n\nCounter Control \u306e disables controls\u3068Interrupt Enable\u306e\u95a2\u4fc2\u6027\u304c\u672a\u6d88\u5316\u3002\nInterrupt Register\u306esix interrupts\u306f\u672a\u6d88\u5316\u3002\u7279\u306b\u3001Internal\u3068Event\u3002\n\n"}