{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674239388880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674239388884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 20 19:29:48 2023 " "Processing started: Fri Jan 20 19:29:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674239388884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674239388884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674239388885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1674239389889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/y.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/y.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 y " "Found entity 1: y" {  } { { "../../final/VHDL/y.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/y.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239390976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239390976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/y-behaviour_y.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/y-behaviour_y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 y-behaviour_y " "Found design unit 1: y-behaviour_y" {  } { { "../../final/VHDL/y-behaviour_y.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/y-behaviour_y.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239390999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239390999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/x-behaviour_x.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/x-behaviour_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 x-behaviour_x " "Found design unit 1: x-behaviour_x" {  } { { "../../final/VHDL/x-behaviour_x.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/x-behaviour_x.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/x.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/x.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 x " "Found entity 1: x" {  } { { "../../final/VHDL/x.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/x.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/vgadrive_behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/vgadrive_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgadrive-behaviour " "Found design unit 1: vgadrive-behaviour" {  } { { "../../final/VHDL/vgadrive_behaviour.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/vgadrive_behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/vgadrive.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/vgadrive.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vgadrive " "Found entity 1: vgadrive" {  } { { "../../final/VHDL/vgadrive.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/vgadrive.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/vga_buffer-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/vga_buffer-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_buffer-behav " "Found design unit 1: vga_buffer-behav" {  } { { "../../final/VHDL/vga_buffer-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/vga_buffer-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/vga_buffer.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/vga_buffer.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_buffer " "Found entity 1: vga_buffer" {  } { { "../../final/VHDL/vga_buffer.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/vga_buffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/V_counter_behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/V_counter_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_counter-behav " "Found design unit 1: v_counter-behav" {  } { { "../../final/VHDL/V_counter_behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/V_counter_behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/V_counter.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/V_counter.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 v_counter " "Found entity 1: v_counter" {  } { { "../../final/VHDL/V_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/V_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/timebase-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/timebase-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timebase-behav " "Found design unit 1: timebase-behav" {  } { { "../../final/VHDL/timebase-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/timebase-behav.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/timebase.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/timebase.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 timebase " "Found entity 1: timebase" {  } { { "../../final/VHDL/timebase.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/timebase.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/shiftregister_11bit-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/shiftregister_11bit-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftregister_11bit-behav " "Found design unit 1: shiftregister_11bit-behav" {  } { { "../../final/VHDL/shiftregister_11bit-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/shiftregister_11bit-behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/shiftregister_9bit.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/shiftregister_9bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister_9bit " "Found entity 1: shiftregister_9bit" {  } { { "../../final/VHDL/shiftregister_9bit.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/shiftregister_9bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/shiftregister_9bit-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/shiftregister_9bit-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftregister_9bit-behav " "Found design unit 1: shiftregister_9bit-behav" {  } { { "../../final/VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/shiftregister_9bit-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/shfitregister_11bit.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/shfitregister_11bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister_11bit " "Found entity 1: shiftregister_11bit" {  } { { "../../final/VHDL/shfitregister_11bit.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/shfitregister_11bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/sendFSM.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/sendFSM.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 sendFSM " "Found entity 1: sendFSM" {  } { { "../../final/VHDL/sendFSM.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/sendFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/sendFSM-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/sendFSM-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sendFSM-behav " "Found design unit 1: sendFSM-behav" {  } { { "../../final/VHDL/sendFSM-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/sendFSM-behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_cursor-Behavioral " "Found design unit 1: rom_cursor-Behavioral" {  } { { "../../final/VHDL/ROM.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391349 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_cursor " "Found entity 1: rom_cursor" {  } { { "../../final/VHDL/ROM.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/RAMbestand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/RAMbestand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colour_storage-Behavioral " "Found design unit 1: colour_storage-Behavioral" {  } { { "../../final/VHDL/RAMbestand.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/RAMbestand.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391368 ""} { "Info" "ISGN_ENTITY_NAME" "1 colour_storage " "Found entity 1: colour_storage" {  } { { "../../final/VHDL/RAMbestand.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/RAMbestand.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/pixel.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/pixel.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 pixel " "Found entity 1: pixel" {  } { { "../../final/VHDL/pixel.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/pixel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/pixel-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/pixel-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel-behav " "Found design unit 1: pixel-behav" {  } { { "../../final/VHDL/pixel-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/pixel-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391404 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../final/VHDL/mux.vhd " "Entity \"mux\" obtained from \"../../final/VHDL/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "../../final/VHDL/mux.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1674239391424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/mux.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/mux.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../final/VHDL/mux.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/mux-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/mux-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behav " "Found design unit 1: mux-behav" {  } { { "../../final/VHDL/mux-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mux-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse_logic.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/mouse_logic.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_logic " "Found entity 1: mouse_logic" {  } { { "../../final/VHDL/mouse_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse_logic-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/mouse_logic-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse_logic-behav " "Found design unit 1: mouse_logic-behav" {  } { { "../../final/VHDL/mouse_logic-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse_logic-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/mouse.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mouse " "Found entity 1: mouse" {  } { { "../../final/VHDL/mouse.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse-behav " "Found design unit 1: mouse-behav" {  } { { "../../final/VHDL/mouse-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 main_fsm " "Found entity 1: main_fsm" {  } { { "../../final/VHDL/main_fsm.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_fsm-behav " "Found design unit 1: main_fsm-behav" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/logic_top.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 logic_top " "Found entity 1: logic_top" {  } { { "../../final/VHDL/logic_top.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_top-behaviour_top " "Found design unit 1: logic_top-behaviour_top" {  } { { "../../final/VHDL/logic_top-behaviour_logic_top.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/H_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/H_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h_counter-behav " "Found design unit 1: h_counter-behav" {  } { { "../../final/VHDL/H_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/H_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391620 ""} { "Info" "ISGN_ENTITY_NAME" "1 h_counter " "Found entity 1: h_counter" {  } { { "../../final/VHDL/H_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/H_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/graphic_toplvl.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/graphic_toplvl.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 graphic_toplvl " "Found entity 1: graphic_toplvl" {  } { { "../../final/VHDL/graphic_toplvl.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graphic_toplvl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/graphic_toplvl-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/graphic_toplvl-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphic_toplvl-behaviour " "Found design unit 1: graphic_toplvl-behaviour" {  } { { "../../final/VHDL/graphic_toplvl-behaviour.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graphic_toplvl-behaviour.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graph_logic-behav " "Found design unit 1: graph_logic-behav" {  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391676 ""} { "Info" "ISGN_ENTITY_NAME" "1 graph_logic " "Found entity 1: graph_logic" {  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/flipflop_bufr.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/flipflop_bufr.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_bufr " "Found entity 1: flipflop_bufr" {  } { { "../../final/VHDL/flipflop_bufr.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/flipflop_bufr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/flipflop_bufr-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/flipflop_bufr-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop_bufr-behav " "Found design unit 1: flipflop_bufr-behav" {  } { { "../../final/VHDL/flipflop_bufr-behaviour.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/flipflop_bufr-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/flipflop.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/flipflop.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "../../final/VHDL/flipflop.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/flipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/flipflop-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/flipflop-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behav " "Found design unit 1: flipflop-behav" {  } { { "../../final/VHDL/flipflop-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/flipflop-behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_fall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/edge_fall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_det_fall-behav " "Found design unit 1: edge_det_fall-behav" {  } { { "../../final/VHDL/edge_fall.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_fall.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391770 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_det_fall " "Found entity 1: edge_det_fall" {  } { { "../../final/VHDL/edge_fall.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_fall.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_detector.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/edge_detector.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../../final/VHDL/edge_detector.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_detector-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/edge_detector-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-behav " "Found design unit 1: edge_detector-behav" {  } { { "../../final/VHDL/edge_detector-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_detector-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_debounce.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/edge_debounce.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 edge_debounce " "Found entity 1: edge_debounce" {  } { { "../../final/VHDL/edge_debounce.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_debounce.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_debounce-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/edge_debounce-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_debounce-behav " "Found design unit 1: edge_debounce-behav" {  } { { "../../final/VHDL/edge_debounce-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_debounce-behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_counter-behav " "Found design unit 1: e_counter-behav" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391862 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_counter " "Found entity 1: e_counter" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/counter25mhz.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/counter25mhz.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter25mhz " "Found entity 1: counter25mhz" {  } { { "../../final/VHDL/counter25mhz.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/counter25mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/counter25mhz-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/counter25mhz-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter25mhz-behav " "Found design unit 1: counter25mhz-behav" {  } { { "../../final/VHDL/counter25mhz-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/counter25mhz-behav.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/countdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/countdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countdown_bar-behav " "Found design unit 1: countdown_bar-behav" {  } { { "../../final/VHDL/countdown.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/countdown.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391918 ""} { "Info" "ISGN_ENTITY_NAME" "1 countdown_bar " "Found entity 1: countdown_bar" {  } { { "../../final/VHDL/countdown.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/countdown.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/color.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/color.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 color " "Found entity 1: color" {  } { { "../../final/VHDL/color.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/color.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ghpdohmen/epo3/epo3/final/VHDL/color-behaviour_color.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/final/VHDL/color-behaviour_color.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color-behaviour_color " "Found design unit 1: color-behaviour_color" {  } { { "../../final/VHDL/color-behaviour_color.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/color-behaviour_color.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/ghpdohmen/epo3/epo3/help/quartus_DE1/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/help/quartus_DE1/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391988 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/help/quartus_DE1/pre_vga_dac_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239391988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239391988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen25mhz-behaviour " "Found design unit 1: gen25mhz-behaviour" {  } { { "gen25mhz.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/help/quartus_DE1/gen25mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239392005 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen25mhz " "Found entity 1: gen25mhz" {  } { { "gen25mhz.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/help/quartus_DE1/gen25mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239392005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239392005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674239392240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel pixel:inst2 " "Elaborating entity \"pixel\" for hierarchy \"pixel:inst2\"" {  } { { "top_de1.bdf" "inst2" { Schematic "/home/ghpdohmen/epo3/epo3/help/quartus_DE1/top_de1.bdf" { { 192 496 688 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse_logic pixel:inst2\|mouse_logic:ml " "Elaborating entity \"mouse_logic\" for hierarchy \"pixel:inst2\|mouse_logic:ml\"" {  } { { "../../final/VHDL/pixel-behav.vhd" "ml" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/pixel-behav.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392268 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rst mouse_logic.vhd(17) " "VHDL Signal Declaration warning at mouse_logic.vhd(17): used implicit default value for signal \"rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../final/VHDL/mouse_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse_logic.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1674239392274 "|top_de1|pixel:inst2|mouse_logic:ml"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led9 mouse_logic.vhd(26) " "VHDL Signal Declaration warning at mouse_logic.vhd(26): used implicit default value for signal \"led9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../final/VHDL/mouse_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse_logic.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1674239392274 "|top_de1|pixel:inst2|mouse_logic:ml"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse pixel:inst2\|mouse_logic:ml\|mouse:ms " "Elaborating entity \"mouse\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|mouse:ms\"" {  } { { "../../final/VHDL/mouse_logic-behav.vhd" "ms" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse_logic-behav.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392281 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit11_reg_rst mouse-behav.vhd(132) " "Verilog HDL or VHDL warning at mouse-behav.vhd(132): object \"bit11_reg_rst\" assigned a value but never read" {  } { { "../../final/VHDL/mouse-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1674239392288 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset mouse-behav.vhd(149) " "VHDL Process Statement warning at mouse-behav.vhd(149): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/mouse-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392288 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k mouse-behav.vhd(150) " "VHDL Process Statement warning at mouse-behav.vhd(150): signal \"count15k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/mouse-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392288 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k mouse-behav.vhd(151) " "VHDL Process Statement warning at mouse-behav.vhd(151): signal \"count15k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/mouse-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392288 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k mouse-behav.vhd(152) " "VHDL Process Statement warning at mouse-behav.vhd(152): signal \"count15k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/mouse-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392288 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k mouse-behav.vhd(153) " "VHDL Process Statement warning at mouse-behav.vhd(153): signal \"count15k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/mouse-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392288 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leds_mainfsm mouse-behav.vhd(154) " "VHDL Process Statement warning at mouse-behav.vhd(154): signal \"leds_mainfsm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/mouse-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392288 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leds_mainfsm mouse-behav.vhd(155) " "VHDL Process Statement warning at mouse-behav.vhd(155): signal \"leds_mainfsm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/mouse-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392289 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leds_mainfsm mouse-behav.vhd(156) " "VHDL Process Statement warning at mouse-behav.vhd(156): signal \"leds_mainfsm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/mouse-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392289 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leds_mainfsm mouse-behav.vhd(157) " "VHDL Process Statement warning at mouse-behav.vhd(157): signal \"leds_mainfsm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/mouse-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392289 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leds_mainfsm mouse-behav.vhd(158) " "VHDL Process Statement warning at mouse-behav.vhd(158): signal \"leds_mainfsm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/mouse-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392289 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter25mhz pixel:inst2\|mouse_logic:ml\|mouse:ms\|counter25mhz:cnt " "Elaborating entity \"counter25mhz\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|mouse:ms\|counter25mhz:cnt\"" {  } { { "../../final/VHDL/mouse-behav.vhd" "cnt" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_debounce pixel:inst2\|mouse_logic:ml\|mouse:ms\|edge_debounce:ed " "Elaborating entity \"edge_debounce\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|mouse:ms\|edge_debounce:ed\"" {  } { { "../../final/VHDL/mouse-behav.vhd" "ed" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392316 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1 edge_debounce-behav.vhd(70) " "VHDL Process Statement warning at edge_debounce-behav.vhd(70): signal \"reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/edge_debounce-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_debounce-behav.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392321 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|edge_debounce:ed"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg2 edge_debounce-behav.vhd(70) " "VHDL Process Statement warning at edge_debounce-behav.vhd(70): signal \"reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/edge_debounce-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_debounce-behav.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392322 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|edge_debounce:ed"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count edge_debounce-behav.vhd(87) " "VHDL Process Statement warning at edge_debounce-behav.vhd(87): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/edge_debounce-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_debounce-behav.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392322 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|edge_debounce:ed"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count edge_debounce-behav.vhd(118) " "VHDL Process Statement warning at edge_debounce-behav.vhd(118): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/edge_debounce-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/edge_debounce-behav.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392322 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|edge_debounce:ed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister_9bit pixel:inst2\|mouse_logic:ml\|mouse:ms\|shiftregister_9bit:sr " "Elaborating entity \"shiftregister_9bit\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|mouse:ms\|shiftregister_9bit:sr\"" {  } { { "../../final/VHDL/mouse-behav.vhd" "sr" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392330 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_new_data shiftregister_9bit-behav.vhd(17) " "VHDL Process Statement warning at shiftregister_9bit-behav.vhd(17): signal \"new_new_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/shiftregister_9bit-behav.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392335 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|shiftregister_9bit:sr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sendFSM pixel:inst2\|mouse_logic:ml\|mouse:ms\|sendFSM:sfsm " "Elaborating entity \"sendFSM\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|mouse:ms\|sendFSM:sfsm\"" {  } { { "../../final/VHDL/mouse-behav.vhd" "sfsm" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392342 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actBit sendFSM-behav.vhd(72) " "VHDL Process Statement warning at sendFSM-behav.vhd(72): signal \"actBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/sendFSM-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/sendFSM-behav.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392349 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|sendFSM:sfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actBit sendFSM-behav.vhd(89) " "VHDL Process Statement warning at sendFSM-behav.vhd(89): signal \"actBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/sendFSM-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/sendFSM-behav.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392349 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|sendFSM:sfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actBit sendFSM-behav.vhd(106) " "VHDL Process Statement warning at sendFSM-behav.vhd(106): signal \"actBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/sendFSM-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/sendFSM-behav.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392349 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|sendFSM:sfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actBit sendFSM-behav.vhd(123) " "VHDL Process Statement warning at sendFSM-behav.vhd(123): signal \"actBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/sendFSM-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/sendFSM-behav.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392349 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|sendFSM:sfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk15k sendFSM-behav.vhd(128) " "VHDL Process Statement warning at sendFSM-behav.vhd(128): signal \"clk15k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/sendFSM-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/sendFSM-behav.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392349 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|sendFSM:sfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actBit sendFSM-behav.vhd(140) " "VHDL Process Statement warning at sendFSM-behav.vhd(140): signal \"actBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/sendFSM-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/sendFSM-behav.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392349 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|sendFSM:sfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actBit sendFSM-behav.vhd(163) " "VHDL Process Statement warning at sendFSM-behav.vhd(163): signal \"actBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/sendFSM-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/sendFSM-behav.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392349 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|sendFSM:sfsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux pixel:inst2\|mouse_logic:ml\|mouse:ms\|mux:mx " "Elaborating entity \"mux\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|mouse:ms\|mux:mx\"" {  } { { "../../final/VHDL/mouse-behav.vhd" "mx" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timebase pixel:inst2\|mouse_logic:ml\|mouse:ms\|timebase:tb " "Elaborating entity \"timebase\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|mouse:ms\|timebase:tb\"" {  } { { "../../final/VHDL/mouse-behav.vhd" "tb" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_fsm pixel:inst2\|mouse_logic:ml\|mouse:ms\|main_fsm:mfsm " "Elaborating entity \"main_fsm\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|mouse:ms\|main_fsm:mfsm\"" {  } { { "../../final/VHDL/mouse-behav.vhd" "mfsm" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392385 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(57) " "VHDL Process Statement warning at main_fsm-behav.vhd(57): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392415 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(93) " "VHDL Process Statement warning at main_fsm-behav.vhd(93): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392415 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(129) " "VHDL Process Statement warning at main_fsm-behav.vhd(129): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392415 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(165) " "VHDL Process Statement warning at main_fsm-behav.vhd(165): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392415 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(202) " "VHDL Process Statement warning at main_fsm-behav.vhd(202): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392415 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(238) " "VHDL Process Statement warning at main_fsm-behav.vhd(238): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392415 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(274) " "VHDL Process Statement warning at main_fsm-behav.vhd(274): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392415 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count25M main_fsm-behav.vhd(296) " "VHDL Process Statement warning at main_fsm-behav.vhd(296): signal \"count25M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392416 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(317) " "VHDL Process Statement warning at main_fsm-behav.vhd(317): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392416 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(318) " "VHDL Process Statement warning at main_fsm-behav.vhd(318): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392416 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(319) " "VHDL Process Statement warning at main_fsm-behav.vhd(319): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392416 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(320) " "VHDL Process Statement warning at main_fsm-behav.vhd(320): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392416 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(321) " "VHDL Process Statement warning at main_fsm-behav.vhd(321): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392416 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(339) " "VHDL Process Statement warning at main_fsm-behav.vhd(339): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392416 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(340) " "VHDL Process Statement warning at main_fsm-behav.vhd(340): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392416 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(341) " "VHDL Process Statement warning at main_fsm-behav.vhd(341): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392416 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(342) " "VHDL Process Statement warning at main_fsm-behav.vhd(342): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392417 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(343) " "VHDL Process Statement warning at main_fsm-behav.vhd(343): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392417 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(365) " "VHDL Process Statement warning at main_fsm-behav.vhd(365): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392417 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count25M main_fsm-behav.vhd(387) " "VHDL Process Statement warning at main_fsm-behav.vhd(387): signal \"count25M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392417 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_sign main_fsm-behav.vhd(412) " "VHDL Process Statement warning at main_fsm-behav.vhd(412): signal \"x_sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392417 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(413) " "VHDL Process Statement warning at main_fsm-behav.vhd(413): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392417 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(414) " "VHDL Process Statement warning at main_fsm-behav.vhd(414): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392417 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(415) " "VHDL Process Statement warning at main_fsm-behav.vhd(415): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392417 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(417) " "VHDL Process Statement warning at main_fsm-behav.vhd(417): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392417 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(418) " "VHDL Process Statement warning at main_fsm-behav.vhd(418): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392417 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(419) " "VHDL Process Statement warning at main_fsm-behav.vhd(419): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392418 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_sign main_fsm-behav.vhd(439) " "VHDL Process Statement warning at main_fsm-behav.vhd(439): signal \"x_sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392418 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(440) " "VHDL Process Statement warning at main_fsm-behav.vhd(440): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392418 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(441) " "VHDL Process Statement warning at main_fsm-behav.vhd(441): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392418 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(442) " "VHDL Process Statement warning at main_fsm-behav.vhd(442): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392418 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(444) " "VHDL Process Statement warning at main_fsm-behav.vhd(444): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392418 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(445) " "VHDL Process Statement warning at main_fsm-behav.vhd(445): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392418 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(446) " "VHDL Process Statement warning at main_fsm-behav.vhd(446): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392418 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(466) " "VHDL Process Statement warning at main_fsm-behav.vhd(466): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392418 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count25M main_fsm-behav.vhd(488) " "VHDL Process Statement warning at main_fsm-behav.vhd(488): signal \"count25M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392419 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_sign main_fsm-behav.vhd(513) " "VHDL Process Statement warning at main_fsm-behav.vhd(513): signal \"y_sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392419 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(514) " "VHDL Process Statement warning at main_fsm-behav.vhd(514): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392419 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(515) " "VHDL Process Statement warning at main_fsm-behav.vhd(515): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392419 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(516) " "VHDL Process Statement warning at main_fsm-behav.vhd(516): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392419 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(518) " "VHDL Process Statement warning at main_fsm-behav.vhd(518): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392419 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(519) " "VHDL Process Statement warning at main_fsm-behav.vhd(519): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392419 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(520) " "VHDL Process Statement warning at main_fsm-behav.vhd(520): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 520 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392419 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_sign main_fsm-behav.vhd(544) " "VHDL Process Statement warning at main_fsm-behav.vhd(544): signal \"y_sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392419 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(545) " "VHDL Process Statement warning at main_fsm-behav.vhd(545): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392420 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(546) " "VHDL Process Statement warning at main_fsm-behav.vhd(546): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392420 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(547) " "VHDL Process Statement warning at main_fsm-behav.vhd(547): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392420 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(549) " "VHDL Process Statement warning at main_fsm-behav.vhd(549): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392420 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(550) " "VHDL Process Statement warning at main_fsm-behav.vhd(550): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392420 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(551) " "VHDL Process Statement warning at main_fsm-behav.vhd(551): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392420 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "handshake_in main_fsm-behav.vhd(577) " "VHDL Process Statement warning at main_fsm-behav.vhd(577): signal \"handshake_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392420 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "handshake_in main_fsm-behav.vhd(602) " "VHDL Process Statement warning at main_fsm-behav.vhd(602): signal \"handshake_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/main_fsm-behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/main_fsm-behav.vhd" 602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392420 "|top_de1|pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop pixel:inst2\|mouse_logic:ml\|mouse:ms\|flipflop:flipflop1 " "Elaborating entity \"flipflop\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|mouse:ms\|flipflop:flipflop1\"" {  } { { "../../final/VHDL/mouse-behav.vhd" "flipflop1" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_bufr pixel:inst2\|mouse_logic:ml\|mouse:ms\|flipflop_bufr:data_buffer1 " "Elaborating entity \"flipflop_bufr\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|mouse:ms\|flipflop_bufr:data_buffer1\"" {  } { { "../../final/VHDL/mouse-behav.vhd" "data_buffer1" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister_11bit pixel:inst2\|mouse_logic:ml\|mouse:ms\|shiftregister_11bit:sr11 " "Elaborating entity \"shiftregister_11bit\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|mouse:ms\|shiftregister_11bit:sr11\"" {  } { { "../../final/VHDL/mouse-behav.vhd" "sr11" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse-behav.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_top pixel:inst2\|mouse_logic:ml\|logic_top:il " "Elaborating entity \"logic_top\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|logic_top:il\"" {  } { { "../../final/VHDL/mouse_logic-behav.vhd" "il" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/mouse_logic-behav.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392619 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempx logic_top-behaviour_logic_top.vhd(43) " "VHDL Process Statement warning at logic_top-behaviour_logic_top.vhd(43): signal \"tempx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/logic_top-behaviour_logic_top.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392624 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempx logic_top-behaviour_logic_top.vhd(44) " "VHDL Process Statement warning at logic_top-behaviour_logic_top.vhd(44): signal \"tempx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/logic_top-behaviour_logic_top.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392624 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempx logic_top-behaviour_logic_top.vhd(45) " "VHDL Process Statement warning at logic_top-behaviour_logic_top.vhd(45): signal \"tempx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/logic_top-behaviour_logic_top.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392624 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempx logic_top-behaviour_logic_top.vhd(46) " "VHDL Process Statement warning at logic_top-behaviour_logic_top.vhd(46): signal \"tempx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/logic_top-behaviour_logic_top.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392625 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "draw logic_top-behaviour_logic_top.vhd(47) " "VHDL Process Statement warning at logic_top-behaviour_logic_top.vhd(47): signal \"draw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/logic_top-behaviour_logic_top.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392625 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempy logic_top-behaviour_logic_top.vhd(48) " "VHDL Process Statement warning at logic_top-behaviour_logic_top.vhd(48): signal \"tempy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/logic_top-behaviour_logic_top.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392625 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempy logic_top-behaviour_logic_top.vhd(49) " "VHDL Process Statement warning at logic_top-behaviour_logic_top.vhd(49): signal \"tempy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/logic_top-behaviour_logic_top.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392625 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempy logic_top-behaviour_logic_top.vhd(50) " "VHDL Process Statement warning at logic_top-behaviour_logic_top.vhd(50): signal \"tempy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/logic_top-behaviour_logic_top.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392625 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempy logic_top-behaviour_logic_top.vhd(51) " "VHDL Process Statement warning at logic_top-behaviour_logic_top.vhd(51): signal \"tempy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/logic_top-behaviour_logic_top.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392625 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x pixel:inst2\|mouse_logic:ml\|logic_top:il\|x:x1 " "Elaborating entity \"x\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|logic_top:il\|x:x1\"" {  } { { "../../final/VHDL/logic_top-behaviour_logic_top.vhd" "x1" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392632 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "handshakeimx x.vhd(10) " "VHDL Signal Declaration warning at x.vhd(10): used implicit default value for signal \"handshakeimx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../final/VHDL/x.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/x.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1674239392638 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il|x:x1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_unsigned x-behaviour_x.vhd(10) " "Verilog HDL or VHDL warning at x-behaviour_x.vhd(10): object \"output_unsigned\" assigned a value but never read" {  } { { "../../final/VHDL/x-behaviour_x.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/x-behaviour_x.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1674239392638 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il|x:x1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_register x-behaviour_x.vhd(49) " "VHDL Process Statement warning at x-behaviour_x.vhd(49): signal \"input_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/x-behaviour_x.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/x-behaviour_x.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392638 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il|x:x1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_register x-behaviour_x.vhd(52) " "VHDL Process Statement warning at x-behaviour_x.vhd(52): signal \"input_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/x-behaviour_x.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/x-behaviour_x.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392638 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il|x:x1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_register x-behaviour_x.vhd(55) " "VHDL Process Statement warning at x-behaviour_x.vhd(55): signal \"input_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/x-behaviour_x.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/x-behaviour_x.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392638 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il|x:x1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_register x-behaviour_x.vhd(58) " "VHDL Process Statement warning at x-behaviour_x.vhd(58): signal \"input_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/x-behaviour_x.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/x-behaviour_x.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392638 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il|x:x1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y pixel:inst2\|mouse_logic:ml\|logic_top:il\|y:y1 " "Elaborating entity \"y\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|logic_top:il\|y:y1\"" {  } { { "../../final/VHDL/logic_top-behaviour_logic_top.vhd" "y1" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392646 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "handshakeimy y.vhd(10) " "VHDL Signal Declaration warning at y.vhd(10): used implicit default value for signal \"handshakeimy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../final/VHDL/y.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/y.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1674239392652 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il|y:y1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_unsigned y-behaviour_y.vhd(10) " "Verilog HDL or VHDL warning at y-behaviour_y.vhd(10): object \"output_unsigned\" assigned a value but never read" {  } { { "../../final/VHDL/y-behaviour_y.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/y-behaviour_y.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1674239392652 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il|y:y1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_register y-behaviour_y.vhd(48) " "VHDL Process Statement warning at y-behaviour_y.vhd(48): signal \"input_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/y-behaviour_y.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/y-behaviour_y.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392652 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il|y:y1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_register y-behaviour_y.vhd(51) " "VHDL Process Statement warning at y-behaviour_y.vhd(51): signal \"input_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/y-behaviour_y.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/y-behaviour_y.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392652 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il|y:y1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_register y-behaviour_y.vhd(55) " "VHDL Process Statement warning at y-behaviour_y.vhd(55): signal \"input_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/y-behaviour_y.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/y-behaviour_y.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392652 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il|y:y1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_register y-behaviour_y.vhd(58) " "VHDL Process Statement warning at y-behaviour_y.vhd(58): signal \"input_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/y-behaviour_y.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/y-behaviour_y.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392652 "|top_de1|pixel:inst2|mouse_logic:ml|logic_top:il|y:y1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color pixel:inst2\|mouse_logic:ml\|logic_top:il\|color:color1 " "Elaborating entity \"color\" for hierarchy \"pixel:inst2\|mouse_logic:ml\|logic_top:il\|color:color1\"" {  } { { "../../final/VHDL/logic_top-behaviour_logic_top.vhd" "color1" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/logic_top-behaviour_logic_top.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphic_toplvl pixel:inst2\|graphic_toplvl:gl " "Elaborating entity \"graphic_toplvl\" for hierarchy \"pixel:inst2\|graphic_toplvl:gl\"" {  } { { "../../final/VHDL/pixel-behav.vhd" "gl" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/pixel-behav.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392717 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_enable graphic_toplvl-behaviour.vhd(61) " "Verilog HDL or VHDL warning at graphic_toplvl-behaviour.vhd(61): object \"sig_enable\" assigned a value but never read" {  } { { "../../final/VHDL/graphic_toplvl-behaviour.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graphic_toplvl-behaviour.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1674239392723 "|top_de1|pixel:inst2|graphic_toplvl:gl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colour_storage pixel:inst2\|graphic_toplvl:gl\|colour_storage:ram " "Elaborating entity \"colour_storage\" for hierarchy \"pixel:inst2\|graphic_toplvl:gl\|colour_storage:ram\"" {  } { { "../../final/VHDL/graphic_toplvl-behaviour.vhd" "ram" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graphic_toplvl-behaviour.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239392730 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_y RAMbestand.vhd(41) " "VHDL Process Statement warning at RAMbestand.vhd(41): signal \"ram_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/RAMbestand.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/RAMbestand.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392737 "|top_de1|pixel:inst2|graphic_toplvl:gl|colour_storage:ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_x RAMbestand.vhd(42) " "VHDL Process Statement warning at RAMbestand.vhd(42): signal \"ram_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/RAMbestand.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/RAMbestand.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239392737 "|top_de1|pixel:inst2|graphic_toplvl:gl|colour_storage:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_cursor pixel:inst2\|graphic_toplvl:gl\|rom_cursor:rom " "Elaborating entity \"rom_cursor\" for hierarchy \"pixel:inst2\|graphic_toplvl:gl\|rom_cursor:rom\"" {  } { { "../../final/VHDL/graphic_toplvl-behaviour.vhd" "rom" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graphic_toplvl-behaviour.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239393182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgadrive pixel:inst2\|graphic_toplvl:gl\|vgadrive:vgd " "Elaborating entity \"vgadrive\" for hierarchy \"pixel:inst2\|graphic_toplvl:gl\|vgadrive:vgd\"" {  } { { "../../final/VHDL/graphic_toplvl-behaviour.vhd" "vgd" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graphic_toplvl-behaviour.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239393194 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red vgadrive_behaviour.vhd(127) " "VHDL Process Statement warning at vgadrive_behaviour.vhd(127): signal \"red\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/vgadrive_behaviour.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/vgadrive_behaviour.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239393201 "|top_de1|pixel:inst2|graphic_toplvl:gl|vgadrive:vgd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green vgadrive_behaviour.vhd(128) " "VHDL Process Statement warning at vgadrive_behaviour.vhd(128): signal \"green\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/vgadrive_behaviour.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/vgadrive_behaviour.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239393201 "|top_de1|pixel:inst2|graphic_toplvl:gl|vgadrive:vgd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue vgadrive_behaviour.vhd(129) " "VHDL Process Statement warning at vgadrive_behaviour.vhd(129): signal \"blue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/vgadrive_behaviour.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/vgadrive_behaviour.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239393201 "|top_de1|pixel:inst2|graphic_toplvl:gl|vgadrive:vgd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scale_horizontal vgadrive_behaviour.vhd(142) " "VHDL Process Statement warning at vgadrive_behaviour.vhd(142): signal \"scale_horizontal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/vgadrive_behaviour.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/vgadrive_behaviour.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239393202 "|top_de1|pixel:inst2|graphic_toplvl:gl|vgadrive:vgd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scale_vertical vgadrive_behaviour.vhd(156) " "VHDL Process Statement warning at vgadrive_behaviour.vhd(156): signal \"scale_vertical\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/vgadrive_behaviour.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/vgadrive_behaviour.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239393202 "|top_de1|pixel:inst2|graphic_toplvl:gl|vgadrive:vgd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graph_logic pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg " "Elaborating entity \"graph_logic\" for hierarchy \"pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\"" {  } { { "../../final/VHDL/graphic_toplvl-behaviour.vhd" "gr_lg" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graphic_toplvl-behaviour.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239393210 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loaded_colour graph_logic.vhd(144) " "VHDL Process Statement warning at graph_logic.vhd(144): signal \"loaded_colour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239393216 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_grid_asked graph_logic.vhd(122) " "VHDL Process Statement warning at graph_logic.vhd(122): inferring latch(es) for signal or variable \"x_grid_asked\", which holds its previous value in one or more paths through the process" {  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1674239393217 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_grid_asked graph_logic.vhd(122) " "VHDL Process Statement warning at graph_logic.vhd(122): inferring latch(es) for signal or variable \"y_grid_asked\", which holds its previous value in one or more paths through the process" {  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1674239393217 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_grid_asked\[0\] graph_logic.vhd(122) " "Inferred latch for \"y_grid_asked\[0\]\" at graph_logic.vhd(122)" {  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393217 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_grid_asked\[1\] graph_logic.vhd(122) " "Inferred latch for \"y_grid_asked\[1\]\" at graph_logic.vhd(122)" {  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393217 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_grid_asked\[2\] graph_logic.vhd(122) " "Inferred latch for \"y_grid_asked\[2\]\" at graph_logic.vhd(122)" {  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393217 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_grid_asked\[3\] graph_logic.vhd(122) " "Inferred latch for \"y_grid_asked\[3\]\" at graph_logic.vhd(122)" {  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393218 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_grid_asked\[0\] graph_logic.vhd(122) " "Inferred latch for \"x_grid_asked\[0\]\" at graph_logic.vhd(122)" {  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393218 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_grid_asked\[1\] graph_logic.vhd(122) " "Inferred latch for \"x_grid_asked\[1\]\" at graph_logic.vhd(122)" {  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393218 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_grid_asked\[2\] graph_logic.vhd(122) " "Inferred latch for \"x_grid_asked\[2\]\" at graph_logic.vhd(122)" {  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393218 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_grid_asked\[3\] graph_logic.vhd(122) " "Inferred latch for \"x_grid_asked\[3\]\" at graph_logic.vhd(122)" {  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393218 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v_counter pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|v_counter:lv " "Elaborating entity \"v_counter\" for hierarchy \"pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|v_counter:lv\"" {  } { { "../../final/VHDL/graph_logic.vhd" "lv" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239393225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|v_counter:lv\|edge_detector:l_edge " "Elaborating entity \"edge_detector\" for hierarchy \"pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|v_counter:lv\|edge_detector:l_edge\"" {  } { { "../../final/VHDL/V_counter_behav.vhd" "l_edge" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/V_counter_behav.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239393237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h_counter pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|h_counter:lh " "Elaborating entity \"h_counter\" for hierarchy \"pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|h_counter:lh\"" {  } { { "../../final/VHDL/graph_logic.vhd" "lh" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239393250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_counter pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|e_counter:le " "Elaborating entity \"e_counter\" for hierarchy \"pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|e_counter:le\"" {  } { { "../../final/VHDL/graph_logic.vhd" "le" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239393268 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "logic_v_out e_counter.vhd(41) " "VHDL Process Statement warning at e_counter.vhd(41): signal \"logic_v_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239393274 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "logic_h_out e_counter.vhd(41) " "VHDL Process Statement warning at e_counter.vhd(41): signal \"logic_h_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239393274 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_count_e e_counter.vhd(45) " "VHDL Process Statement warning at e_counter.vhd(45): signal \"new_count_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1674239393274 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_count_e e_counter.vhd(39) " "VHDL Process Statement warning at e_counter.vhd(39): inferring latch(es) for signal or variable \"new_count_e\", which holds its previous value in one or more paths through the process" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1674239393274 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_count_e\[0\] e_counter.vhd(39) " "Inferred latch for \"new_count_e\[0\]\" at e_counter.vhd(39)" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393275 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_count_e\[1\] e_counter.vhd(39) " "Inferred latch for \"new_count_e\[1\]\" at e_counter.vhd(39)" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393275 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_count_e\[2\] e_counter.vhd(39) " "Inferred latch for \"new_count_e\[2\]\" at e_counter.vhd(39)" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393275 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_count_e\[3\] e_counter.vhd(39) " "Inferred latch for \"new_count_e\[3\]\" at e_counter.vhd(39)" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393275 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_count_e\[4\] e_counter.vhd(39) " "Inferred latch for \"new_count_e\[4\]\" at e_counter.vhd(39)" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393275 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_count_e\[5\] e_counter.vhd(39) " "Inferred latch for \"new_count_e\[5\]\" at e_counter.vhd(39)" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393275 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_count_e\[6\] e_counter.vhd(39) " "Inferred latch for \"new_count_e\[6\]\" at e_counter.vhd(39)" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393275 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_count_e\[7\] e_counter.vhd(39) " "Inferred latch for \"new_count_e\[7\]\" at e_counter.vhd(39)" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393275 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_count_e\[8\] e_counter.vhd(39) " "Inferred latch for \"new_count_e\[8\]\" at e_counter.vhd(39)" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393275 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_count_e\[9\] e_counter.vhd(39) " "Inferred latch for \"new_count_e\[9\]\" at e_counter.vhd(39)" {  } { { "../../final/VHDL/e_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/e_counter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674239393275 "|top_de1|pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown_bar pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|countdown_bar:lcountdown " "Elaborating entity \"countdown_bar\" for hierarchy \"pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|countdown_bar:lcountdown\"" {  } { { "../../final/VHDL/graph_logic.vhd" "lcountdown" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239393283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_det_fall pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|countdown_bar:lcountdown\|edge_det_fall:l_edge " "Elaborating entity \"edge_det_fall\" for hierarchy \"pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|countdown_bar:lcountdown\|edge_det_fall:l_edge\"" {  } { { "../../final/VHDL/countdown.vhd" "l_edge" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/countdown.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239393296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen25mhz gen25mhz:inst1 " "Elaborating entity \"gen25mhz\" for hierarchy \"gen25mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "/home/ghpdohmen/epo3/epo3/help/quartus_DE1/top_de1.bdf" { { -48 512 688 32 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239393309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_vga_dac_4 pre_vga_dac_4:inst " "Elaborating entity \"pre_vga_dac_4\" for hierarchy \"pre_vga_dac_4:inst\"" {  } { { "top_de1.bdf" "inst" { Schematic "/home/ghpdohmen/epo3/epo3/help/quartus_DE1/top_de1.bdf" { { 56 840 976 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239393321 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pixel:inst2\|graphic_toplvl:gl\|rom_cursor:rom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pixel:inst2\|graphic_toplvl:gl\|rom_cursor:rom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1674239395328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1674239395328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1674239395328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1674239395328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1674239395328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1674239395328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1674239395328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1674239395328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1674239395328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de1.ram0_rom_cursor_f1823f6e.hdl.mif " "Parameter INIT_FILE set to db/de1.ram0_rom_cursor_f1823f6e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1674239395328 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1674239395328 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1674239395328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixel:inst2\|graphic_toplvl:gl\|rom_cursor:rom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"pixel:inst2\|graphic_toplvl:gl\|rom_cursor:rom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674239395553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixel:inst2\|graphic_toplvl:gl\|rom_cursor:rom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"pixel:inst2\|graphic_toplvl:gl\|rom_cursor:rom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239395554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239395554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239395554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239395554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239395554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239395554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239395554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239395554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239395554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/de1.ram0_rom_cursor_f1823f6e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/de1.ram0_rom_cursor_f1823f6e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674239395554 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674239395554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rn61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rn61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rn61 " "Found entity 1: altsyncram_rn61" {  } { { "db/altsyncram_rn61.tdf" "" { Text "/home/ghpdohmen/epo3/epo3/help/quartus_DE1/db/altsyncram_rn61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674239395716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674239395716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|y_grid_asked\[0\] " "Latch pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|y_grid_asked\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|v_counter:lv\|count_v\[0\] " "Ports D and ENA on the latch are fed by the same signal pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|v_counter:lv\|count_v\[0\]" {  } { { "../../final/VHDL/V_counter_behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/V_counter_behav.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674239396486 ""}  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674239396486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|x_grid_asked\[1\] " "Latch pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|x_grid_asked\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|h_counter:lh\|count_h\[1\] " "Ports D and ENA on the latch are fed by the same signal pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|h_counter:lh\|count_h\[1\]" {  } { { "../../final/VHDL/H_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/H_counter.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674239396486 ""}  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674239396486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|x_grid_asked\[0\] " "Latch pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|x_grid_asked\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|h_counter:lh\|count_h\[0\] " "Ports D and ENA on the latch are fed by the same signal pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|h_counter:lh\|count_h\[0\]" {  } { { "../../final/VHDL/H_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/H_counter.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674239396487 ""}  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674239396487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|y_grid_asked\[2\] " "Latch pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|y_grid_asked\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|v_counter:lv\|count_v\[2\] " "Ports D and ENA on the latch are fed by the same signal pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|v_counter:lv\|count_v\[2\]" {  } { { "../../final/VHDL/V_counter_behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/V_counter_behav.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674239396487 ""}  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674239396487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|x_grid_asked\[3\] " "Latch pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|x_grid_asked\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|h_counter:lh\|count_h\[3\] " "Ports D and ENA on the latch are fed by the same signal pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|h_counter:lh\|count_h\[3\]" {  } { { "../../final/VHDL/H_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/H_counter.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674239396487 ""}  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674239396487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|x_grid_asked\[2\] " "Latch pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|x_grid_asked\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|h_counter:lh\|count_h\[2\] " "Ports D and ENA on the latch are fed by the same signal pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|h_counter:lh\|count_h\[2\]" {  } { { "../../final/VHDL/H_counter.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/H_counter.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674239396488 ""}  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674239396488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|y_grid_asked\[1\] " "Latch pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|y_grid_asked\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|v_counter:lv\|count_v\[1\] " "Ports D and ENA on the latch are fed by the same signal pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|v_counter:lv\|count_v\[1\]" {  } { { "../../final/VHDL/V_counter_behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/V_counter_behav.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674239396488 ""}  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674239396488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|y_grid_asked\[3\] " "Latch pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|y_grid_asked\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|v_counter:lv\|count_v\[3\] " "Ports D and ENA on the latch are fed by the same signal pixel:inst2\|graphic_toplvl:gl\|graph_logic:gr_lg\|v_counter:lv\|count_v\[3\]" {  } { { "../../final/VHDL/V_counter_behav.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/V_counter_behav.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674239396488 ""}  } { { "../../final/VHDL/graph_logic.vhd" "" { Text "/home/ghpdohmen/epo3/epo3/final/VHDL/graph_logic.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674239396488 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led9 GND " "Pin \"led9\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "/home/ghpdohmen/epo3/epo3/help/quartus_DE1/top_de1.bdf" { { 472 720 896 488 "led9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674239397489 "|top_de1|led9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1674239397489 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1674239400738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674239401612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674239401612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1400 " "Implemented 1400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674239401999 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674239401999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1369 " "Implemented 1369 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1674239401999 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1674239401999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674239401999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674239402078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 20 19:30:02 2023 " "Processing ended: Fri Jan 20 19:30:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674239402078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674239402078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674239402078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674239402078 ""}
