Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: fp_adder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fp_adder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fp_adder"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : fp_adder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/ISE_PROJECTS/fp_adder/fp_adder.v" into library work
Parsing module <fp_adder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fp_adder>.
WARNING:HDLCompiler:413 - "/home/ise/ISE_PROJECTS/fp_adder/fp_adder.v" Line 86: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/ISE_PROJECTS/fp_adder/fp_adder.v" Line 90: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/ISE_PROJECTS/fp_adder/fp_adder.v" Line 36: Assignment to sum_norm ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fp_adder>.
    Related source file is "/home/ise/ISE_PROJECTS/fp_adder/fp_adder.v".
    Found 4-bit subtractor for signal <exp_diff> created at line 60.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_10_OUT> created at line 67.
    Found 9-bit adder for signal <n0081> created at line 65.
    Found 4-bit adder for signal <exp2[3]_GND_1_o_add_19_OUT> created at line 90.
    Found 8-bit shifter logical right for signal <fraca> created at line 32
WARNING:Xst:737 - Found 1-bit latch for signal <expn<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <expn<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <expn<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fracn<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fracn<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fracn<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fracn<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fracn<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fracn<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fracn<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fracn<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <expn<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 12-bit comparator greater for signal <exp2[3]_exp1[3]_LessThan_1_o> created at line 40
    Found 1-bit comparator equal for signal <sign2_sign1_equal_8_o> created at line 64
    Found 4-bit comparator greater for signal <exp2[3]_GND_1_o_LessThan_21_o> created at line 93
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  12 Latch(s).
	inferred   3 Comparator(s).
	inferred  29 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <fp_adder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 9-bit addsub                                          : 1
# Latches                                              : 12
 1-bit latch                                           : 12
# Comparators                                          : 3
 1-bit comparator equal                                : 1
 12-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 14
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 5
# Logic shifters                                       : 1
 8-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 9-bit addsub                                          : 1
# Comparators                                          : 3
 1-bit comparator equal                                : 1
 12-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 14
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 5
# Logic shifters                                       : 1
 8-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fp_adder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fp_adder, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fp_adder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 111
#      LUT2                        : 13
#      LUT3                        : 17
#      LUT4                        : 19
#      LUT5                        : 8
#      LUT6                        : 31
#      MUXCY                       : 13
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 12
#      LD                          : 12
# IO Buffers                       : 39
#      IBUF                        : 26
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              12  out of  11440     0%  
 Number of Slice LUTs:                   88  out of   5720     1%  
    Number used as Logic:                88  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     88
   Number with an unused Flip Flop:      76  out of     88    86%  
   Number with an unused LUT:             0  out of     88     0%  
   Number of fully used LUT-FF pairs:    12  out of     88    13%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    102    38%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)  | Load  |
-------------------------------------------------+------------------------+-------+
GND_1_o_exp2[3]_OR_2_o(GND_1_o_exp2[3]_OR_2_o1:O)| NONE(*)(expn_0)        | 12    |
-------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 15.474ns
   Maximum output required time after clock: 6.046ns
   Maximum combinational path delay: 23.027ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_exp2[3]_OR_2_o'
  Total number of paths / destination ports: 53292 / 12
-------------------------------------------------------------------------
Offset:              15.474ns (Levels of Logic = 20)
  Source:            exp1<0> (PAD)
  Destination:       expn_2 (LATCH)
  Destination Clock: GND_1_o_exp2[3]_OR_2_o falling

  Data Path: exp1<0> to expn_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.328   1.374  exp1_0_IBUF (exp1_0_IBUF)
     LUT4:I0->O            1   0.254   0.000  Mcompar_exp2[3]_exp1[3]_LessThan_1_o_lut<4> (Mcompar_exp2[3]_exp1[3]_LessThan_1_o_lut<4>)
     MUXCY:S->O            1   0.427   0.790  Mcompar_exp2[3]_exp1[3]_LessThan_1_o_cy<4> (Mcompar_exp2[3]_exp1[3]_LessThan_1_o_cy<4>)
     LUT5:I3->O           38   0.250   1.896  Mcompar_exp2[3]_exp1[3]_LessThan_1_o_cy<5> (Mcompar_exp2[3]_exp1[3]_LessThan_1_o_cy<5>)
     LUT5:I1->O            3   0.254   0.766  Msub_exp_diff_cy<1>1 (Msub_exp_diff_cy<1>)
     LUT3:I2->O            9   0.254   1.406  Msub_exp_diff_xor<2>11 (exp_diff<2>)
     LUT6:I1->O            2   0.254   1.002  Mmux__n009022_SW0 (N13)
     LUT6:I2->O            1   0.254   0.000  Mmux__n009022_G (N16)
     MUXF7:I1->O           1   0.175   0.682  Mmux__n009022 (Mmux__n009021)
     LUT6:I5->O            1   0.254   0.910  Mmux__n009023 (_n0090<1>)
     LUT6:I3->O            1   0.235   0.000  Maddsub_sum_lut<1> (Maddsub_sum_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_sum_cy<1> (Maddsub_sum_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_sum_cy<2> (Maddsub_sum_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_sum_cy<3> (Maddsub_sum_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_sum_cy<4> (Maddsub_sum_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_sum_cy<5> (Maddsub_sum_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_sum_cy<6> (Maddsub_sum_cy<6>)
     MUXCY:CI->O           0   0.023   0.000  Maddsub_sum_cy<7> (Maddsub_sum_cy<7>)
     XORCY:CI->O          25   0.206   1.858  Maddsub_sum_xor<8> (sum<8>)
     LUT6:I0->O            1   0.254   0.000  Mmux_expn[3]_exp2[3]_MUX_105_o11 (expn[3]_exp2[3]_MUX_105_o)
     LD:D                      0.036          expn_2
    ----------------------------------------
    Total                     15.474ns (4.789ns logic, 10.684ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_exp2[3]_OR_2_o'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              6.046ns (Levels of Logic = 3)
  Source:            expn_3 (LATCH)
  Destination:       exp_out<3> (PAD)
  Source Clock:      GND_1_o_exp2[3]_OR_2_o falling

  Data Path: expn_3 to exp_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.682  expn_3 (expn_3)
     LUT2:I1->O            1   0.254   0.682  Mmux_exp_out4_SW0 (N9)
     LUT6:I5->O            1   0.254   0.681  Mmux_exp_out4 (exp_out_3_OBUF)
     OBUF:I->O                 2.912          exp_out_3_OBUF (exp_out<3>)
    ----------------------------------------
    Total                      6.046ns (4.001ns logic, 2.045ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 239070 / 13
-------------------------------------------------------------------------
Delay:               23.027ns (Levels of Logic = 20)
  Source:            exp1<0> (PAD)
  Destination:       exp_out<3> (PAD)

  Data Path: exp1<0> to exp_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.328   1.374  exp1_0_IBUF (exp1_0_IBUF)
     LUT4:I0->O            1   0.254   0.000  Mcompar_exp2[3]_exp1[3]_LessThan_1_o_lut<4> (Mcompar_exp2[3]_exp1[3]_LessThan_1_o_lut<4>)
     MUXCY:S->O            1   0.427   0.790  Mcompar_exp2[3]_exp1[3]_LessThan_1_o_cy<4> (Mcompar_exp2[3]_exp1[3]_LessThan_1_o_cy<4>)
     LUT5:I3->O           38   0.250   1.896  Mcompar_exp2[3]_exp1[3]_LessThan_1_o_cy<5> (Mcompar_exp2[3]_exp1[3]_LessThan_1_o_cy<5>)
     LUT5:I1->O            3   0.254   0.766  Msub_exp_diff_cy<1>1 (Msub_exp_diff_cy<1>)
     LUT3:I2->O            9   0.254   1.406  Msub_exp_diff_xor<2>11 (exp_diff<2>)
     LUT6:I1->O            2   0.254   1.002  Mmux__n009022_SW0 (N13)
     LUT6:I2->O            1   0.254   0.000  Mmux__n009022_G (N16)
     MUXF7:I1->O           1   0.175   0.682  Mmux__n009022 (Mmux__n009021)
     LUT6:I5->O            1   0.254   0.910  Mmux__n009023 (_n0090<1>)
     LUT6:I3->O            1   0.235   0.000  Maddsub_sum_lut<1> (Maddsub_sum_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_sum_cy<1> (Maddsub_sum_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_sum_cy<2> (Maddsub_sum_cy<2>)
     XORCY:CI->O           3   0.206   1.221  Maddsub_sum_xor<3> (sum<3>)
     LUT6:I0->O            1   0.254   0.910  exp2[3]_GND_1_o_LessThan_21_o15 (exp2[3]_GND_1_o_LessThan_21_o14)
     LUT4:I1->O            1   0.235   0.958  exp2[3]_GND_1_o_LessThan_21_o16_SW0 (N11)
     LUT6:I2->O           13   0.254   1.206  exp2[3]_GND_1_o_LessThan_21_o16 (exp2[3]_GND_1_o_LessThan_21_o)
     LUT2:I0->O            1   0.250   0.682  Mmux_exp_out4_SW0 (N9)
     LUT6:I5->O            1   0.254   0.681  Mmux_exp_out4 (exp_out_3_OBUF)
     OBUF:I->O                 2.912          exp_out_3_OBUF (exp_out<3>)
    ----------------------------------------
    Total                     23.027ns (8.542ns logic, 14.484ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 13.35 secs
 
--> 


Total memory usage is 375984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    1 (   0 filtered)

