// Seed: 1008471965
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input tri0 id_2,
    output wand id_3,
    input supply1 id_4,
    input tri0 id_5,
    output tri0 id_6
);
  wire id_8;
  module_0();
  supply0 id_9, id_10, id_11;
  assign id_3  = "" + id_11;
  assign id_9  = 1;
  assign id_11 = 1;
  assign id_3  = (id_10) * id_4;
  assign id_10 = 1;
  uwire id_12;
  assign id_8 = -id_12 == {1{id_5}};
  wire id_13;
endmodule
