--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/brian/RootMount/Programs/ISEwebPack/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o
top_module.twr top_module.pcf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PS2C
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PS2D        |    2.083(F)|    1.624(F)|PS2C_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock PS2C to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LEDs<0>     |    9.525(F)|PS2C_BUFGP        |   0.000|
LEDs<1>     |    9.348(F)|PS2C_BUFGP        |   0.000|
LEDs<2>     |   10.152(F)|PS2C_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Hsync       |    8.914(R)|clk25mhz          |   0.000|
LEDs<3>     |    8.462(R)|clk_IBUFG         |   0.000|
LEDs<4>     |    8.101(R)|clk_IBUFG         |   0.000|
LEDs<6>     |    8.797(R)|clk_IBUFG         |   0.000|
Vsync       |    8.717(R)|clk25mhz          |   0.000|
vgaBlue<2>  |    9.000(R)|clk25mhz          |   0.000|
vgaBlue<3>  |    9.278(R)|clk25mhz          |   0.000|
vgaGreen<1> |    8.312(R)|clk25mhz          |   0.000|
vgaGreen<2> |    8.555(R)|clk25mhz          |   0.000|
vgaGreen<3> |    8.565(R)|clk25mhz          |   0.000|
vgaRed<1>   |    8.581(R)|clk25mhz          |   0.000|
vgaRed<2>   |    8.898(R)|clk25mhz          |   0.000|
vgaRed<3>   |    8.474(R)|clk25mhz          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock PS2C
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PS2C           |         |         |         |    4.264|
clk            |         |         |    3.434|    6.203|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PS2C           |         |    9.412|         |    7.676|
clk            |   19.884|    4.541|         |    4.281|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 11 20:08:06 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



