// Seed: 306586931
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd4,
    parameter id_1 = 32'd76
) (
    output wand  _id_0,
    input  tri1  _id_1,
    input  uwire id_2,
    input  tri1  id_3
);
  logic [id_1 : id_0] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  bufif1 primCall (id_2, id_1, id_3);
  inout wire id_1;
  assign id_1 = (id_1);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
