$date
	Fri Jun 28 01:50:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! ALUIn [7:0] $end
$var reg 1 " Bin $end
$var reg 8 # BusIn [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 8 & ALUIn [7:0] $end
$var wire 1 " Bin $end
$var wire 8 ' BusIn [7:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 8 ( temp [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
bx &
0%
0$
b0 #
0"
bx !
$end
#5000
1$
#10000
0$
#12000
b0 !
b0 &
b0 (
1%
#15000
1$
#19000
0%
#20000
b111010 #
b111010 '
0$
#23000
1"
#25000
b111010 !
b111010 &
b111010 (
1$
#30000
0$
#34000
b0 !
b0 &
b0 (
1%
#35000
1$
#38000
b111010 !
b111010 &
b111010 (
0%
#40000
0$
#45000
1$
#50000
0$
#55000
1$
#60000
0$
#65000
1$
#70000
0$
#75000
1$
#80000
0$
#85000
1$
#90000
0$
#95000
1$
#100000
0$
