$date
	Wed Oct 01 15:24:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Ts $end
$var wire 1 " S $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % M $end
$var reg 1 & Te $end
$var reg 1 ' expS $end
$var reg 1 ( expTs $end
$scope module dut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % M $end
$var wire 1 " S $end
$var wire 1 & Te $end
$var wire 1 ) borrow_out $end
$var wire 1 * carry_out $end
$var wire 1 ! Ts $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 + m [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 , a [31:0] $end
$scope begin $ivl_for_loop2 $end
$var integer 32 - b [31:0] $end
$scope begin $ivl_for_loop3 $end
$var integer 32 . te [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
0*
0)
x(
x'
0&
0%
0$
0#
0"
0!
$end
#1000
0(
0'
#10000
1)
1"
1&
b1 .
#11000
1'
#20000
0&
1$
b1 -
b0 .
#30000
1!
1*
0"
1&
b1 .
#31000
1(
0'
#40000
0!
0)
0*
1"
0&
0$
1#
b1 ,
b0 -
b0 .
#41000
0(
1'
#50000
1!
1*
0"
1&
b1 .
#51000
1(
0'
#60000
0&
1$
b1 -
b0 .
#70000
1)
1"
1&
b1 .
#71000
1'
#80000
0!
0*
0)
0"
0&
0$
0#
1%
b1 +
b0 ,
b0 -
b0 .
#81000
0(
0'
#90000
1!
1)
1"
1&
b1 .
#91000
1(
1'
#100000
0&
1$
b1 -
b0 .
#110000
1*
0"
1&
b1 .
#111000
0'
#120000
0!
0)
0*
1"
0&
0$
1#
b1 ,
b0 -
b0 .
#121000
0(
1'
#130000
1*
0"
1&
b1 .
#131000
0'
#140000
0&
1$
b1 -
b0 .
#150000
1!
1)
1"
1&
b1 .
#151000
1(
1'
#160000
b10 +
b10 ,
b10 -
b10 .
