\doxysection{RCC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_r_c_c___type_def}{}\label{struct_r_c_c___type_def}\index{RCC\_TypeDef@{RCC\_TypeDef}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f10x.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}\label{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CR}
\item 
\Hypertarget{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}\label{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CFGR}
\item 
\Hypertarget{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}\label{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CIR}
\item 
\Hypertarget{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}\label{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries APB2\+RSTR}
\item 
\Hypertarget{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}\label{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries APB1\+RSTR}
\item 
\Hypertarget{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb}\label{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries AHBENR}
\item 
\Hypertarget{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}\label{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries APB2\+ENR}
\item 
\Hypertarget{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}\label{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries APB1\+ENR}
\item 
\Hypertarget{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}\label{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries BDCR}
\item 
\Hypertarget{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}\label{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CSR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Reset and Clock Control. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/12-\/\+GPIO输出-\/使用固件库点亮\+LED/\+Libraries/\+CMSIS/\mbox{\hyperlink{stm32f10x_8h}{stm32f10x.\+h}}\end{DoxyCompactItemize}
