//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_75
.address_size 64

	// .globl	_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE
.global .align 4 .b8 _ZZN4cuda3std3__48__detail21__stronger_order_cudaEiiE7__xform[16] = {3, 0, 0, 0, 4, 0, 0, 0, 4, 0, 0, 0, 3, 0, 0, 0};
.global .align 4 .b8 _ZN44_INTERNAL_3aa255b4_13_kernel_ptx_cu_c13d142d7diamond4AllIE[24] = {254, 255, 255, 255, 255, 255, 255, 255, 0, 0, 0, 0, 1, 0, 0, 0, 2, 0, 0, 0, 3, 0, 0, 0};
.global .align 4 .b8 _ZN44_INTERNAL_3aa255b4_13_kernel_ptx_cu_c13d142d7diamond4AllJE[20] = {254, 255, 255, 255, 255, 255, 255, 255, 0, 0, 0, 0, 1, 0, 0, 0, 2, 0, 0, 0};
.global .align 4 .b8 _ZN44_INTERNAL_3aa255b4_13_kernel_ptx_cu_c13d142d7diamond4AllKE[8] = {0, 0, 0, 0, 1, 0, 0, 0};
.global .align 4 .b8 _ZN44_INTERNAL_3aa255b4_13_kernel_ptx_cu_c13d142d7diamond6AllEhcE[12] = {0, 0, 0, 0, 1, 0, 0, 0, 2, 0, 0, 0};
.global .align 4 .b8 _ZN44_INTERNAL_3aa255b4_13_kernel_ptx_cu_c13d142d7diamond6AllXyzE[12] = {0, 0, 0, 0, 1, 0, 0, 0, 2, 0, 0, 0};
.extern .shared .align 16 .b8 _ZN6kernel5shmemE[];

.visible .entry _ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE(
	.param .align 8 .b8 _ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0[192]
)
{
	.reg .pred 	%p<408>;
	.reg .f32 	%f<437>;
	.reg .b32 	%r<1792>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<478>;


	mov.b64 	%rd27, _ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0;
	mov.u64 	%rd1, %rd27;
	ld.param.v2.u32 	{%r649, %r650}, [_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0];
	ld.param.v2.u32 	{%r651, %r652}, [_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0+8];
	ld.param.v2.u32 	{%r653, %r654}, [_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0+16];
	ld.param.v2.u32 	{%r655, %r656}, [_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0+24];
	ld.param.v2.u32 	{%r657, %r658}, [_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0+32];
	ld.param.v2.u32 	{%r659, %r660}, [_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0+40];
	ld.param.v2.u32 	{%r661, %r662}, [_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0+48];
	ld.param.v2.u32 	{%r663, %r664}, [_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0+56];
	ld.param.v2.u32 	{%r665, %r666}, [_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0+64];
	ld.param.v2.u32 	{%r667, %r668}, [_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0+72];
	ld.param.v2.u32 	{%r669, %r670}, [_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0+80];
	ld.param.v2.u32 	{%r671, %r672}, [_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0+88];
	ld.param.v2.u32 	{%r673, %r674}, [_ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0+96];
	mov.u32 	%r31, %tid.y;
	mov.u32 	%r32, %tid.z;
	mov.u32 	%r33, %ctaid.y;
	mov.u32 	%r34, %ctaid.z;
	mov.u32 	%r675, 32;
	sub.s32 	%r35, %r675, %r656;
	mov.u32 	%r36, %tid.x;
	setp.le.s32 	%p28, %r35, %r36;
	add.s32 	%r676, %r662, -1;
	add.s32 	%r677, %r660, %r654;
	add.s32 	%r678, %r677, %r655;
	add.s32 	%r679, %r678, 1;
	mad.lo.s32 	%r680, %r676, %r661, %r679;
	mul.lo.s32 	%r681, %r649, %r651;
	shl.b32 	%r37, %r681, 1;
	shl.b32 	%r38, %r681, 2;
	div.s32 	%r682, %r680, %r38;
	add.s32 	%r683, %r682, 1;
	mul.lo.s32 	%r684, %r683, %r655;
	mul.lo.s32 	%r685, %r650, %r652;
	shl.b32 	%r39, %r685, 1;
	div.s32 	%r686, %r684, %r39;
	add.s32 	%r687, %r686, 1;
	mul.lo.s32 	%r40, %r687, %r654;
	ld.param.u64 	%rd28, [%rd1+184];
	cvta.to.global.u64 	%rd2, %rd28;
	mad.lo.s32 	%r690, %r651, %r34, %r33;
	mad.lo.s32 	%r691, %r690, %r650, %r32;
	mad.lo.s32 	%r692, %r691, %r649, %r31;
	shl.b32 	%r41, %r692, 5;
	add.s32 	%r1592, %r41, %r36;
	mul.lo.s32 	%r693, %r685, %r681;
	shl.b32 	%r45, %r693, 5;
	mov.u32 	%r694, 8;
	sub.s32 	%r695, %r694, %r663;
	add.s32 	%r46, %r695, %r664;
	sub.s32 	%r696, %r694, %r665;
	add.s32 	%r47, %r696, %r666;
	sub.s32 	%r48, %r668, %r667;
	mul.lo.s32 	%r697, %r662, %r48;
	mul.lo.s32 	%r698, %r697, %r47;
	mul.lo.s32 	%r699, %r698, %r46;
	mul.lo.s32 	%r49, %r699, 3;
	setp.ge.s32 	%p29, %r1592, %r49;
	@%p29 bra 	$L__BB0_9;

	add.s32 	%r700, %r666, 8;
	sub.s32 	%r701, %r700, %r665;
	mul.lo.s32 	%r702, %r662, %r701;
	add.s32 	%r703, %r664, 8;
	sub.s32 	%r704, %r703, %r663;
	mul.lo.s32 	%r705, %r702, %r704;
	mul.lo.s32 	%r706, %r705, %r48;
	not.b32 	%r707, %r36;
	mad.lo.s32 	%r708, %r706, 3, %r707;
	sub.s32 	%r709, %r708, %r41;
	mul.lo.s32 	%r710, %r685, %r649;
	mul.lo.s32 	%r711, %r710, %r651;
	shl.b32 	%r712, %r711, 5;
	div.u32 	%r50, %r709, %r712;
	add.s32 	%r713, %r50, 1;
	and.b32  	%r1589, %r713, 3;
	setp.eq.s32 	%p30, %r1589, 0;
	mov.u32 	%r1590, %r1592;
	@%p30 bra 	$L__BB0_6;

	mov.u32 	%r1590, %r1592;

$L__BB0_5:
	.pragma "nounroll";
	mul.wide.s32 	%rd29, %r1590, 4;
	add.s64 	%rd30, %rd2, %rd29;
	mov.u32 	%r714, 0;
	st.global.u32 	[%rd30], %r714;
	add.s32 	%r1590, %r1590, %r45;
	add.s32 	%r1589, %r1589, -1;
	setp.ne.s32 	%p31, %r1589, 0;
	@%p31 bra 	$L__BB0_5;

$L__BB0_6:
	setp.lt.u32 	%p32, %r50, 3;
	@%p32 bra 	$L__BB0_9;

	mul.wide.s32 	%rd33, %r45, 4;

$L__BB0_8:
	mul.wide.s32 	%rd31, %r1590, 4;
	add.s64 	%rd32, %rd2, %rd31;
	mov.u32 	%r715, 0;
	st.global.u32 	[%rd32], %r715;
	add.s64 	%rd34, %rd32, %rd33;
	st.global.u32 	[%rd34], %r715;
	add.s32 	%r716, %r1590, %r45;
	add.s32 	%r717, %r716, %r45;
	add.s64 	%rd35, %rd34, %rd33;
	st.global.u32 	[%rd35], %r715;
	add.s32 	%r718, %r717, %r45;
	add.s64 	%rd36, %rd35, %rd33;
	st.global.u32 	[%rd36], %r715;
	add.s32 	%r1590, %r718, %r45;
	setp.lt.s32 	%p33, %r1590, %r49;
	@%p33 bra 	$L__BB0_8;

$L__BB0_9:
	ld.param.u64 	%rd37, [%rd1+104];
	cvta.to.global.u64 	%rd3, %rd37;
	sub.s32 	%r719, %r655, %r37;
	div.s32 	%r720, %r719, %r39;
	mul.lo.s32 	%r721, %r720, %r654;
	sub.s32 	%r722, %r721, %r37;
	sub.s32 	%r723, %r654, %r39;
	mul.lo.s32 	%r724, %r723, %r651;
	mul.lo.s32 	%r59, %r649, 384;
	add.s32 	%r725, %r59, %r59;
	add.s32 	%r726, %r725, 128;
	mul.lo.s32 	%r728, %r685, 768;
	mul.lo.s32 	%r729, %r724, %r726;
	mad.lo.s32 	%r60, %r728, %r722, %r729;
	bra.uni 	$L__BB0_10;

$L__BB0_597:
	mov.f32 	%f424, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f424;
  cvt.rn.f16.f32 high, %f424;
  mov.b32 %r1562, {low,high};}

	// end inline asm
	mul.wide.s32 	%rd471, %r1592, 4;
	add.s64 	%rd472, %rd3, %rd471;
	st.global.u32 	[%rd472], %r1562;
	add.s32 	%r1592, %r1592, %r45;

$L__BB0_10:
	setp.lt.s32 	%p34, %r1592, %r60;
	@%p34 bra 	$L__BB0_597;

	ld.param.u64 	%rd38, [%rd1+144];
	cvta.to.global.u64 	%rd5, %rd38;
	ld.param.u64 	%rd39, [%rd1+112];
	cvta.to.global.u64 	%rd6, %rd39;
	mad.lo.s32 	%r1628, %r649, %r33, %r31;
	mul.lo.s32 	%r69, %r650, %r34;
	add.s32 	%r70, %r69, %r32;
	setp.ge.s32 	%p35, %r1628, %r654;
	@%p35 bra 	$L__BB0_65;

	setp.gt.s32 	%p36, %r35, %r36;
	mov.u32 	%r730, 31;
	sub.s32 	%r731, %r730, %r36;
	selp.b32 	%r732, %r36, %r731, %p36;
	shl.b32 	%r733, %r732, 2;
	mov.u32 	%r734, 2;
	sub.s32 	%r71, %r733, %r657;
	shl.b32 	%r735, %r656, 2;
	mov.u32 	%r736, 128;
	sub.s32 	%r72, %r736, %r735;
	sub.s32 	%r737, %r734, %r657;
	add.s32 	%r73, %r737, %r733;
	sub.s32 	%r74, %r664, %r663;
	sub.s32 	%r75, %r666, %r665;
	add.s32 	%r76, %r664, -1;
	add.s32 	%r77, %r666, -1;
	add.s32 	%r78, %r668, -1;
	mul.lo.s32 	%r738, %r655, %r654;
	shl.b32 	%r79, %r738, 6;
	add.s32 	%r80, %r654, -1;
	selp.f32 	%f1, 0f00000000, 0f3F800000, %p36;
	add.s32 	%r81, %r71, 1;
	add.s32 	%r82, %r73, 1;
	shl.b32 	%r83, %r36, 1;
	or.b32  	%r84, %r83, 1;
	shr.u32 	%r739, %r84, 31;
	add.s32 	%r740, %r84, %r739;
	shr.s32 	%r86, %r740, 1;
	and.b32  	%r741, %r740, -2;
	sub.s32 	%r742, %r84, %r741;
	add.s32 	%r85, %r742, %r79;
	rem.s32 	%r798, %r81, %r72;
	add.s32 	%r799, %r798, %r72;
	rem.s32 	%r800, %r799, %r72;
	rem.s32 	%r801, %r82, %r72;
	add.s32 	%r802, %r801, %r72;
	rem.s32 	%r803, %r802, %r72;
	mov.u32 	%r1593, %r1628;

$L__BB0_13:
	setp.ge.s32 	%p37, %r70, %r655;
	@%p37 bra 	$L__BB0_64;

	setp.ge.s32 	%p38, %r1593, %r669;
	setp.lt.s32 	%p39, %r1593, %r670;
	and.pred  	%p1, %p39, %p38;
	setp.lt.s32 	%p40, %r1593, %r664;
	setp.ge.s32 	%p41, %r1593, %r663;
	and.pred  	%p2, %p40, %p41;
	selp.b32 	%r743, %r1593, %r76, %p40;
	setp.lt.s32 	%p42, %r1593, %r663;
	selp.b32 	%r744, %r663, %r743, %p42;
	sub.s32 	%r745, %r744, %r663;
	add.s32 	%r88, %r80, %r1593;
	rem.s32 	%r746, %r71, %r72;
	add.s32 	%r747, %r746, %r72;
	rem.s32 	%r89, %r747, %r72;
	rem.s32 	%r748, %r73, %r72;
	add.s32 	%r749, %r748, %r72;
	rem.s32 	%r90, %r749, %r72;
	setp.lt.s32 	%p43, %r89, %r668;
	sub.s32 	%r91, %r89, %r667;
	setp.lt.s32 	%p44, %r89, %r667;
	selp.b32 	%r750, %r89, %r78, %p43;
	selp.b32 	%r751, %r667, %r750, %p44;
	sub.s32 	%r92, %r751, %r667;
	setp.lt.s32 	%p45, %r90, %r668;
	sub.s32 	%r93, %r90, %r667;
	setp.lt.s32 	%p46, %r90, %r667;
	selp.b32 	%r752, %r90, %r78, %p45;
	selp.b32 	%r753, %r667, %r752, %p46;
	sub.s32 	%r94, %r753, %r667;
	sub.s32 	%r754, %r1593, %r663;
	mul.lo.s32 	%r95, %r754, %r75;
	mul.lo.s32 	%r96, %r745, %r75;
	add.s32 	%r755, %r754, %r74;
	mul.lo.s32 	%r97, %r755, %r75;
	add.s32 	%r756, %r745, %r74;
	mul.lo.s32 	%r98, %r756, %r75;
	add.s32 	%r757, %r755, %r74;
	mul.lo.s32 	%r99, %r757, %r75;
	add.s32 	%r758, %r756, %r74;
	mul.lo.s32 	%r100, %r758, %r75;
	mov.u32 	%r1594, %r70;

$L__BB0_15:
	setp.ge.s32 	%p47, %r1594, %r671;
	and.pred  	%p48, %p1, %p47;
	setp.lt.s32 	%p49, %r1594, %r672;
	and.pred  	%p3, %p49, %p48;
	setp.ge.s32 	%p50, %r1594, %r665;
	and.pred  	%p51, %p2, %p50;
	setp.lt.s32 	%p52, %r1594, %r666;
	and.pred  	%p4, %p52, %p51;
	sub.s32 	%r102, %r1594, %r665;
	selp.b32 	%r759, %r1594, %r77, %p52;
	setp.lt.s32 	%p53, %r1594, %r665;
	selp.b32 	%r760, %r665, %r759, %p53;
	sub.s32 	%r103, %r760, %r665;
	mul.lo.s32 	%r104, %r1594, %r654;
	add.s32 	%r105, %r104, %r1593;
	shl.b32 	%r106, %r105, 6;
	setp.ge.s32 	%p54, %r89, %r673;
	and.pred  	%p55, %p3, %p54;
	setp.lt.s32 	%p56, %r89, %r674;
	and.pred  	%p57, %p56, %p55;
	setp.ge.s32 	%p58, %r89, %r667;
	and.pred  	%p59, %p4, %p58;
	and.pred  	%p5, %p43, %p59;
	setp.ge.s32 	%p61, %r90, %r667;
	and.pred  	%p62, %p4, %p61;
	and.pred  	%p6, %p45, %p62;
	and.pred  	%p7, %p36, %p57;
	not.pred 	%p65, %p7;
	mov.f32 	%f425, %f1;
	@%p65 bra 	$L__BB0_19;

	@%p5 bra 	$L__BB0_18;
	bra.uni 	$L__BB0_17;

$L__BB0_18:
	add.s32 	%r763, %r102, %r95;
	mad.lo.s32 	%r764, %r763, %r48, %r91;
	mul.wide.s32 	%rd42, %r764, 4;
	add.s64 	%rd43, %rd5, %rd42;
	ld.global.f32 	%f425, [%rd43];
	bra.uni 	$L__BB0_19;

$L__BB0_17:
	add.s32 	%r761, %r103, %r96;
	mad.lo.s32 	%r762, %r761, %r48, %r92;
	mul.wide.s32 	%rd40, %r762, 4;
	add.s64 	%rd41, %rd5, %rd40;
	ld.global.f32 	%f425, [%rd41];

$L__BB0_19:
	setp.lt.s32 	%p67, %r90, %r674;
	setp.ge.s32 	%p68, %r90, %r673;
	and.pred  	%p69, %p3, %p68;
	and.pred  	%p70, %p67, %p69;
	and.pred  	%p8, %p36, %p70;
	not.pred 	%p71, %p8;
	mov.f32 	%f426, %f1;
	@%p71 bra 	$L__BB0_23;

	@%p6 bra 	$L__BB0_22;
	bra.uni 	$L__BB0_21;

$L__BB0_22:
	add.s32 	%r767, %r102, %r95;
	mad.lo.s32 	%r768, %r767, %r48, %r93;
	mul.wide.s32 	%rd46, %r768, 4;
	add.s64 	%rd47, %rd5, %rd46;
	ld.global.f32 	%f426, [%rd47];
	bra.uni 	$L__BB0_23;

$L__BB0_21:
	add.s32 	%r765, %r103, %r96;
	mad.lo.s32 	%r766, %r765, %r48, %r94;
	mul.wide.s32 	%rd44, %r766, 4;
	add.s64 	%rd45, %rd5, %rd44;
	ld.global.f32 	%f426, [%rd45];

$L__BB0_23:
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f425;
  cvt.rn.f16.f32 high, %f426;
  mov.b32 %r769, {low,high};}

	// end inline asm
	shl.b32 	%r107, %r105, 5;
	add.s32 	%r770, %r107, %r36;
	shl.b32 	%r771, %r770, 2;
	add.s32 	%r772, %r79, %r771;
	mul.wide.s32 	%rd48, %r772, 4;
	add.s64 	%rd49, %rd6, %rd48;
	st.global.u32 	[%rd49], %r769;
	mov.f32 	%f427, %f1;
	@%p65 bra 	$L__BB0_27;

	@%p5 bra 	$L__BB0_26;
	bra.uni 	$L__BB0_25;

$L__BB0_26:
	add.s32 	%r775, %r102, %r97;
	mad.lo.s32 	%r776, %r775, %r48, %r91;
	mul.wide.s32 	%rd52, %r776, 4;
	add.s64 	%rd53, %rd5, %rd52;
	ld.global.f32 	%f427, [%rd53];
	bra.uni 	$L__BB0_27;

$L__BB0_25:
	add.s32 	%r773, %r103, %r98;
	mad.lo.s32 	%r774, %r773, %r48, %r92;
	mul.wide.s32 	%rd50, %r774, 4;
	add.s64 	%rd51, %rd5, %rd50;
	ld.global.f32 	%f427, [%rd51];

$L__BB0_27:
	mov.f32 	%f428, %f1;
	@%p71 bra 	$L__BB0_31;

	@%p6 bra 	$L__BB0_30;
	bra.uni 	$L__BB0_29;

$L__BB0_30:
	add.s32 	%r779, %r102, %r97;
	mad.lo.s32 	%r780, %r779, %r48, %r93;
	mul.wide.s32 	%rd56, %r780, 4;
	add.s64 	%rd57, %rd5, %rd56;
	ld.global.f32 	%f428, [%rd57];
	bra.uni 	$L__BB0_31;

$L__BB0_29:
	add.s32 	%r777, %r103, %r98;
	mad.lo.s32 	%r778, %r777, %r48, %r94;
	mul.wide.s32 	%rd54, %r778, 4;
	add.s64 	%rd55, %rd5, %rd54;
	ld.global.f32 	%f428, [%rd55];

$L__BB0_31:
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f427;
  cvt.rn.f16.f32 high, %f428;
  mov.b32 %r781, {low,high};}

	// end inline asm
	add.s32 	%r782, %r83, %r106;
	mul.wide.s32 	%rd58, %r782, 4;
	add.s64 	%rd59, %rd6, %rd58;
	st.global.u32 	[%rd59], %r781;
	mov.f32 	%f429, %f1;
	@%p65 bra 	$L__BB0_35;

	@%p5 bra 	$L__BB0_34;
	bra.uni 	$L__BB0_33;

$L__BB0_34:
	add.s32 	%r785, %r102, %r99;
	mad.lo.s32 	%r786, %r785, %r48, %r91;
	mul.wide.s32 	%rd62, %r786, 4;
	add.s64 	%rd63, %rd5, %rd62;
	ld.global.f32 	%f429, [%rd63];
	bra.uni 	$L__BB0_35;

$L__BB0_33:
	add.s32 	%r783, %r103, %r100;
	mad.lo.s32 	%r784, %r783, %r48, %r92;
	mul.wide.s32 	%rd60, %r784, 4;
	add.s64 	%rd61, %rd5, %rd60;
	ld.global.f32 	%f429, [%rd61];

$L__BB0_35:
	mov.f32 	%f430, %f1;
	@%p71 bra 	$L__BB0_39;

	@%p6 bra 	$L__BB0_38;
	bra.uni 	$L__BB0_37;

$L__BB0_38:
	add.s32 	%r789, %r102, %r99;
	mad.lo.s32 	%r790, %r789, %r48, %r93;
	mul.wide.s32 	%rd66, %r790, 4;
	add.s64 	%rd67, %rd5, %rd66;
	ld.global.f32 	%f430, [%rd67];
	bra.uni 	$L__BB0_39;

$L__BB0_37:
	add.s32 	%r787, %r103, %r100;
	mad.lo.s32 	%r788, %r787, %r48, %r94;
	mul.wide.s32 	%rd64, %r788, 4;
	add.s64 	%rd65, %rd5, %rd64;
	ld.global.f32 	%f430, [%rd65];

$L__BB0_39:
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f429;
  cvt.rn.f16.f32 high, %f430;
  mov.b32 %r791, {low,high};}

	// end inline asm
	rem.s32 	%r792, %r88, %r654;
	add.s32 	%r793, %r792, %r104;
	shl.b32 	%r108, %r793, 5;
	add.s32 	%r794, %r108, %r36;
	shl.b32 	%r795, %r794, 2;
	add.s32 	%r796, %r79, %r795;
	add.s32 	%r797, %r796, 2;
	mul.wide.s32 	%rd68, %r797, 4;
	add.s64 	%rd69, %rd6, %rd68;
	st.global.u32 	[%rd69], %r791;
	setp.ge.s32 	%p76, %r800, %r673;
	and.pred  	%p77, %p3, %p76;
	setp.lt.s32 	%p78, %r800, %r674;
	and.pred  	%p79, %p78, %p77;
	setp.ge.s32 	%p80, %r800, %r667;
	and.pred  	%p81, %p4, %p80;
	setp.lt.s32 	%p82, %r800, %r668;
	and.pred  	%p9, %p82, %p81;
	setp.ge.s32 	%p83, %r803, %r673;
	and.pred  	%p84, %p3, %p83;
	setp.lt.s32 	%p85, %r803, %r674;
	and.pred  	%p10, %p85, %p84;
	sub.s32 	%r109, %r800, %r667;
	setp.lt.s32 	%p86, %r800, %r667;
	selp.b32 	%r804, %r800, %r78, %p82;
	selp.b32 	%r805, %r667, %r804, %p86;
	sub.s32 	%r110, %r805, %r667;
	setp.ge.s32 	%p87, %r803, %r667;
	and.pred  	%p88, %p4, %p87;
	setp.lt.s32 	%p89, %r803, %r668;
	and.pred  	%p11, %p89, %p88;
	sub.s32 	%r111, %r803, %r667;
	setp.lt.s32 	%p90, %r803, %r667;
	selp.b32 	%r806, %r803, %r78, %p89;
	selp.b32 	%r807, %r667, %r806, %p90;
	sub.s32 	%r112, %r807, %r667;
	and.pred  	%p12, %p36, %p79;
	not.pred 	%p92, %p12;
	mov.f32 	%f431, %f1;
	@%p92 bra 	$L__BB0_43;

	@%p9 bra 	$L__BB0_42;
	bra.uni 	$L__BB0_41;

$L__BB0_42:
	add.s32 	%r810, %r102, %r95;
	mad.lo.s32 	%r811, %r810, %r48, %r109;
	mul.wide.s32 	%rd72, %r811, 4;
	add.s64 	%rd73, %rd5, %rd72;
	ld.global.f32 	%f431, [%rd73];
	bra.uni 	$L__BB0_43;

$L__BB0_41:
	add.s32 	%r808, %r103, %r96;
	mad.lo.s32 	%r809, %r808, %r48, %r110;
	mul.wide.s32 	%rd70, %r809, 4;
	add.s64 	%rd71, %rd5, %rd70;
	ld.global.f32 	%f431, [%rd71];

$L__BB0_43:
	and.pred  	%p13, %p36, %p10;
	not.pred 	%p94, %p13;
	mov.f32 	%f432, %f1;
	@%p94 bra 	$L__BB0_47;

	@%p11 bra 	$L__BB0_46;
	bra.uni 	$L__BB0_45;

$L__BB0_46:
	add.s32 	%r814, %r102, %r95;
	mad.lo.s32 	%r815, %r814, %r48, %r111;
	mul.wide.s32 	%rd76, %r815, 4;
	add.s64 	%rd77, %rd5, %rd76;
	ld.global.f32 	%f432, [%rd77];
	bra.uni 	$L__BB0_47;

$L__BB0_45:
	add.s32 	%r812, %r103, %r96;
	mad.lo.s32 	%r813, %r812, %r48, %r112;
	mul.wide.s32 	%rd74, %r813, 4;
	add.s64 	%rd75, %rd5, %rd74;
	ld.global.f32 	%f432, [%rd75];

$L__BB0_47:
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f431;
  cvt.rn.f16.f32 high, %f432;
  mov.b32 %r816, {low,high};}

	// end inline asm
	add.s32 	%r817, %r107, %r86;
	shl.b32 	%r818, %r817, 2;
	add.s32 	%r819, %r85, %r818;
	mul.wide.s32 	%rd78, %r819, 4;
	add.s64 	%rd79, %rd6, %rd78;
	st.global.u32 	[%rd79], %r816;
	mov.f32 	%f433, %f1;
	@%p92 bra 	$L__BB0_51;

	@%p9 bra 	$L__BB0_50;
	bra.uni 	$L__BB0_49;

$L__BB0_50:
	add.s32 	%r822, %r102, %r97;
	mad.lo.s32 	%r823, %r822, %r48, %r109;
	mul.wide.s32 	%rd82, %r823, 4;
	add.s64 	%rd83, %rd5, %rd82;
	ld.global.f32 	%f433, [%rd83];
	bra.uni 	$L__BB0_51;

$L__BB0_49:
	add.s32 	%r820, %r103, %r98;
	mad.lo.s32 	%r821, %r820, %r48, %r110;
	mul.wide.s32 	%rd80, %r821, 4;
	add.s64 	%rd81, %rd5, %rd80;
	ld.global.f32 	%f433, [%rd81];

$L__BB0_51:
	mov.f32 	%f434, %f1;
	@%p94 bra 	$L__BB0_55;

	@%p11 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_53;

$L__BB0_54:
	add.s32 	%r826, %r102, %r97;
	mad.lo.s32 	%r827, %r826, %r48, %r111;
	mul.wide.s32 	%rd86, %r827, 4;
	add.s64 	%rd87, %rd5, %rd86;
	ld.global.f32 	%f434, [%rd87];
	bra.uni 	$L__BB0_55;

$L__BB0_53:
	add.s32 	%r824, %r103, %r98;
	mad.lo.s32 	%r825, %r824, %r48, %r112;
	mul.wide.s32 	%rd84, %r825, 4;
	add.s64 	%rd85, %rd5, %rd84;
	ld.global.f32 	%f434, [%rd85];

$L__BB0_55:
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f433;
  cvt.rn.f16.f32 high, %f434;
  mov.b32 %r828, {low,high};}

	// end inline asm
	add.s32 	%r829, %r84, %r106;
	mul.wide.s32 	%rd88, %r829, 4;
	add.s64 	%rd89, %rd6, %rd88;
	st.global.u32 	[%rd89], %r828;
	mov.f32 	%f435, %f1;
	@%p92 bra 	$L__BB0_59;

	@%p9 bra 	$L__BB0_58;
	bra.uni 	$L__BB0_57;

$L__BB0_58:
	add.s32 	%r832, %r102, %r99;
	mad.lo.s32 	%r833, %r832, %r48, %r109;
	mul.wide.s32 	%rd92, %r833, 4;
	add.s64 	%rd93, %rd5, %rd92;
	ld.global.f32 	%f435, [%rd93];
	bra.uni 	$L__BB0_59;

$L__BB0_57:
	add.s32 	%r830, %r103, %r100;
	mad.lo.s32 	%r831, %r830, %r48, %r110;
	mul.wide.s32 	%rd90, %r831, 4;
	add.s64 	%rd91, %rd5, %rd90;
	ld.global.f32 	%f435, [%rd91];

$L__BB0_59:
	mov.f32 	%f436, %f1;
	@%p94 bra 	$L__BB0_63;

	@%p11 bra 	$L__BB0_62;
	bra.uni 	$L__BB0_61;

$L__BB0_62:
	add.s32 	%r836, %r102, %r99;
	mad.lo.s32 	%r837, %r836, %r48, %r111;
	mul.wide.s32 	%rd96, %r837, 4;
	add.s64 	%rd97, %rd5, %rd96;
	ld.global.f32 	%f436, [%rd97];
	bra.uni 	$L__BB0_63;

$L__BB0_61:
	add.s32 	%r834, %r103, %r100;
	mad.lo.s32 	%r835, %r834, %r48, %r112;
	mul.wide.s32 	%rd94, %r835, 4;
	add.s64 	%rd95, %rd5, %rd94;
	ld.global.f32 	%f436, [%rd95];

$L__BB0_63:
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f435;
  cvt.rn.f16.f32 high, %f436;
  mov.b32 %r838, {low,high};}

	// end inline asm
	add.s32 	%r839, %r108, %r86;
	shl.b32 	%r840, %r839, 2;
	add.s32 	%r841, %r85, %r840;
	add.s32 	%r842, %r841, 2;
	mul.wide.s32 	%rd98, %r842, 4;
	add.s64 	%rd99, %rd6, %rd98;
	st.global.u32 	[%rd99], %r838;
	add.s32 	%r1594, %r1594, %r685;
	setp.lt.s32 	%p99, %r1594, %r655;
	@%p99 bra 	$L__BB0_15;

$L__BB0_64:
	add.s32 	%r1593, %r1593, %r681;
	setp.lt.s32 	%p100, %r1593, %r654;
	@%p100 bra 	$L__BB0_13;

$L__BB0_65:
	ld.param.u64 	%rd100, [%rd1+152];
	cvta.to.global.u64 	%rd7, %rd100;
	ld.param.u64 	%rd101, [%rd1+120];
	cvta.to.global.u64 	%rd8, %rd101;
	@%p35 bra 	$L__BB0_149;

	shl.b32 	%r115, %r70, 1;
	mov.u64 	%rd102, _ZN44_INTERNAL_3aa255b4_13_kernel_ptx_cu_c13d142d7diamond4AllIE;
	mov.u32 	%r1595, %r1628;

$L__BB0_67:
	setp.ge.s32 	%p102, %r115, %r655;
	@%p102 bra 	$L__BB0_148;

	mov.u32 	%r1596, %r115;

$L__BB0_69:
	setp.ne.s32 	%p103, %r36, 0;
	@%p103 bra 	$L__BB0_147;

	shr.u32 	%r844, %r1596, 31;
	add.s32 	%r845, %r1596, %r844;
	shr.s32 	%r846, %r845, 1;
	mad.lo.s32 	%r847, %r846, %r654, %r1595;
	shl.b32 	%r119, %r847, 5;
	add.s32 	%r120, %r1596, -2;
	mul.lo.s32 	%r121, %r120, %r654;
	add.s32 	%r848, %r655, %r120;
	mul.lo.s32 	%r122, %r848, %r654;
	add.s32 	%r849, %r848, %r655;
	mul.lo.s32 	%r123, %r849, %r654;
	add.s32 	%r124, %r121, %r654;
	add.s32 	%r125, %r1596, -1;
	add.s32 	%r850, %r655, %r125;
	mul.lo.s32 	%r126, %r850, %r654;
	add.s32 	%r851, %r850, %r655;
	mul.lo.s32 	%r127, %r851, %r654;
	add.s32 	%r852, %r655, %r1596;
	mul.lo.s32 	%r128, %r852, %r654;
	add.s32 	%r853, %r852, %r655;
	mul.lo.s32 	%r129, %r853, %r654;
	mul.lo.s32 	%r130, %r1596, %r654;
	add.s32 	%r131, %r130, %r654;
	add.s32 	%r132, %r1596, 1;
	add.s32 	%r854, %r655, %r132;
	mul.lo.s32 	%r133, %r854, %r654;
	add.s32 	%r855, %r854, %r655;
	mul.lo.s32 	%r134, %r855, %r654;
	add.s32 	%r135, %r131, %r654;
	add.s32 	%r136, %r1596, 2;
	add.s32 	%r856, %r655, %r136;
	mul.lo.s32 	%r137, %r856, %r654;
	add.s32 	%r857, %r856, %r655;
	mul.lo.s32 	%r138, %r857, %r654;
	mov.u32 	%r1599, 0;
	mov.u64 	%rd475, %rd102;

$L__BB0_71:
	ld.global.nc.u32 	%r858, [%rd475];
	cvt.rn.f64.s32 	%fd1, %r858;
	add.f64 	%fd3, %fd1, 0d3FE0000000000000;
	add.s32 	%r140, %r858, %r1595;
	setp.lt.s32 	%p104, %r140, %r654;
	or.b32  	%r859, %r120, %r140;
	setp.gt.s32 	%p105, %r859, -1;
	and.pred  	%p106, %p104, %p105;
	setp.lt.s32 	%p107, %r120, %r655;
	and.pred  	%p14, %p107, %p106;
	cvt.rn.f32.f64 	%f87, %fd3;
	add.f32 	%f88, %f87, 0f3E800000;
	abs.f32 	%f38, %f88;
	add.f32 	%f89, %f38, 0f40200000;
	setp.geu.f32 	%p108, %f89, 0f40000000;
	@%p108 bra 	$L__BB0_76;

	@%p14 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_73;

$L__BB0_74:
	add.s32 	%r862, %r121, %r140;
	mul.wide.s32 	%rd103, %r862, 4;
	add.s64 	%rd104, %rd7, %rd103;
	ld.global.f32 	%f92, [%rd104];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f92;
  mov.b32 %r1598, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_75;

$L__BB0_73:
	mov.f32 	%f91, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f91;
  cvt.rn.f16.f32 high, %f91;
  mov.b32 %r1598, {low,high};}

	// end inline asm

$L__BB0_75:
	add.s32 	%r863, %r1599, %r119;
	mul.wide.s32 	%rd105, %r863, 4;
	add.s64 	%rd106, %rd8, %rd105;
	st.global.u32 	[%rd106], %r1598;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_76:
	cvt.rn.f32.f64 	%f93, %fd1;
	add.f32 	%f94, %f93, 0f3E800000;
	abs.f32 	%f39, %f94;
	add.f32 	%f40, %f39, 0f40000000;
	setp.geu.f32 	%p109, %f40, 0f40000000;
	@%p109 bra 	$L__BB0_81;

	@%p14 bra 	$L__BB0_79;
	bra.uni 	$L__BB0_78;

$L__BB0_79:
	add.s32 	%r866, %r122, %r140;
	mul.wide.s32 	%rd107, %r866, 4;
	add.s64 	%rd108, %rd7, %rd107;
	ld.global.f32 	%f97, [%rd108];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f97;
  mov.b32 %r1600, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_80;

$L__BB0_78:
	mov.f32 	%f96, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f96;
  cvt.rn.f16.f32 high, %f96;
  mov.b32 %r1600, {low,high};}

	// end inline asm

$L__BB0_80:
	add.s32 	%r867, %r1599, %r119;
	mul.wide.s32 	%rd109, %r867, 4;
	add.s64 	%rd110, %rd8, %rd109;
	st.global.u32 	[%rd110], %r1600;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_81:
	add.f32 	%f98, %f39, 0f40200000;
	setp.geu.f32 	%p110, %f98, 0f40000000;
	@%p110 bra 	$L__BB0_86;

	@%p14 bra 	$L__BB0_84;
	bra.uni 	$L__BB0_83;

$L__BB0_84:
	add.s32 	%r870, %r123, %r140;
	mul.wide.s32 	%rd111, %r870, 4;
	add.s64 	%rd112, %rd7, %rd111;
	ld.global.f32 	%f101, [%rd112];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f101;
  mov.b32 %r1602, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_85;

$L__BB0_83:
	mov.f32 	%f100, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f100;
  cvt.rn.f16.f32 high, %f100;
  mov.b32 %r1602, {low,high};}

	// end inline asm

$L__BB0_85:
	add.s32 	%r871, %r1599, %r119;
	mul.wide.s32 	%rd113, %r871, 4;
	add.s64 	%rd114, %rd8, %rd113;
	st.global.u32 	[%rd114], %r1602;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_86:
	or.b32  	%r872, %r125, %r140;
	setp.gt.s32 	%p111, %r872, -1;
	and.pred  	%p113, %p104, %p111;
	setp.le.s32 	%p114, %r1596, %r655;
	and.pred  	%p15, %p114, %p113;
	add.f32 	%f41, %f38, 0f3FC00000;
	setp.geu.f32 	%p115, %f41, 0f40000000;
	@%p115 bra 	$L__BB0_91;

	@%p15 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_88;

$L__BB0_89:
	add.s32 	%r875, %r124, %r140;
	mul.wide.s32 	%rd115, %r875, 4;
	add.s64 	%rd116, %rd7, %rd115;
	ld.global.f32 	%f104, [%rd116];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f104;
  mov.b32 %r1604, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_90;

$L__BB0_88:
	mov.f32 	%f103, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f103;
  cvt.rn.f16.f32 high, %f103;
  mov.b32 %r1604, {low,high};}

	// end inline asm

$L__BB0_90:
	add.s32 	%r876, %r1599, %r119;
	mul.wide.s32 	%rd117, %r876, 4;
	add.s64 	%rd118, %rd8, %rd117;
	st.global.u32 	[%rd118], %r1604;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_91:
	add.f32 	%f42, %f39, 0f3F800000;
	setp.geu.f32 	%p116, %f42, 0f40000000;
	@%p116 bra 	$L__BB0_96;

	@%p15 bra 	$L__BB0_94;
	bra.uni 	$L__BB0_93;

$L__BB0_94:
	add.s32 	%r879, %r126, %r140;
	mul.wide.s32 	%rd119, %r879, 4;
	add.s64 	%rd120, %rd7, %rd119;
	ld.global.f32 	%f107, [%rd120];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f107;
  mov.b32 %r1606, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_95;

$L__BB0_93:
	mov.f32 	%f106, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f106;
  cvt.rn.f16.f32 high, %f106;
  mov.b32 %r1606, {low,high};}

	// end inline asm

$L__BB0_95:
	add.s32 	%r880, %r1599, %r119;
	mul.wide.s32 	%rd121, %r880, 4;
	add.s64 	%rd122, %rd8, %rd121;
	st.global.u32 	[%rd122], %r1606;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_96:
	add.f32 	%f43, %f39, 0f3FC00000;
	setp.geu.f32 	%p117, %f43, 0f40000000;
	@%p117 bra 	$L__BB0_101;

	@%p15 bra 	$L__BB0_99;
	bra.uni 	$L__BB0_98;

$L__BB0_99:
	add.s32 	%r883, %r127, %r140;
	mul.wide.s32 	%rd123, %r883, 4;
	add.s64 	%rd124, %rd7, %rd123;
	ld.global.f32 	%f110, [%rd124];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f110;
  mov.b32 %r1608, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_100;

$L__BB0_98:
	mov.f32 	%f109, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f109;
  cvt.rn.f16.f32 high, %f109;
  mov.b32 %r1608, {low,high};}

	// end inline asm

$L__BB0_100:
	add.s32 	%r884, %r1599, %r119;
	mul.wide.s32 	%rd125, %r884, 4;
	add.s64 	%rd126, %rd8, %rd125;
	st.global.u32 	[%rd126], %r1608;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_101:
	or.b32  	%r885, %r1596, %r140;
	setp.gt.s32 	%p118, %r885, -1;
	and.pred  	%p120, %p104, %p118;
	setp.lt.s32 	%p121, %r1596, %r655;
	and.pred  	%p16, %p121, %p120;
	add.f32 	%f44, %f38, 0f3F000000;
	setp.geu.f32 	%p122, %f44, 0f40000000;
	@%p122 bra 	$L__BB0_106;

	@%p16 bra 	$L__BB0_104;
	bra.uni 	$L__BB0_103;

$L__BB0_104:
	add.s32 	%r888, %r130, %r140;
	mul.wide.s32 	%rd127, %r888, 4;
	add.s64 	%rd128, %rd7, %rd127;
	ld.global.f32 	%f113, [%rd128];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f113;
  mov.b32 %r1610, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_105;

$L__BB0_103:
	mov.f32 	%f112, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f112;
  cvt.rn.f16.f32 high, %f112;
  mov.b32 %r1610, {low,high};}

	// end inline asm

$L__BB0_105:
	add.s32 	%r889, %r1599, %r119;
	mul.wide.s32 	%rd129, %r889, 4;
	add.s64 	%rd130, %rd8, %rd129;
	st.global.u32 	[%rd130], %r1610;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_106:
	add.f32 	%f114, %f39, 0f00000000;
	setp.geu.f32 	%p123, %f114, 0f40000000;
	@%p123 bra 	$L__BB0_111;

	@%p16 bra 	$L__BB0_109;
	bra.uni 	$L__BB0_108;

$L__BB0_109:
	add.s32 	%r892, %r128, %r140;
	mul.wide.s32 	%rd131, %r892, 4;
	add.s64 	%rd132, %rd7, %rd131;
	ld.global.f32 	%f117, [%rd132];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f117;
  mov.b32 %r1612, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_110;

$L__BB0_108:
	mov.f32 	%f116, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f116;
  cvt.rn.f16.f32 high, %f116;
  mov.b32 %r1612, {low,high};}

	// end inline asm

$L__BB0_110:
	add.s32 	%r893, %r1599, %r119;
	mul.wide.s32 	%rd133, %r893, 4;
	add.s64 	%rd134, %rd8, %rd133;
	st.global.u32 	[%rd134], %r1612;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_111:
	add.f32 	%f45, %f39, 0f3F000000;
	setp.geu.f32 	%p124, %f45, 0f40000000;
	@%p124 bra 	$L__BB0_116;

	@%p16 bra 	$L__BB0_114;
	bra.uni 	$L__BB0_113;

$L__BB0_114:
	add.s32 	%r896, %r129, %r140;
	mul.wide.s32 	%rd135, %r896, 4;
	add.s64 	%rd136, %rd7, %rd135;
	ld.global.f32 	%f120, [%rd136];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f120;
  mov.b32 %r1614, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_115;

$L__BB0_113:
	mov.f32 	%f119, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f119;
  cvt.rn.f16.f32 high, %f119;
  mov.b32 %r1614, {low,high};}

	// end inline asm

$L__BB0_115:
	add.s32 	%r897, %r1599, %r119;
	mul.wide.s32 	%rd137, %r897, 4;
	add.s64 	%rd138, %rd8, %rd137;
	st.global.u32 	[%rd138], %r1614;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_116:
	or.b32  	%r898, %r132, %r140;
	setp.gt.s32 	%p125, %r898, -1;
	and.pred  	%p127, %p104, %p125;
	setp.lt.s32 	%p128, %r132, %r655;
	and.pred  	%p17, %p128, %p127;
	@%p122 bra 	$L__BB0_121;

	@%p17 bra 	$L__BB0_119;
	bra.uni 	$L__BB0_118;

$L__BB0_119:
	add.s32 	%r901, %r131, %r140;
	mul.wide.s32 	%rd139, %r901, 4;
	add.s64 	%rd140, %rd7, %rd139;
	ld.global.f32 	%f123, [%rd140];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f123;
  mov.b32 %r1616, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_120;

$L__BB0_118:
	mov.f32 	%f122, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f122;
  cvt.rn.f16.f32 high, %f122;
  mov.b32 %r1616, {low,high};}

	// end inline asm

$L__BB0_120:
	add.s32 	%r902, %r1599, %r119;
	mul.wide.s32 	%rd141, %r902, 4;
	add.s64 	%rd142, %rd8, %rd141;
	st.global.u32 	[%rd142], %r1616;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_121:
	@%p116 bra 	$L__BB0_126;

	@%p17 bra 	$L__BB0_124;
	bra.uni 	$L__BB0_123;

$L__BB0_124:
	add.s32 	%r905, %r133, %r140;
	mul.wide.s32 	%rd143, %r905, 4;
	add.s64 	%rd144, %rd7, %rd143;
	ld.global.f32 	%f126, [%rd144];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f126;
  mov.b32 %r1618, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_125;

$L__BB0_123:
	mov.f32 	%f125, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f125;
  cvt.rn.f16.f32 high, %f125;
  mov.b32 %r1618, {low,high};}

	// end inline asm

$L__BB0_125:
	add.s32 	%r906, %r1599, %r119;
	mul.wide.s32 	%rd145, %r906, 4;
	add.s64 	%rd146, %rd8, %rd145;
	st.global.u32 	[%rd146], %r1618;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_126:
	@%p124 bra 	$L__BB0_131;

	@%p17 bra 	$L__BB0_129;
	bra.uni 	$L__BB0_128;

$L__BB0_129:
	add.s32 	%r909, %r134, %r140;
	mul.wide.s32 	%rd147, %r909, 4;
	add.s64 	%rd148, %rd7, %rd147;
	ld.global.f32 	%f129, [%rd148];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f129;
  mov.b32 %r1620, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_130;

$L__BB0_128:
	mov.f32 	%f128, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f128;
  cvt.rn.f16.f32 high, %f128;
  mov.b32 %r1620, {low,high};}

	// end inline asm

$L__BB0_130:
	add.s32 	%r910, %r1599, %r119;
	mul.wide.s32 	%rd149, %r910, 4;
	add.s64 	%rd150, %rd8, %rd149;
	st.global.u32 	[%rd150], %r1620;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_131:
	or.b32  	%r911, %r136, %r140;
	setp.gt.s32 	%p132, %r911, -1;
	and.pred  	%p134, %p104, %p132;
	setp.lt.s32 	%p135, %r136, %r655;
	and.pred  	%p18, %p135, %p134;
	@%p115 bra 	$L__BB0_136;

	@%p18 bra 	$L__BB0_134;
	bra.uni 	$L__BB0_133;

$L__BB0_134:
	add.s32 	%r914, %r135, %r140;
	mul.wide.s32 	%rd151, %r914, 4;
	add.s64 	%rd152, %rd7, %rd151;
	ld.global.f32 	%f132, [%rd152];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f132;
  mov.b32 %r1622, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_135;

$L__BB0_133:
	mov.f32 	%f131, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f131;
  cvt.rn.f16.f32 high, %f131;
  mov.b32 %r1622, {low,high};}

	// end inline asm

$L__BB0_135:
	add.s32 	%r915, %r1599, %r119;
	mul.wide.s32 	%rd153, %r915, 4;
	add.s64 	%rd154, %rd8, %rd153;
	st.global.u32 	[%rd154], %r1622;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_136:
	@%p109 bra 	$L__BB0_141;

	@%p18 bra 	$L__BB0_139;
	bra.uni 	$L__BB0_138;

$L__BB0_139:
	add.s32 	%r918, %r137, %r140;
	mul.wide.s32 	%rd155, %r918, 4;
	add.s64 	%rd156, %rd7, %rd155;
	ld.global.f32 	%f135, [%rd156];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f135;
  mov.b32 %r1624, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_140;

$L__BB0_138:
	mov.f32 	%f134, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f134;
  cvt.rn.f16.f32 high, %f134;
  mov.b32 %r1624, {low,high};}

	// end inline asm

$L__BB0_140:
	add.s32 	%r919, %r1599, %r119;
	mul.wide.s32 	%rd157, %r919, 4;
	add.s64 	%rd158, %rd8, %rd157;
	st.global.u32 	[%rd158], %r1624;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_141:
	@%p117 bra 	$L__BB0_146;

	@%p18 bra 	$L__BB0_144;
	bra.uni 	$L__BB0_143;

$L__BB0_144:
	add.s32 	%r922, %r138, %r140;
	mul.wide.s32 	%rd159, %r922, 4;
	add.s64 	%rd160, %rd7, %rd159;
	ld.global.f32 	%f138, [%rd160];
	// begin inline asm
	{.reg .f16 low;
  cvt.rn.f16.f32 low, %f138;
  mov.b32 %r1626, {low,low};}

	// end inline asm
	bra.uni 	$L__BB0_145;

$L__BB0_143:
	mov.f32 	%f137, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f137;
  cvt.rn.f16.f32 high, %f137;
  mov.b32 %r1626, {low,high};}

	// end inline asm

$L__BB0_145:
	add.s32 	%r923, %r1599, %r119;
	mul.wide.s32 	%rd161, %r923, 4;
	add.s64 	%rd162, %rd8, %rd161;
	st.global.u32 	[%rd162], %r1626;
	add.s32 	%r1599, %r1599, 1;

$L__BB0_146:
	add.s64 	%rd475, %rd475, 4;
	mov.u64 	%rd163, _ZN44_INTERNAL_3aa255b4_13_kernel_ptx_cu_c13d142d7diamond4AllIE;
	add.s64 	%rd164, %rd163, 24;
	setp.ne.s64 	%p139, %rd475, %rd164;
	@%p139 bra 	$L__BB0_71;

$L__BB0_147:
	add.s32 	%r1596, %r1596, %r39;
	setp.lt.s32 	%p140, %r1596, %r655;
	@%p140 bra 	$L__BB0_69;

$L__BB0_148:
	add.s32 	%r1595, %r1595, %r681;
	setp.lt.s32 	%p141, %r1595, %r654;
	@%p141 bra 	$L__BB0_67;

$L__BB0_149:
	setp.eq.s32 	%p142, %r658, 1;
	ld.param.u64 	%rd165, [%rd1+160];
	cvta.to.global.u64 	%rd11, %rd165;
	ld.param.u64 	%rd166, [%rd1+128];
	cvta.to.global.u64 	%rd12, %rd166;
	@%p142 bra 	$L__BB0_167;
	bra.uni 	$L__BB0_150;

$L__BB0_167:
	@%p35 bra 	$L__BB0_296;

	shl.b32 	%r244, %r70, 1;
	shr.u32 	%r971, %r659, 31;
	add.s32 	%r972, %r659, %r971;
	shr.u32 	%r973, %r972, 1;
	and.b32  	%r245, %r973, 1;
	mov.u64 	%rd186, _ZN44_INTERNAL_3aa255b4_13_kernel_ptx_cu_c13d142d7diamond4AllIE;

$L__BB0_169:
	setp.ge.s32 	%p152, %r244, %r655;
	@%p152 bra 	$L__BB0_295;

	mov.u32 	%r1634, %r244;

$L__BB0_171:
	setp.ne.s32 	%p153, %r36, 0;
	@%p153 bra 	$L__BB0_294;

	shr.u32 	%r975, %r1634, 31;
	add.s32 	%r976, %r1634, %r975;
	shr.s32 	%r977, %r976, 1;
	mad.lo.s32 	%r978, %r977, %r654, %r1628;
	shl.b32 	%r249, %r978, 5;
	add.s32 	%r250, %r1634, -2;
	mul.lo.s32 	%r251, %r250, %r654;
	add.s32 	%r979, %r655, %r250;
	mul.lo.s32 	%r252, %r979, %r654;
	add.s32 	%r253, %r251, %r654;
	add.s32 	%r254, %r1634, -1;
	add.s32 	%r980, %r655, %r254;
	mul.lo.s32 	%r255, %r980, %r654;
	add.s32 	%r981, %r655, %r1634;
	mul.lo.s32 	%r256, %r981, %r654;
	mul.lo.s32 	%r257, %r1634, %r654;
	add.s32 	%r258, %r257, %r654;
	add.s32 	%r259, %r1634, 1;
	add.s32 	%r982, %r655, %r259;
	mul.lo.s32 	%r260, %r982, %r654;
	add.s32 	%r261, %r258, %r654;
	add.s32 	%r262, %r1634, 2;
	add.s32 	%r983, %r655, %r262;
	mul.lo.s32 	%r263, %r983, %r654;
	mov.u32 	%r1638, 0;
	mov.u64 	%rd476, 24;
	mov.u64 	%rd477, %rd186;

$L__BB0_173:
	ld.global.nc.u32 	%r984, [%rd477];
	cvt.rn.f64.s32 	%fd2, %r984;
	add.f64 	%fd4, %fd2, 0d3FE0000000000000;
	add.s32 	%r265, %r984, %r1628;
	setp.lt.s32 	%p154, %r265, %r654;
	or.b32  	%r985, %r250, %r265;
	setp.gt.s32 	%p155, %r985, -1;
	and.pred  	%p156, %p154, %p155;
	setp.lt.s32 	%p157, %r250, %r655;
	and.pred  	%p19, %p157, %p156;
	cvt.rn.f32.f64 	%f155, %fd4;
	add.f32 	%f156, %f155, 0f3E800000;
	abs.f32 	%f46, %f156;
	add.f32 	%f157, %f46, 0f40200000;
	setp.geu.f32 	%p158, %f157, 0f40000000;
	@%p158 bra 	$L__BB0_185;

	@%p19 bra 	$L__BB0_176;
	bra.uni 	$L__BB0_175;

$L__BB0_176:
	setp.eq.s32 	%p159, %r245, 0;
	add.s32 	%r987, %r251, %r265;
	shl.b32 	%r988, %r987, 1;
	mul.wide.s32 	%rd187, %r988, 4;
	add.s64 	%rd188, %rd11, %rd187;
	ld.global.f32 	%f47, [%rd188];
	@%p159 bra 	$L__BB0_178;
	bra.uni 	$L__BB0_177;

$L__BB0_178:
	mov.f32 	%f163, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f47;
  cvt.rn.f16.f32 high, %f163;
  mov.b32 %r1636, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_179;

$L__BB0_175:
	mov.f32 	%f159, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f159;
  cvt.rn.f16.f32 high, %f159;
  mov.b32 %r1636, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_179;

$L__BB0_177:
	mov.f32 	%f160, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f160;
  cvt.rn.f16.f32 high, %f47;
  mov.b32 %r1636, {low,high};}

	// end inline asm

$L__BB0_179:
	add.s32 	%r270, %r1638, %r249;
	mul.wide.s32 	%rd189, %r270, 4;
	add.s64 	%rd190, %rd12, %rd189;
	st.global.u32 	[%rd190], %r1636;
	@%p19 bra 	$L__BB0_181;
	bra.uni 	$L__BB0_180;

$L__BB0_181:
	setp.eq.s32 	%p160, %r245, 0;
	add.s32 	%r992, %r252, %r265;
	shl.b32 	%r993, %r992, 1;
	mul.wide.s32 	%rd191, %r993, 4;
	add.s64 	%rd192, %rd11, %rd191;
	ld.global.f32 	%f48, [%rd192];
	@%p160 bra 	$L__BB0_183;
	bra.uni 	$L__BB0_182;

$L__BB0_183:
	mov.f32 	%f169, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f48;
  cvt.rn.f16.f32 high, %f169;
  mov.b32 %r1637, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_184;

$L__BB0_180:
	mov.f32 	%f165, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f165;
  cvt.rn.f16.f32 high, %f165;
  mov.b32 %r1637, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_184;

$L__BB0_182:
	mov.f32 	%f166, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f166;
  cvt.rn.f16.f32 high, %f48;
  mov.b32 %r1637, {low,high};}

	// end inline asm

$L__BB0_184:
	add.s32 	%r996, %r270, 1;
	mul.wide.s32 	%rd193, %r996, 4;
	add.s64 	%rd194, %rd12, %rd193;
	st.global.u32 	[%rd194], %r1637;
	add.s32 	%r1638, %r1638, 2;

$L__BB0_185:
	cvt.rn.f32.f64 	%f170, %fd2;
	add.f32 	%f171, %f170, 0f3E800000;
	abs.f32 	%f49, %f171;
	add.f32 	%f50, %f49, 0f40000000;
	setp.geu.f32 	%p161, %f50, 0f40000000;
	@%p161 bra 	$L__BB0_197;

	@%p19 bra 	$L__BB0_188;
	bra.uni 	$L__BB0_187;

$L__BB0_188:
	setp.eq.s32 	%p162, %r245, 0;
	add.s32 	%r998, %r251, %r265;
	shl.b32 	%r999, %r998, 1;
	or.b32  	%r1000, %r999, 1;
	mul.wide.s32 	%rd195, %r1000, 4;
	add.s64 	%rd196, %rd11, %rd195;
	ld.global.f32 	%f51, [%rd196];
	@%p162 bra 	$L__BB0_190;
	bra.uni 	$L__BB0_189;

$L__BB0_190:
	mov.f32 	%f177, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f51;
  cvt.rn.f16.f32 high, %f177;
  mov.b32 %r1639, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_191;

$L__BB0_187:
	mov.f32 	%f173, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f173;
  cvt.rn.f16.f32 high, %f173;
  mov.b32 %r1639, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_191;

$L__BB0_189:
	mov.f32 	%f174, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f174;
  cvt.rn.f16.f32 high, %f51;
  mov.b32 %r1639, {low,high};}

	// end inline asm

$L__BB0_191:
	add.s32 	%r281, %r1638, %r249;
	mul.wide.s32 	%rd197, %r281, 4;
	add.s64 	%rd198, %rd12, %rd197;
	st.global.u32 	[%rd198], %r1639;
	@%p19 bra 	$L__BB0_193;
	bra.uni 	$L__BB0_192;

$L__BB0_193:
	setp.eq.s32 	%p163, %r245, 0;
	add.s32 	%r1004, %r252, %r265;
	shl.b32 	%r1005, %r1004, 1;
	or.b32  	%r1006, %r1005, 1;
	mul.wide.s32 	%rd199, %r1006, 4;
	add.s64 	%rd200, %rd11, %rd199;
	ld.global.f32 	%f52, [%rd200];
	@%p163 bra 	$L__BB0_195;
	bra.uni 	$L__BB0_194;

$L__BB0_195:
	mov.f32 	%f183, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f52;
  cvt.rn.f16.f32 high, %f183;
  mov.b32 %r1640, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_196;

$L__BB0_192:
	mov.f32 	%f179, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f179;
  cvt.rn.f16.f32 high, %f179;
  mov.b32 %r1640, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_196;

$L__BB0_194:
	mov.f32 	%f180, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f180;
  cvt.rn.f16.f32 high, %f52;
  mov.b32 %r1640, {low,high};}

	// end inline asm

$L__BB0_196:
	add.s32 	%r1009, %r281, 1;
	mul.wide.s32 	%rd201, %r1009, 4;
	add.s64 	%rd202, %rd12, %rd201;
	st.global.u32 	[%rd202], %r1640;
	add.s32 	%r1638, %r1638, 2;

$L__BB0_197:
	or.b32  	%r1010, %r254, %r265;
	setp.gt.s32 	%p164, %r1010, -1;
	and.pred  	%p166, %p154, %p164;
	setp.le.s32 	%p167, %r1634, %r655;
	and.pred  	%p20, %p167, %p166;
	add.f32 	%f53, %f46, 0f3FC00000;
	setp.geu.f32 	%p168, %f53, 0f40000000;
	@%p168 bra 	$L__BB0_209;

	@%p20 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_199;

$L__BB0_200:
	setp.eq.s32 	%p169, %r245, 0;
	add.s32 	%r1012, %r253, %r265;
	shl.b32 	%r1013, %r1012, 1;
	mul.wide.s32 	%rd203, %r1013, 4;
	add.s64 	%rd204, %rd11, %rd203;
	ld.global.f32 	%f54, [%rd204];
	@%p169 bra 	$L__BB0_202;
	bra.uni 	$L__BB0_201;

$L__BB0_202:
	mov.f32 	%f189, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f54;
  cvt.rn.f16.f32 high, %f189;
  mov.b32 %r1642, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_203;

$L__BB0_199:
	mov.f32 	%f185, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f185;
  cvt.rn.f16.f32 high, %f185;
  mov.b32 %r1642, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_203;

$L__BB0_201:
	mov.f32 	%f186, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f186;
  cvt.rn.f16.f32 high, %f54;
  mov.b32 %r1642, {low,high};}

	// end inline asm

$L__BB0_203:
	add.s32 	%r292, %r1638, %r249;
	mul.wide.s32 	%rd205, %r292, 4;
	add.s64 	%rd206, %rd12, %rd205;
	st.global.u32 	[%rd206], %r1642;
	@%p20 bra 	$L__BB0_205;
	bra.uni 	$L__BB0_204;

$L__BB0_205:
	setp.eq.s32 	%p170, %r245, 0;
	add.s32 	%r1017, %r255, %r265;
	shl.b32 	%r1018, %r1017, 1;
	mul.wide.s32 	%rd207, %r1018, 4;
	add.s64 	%rd208, %rd11, %rd207;
	ld.global.f32 	%f55, [%rd208];
	@%p170 bra 	$L__BB0_207;
	bra.uni 	$L__BB0_206;

$L__BB0_207:
	mov.f32 	%f195, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f55;
  cvt.rn.f16.f32 high, %f195;
  mov.b32 %r1643, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_208;

$L__BB0_204:
	mov.f32 	%f191, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f191;
  cvt.rn.f16.f32 high, %f191;
  mov.b32 %r1643, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_208;

$L__BB0_206:
	mov.f32 	%f192, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f192;
  cvt.rn.f16.f32 high, %f55;
  mov.b32 %r1643, {low,high};}

	// end inline asm

$L__BB0_208:
	add.s32 	%r1021, %r292, 1;
	mul.wide.s32 	%rd209, %r1021, 4;
	add.s64 	%rd210, %rd12, %rd209;
	st.global.u32 	[%rd210], %r1643;
	add.s32 	%r1638, %r1638, 2;

$L__BB0_209:
	add.f32 	%f56, %f49, 0f3F800000;
	setp.geu.f32 	%p171, %f56, 0f40000000;
	@%p171 bra 	$L__BB0_221;

	@%p20 bra 	$L__BB0_212;
	bra.uni 	$L__BB0_211;

$L__BB0_212:
	setp.eq.s32 	%p172, %r245, 0;
	add.s32 	%r1023, %r253, %r265;
	shl.b32 	%r1024, %r1023, 1;
	or.b32  	%r1025, %r1024, 1;
	mul.wide.s32 	%rd211, %r1025, 4;
	add.s64 	%rd212, %rd11, %rd211;
	ld.global.f32 	%f57, [%rd212];
	@%p172 bra 	$L__BB0_214;
	bra.uni 	$L__BB0_213;

$L__BB0_214:
	mov.f32 	%f201, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f57;
  cvt.rn.f16.f32 high, %f201;
  mov.b32 %r1645, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_215;

$L__BB0_211:
	mov.f32 	%f197, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f197;
  cvt.rn.f16.f32 high, %f197;
  mov.b32 %r1645, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_215;

$L__BB0_213:
	mov.f32 	%f198, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f198;
  cvt.rn.f16.f32 high, %f57;
  mov.b32 %r1645, {low,high};}

	// end inline asm

$L__BB0_215:
	add.s32 	%r303, %r1638, %r249;
	mul.wide.s32 	%rd213, %r303, 4;
	add.s64 	%rd214, %rd12, %rd213;
	st.global.u32 	[%rd214], %r1645;
	@%p20 bra 	$L__BB0_217;
	bra.uni 	$L__BB0_216;

$L__BB0_217:
	setp.eq.s32 	%p173, %r245, 0;
	add.s32 	%r1029, %r255, %r265;
	shl.b32 	%r1030, %r1029, 1;
	or.b32  	%r1031, %r1030, 1;
	mul.wide.s32 	%rd215, %r1031, 4;
	add.s64 	%rd216, %rd11, %rd215;
	ld.global.f32 	%f58, [%rd216];
	@%p173 bra 	$L__BB0_219;
	bra.uni 	$L__BB0_218;

$L__BB0_219:
	mov.f32 	%f207, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f58;
  cvt.rn.f16.f32 high, %f207;
  mov.b32 %r1646, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_220;

$L__BB0_216:
	mov.f32 	%f203, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f203;
  cvt.rn.f16.f32 high, %f203;
  mov.b32 %r1646, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_220;

$L__BB0_218:
	mov.f32 	%f204, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f204;
  cvt.rn.f16.f32 high, %f58;
  mov.b32 %r1646, {low,high};}

	// end inline asm

$L__BB0_220:
	add.s32 	%r1034, %r303, 1;
	mul.wide.s32 	%rd217, %r1034, 4;
	add.s64 	%rd218, %rd12, %rd217;
	st.global.u32 	[%rd218], %r1646;
	add.s32 	%r1638, %r1638, 2;

$L__BB0_221:
	or.b32  	%r1035, %r1634, %r265;
	setp.gt.s32 	%p174, %r1035, -1;
	and.pred  	%p176, %p154, %p174;
	setp.lt.s32 	%p177, %r1634, %r655;
	and.pred  	%p21, %p177, %p176;
	add.f32 	%f59, %f46, 0f3F000000;
	setp.geu.f32 	%p178, %f59, 0f40000000;
	@%p178 bra 	$L__BB0_233;

	@%p21 bra 	$L__BB0_224;
	bra.uni 	$L__BB0_223;

$L__BB0_224:
	setp.eq.s32 	%p179, %r245, 0;
	add.s32 	%r1037, %r257, %r265;
	shl.b32 	%r1038, %r1037, 1;
	mul.wide.s32 	%rd219, %r1038, 4;
	add.s64 	%rd220, %rd11, %rd219;
	ld.global.f32 	%f60, [%rd220];
	@%p179 bra 	$L__BB0_226;
	bra.uni 	$L__BB0_225;

$L__BB0_226:
	mov.f32 	%f213, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f60;
  cvt.rn.f16.f32 high, %f213;
  mov.b32 %r1648, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_227;

$L__BB0_223:
	mov.f32 	%f209, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f209;
  cvt.rn.f16.f32 high, %f209;
  mov.b32 %r1648, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_227;

$L__BB0_225:
	mov.f32 	%f210, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f210;
  cvt.rn.f16.f32 high, %f60;
  mov.b32 %r1648, {low,high};}

	// end inline asm

$L__BB0_227:
	add.s32 	%r314, %r1638, %r249;
	mul.wide.s32 	%rd221, %r314, 4;
	add.s64 	%rd222, %rd12, %rd221;
	st.global.u32 	[%rd222], %r1648;
	@%p21 bra 	$L__BB0_229;
	bra.uni 	$L__BB0_228;

$L__BB0_229:
	setp.eq.s32 	%p180, %r245, 0;
	add.s32 	%r1042, %r256, %r265;
	shl.b32 	%r1043, %r1042, 1;
	mul.wide.s32 	%rd223, %r1043, 4;
	add.s64 	%rd224, %rd11, %rd223;
	ld.global.f32 	%f61, [%rd224];
	@%p180 bra 	$L__BB0_231;
	bra.uni 	$L__BB0_230;

$L__BB0_231:
	mov.f32 	%f219, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f61;
  cvt.rn.f16.f32 high, %f219;
  mov.b32 %r1649, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_232;

$L__BB0_228:
	mov.f32 	%f215, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f215;
  cvt.rn.f16.f32 high, %f215;
  mov.b32 %r1649, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_232;

$L__BB0_230:
	mov.f32 	%f216, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f216;
  cvt.rn.f16.f32 high, %f61;
  mov.b32 %r1649, {low,high};}

	// end inline asm

$L__BB0_232:
	add.s32 	%r1046, %r314, 1;
	mul.wide.s32 	%rd225, %r1046, 4;
	add.s64 	%rd226, %rd12, %rd225;
	st.global.u32 	[%rd226], %r1649;
	add.s32 	%r1638, %r1638, 2;

$L__BB0_233:
	add.f32 	%f220, %f49, 0f00000000;
	setp.geu.f32 	%p181, %f220, 0f40000000;
	@%p181 bra 	$L__BB0_245;

	@%p21 bra 	$L__BB0_236;
	bra.uni 	$L__BB0_235;

$L__BB0_236:
	setp.eq.s32 	%p182, %r245, 0;
	add.s32 	%r1048, %r257, %r265;
	shl.b32 	%r1049, %r1048, 1;
	or.b32  	%r1050, %r1049, 1;
	mul.wide.s32 	%rd227, %r1050, 4;
	add.s64 	%rd228, %rd11, %rd227;
	ld.global.f32 	%f62, [%rd228];
	@%p182 bra 	$L__BB0_238;
	bra.uni 	$L__BB0_237;

$L__BB0_238:
	mov.f32 	%f226, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f62;
  cvt.rn.f16.f32 high, %f226;
  mov.b32 %r1651, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_239;

$L__BB0_235:
	mov.f32 	%f222, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f222;
  cvt.rn.f16.f32 high, %f222;
  mov.b32 %r1651, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_239;

$L__BB0_237:
	mov.f32 	%f223, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f223;
  cvt.rn.f16.f32 high, %f62;
  mov.b32 %r1651, {low,high};}

	// end inline asm

$L__BB0_239:
	add.s32 	%r325, %r1638, %r249;
	mul.wide.s32 	%rd229, %r325, 4;
	add.s64 	%rd230, %rd12, %rd229;
	st.global.u32 	[%rd230], %r1651;
	@%p21 bra 	$L__BB0_241;
	bra.uni 	$L__BB0_240;

$L__BB0_241:
	setp.eq.s32 	%p183, %r245, 0;
	add.s32 	%r1054, %r256, %r265;
	shl.b32 	%r1055, %r1054, 1;
	or.b32  	%r1056, %r1055, 1;
	mul.wide.s32 	%rd231, %r1056, 4;
	add.s64 	%rd232, %rd11, %rd231;
	ld.global.f32 	%f63, [%rd232];
	@%p183 bra 	$L__BB0_243;
	bra.uni 	$L__BB0_242;

$L__BB0_243:
	mov.f32 	%f232, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f63;
  cvt.rn.f16.f32 high, %f232;
  mov.b32 %r1652, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_244;

$L__BB0_240:
	mov.f32 	%f228, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f228;
  cvt.rn.f16.f32 high, %f228;
  mov.b32 %r1652, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_244;

$L__BB0_242:
	mov.f32 	%f229, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f229;
  cvt.rn.f16.f32 high, %f63;
  mov.b32 %r1652, {low,high};}

	// end inline asm

$L__BB0_244:
	add.s32 	%r1059, %r325, 1;
	mul.wide.s32 	%rd233, %r1059, 4;
	add.s64 	%rd234, %rd12, %rd233;
	st.global.u32 	[%rd234], %r1652;
	add.s32 	%r1638, %r1638, 2;

$L__BB0_245:
	or.b32  	%r1060, %r259, %r265;
	setp.gt.s32 	%p184, %r1060, -1;
	and.pred  	%p186, %p154, %p184;
	setp.lt.s32 	%p187, %r259, %r655;
	and.pred  	%p22, %p187, %p186;
	@%p178 bra 	$L__BB0_257;

	@%p22 bra 	$L__BB0_248;
	bra.uni 	$L__BB0_247;

$L__BB0_248:
	setp.eq.s32 	%p189, %r245, 0;
	add.s32 	%r1062, %r258, %r265;
	shl.b32 	%r1063, %r1062, 1;
	mul.wide.s32 	%rd235, %r1063, 4;
	add.s64 	%rd236, %rd11, %rd235;
	ld.global.f32 	%f64, [%rd236];
	@%p189 bra 	$L__BB0_250;
	bra.uni 	$L__BB0_249;

$L__BB0_250:
	mov.f32 	%f238, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f64;
  cvt.rn.f16.f32 high, %f238;
  mov.b32 %r1654, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_251;

$L__BB0_247:
	mov.f32 	%f234, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f234;
  cvt.rn.f16.f32 high, %f234;
  mov.b32 %r1654, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_251;

$L__BB0_249:
	mov.f32 	%f235, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f235;
  cvt.rn.f16.f32 high, %f64;
  mov.b32 %r1654, {low,high};}

	// end inline asm

$L__BB0_251:
	add.s32 	%r336, %r1638, %r249;
	mul.wide.s32 	%rd237, %r336, 4;
	add.s64 	%rd238, %rd12, %rd237;
	st.global.u32 	[%rd238], %r1654;
	@%p22 bra 	$L__BB0_253;
	bra.uni 	$L__BB0_252;

$L__BB0_253:
	setp.eq.s32 	%p190, %r245, 0;
	add.s32 	%r1067, %r260, %r265;
	shl.b32 	%r1068, %r1067, 1;
	mul.wide.s32 	%rd239, %r1068, 4;
	add.s64 	%rd240, %rd11, %rd239;
	ld.global.f32 	%f65, [%rd240];
	@%p190 bra 	$L__BB0_255;
	bra.uni 	$L__BB0_254;

$L__BB0_255:
	mov.f32 	%f244, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f65;
  cvt.rn.f16.f32 high, %f244;
  mov.b32 %r1655, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_256;

$L__BB0_252:
	mov.f32 	%f240, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f240;
  cvt.rn.f16.f32 high, %f240;
  mov.b32 %r1655, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_256;

$L__BB0_254:
	mov.f32 	%f241, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f241;
  cvt.rn.f16.f32 high, %f65;
  mov.b32 %r1655, {low,high};}

	// end inline asm

$L__BB0_256:
	add.s32 	%r1071, %r336, 1;
	mul.wide.s32 	%rd241, %r1071, 4;
	add.s64 	%rd242, %rd12, %rd241;
	st.global.u32 	[%rd242], %r1655;
	add.s32 	%r1638, %r1638, 2;

$L__BB0_257:
	@%p171 bra 	$L__BB0_269;

	@%p22 bra 	$L__BB0_260;
	bra.uni 	$L__BB0_259;

$L__BB0_260:
	setp.eq.s32 	%p192, %r245, 0;
	add.s32 	%r1073, %r258, %r265;
	shl.b32 	%r1074, %r1073, 1;
	or.b32  	%r1075, %r1074, 1;
	mul.wide.s32 	%rd243, %r1075, 4;
	add.s64 	%rd244, %rd11, %rd243;
	ld.global.f32 	%f66, [%rd244];
	@%p192 bra 	$L__BB0_262;
	bra.uni 	$L__BB0_261;

$L__BB0_262:
	mov.f32 	%f250, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f66;
  cvt.rn.f16.f32 high, %f250;
  mov.b32 %r1657, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_263;

$L__BB0_259:
	mov.f32 	%f246, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f246;
  cvt.rn.f16.f32 high, %f246;
  mov.b32 %r1657, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_263;

$L__BB0_261:
	mov.f32 	%f247, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f247;
  cvt.rn.f16.f32 high, %f66;
  mov.b32 %r1657, {low,high};}

	// end inline asm

$L__BB0_263:
	add.s32 	%r347, %r1638, %r249;
	mul.wide.s32 	%rd245, %r347, 4;
	add.s64 	%rd246, %rd12, %rd245;
	st.global.u32 	[%rd246], %r1657;
	@%p22 bra 	$L__BB0_265;
	bra.uni 	$L__BB0_264;

$L__BB0_265:
	setp.eq.s32 	%p193, %r245, 0;
	add.s32 	%r1079, %r260, %r265;
	shl.b32 	%r1080, %r1079, 1;
	or.b32  	%r1081, %r1080, 1;
	mul.wide.s32 	%rd247, %r1081, 4;
	add.s64 	%rd248, %rd11, %rd247;
	ld.global.f32 	%f67, [%rd248];
	@%p193 bra 	$L__BB0_267;
	bra.uni 	$L__BB0_266;

$L__BB0_267:
	mov.f32 	%f256, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f67;
  cvt.rn.f16.f32 high, %f256;
  mov.b32 %r1658, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_268;

$L__BB0_264:
	mov.f32 	%f252, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f252;
  cvt.rn.f16.f32 high, %f252;
  mov.b32 %r1658, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_268;

$L__BB0_266:
	mov.f32 	%f253, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f253;
  cvt.rn.f16.f32 high, %f67;
  mov.b32 %r1658, {low,high};}

	// end inline asm

$L__BB0_268:
	add.s32 	%r1084, %r347, 1;
	mul.wide.s32 	%rd249, %r1084, 4;
	add.s64 	%rd250, %rd12, %rd249;
	st.global.u32 	[%rd250], %r1658;
	add.s32 	%r1638, %r1638, 2;

$L__BB0_269:
	or.b32  	%r1085, %r262, %r265;
	setp.gt.s32 	%p194, %r1085, -1;
	and.pred  	%p196, %p154, %p194;
	setp.lt.s32 	%p197, %r262, %r655;
	and.pred  	%p23, %p197, %p196;
	@%p168 bra 	$L__BB0_281;

	@%p23 bra 	$L__BB0_272;
	bra.uni 	$L__BB0_271;

$L__BB0_272:
	setp.eq.s32 	%p199, %r245, 0;
	add.s32 	%r1087, %r261, %r265;
	shl.b32 	%r1088, %r1087, 1;
	mul.wide.s32 	%rd251, %r1088, 4;
	add.s64 	%rd252, %rd11, %rd251;
	ld.global.f32 	%f68, [%rd252];
	@%p199 bra 	$L__BB0_274;
	bra.uni 	$L__BB0_273;

$L__BB0_274:
	mov.f32 	%f262, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f68;
  cvt.rn.f16.f32 high, %f262;
  mov.b32 %r1660, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_275;

$L__BB0_271:
	mov.f32 	%f258, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f258;
  cvt.rn.f16.f32 high, %f258;
  mov.b32 %r1660, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_275;

$L__BB0_273:
	mov.f32 	%f259, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f259;
  cvt.rn.f16.f32 high, %f68;
  mov.b32 %r1660, {low,high};}

	// end inline asm

$L__BB0_275:
	add.s32 	%r358, %r1638, %r249;
	mul.wide.s32 	%rd253, %r358, 4;
	add.s64 	%rd254, %rd12, %rd253;
	st.global.u32 	[%rd254], %r1660;
	@%p23 bra 	$L__BB0_277;
	bra.uni 	$L__BB0_276;

$L__BB0_277:
	setp.eq.s32 	%p200, %r245, 0;
	add.s32 	%r1092, %r263, %r265;
	shl.b32 	%r1093, %r1092, 1;
	mul.wide.s32 	%rd255, %r1093, 4;
	add.s64 	%rd256, %rd11, %rd255;
	ld.global.f32 	%f69, [%rd256];
	@%p200 bra 	$L__BB0_279;
	bra.uni 	$L__BB0_278;

$L__BB0_279:
	mov.f32 	%f268, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f69;
  cvt.rn.f16.f32 high, %f268;
  mov.b32 %r1661, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_280;

$L__BB0_276:
	mov.f32 	%f264, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f264;
  cvt.rn.f16.f32 high, %f264;
  mov.b32 %r1661, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_280;

$L__BB0_278:
	mov.f32 	%f265, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f265;
  cvt.rn.f16.f32 high, %f69;
  mov.b32 %r1661, {low,high};}

	// end inline asm

$L__BB0_280:
	add.s32 	%r1096, %r358, 1;
	mul.wide.s32 	%rd257, %r1096, 4;
	add.s64 	%rd258, %rd12, %rd257;
	st.global.u32 	[%rd258], %r1661;
	add.s32 	%r1638, %r1638, 2;

$L__BB0_281:
	@%p161 bra 	$L__BB0_293;

	@%p23 bra 	$L__BB0_284;
	bra.uni 	$L__BB0_283;

$L__BB0_284:
	setp.eq.s32 	%p202, %r245, 0;
	add.s32 	%r1098, %r261, %r265;
	shl.b32 	%r1099, %r1098, 1;
	or.b32  	%r1100, %r1099, 1;
	mul.wide.s32 	%rd259, %r1100, 4;
	add.s64 	%rd260, %rd11, %rd259;
	ld.global.f32 	%f70, [%rd260];
	@%p202 bra 	$L__BB0_286;
	bra.uni 	$L__BB0_285;

$L__BB0_286:
	mov.f32 	%f274, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f70;
  cvt.rn.f16.f32 high, %f274;
  mov.b32 %r1663, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_287;

$L__BB0_283:
	mov.f32 	%f270, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f270;
  cvt.rn.f16.f32 high, %f270;
  mov.b32 %r1663, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_287;

$L__BB0_285:
	mov.f32 	%f271, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f271;
  cvt.rn.f16.f32 high, %f70;
  mov.b32 %r1663, {low,high};}

	// end inline asm

$L__BB0_287:
	add.s32 	%r369, %r1638, %r249;
	mul.wide.s32 	%rd261, %r369, 4;
	add.s64 	%rd262, %rd12, %rd261;
	st.global.u32 	[%rd262], %r1663;
	@%p23 bra 	$L__BB0_289;
	bra.uni 	$L__BB0_288;

$L__BB0_289:
	setp.eq.s32 	%p203, %r245, 0;
	add.s32 	%r1104, %r263, %r265;
	shl.b32 	%r1105, %r1104, 1;
	or.b32  	%r1106, %r1105, 1;
	mul.wide.s32 	%rd263, %r1106, 4;
	add.s64 	%rd264, %rd11, %rd263;
	ld.global.f32 	%f71, [%rd264];
	@%p203 bra 	$L__BB0_291;
	bra.uni 	$L__BB0_290;

$L__BB0_291:
	mov.f32 	%f280, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f71;
  cvt.rn.f16.f32 high, %f280;
  mov.b32 %r1664, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_292;

$L__BB0_288:
	mov.f32 	%f276, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f276;
  cvt.rn.f16.f32 high, %f276;
  mov.b32 %r1664, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_292;

$L__BB0_290:
	mov.f32 	%f277, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f277;
  cvt.rn.f16.f32 high, %f71;
  mov.b32 %r1664, {low,high};}

	// end inline asm

$L__BB0_292:
	add.s32 	%r1109, %r369, 1;
	mul.wide.s32 	%rd265, %r1109, 4;
	add.s64 	%rd266, %rd12, %rd265;
	st.global.u32 	[%rd266], %r1664;
	add.s32 	%r1638, %r1638, 2;

$L__BB0_293:
	add.s64 	%rd477, %rd477, 4;
	add.s64 	%rd476, %rd476, -4;
	setp.ne.s64 	%p204, %rd476, 0;
	@%p204 bra 	$L__BB0_173;

$L__BB0_294:
	add.s32 	%r1634, %r1634, %r39;
	setp.lt.s32 	%p205, %r1634, %r655;
	@%p205 bra 	$L__BB0_171;

$L__BB0_295:
	add.s32 	%r1628, %r1628, %r681;
	setp.lt.s32 	%p206, %r1628, %r654;
	@%p206 bra 	$L__BB0_169;
	bra.uni 	$L__BB0_296;

$L__BB0_150:
	@%p35 bra 	$L__BB0_296;

	neg.s32 	%r218, %r69;
	mov.u32 	%r924, 31;
	sub.s32 	%r925, %r924, %r36;
	setp.gt.s32 	%p144, %r35, %r36;
	selp.b32 	%r926, %r36, %r925, %p144;
	shl.b32 	%r927, %r926, 2;
	mov.u32 	%r928, 2;
	sub.s32 	%r219, %r927, %r657;
	shl.b32 	%r929, %r656, 2;
	mov.u32 	%r930, 128;
	sub.s32 	%r220, %r930, %r929;
	sub.s32 	%r931, %r928, %r657;
	add.s32 	%r221, %r931, %r927;
	add.s32 	%r222, %r654, -1;
	add.s32 	%r223, %r219, 1;
	add.s32 	%r224, %r221, 1;
	rem.s32 	%r956, %r223, %r220;
	add.s32 	%r957, %r956, %r220;
	rem.s32 	%r235, %r957, %r220;
	rem.s32 	%r958, %r224, %r220;
	add.s32 	%r959, %r958, %r220;
	rem.s32 	%r236, %r959, %r220;

$L__BB0_152:
	setp.ne.s32 	%p145, %r32, %r218;
	@%p145 bra 	$L__BB0_166;

	shl.b32 	%r226, %r1628, 1;
	rem.s32 	%r932, %r219, %r220;
	add.s32 	%r933, %r932, %r220;
	rem.s32 	%r227, %r933, %r220;
	rem.s32 	%r934, %r221, %r220;
	add.s32 	%r935, %r934, %r220;
	rem.s32 	%r228, %r935, %r220;
	@%p144 bra 	$L__BB0_155;
	bra.uni 	$L__BB0_154;

$L__BB0_155:
	mul.lo.s32 	%r938, %r226, %r220;
	add.s32 	%r939, %r938, %r227;
	mul.wide.s32 	%rd167, %r939, 4;
	add.s64 	%rd168, %rd11, %rd167;
	ld.global.f32 	%f141, [%rd168];
	add.s32 	%r940, %r938, %r228;
	mul.wide.s32 	%rd169, %r940, 4;
	add.s64 	%rd170, %rd11, %rd169;
	ld.global.f32 	%f142, [%rd170];
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f141;
  cvt.rn.f16.f32 high, %f142;
  mov.b32 %r1629, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_156;

$L__BB0_154:
	mov.f32 	%f140, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f140;
  cvt.rn.f16.f32 high, %f140;
  mov.b32 %r1629, {low,high};}

	// end inline asm

$L__BB0_156:
	shl.b32 	%r941, %r1628, 5;
	add.s32 	%r942, %r941, %r36;
	shl.b32 	%r943, %r942, 2;
	mul.wide.s32 	%rd171, %r943, 4;
	add.s64 	%rd13, %rd12, %rd171;
	st.global.u32 	[%rd13], %r1629;
	@%p144 bra 	$L__BB0_158;
	bra.uni 	$L__BB0_157;

$L__BB0_158:
	add.s32 	%r946, %r226, 1;
	mul.lo.s32 	%r947, %r946, %r220;
	add.s32 	%r948, %r947, %r227;
	mul.wide.s32 	%rd172, %r948, 4;
	add.s64 	%rd173, %rd11, %rd172;
	ld.global.f32 	%f145, [%rd173];
	add.s32 	%r949, %r947, %r228;
	mul.wide.s32 	%rd174, %r949, 4;
	add.s64 	%rd175, %rd11, %rd174;
	ld.global.f32 	%f146, [%rd175];
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f145;
  cvt.rn.f16.f32 high, %f146;
  mov.b32 %r1630, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_159;

$L__BB0_157:
	mov.f32 	%f144, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f144;
  cvt.rn.f16.f32 high, %f144;
  mov.b32 %r1630, {low,high};}

	// end inline asm

$L__BB0_159:
	add.s32 	%r950, %r222, %r1628;
	rem.s32 	%r951, %r950, %r654;
	shl.b32 	%r952, %r951, 5;
	add.s32 	%r953, %r952, %r36;
	shl.b32 	%r954, %r953, 2;
	or.b32  	%r955, %r954, 2;
	mul.wide.s32 	%rd176, %r955, 4;
	add.s64 	%rd14, %rd12, %rd176;
	st.global.u32 	[%rd14], %r1630;
	@%p144 bra 	$L__BB0_161;
	bra.uni 	$L__BB0_160;

$L__BB0_161:
	mul.lo.s32 	%r962, %r226, %r220;
	add.s32 	%r963, %r962, %r235;
	mul.wide.s32 	%rd177, %r963, 4;
	add.s64 	%rd178, %rd11, %rd177;
	ld.global.f32 	%f149, [%rd178];
	add.s32 	%r964, %r962, %r236;
	mul.wide.s32 	%rd179, %r964, 4;
	add.s64 	%rd180, %rd11, %rd179;
	ld.global.f32 	%f150, [%rd180];
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f149;
  cvt.rn.f16.f32 high, %f150;
  mov.b32 %r1631, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_162;

$L__BB0_160:
	mov.f32 	%f148, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f148;
  cvt.rn.f16.f32 high, %f148;
  mov.b32 %r1631, {low,high};}

	// end inline asm

$L__BB0_162:
	st.global.u32 	[%rd13+4], %r1631;
	@%p144 bra 	$L__BB0_164;
	bra.uni 	$L__BB0_163;

$L__BB0_164:
	add.s32 	%r967, %r226, 1;
	mul.lo.s32 	%r968, %r967, %r220;
	add.s32 	%r969, %r968, %r235;
	mul.wide.s32 	%rd181, %r969, 4;
	add.s64 	%rd182, %rd11, %rd181;
	ld.global.f32 	%f153, [%rd182];
	add.s32 	%r970, %r968, %r236;
	mul.wide.s32 	%rd183, %r970, 4;
	add.s64 	%rd184, %rd11, %rd183;
	ld.global.f32 	%f154, [%rd184];
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f153;
  cvt.rn.f16.f32 high, %f154;
  mov.b32 %r1632, {low,high};}

	// end inline asm
	bra.uni 	$L__BB0_165;

$L__BB0_163:
	mov.f32 	%f152, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f152;
  cvt.rn.f16.f32 high, %f152;
  mov.b32 %r1632, {low,high};}

	// end inline asm

$L__BB0_165:
	st.global.u32 	[%rd14+4], %r1632;

$L__BB0_166:
	add.s32 	%r1628, %r1628, %r681;
	setp.lt.s32 	%p150, %r1628, %r654;
	@%p150 bra 	$L__BB0_152;

$L__BB0_296:
	add.s32 	%r378, %r649, -1;
	mad.lo.s32 	%r1111, %r650, 576, 128;
	mul.lo.s32 	%r379, %r1111, %r378;
	add.s32 	%r380, %r59, -64;
	add.s32 	%r1112, %r380, %r59;
	add.s32 	%r381, %r650, -1;
	mad.lo.s32 	%r1113, %r1112, %r381, %r379;
	mul.lo.s32 	%r1114, %r378, %r650;
	mul.lo.s32 	%r382, %r1114, 320;
	mul.lo.s32 	%r383, %r380, %r381;
	add.s32 	%r1115, %r383, %r382;
	add.s32 	%r384, %r1115, %r1113;
	setp.lt.s32 	%p207, %r384, 1;
	mov.f32 	%f282, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f282;
  cvt.rn.f16.f32 high, %f282;
  mov.b32 %r1667, {low,high};}

	// end inline asm
	@%p207 bra 	$L__BB0_299;

	mov.u32 	%r1668, 0;
	mov.u32 	%r1666, _ZN6kernel5shmemE;

$L__BB0_298:
	st.shared.u32 	[%r1666], %r1667;
	mov.f32 	%f290, 0f00000000;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f290;
  cvt.rn.f16.f32 high, %f290;
  mov.b32 %r1118, {low,high};}

	// end inline asm
	st.shared.u32 	[%r1666+4], %r1118;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f290;
  cvt.rn.f16.f32 high, %f290;
  mov.b32 %r1119, {low,high};}

	// end inline asm
	st.shared.u32 	[%r1666+8], %r1119;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f290;
  cvt.rn.f16.f32 high, %f290;
  mov.b32 %r1120, {low,high};}

	// end inline asm
	st.shared.u32 	[%r1666+12], %r1120;
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f290;
  cvt.rn.f16.f32 high, %f290;
  mov.b32 %r1667, {low,high};}

	// end inline asm
	add.s32 	%r1666, %r1666, 16;
	add.s32 	%r1668, %r1668, 4;
	setp.lt.s32 	%p208, %r1668, %r384;
	@%p208 bra 	$L__BB0_298;

$L__BB0_299:
	// begin inline asm
	{.reg .f16 low,high;
  cvt.rn.f16.f32 low, %f282;
  cvt.rn.f16.f32 high, %f282;
  mov.b32 %r1780, {low,high};}

	// end inline asm
	mov.u32 	%r1124, 31;
	sub.s32 	%r1125, %r1124, %r36;
	setp.gt.s32 	%p210, %r35, %r36;
	selp.b32 	%r1126, %r36, %r1125, %p210;
	shl.b32 	%r1127, %r1126, 2;
	sub.s32 	%r393, %r1127, %r657;
	shl.b32 	%r1128, %r656, 2;
	mov.u32 	%r1129, 128;
	sub.s32 	%r394, %r1129, %r1128;
	rem.s32 	%r1130, %r393, %r394;
	add.s32 	%r1131, %r1130, %r394;
	rem.s32 	%r395, %r1131, %r394;
	add.s32 	%r1132, %r393, 2;
	rem.s32 	%r1133, %r1132, %r394;
	add.s32 	%r1134, %r1133, %r394;
	rem.s32 	%r396, %r1134, %r394;
	add.s32 	%r1145, %r393, 1;
	rem.s32 	%r1146, %r1145, %r394;
	add.s32 	%r1147, %r1146, %r394;
	rem.s32 	%r397, %r1147, %r394;
	add.s32 	%r1148, %r393, 3;
	rem.s32 	%r1149, %r1148, %r394;
	add.s32 	%r1150, %r1149, %r394;
	rem.s32 	%r398, %r1150, %r394;
	// begin inline asm
	mov.u32 %r1161, %envreg2;
	// end inline asm
	cvt.u64.u32 	%rd272, %r1161;
	// begin inline asm
	mov.u32 %r1162, %envreg1;
	// end inline asm
	cvt.u64.u32 	%rd273, %r1162;
	bfi.b64 	%rd24, %rd273, %rd272, 32, 32;
	setp.ne.s64 	%p218, %rd24, 0;
	@%p218 bra 	$L__BB0_317;

	// begin inline asm
	trap;
	// end inline asm

$L__BB0_317:
	add.s64 	%rd25, %rd24, 4;
	mov.u32 	%r1163, %nctaid.y;
	mov.u32 	%r1164, %nctaid.x;
	mul.lo.s32 	%r1165, %r1164, %r1163;
	mov.u32 	%r1166, %nctaid.z;
	mul.lo.s32 	%r399, %r1165, %r1166;
	neg.s32 	%r400, %r32;
	add.s32 	%r401, %r36, %r31;
	setp.ne.s32 	%p219, %r401, %r400;
	mov.u32 	%r1167, %ctaid.x;
	add.s32 	%r402, %r1167, %r33;
	neg.s32 	%r403, %r34;
	bar.sync 	0;
	@%p219 bra 	$L__BB0_321;

	setp.eq.s32 	%p220, %r402, %r403;
	mov.u32 	%r1170, -2147483647;
	sub.s32 	%r1171, %r1170, %r399;
	selp.b32 	%r1169, %r1171, 1, %p220;
	membar.gl;
	// begin inline asm
	atom.add.release.gpu.u32 %r1168,[%rd25],%r1169;
	// end inline asm

$L__BB0_319:
	ld.volatile.u32 	%r1172, [%rd25];
	xor.b32  	%r1173, %r1172, %r1168;
	setp.gt.s32 	%p221, %r1173, -1;
	@%p221 bra 	$L__BB0_319;

	// begin inline asm
	ld.acquire.gpu.u32 %r1174,[%rd25];
	// end inline asm

$L__BB0_321:
	bar.sync 	0;
	setp.lt.s32 	%p222, %r40, 1;
	@%p222 bra 	$L__BB0_596;

	setp.eq.s32 	%p223, %r402, %r403;
	not.b32 	%r1176, %r33;
	add.s32 	%r1177, %r651, %r1176;
	not.b32 	%r1178, %r34;
	add.s32 	%r1179, %r652, %r1178;
	not.b32 	%r1180, %r31;
	add.s32 	%r1181, %r649, %r1180;
	not.b32 	%r1182, %r32;
	add.s32 	%r1183, %r650, %r1182;
	mad.lo.s32 	%r1184, %r1177, %r649, %r1181;
	mad.lo.s32 	%r1185, %r1179, %r650, %r1183;
	add.s32 	%r1186, %r1184, %r1185;
	sub.s32 	%r1187, %r1184, %r1185;
	shl.b32 	%r1188, %r1186, 1;
	shl.b32 	%r1189, %r1187, 1;
	add.s32 	%r1190, %r1177, %r1179;
	mul.lo.s32 	%r405, %r1190, %r653;
	add.s32 	%r406, %r1189, %r655;
	add.s32 	%r1191, %r405, %r654;
	add.s32 	%r407, %r1191, %r1188;
	sub.s32 	%r408, %r39, %r654;
	sub.s32 	%r409, %r38, %r655;
	shl.b32 	%r1192, %r650, 8;
	or.b32  	%r1193, %r1192, 128;
	add.s32 	%r1194, %r31, -1;
	shl.b32 	%r1195, %r32, 8;
	mad.lo.s32 	%r1196, %r1193, %r1194, %r382;
	add.s32 	%r1197, %r1196, %r1195;
	shl.b32 	%r1198, %r1197, 2;
	mov.u32 	%r1199, _ZN6kernel5shmemE;
	add.s32 	%r1200, %r1199, %r1198;
	add.s32 	%r410, %r1200, -512;
	add.s32 	%r1201, %r32, -1;
	mul.lo.s32 	%r1202, %r1181, 384;
	mad.lo.s32 	%r1203, %r59, %r1201, %r1202;
	add.s32 	%r1204, %r1203, %r383;
	add.s32 	%r1205, %r1204, %r379;
	shl.b32 	%r1206, %r1205, 2;
	add.s32 	%r411, %r1199, %r1206;
	add.s32 	%r412, %r663, -2;
	add.s32 	%r413, %r664, 3;
	add.s32 	%r414, %r665, -2;
	add.s32 	%r415, %r666, 2;
	mad.lo.s32 	%r416, %r662, %r661, %r660;
	mul.lo.s32 	%r1207, %r650, %r31;
	add.s32 	%r1208, %r1207, %r32;
	mad.lo.s32 	%r1209, %r1208, 1280, %r1199;
	add.s32 	%r1210, %r1209, -256;
	add.s32 	%r417, %r36, 16;
	shl.b32 	%r1211, %r36, 4;
	add.s32 	%r1212, %r1211, 256;
	add.s32 	%r418, %r1210, %r1212;
	mov.u32 	%r1213, 4;
	add.s32 	%r419, %r36, 96;
	shl.b32 	%r1214, %r36, 3;
	add.s32 	%r1215, %r1210, %r1214;
	mul.lo.s32 	%r1216, %r380, %r32;
	add.s32 	%r1217, %r379, %r1216;
	add.s32 	%r1218, %r1217, %r1202;
	shl.b32 	%r1219, %r1218, 2;
	add.s32 	%r1220, %r1199, %r1219;
	add.s32 	%r1221, %r1220, -256;
	add.s32 	%r421, %r1221, %r1212;
	sub.s32 	%r1222, %r1207, %r650;
	add.s32 	%r1223, %r1222, %r32;
	mad.lo.s32 	%r1224, %r1223, 1280, %r1199;
	add.s32 	%r422, %r1224, -256;
	add.s32 	%r423, %r1221, %r1214;
	sub.s32 	%r1225, %r1216, %r380;
	add.s32 	%r1226, %r379, %r1225;
	add.s32 	%r1227, %r1226, %r1202;
	shl.b32 	%r1228, %r1227, 2;
	add.s32 	%r1229, %r1199, %r1228;
	add.s32 	%r424, %r1229, -256;
	mad.lo.s32 	%r1230, %r1193, %r31, %r382;
	add.s32 	%r1231, %r1230, %r1195;
	shl.b32 	%r1232, %r1231, 2;
	add.s32 	%r1233, %r1199, %r1232;
	add.s32 	%r425, %r36, 32;
	add.s32 	%r426, %r1233, %r1211;
	mad.lo.s32 	%r1234, %r59, %r32, %r1202;
	add.s32 	%r1235, %r1234, %r383;
	add.s32 	%r1236, %r1235, %r379;
	shl.b32 	%r1237, %r1236, 2;
	add.s32 	%r1238, %r1199, %r1237;
	add.s32 	%r427, %r1238, %r1211;
	mov.u32 	%r1239, -2147483647;
	sub.s32 	%r1240, %r1239, %r399;
	selp.b32 	%r428, %r1240, 1, %p223;
	sub.s32 	%r429, %r1213, %r663;
	sub.s32 	%r430, %r1213, %r665;
	setp.lt.s32 	%p224, %r395, %r668;
	setp.ge.s32 	%p225, %r395, %r667;
	and.pred  	%p24, %p224, %p225;
	setp.lt.s32 	%p226, %r397, %r668;
	setp.ge.s32 	%p227, %r397, %r667;
	and.pred  	%p25, %p226, %p227;
	setp.lt.s32 	%p228, %r396, %r668;
	setp.ge.s32 	%p229, %r396, %r667;
	and.pred  	%p26, %p228, %p229;
	setp.lt.s32 	%p230, %r398, %r668;
	setp.ge.s32 	%p231, %r398, %r667;
	and.pred  	%p27, %p230, %p231;
	mov.u32 	%r1749, 0;
	mov.u32 	%r1781, %r1780;
	mov.u32 	%r1671, %r1780;
	mov.u32 	%r1672, %r1780;
	mov.u32 	%r1768, %r1780;
	mov.u32 	%r1750, %r1780;
	mov.u32 	%r1770, %r1780;
	mov.u32 	%r1760, %r1780;
	mov.u32 	%r1751, %r1780;
	mov.u32 	%r1771, %r1780;
	mov.u32 	%r1761, %r1780;
	mov.u32 	%r1782, %r1780;
	mov.u32 	%r1681, %r1780;
	mov.u32 	%r1682, %r1780;
	mov.u32 	%r1683, %r1780;
	mov.u32 	%r1684, %r1780;
	mov.u32 	%r1685, %r1780;
	mov.u32 	%r1686, %r1780;
	mov.u32 	%r1783, %r1780;
	mov.u32 	%r1769, %r1780;
	mov.u32 	%r1689, %r1780;
	mov.u32 	%r1690, %r1780;
	mov.u32 	%r1691, %r1780;
	mov.u32 	%r1692, %r1780;
	mov.u32 	%r1693, %r1780;
	mov.u32 	%r1694, %r1780;
	mov.u32 	%r1762, %r1780;
	mov.u32 	%r1763, %r1780;
	mov.u32 	%r1697, %r1780;
	mov.u32 	%r1784, %r1780;
	mov.u32 	%r1699, %r1780;
	mov.u32 	%r1785, %r1780;
	mov.u32 	%r1701, %r1780;
	mov.u32 	%r1765, %r1780;
	mov.u32 	%r1786, %r1780;
	mov.u32 	%r1787, %r1780;
	mov.u32 	%r1705, %r1780;
	mov.u32 	%r1767, %r1780;
	mov.u32 	%r1788, %r1780;
	mov.u32 	%r1789, %r1780;
	mov.u32 	%r1778, %r1780;
	mov.u32 	%r1779, %r1780;
	mov.u32 	%r1711, %r1780;
	mov.u32 	%r1712, %r1780;
	mov.u32 	%r1713, %r1780;
	mov.u32 	%r1714, %r1780;
	mov.u32 	%r1715, %r1780;
	mov.u32 	%r1716, %r1780;
	mov.u32 	%r1717, %r1780;
	mov.u32 	%r1718, %r1780;
	mov.u32 	%r1719, %r1780;
	mov.u32 	%r1720, %r1780;
	mov.u32 	%r1721, %r1780;
	mov.u32 	%r1722, %r1780;
	mov.u32 	%r1723, %r1780;
	mov.u32 	%r1724, %r1780;
	mov.u32 	%r1790, %r1780;
	mov.u32 	%r1791, %r1780;
	mov.u32 	%r1727, %r1780;
	mov.u32 	%r1728, %r1780;
	mov.u32 	%r1729, %r1780;
	mov.u32 	%r1730, %r1780;
	mov.u32 	%r1731, %r1780;
	mov.u32 	%r1732, %r1780;
	mov.u32 	%r1733, %r1780;
	mov.u32 	%r1734, %r1780;
	mov.u32 	%r1735, %r1780;
	mov.u32 	%r1736, %r1780;
	mov.u32 	%r1737, %r1780;
	mov.u32 	%r1738, %r1780;
	mov.u32 	%r1739, %r1780;
	mov.u32 	%r1740, %r1780;
	mov.u32 	%r1741, %r1780;
	mov.u32 	%r1742, %r1780;
	mov.u32 	%r1743, %r1780;
	mov.u32 	%r1744, %r1780;
	mov.u32 	%r1745, %r1780;
	mov.u32 	%r1746, %r1780;
	mov.u32 	%r1747, %r1780;
	mov.u32 	%r1748, %r1780;
	mov.u32 	%r1752, %r1681;
	mov.u32 	%r1753, %r1689;
	mov.u32 	%r1754, %r1691;
	mov.u32 	%r1756, %r1683;

$L__BB0_323:
	mov.u32 	%r502, %r1740;
	mov.u32 	%r501, %r1739;
	mov.u32 	%r498, %r1736;
	mov.u32 	%r497, %r1735;
	mov.u32 	%r494, %r1732;
	mov.u32 	%r491, %r1729;
	mov.u32 	%r1739, %r1724;
	mov.u32 	%r485, %r1723;
	mov.u32 	%r482, %r1720;
	mov.u32 	%r1735, %r1719;
	mov.u32 	%r480, %r1718;
	mov.u32 	%r477, %r1715;
	mov.u32 	%r476, %r1714;
	mov.u32 	%r474, %r1712;
	mov.u32 	%r470, %r1789;
	mov.u32 	%r466, %r1787;
	mov.u32 	%r1740, %r1785;
	mov.u32 	%r461, %r1699;
	mov.u32 	%r1736, %r1784;
	mov.u32 	%r459, %r1697;
	mov.u32 	%r1715, %r1763;
	mov.u32 	%r457, %r1762;
	mov.u32 	%r1732, %r1694;
	mov.u32 	%r455, %r1693;
	mov.u32 	%r1714, %r1692;
	mov.u32 	%r452, %r1690;
	mov.u32 	%r1697, %r1769;
	mov.u32 	%r1718, %r1783;
	mov.u32 	%r1729, %r1686;
	mov.u32 	%r447, %r1685;
	mov.u32 	%r1712, %r1684;
	mov.u32 	%r444, %r1682;
	mov.u32 	%r1719, %r1782;
	mov.u32 	%r1720, %r1761;
	mov.u32 	%r438, %r1760;
	mov.u32 	%r1699, %r1768;
	mov.u32 	%r1724, %r1781;
	mov.u32 	%r1723, %r1780;
	add.s32 	%r1241, %r407, %r1749;
	div.s32 	%r1242, %r1241, %r654;
	mul.lo.s32 	%r1243, %r1242, %r654;
	sub.s32 	%r512, %r1241, %r1243;
	mad.lo.s32 	%r1244, %r1242, %r39, %r406;
	add.s32 	%r1245, %r1749, %r405;
	mad.lo.s32 	%r1246, %r1242, %r408, %r1245;
	div.s32 	%r1247, %r1244, %r655;
	mul.lo.s32 	%r1248, %r1247, %r655;
	sub.s32 	%r513, %r1244, %r1248;
	mad.lo.s32 	%r514, %r1247, %r409, %r1246;
	setp.eq.s32 	%p232, %r31, 0;
	@%p232 bra 	$L__BB0_325;

	shl.b32 	%r1249, %r425, 4;
	add.s32 	%r1250, %r410, %r1249;
	ld.shared.v4.u32 	{%r1690, %r1682, %r1754, %r1756}, [%r1250];
	ld.shared.v4.u32 	{%r1753, %r1752, %r1751, %r1750}, [%r1250+512];

$L__BB0_325:
	setp.eq.s32 	%p233, %r32, 0;
	mov.u32 	%r1758, %r1671;
	mov.u32 	%r1759, %r1672;
	mov.u32 	%r1760, %r438;
	mov.u32 	%r1761, %r1720;
	mov.u32 	%r1762, %r457;
	mov.u32 	%r1763, %r1715;
	mov.u32 	%r1764, %r1701;
	mov.u32 	%r1766, %r1705;
	mov.u32 	%r1768, %r1699;
	mov.u32 	%r1769, %r1697;
	@%p233 bra 	$L__BB0_328;

	shl.b32 	%r1259, %r425, 4;
	add.s32 	%r531, %r411, %r1259;
	ld.shared.v4.u32 	{%r1767, %r1765, %r1759, %r1758}, [%r531];
	ld.shared.v4.u32 	{%r1766, %r1764, %r1760, %r1762}, [%r531+512];
	mov.u32 	%r1761, %r1720;
	mov.u32 	%r1763, %r1715;
	mov.u32 	%r1768, %r1699;
	mov.u32 	%r1769, %r1697;
	@%p232 bra 	$L__BB0_328;

	ld.shared.v4.u32 	{%r1768, %r1769, %r1761, %r1763}, [%r531+1024];

$L__BB0_328:
	mov.b64 	%rd474, _ZN6kernel16SimulationKernelI7__half2fLi7ELb0ELb1ELb0EEEvNS_10KernelArgsIT_T0_EE_param_0;
	mov.u64 	%rd473, %rd474;
	bar.sync 	0;
	ld.param.u64 	%rd276, [%rd473+184];
	cvta.to.global.u64 	%rd26, %rd276;
	setp.ge.s32 	%p235, %r512, %r413;
	setp.lt.s32 	%p236, %r512, %r412;
	or.pred  	%p237, %p236, %p235;
	setp.lt.s32 	%p238, %r513, %r414;
	or.pred  	%p239, %p237, %p238;
	setp.ge.s32 	%p240, %r513, %r415;
	or.pred  	%p241, %p240, %p239;
	setp.lt.s32 	%p242, %r514, %r660;
	or.pred  	%p243, %p242, %p241;
	setp.ge.s32 	%p244, %r514, %r416;
	or.pred  	%p245, %p243, %p244;
	@%p245 bra 	$L__BB0_570;

	sub.s32 	%r556, %r514, %r660;
	rem.s32 	%r1272, %r556, %r661;
	setp.ne.s32 	%p246, %r1272, 0;
	@%p246 bra 	$L__BB0_570;

	div.s32 	%r1273, %r556, %r661;
	mul.lo.s32 	%r1274, %r1273, %r46;
	mul.lo.s32 	%r557, %r1274, 3;
	add.s32 	%r558, %r429, %r512;
	add.s32 	%r1275, %r558, %r557;
	add.s32 	%r1276, %r1275, -2;
	mul.lo.s32 	%r559, %r1276, %r47;
	add.s32 	%r560, %r430, %r513;
	add.s32 	%r1277, %r560, %r559;
	mul.lo.s32 	%r1278, %r1277, %r48;
	sub.s32 	%r561, %r1278, %r667;
	@%p28 bra 	$L__BB0_335;

	not.pred 	%p248, %p24;
	@%p248 bra 	$L__BB0_333;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1748;
  cvt.f32.f16 %f327, low;}

	// end inline asm
	add.s32 	%r1280, %r561, %r395;
	mul.wide.s32 	%rd277, %r1280, 4;
	add.s64 	%rd278, %rd26, %rd277;
	st.global.f32 	[%rd278], %f327;

$L__BB0_333:
	not.pred 	%p249, %p26;
	@%p249 bra 	$L__BB0_335;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1748;
  cvt.f32.f16 %f328, high;}

	// end inline asm
	add.s32 	%r1282, %r561, %r396;
	mul.wide.s32 	%rd279, %r1282, 4;
	add.s64 	%rd280, %rd26, %rd279;
	st.global.f32 	[%rd280], %f328;

$L__BB0_335:
	@%p28 bra 	$L__BB0_340;

	not.pred 	%p251, %p25;
	@%p251 bra 	$L__BB0_338;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1746;
  cvt.f32.f16 %f329, low;}

	// end inline asm
	add.s32 	%r1284, %r561, %r397;
	mul.wide.s32 	%rd281, %r1284, 4;
	add.s64 	%rd282, %rd26, %rd281;
	st.global.f32 	[%rd282], %f329;

$L__BB0_338:
	not.pred 	%p252, %p27;
	@%p252 bra 	$L__BB0_340;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1746;
  cvt.f32.f16 %f330, high;}

	// end inline asm
	add.s32 	%r1286, %r561, %r398;
	mul.wide.s32 	%rd283, %r1286, 4;
	add.s64 	%rd284, %rd26, %rd283;
	st.global.f32 	[%rd284], %f330;

$L__BB0_340:
	mul.lo.s32 	%r1581, %r1273, %r46;
	mul.lo.s32 	%r1580, %r1581, 3;
	add.s32 	%r562, %r1580, %r46;
	add.s32 	%r1287, %r558, %r562;
	add.s32 	%r1288, %r1287, -2;
	mad.lo.s32 	%r1289, %r1288, %r47, %r560;
	mul.lo.s32 	%r1290, %r1289, %r48;
	sub.s32 	%r563, %r1290, %r667;
	@%p28 bra 	$L__BB0_345;

	not.pred 	%p254, %p24;
	@%p254 bra 	$L__BB0_343;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1747;
  cvt.f32.f16 %f331, low;}

	// end inline asm
	add.s32 	%r1292, %r563, %r395;
	mul.wide.s32 	%rd285, %r1292, 4;
	add.s64 	%rd286, %rd26, %rd285;
	st.global.f32 	[%rd286], %f331;

$L__BB0_343:
	not.pred 	%p255, %p26;
	@%p255 bra 	$L__BB0_345;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1747;
  cvt.f32.f16 %f332, high;}

	// end inline asm
	add.s32 	%r1294, %r563, %r396;
	mul.wide.s32 	%rd287, %r1294, 4;
	add.s64 	%rd288, %rd26, %rd287;
	st.global.f32 	[%rd288], %f332;

$L__BB0_345:
	@%p28 bra 	$L__BB0_350;

	not.pred 	%p257, %p25;
	@%p257 bra 	$L__BB0_348;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1745;
  cvt.f32.f16 %f333, low;}

	// end inline asm
	add.s32 	%r1296, %r563, %r397;
	mul.wide.s32 	%rd289, %r1296, 4;
	add.s64 	%rd290, %rd26, %rd289;
	st.global.f32 	[%rd290], %f333;

$L__BB0_348:
	not.pred 	%p258, %p27;
	@%p258 bra 	$L__BB0_350;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1745;
  cvt.f32.f16 %f334, high;}

	// end inline asm
	add.s32 	%r1298, %r563, %r398;
	mul.wide.s32 	%rd291, %r1298, 4;
	add.s64 	%rd292, %rd26, %rd291;
	st.global.f32 	[%rd292], %f334;

$L__BB0_350:
	add.s32 	%r564, %r560, 1;
	add.s32 	%r1299, %r564, %r559;
	mul.lo.s32 	%r1300, %r1299, %r48;
	sub.s32 	%r565, %r1300, %r667;
	@%p28 bra 	$L__BB0_355;

	not.pred 	%p260, %p24;
	@%p260 bra 	$L__BB0_353;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1744;
  cvt.f32.f16 %f335, low;}

	// end inline asm
	add.s32 	%r1302, %r565, %r395;
	mul.wide.s32 	%rd293, %r1302, 4;
	add.s64 	%rd294, %rd26, %rd293;
	st.global.f32 	[%rd294], %f335;

$L__BB0_353:
	not.pred 	%p261, %p26;
	@%p261 bra 	$L__BB0_355;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1744;
  cvt.f32.f16 %f336, high;}

	// end inline asm
	add.s32 	%r1304, %r565, %r396;
	mul.wide.s32 	%rd295, %r1304, 4;
	add.s64 	%rd296, %rd26, %rd295;
	st.global.f32 	[%rd296], %f336;

$L__BB0_355:
	@%p28 bra 	$L__BB0_360;

	not.pred 	%p263, %p25;
	@%p263 bra 	$L__BB0_358;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1743;
  cvt.f32.f16 %f337, low;}

	// end inline asm
	add.s32 	%r1306, %r565, %r397;
	mul.wide.s32 	%rd297, %r1306, 4;
	add.s64 	%rd298, %rd26, %rd297;
	st.global.f32 	[%rd298], %f337;

$L__BB0_358:
	not.pred 	%p264, %p27;
	@%p264 bra 	$L__BB0_360;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1743;
  cvt.f32.f16 %f338, high;}

	// end inline asm
	add.s32 	%r1308, %r565, %r398;
	mul.wide.s32 	%rd299, %r1308, 4;
	add.s64 	%rd300, %rd26, %rd299;
	st.global.f32 	[%rd300], %f338;

$L__BB0_360:
	mul.lo.s32 	%r1584, %r1273, %r46;
	mul.lo.s32 	%r1583, %r1584, 3;
	add.s32 	%r566, %r558, -1;
	add.s32 	%r1309, %r566, %r1583;
	mul.lo.s32 	%r567, %r1309, %r47;
	add.s32 	%r568, %r560, -1;
	add.s32 	%r1310, %r568, %r567;
	mul.lo.s32 	%r1311, %r1310, %r48;
	sub.s32 	%r569, %r1311, %r667;
	@%p28 bra 	$L__BB0_365;

	not.pred 	%p266, %p24;
	@%p266 bra 	$L__BB0_363;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1791;
  cvt.f32.f16 %f339, low;}

	// end inline asm
	add.s32 	%r1313, %r569, %r395;
	mul.wide.s32 	%rd301, %r1313, 4;
	add.s64 	%rd302, %rd26, %rd301;
	st.global.f32 	[%rd302], %f339;

$L__BB0_363:
	not.pred 	%p267, %p26;
	@%p267 bra 	$L__BB0_365;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1791;
  cvt.f32.f16 %f340, high;}

	// end inline asm
	add.s32 	%r1315, %r569, %r396;
	mul.wide.s32 	%rd303, %r1315, 4;
	add.s64 	%rd304, %rd26, %rd303;
	st.global.f32 	[%rd304], %f340;

$L__BB0_365:
	@%p28 bra 	$L__BB0_370;

	not.pred 	%p269, %p25;
	@%p269 bra 	$L__BB0_368;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1790;
  cvt.f32.f16 %f341, low;}

	// end inline asm
	add.s32 	%r1317, %r569, %r397;
	mul.wide.s32 	%rd305, %r1317, 4;
	add.s64 	%rd306, %rd26, %rd305;
	st.global.f32 	[%rd306], %f341;

$L__BB0_368:
	not.pred 	%p270, %p27;
	@%p270 bra 	$L__BB0_370;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1790;
  cvt.f32.f16 %f342, high;}

	// end inline asm
	add.s32 	%r1319, %r569, %r398;
	mul.wide.s32 	%rd307, %r1319, 4;
	add.s64 	%rd308, %rd26, %rd307;
	st.global.f32 	[%rd308], %f342;

$L__BB0_370:
	add.s32 	%r1585, %r558, -1;
	add.s32 	%r1582, %r560, -1;
	add.s32 	%r1320, %r1585, %r562;
	mul.lo.s32 	%r570, %r1320, %r47;
	add.s32 	%r1321, %r1582, %r570;
	mul.lo.s32 	%r1322, %r1321, %r48;
	sub.s32 	%r571, %r1322, %r667;
	@%p28 bra 	$L__BB0_375;

	not.pred 	%p272, %p24;
	@%p272 bra 	$L__BB0_373;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1742;
  cvt.f32.f16 %f343, low;}

	// end inline asm
	add.s32 	%r1324, %r571, %r395;
	mul.wide.s32 	%rd309, %r1324, 4;
	add.s64 	%rd310, %rd26, %rd309;
	st.global.f32 	[%rd310], %f343;

$L__BB0_373:
	not.pred 	%p273, %p26;
	@%p273 bra 	$L__BB0_375;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1742;
  cvt.f32.f16 %f344, high;}

	// end inline asm
	add.s32 	%r1326, %r571, %r396;
	mul.wide.s32 	%rd311, %r1326, 4;
	add.s64 	%rd312, %rd26, %rd311;
	st.global.f32 	[%rd312], %f344;

$L__BB0_375:
	@%p28 bra 	$L__BB0_380;

	not.pred 	%p275, %p25;
	@%p275 bra 	$L__BB0_378;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1741;
  cvt.f32.f16 %f345, low;}

	// end inline asm
	add.s32 	%r1328, %r571, %r397;
	mul.wide.s32 	%rd313, %r1328, 4;
	add.s64 	%rd314, %rd26, %rd313;
	st.global.f32 	[%rd314], %f345;

$L__BB0_378:
	not.pred 	%p276, %p27;
	@%p276 bra 	$L__BB0_380;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1741;
  cvt.f32.f16 %f346, high;}

	// end inline asm
	add.s32 	%r1330, %r571, %r398;
	mul.wide.s32 	%rd315, %r1330, 4;
	add.s64 	%rd316, %rd26, %rd315;
	st.global.f32 	[%rd316], %f346;

$L__BB0_380:
	add.s32 	%r1331, %r560, %r567;
	mul.lo.s32 	%r1332, %r1331, %r48;
	sub.s32 	%r572, %r1332, %r667;
	@%p28 bra 	$L__BB0_385;

	not.pred 	%p278, %p24;
	@%p278 bra 	$L__BB0_383;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r502;
  cvt.f32.f16 %f347, low;}

	// end inline asm
	add.s32 	%r1334, %r572, %r395;
	mul.wide.s32 	%rd317, %r1334, 4;
	add.s64 	%rd318, %rd26, %rd317;
	st.global.f32 	[%rd318], %f347;

$L__BB0_383:
	not.pred 	%p279, %p26;
	@%p279 bra 	$L__BB0_385;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r502;
  cvt.f32.f16 %f348, high;}

	// end inline asm
	add.s32 	%r1336, %r572, %r396;
	mul.wide.s32 	%rd319, %r1336, 4;
	add.s64 	%rd320, %rd26, %rd319;
	st.global.f32 	[%rd320], %f348;

$L__BB0_385:
	@%p28 bra 	$L__BB0_390;

	not.pred 	%p281, %p25;
	@%p281 bra 	$L__BB0_388;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r498;
  cvt.f32.f16 %f349, low;}

	// end inline asm
	add.s32 	%r1338, %r572, %r397;
	mul.wide.s32 	%rd321, %r1338, 4;
	add.s64 	%rd322, %rd26, %rd321;
	st.global.f32 	[%rd322], %f349;

$L__BB0_388:
	not.pred 	%p282, %p27;
	@%p282 bra 	$L__BB0_390;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r498;
  cvt.f32.f16 %f350, high;}

	// end inline asm
	add.s32 	%r1340, %r572, %r398;
	mul.wide.s32 	%rd323, %r1340, 4;
	add.s64 	%rd324, %rd26, %rd323;
	st.global.f32 	[%rd324], %f350;

$L__BB0_390:
	add.s32 	%r1341, %r560, %r570;
	mul.lo.s32 	%r1342, %r1341, %r48;
	sub.s32 	%r573, %r1342, %r667;
	@%p28 bra 	$L__BB0_395;

	not.pred 	%p284, %p24;
	@%p284 bra 	$L__BB0_393;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r501;
  cvt.f32.f16 %f351, low;}

	// end inline asm
	add.s32 	%r1344, %r573, %r395;
	mul.wide.s32 	%rd325, %r1344, 4;
	add.s64 	%rd326, %rd26, %rd325;
	st.global.f32 	[%rd326], %f351;

$L__BB0_393:
	not.pred 	%p285, %p26;
	@%p285 bra 	$L__BB0_395;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r501;
  cvt.f32.f16 %f352, high;}

	// end inline asm
	add.s32 	%r1346, %r573, %r396;
	mul.wide.s32 	%rd327, %r1346, 4;
	add.s64 	%rd328, %rd26, %rd327;
	st.global.f32 	[%rd328], %f352;

$L__BB0_395:
	@%p28 bra 	$L__BB0_400;

	not.pred 	%p287, %p25;
	@%p287 bra 	$L__BB0_398;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r497;
  cvt.f32.f16 %f353, low;}

	// end inline asm
	add.s32 	%r1348, %r573, %r397;
	mul.wide.s32 	%rd329, %r1348, 4;
	add.s64 	%rd330, %rd26, %rd329;
	st.global.f32 	[%rd330], %f353;

$L__BB0_398:
	not.pred 	%p288, %p27;
	@%p288 bra 	$L__BB0_400;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r497;
  cvt.f32.f16 %f354, high;}

	// end inline asm
	add.s32 	%r1350, %r573, %r398;
	mul.wide.s32 	%rd331, %r1350, 4;
	add.s64 	%rd332, %rd26, %rd331;
	st.global.f32 	[%rd332], %f354;

$L__BB0_400:
	add.s32 	%r1586, %r558, -1;
	add.s32 	%r574, %r562, %r46;
	add.s32 	%r1351, %r1586, %r574;
	mul.lo.s32 	%r575, %r1351, %r47;
	add.s32 	%r1352, %r560, %r575;
	mul.lo.s32 	%r1353, %r1352, %r48;
	sub.s32 	%r576, %r1353, %r667;
	@%p28 bra 	$L__BB0_405;

	not.pred 	%p290, %p24;
	@%p290 bra 	$L__BB0_403;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1738;
  cvt.f32.f16 %f355, low;}

	// end inline asm
	add.s32 	%r1355, %r576, %r395;
	mul.wide.s32 	%rd333, %r1355, 4;
	add.s64 	%rd334, %rd26, %rd333;
	st.global.f32 	[%rd334], %f355;

$L__BB0_403:
	not.pred 	%p291, %p26;
	@%p291 bra 	$L__BB0_405;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1738;
  cvt.f32.f16 %f356, high;}

	// end inline asm
	add.s32 	%r1357, %r576, %r396;
	mul.wide.s32 	%rd335, %r1357, 4;
	add.s64 	%rd336, %rd26, %rd335;
	st.global.f32 	[%rd336], %f356;

$L__BB0_405:
	@%p28 bra 	$L__BB0_410;

	not.pred 	%p293, %p25;
	@%p293 bra 	$L__BB0_408;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1734;
  cvt.f32.f16 %f357, low;}

	// end inline asm
	add.s32 	%r1359, %r576, %r397;
	mul.wide.s32 	%rd337, %r1359, 4;
	add.s64 	%rd338, %rd26, %rd337;
	st.global.f32 	[%rd338], %f357;

$L__BB0_408:
	not.pred 	%p294, %p27;
	@%p294 bra 	$L__BB0_410;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1734;
  cvt.f32.f16 %f358, high;}

	// end inline asm
	add.s32 	%r1361, %r576, %r398;
	mul.wide.s32 	%rd339, %r1361, 4;
	add.s64 	%rd340, %rd26, %rd339;
	st.global.f32 	[%rd340], %f358;

$L__BB0_410:
	add.s32 	%r1564, %r560, 1;
	add.s32 	%r1362, %r1564, %r567;
	mul.lo.s32 	%r1363, %r1362, %r48;
	sub.s32 	%r577, %r1363, %r667;
	@%p28 bra 	$L__BB0_415;

	not.pred 	%p296, %p24;
	@%p296 bra 	$L__BB0_413;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r494;
  cvt.f32.f16 %f359, low;}

	// end inline asm
	add.s32 	%r1365, %r577, %r395;
	mul.wide.s32 	%rd341, %r1365, 4;
	add.s64 	%rd342, %rd26, %rd341;
	st.global.f32 	[%rd342], %f359;

$L__BB0_413:
	not.pred 	%p297, %p26;
	@%p297 bra 	$L__BB0_415;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r494;
  cvt.f32.f16 %f360, high;}

	// end inline asm
	add.s32 	%r1367, %r577, %r396;
	mul.wide.s32 	%rd343, %r1367, 4;
	add.s64 	%rd344, %rd26, %rd343;
	st.global.f32 	[%rd344], %f360;

$L__BB0_415:
	@%p28 bra 	$L__BB0_420;

	not.pred 	%p299, %p25;
	@%p299 bra 	$L__BB0_418;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r491;
  cvt.f32.f16 %f361, low;}

	// end inline asm
	add.s32 	%r1369, %r577, %r397;
	mul.wide.s32 	%rd345, %r1369, 4;
	add.s64 	%rd346, %rd26, %rd345;
	st.global.f32 	[%rd346], %f361;

$L__BB0_418:
	not.pred 	%p300, %p27;
	@%p300 bra 	$L__BB0_420;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r491;
  cvt.f32.f16 %f362, high;}

	// end inline asm
	add.s32 	%r1371, %r577, %r398;
	mul.wide.s32 	%rd347, %r1371, 4;
	add.s64 	%rd348, %rd26, %rd347;
	st.global.f32 	[%rd348], %f362;

$L__BB0_420:
	add.s32 	%r1565, %r560, 1;
	add.s32 	%r1372, %r1565, %r570;
	mul.lo.s32 	%r1373, %r1372, %r48;
	sub.s32 	%r578, %r1373, %r667;
	@%p28 bra 	$L__BB0_425;

	not.pred 	%p302, %p24;
	@%p302 bra 	$L__BB0_423;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1731;
  cvt.f32.f16 %f363, low;}

	// end inline asm
	add.s32 	%r1375, %r578, %r395;
	mul.wide.s32 	%rd349, %r1375, 4;
	add.s64 	%rd350, %rd26, %rd349;
	st.global.f32 	[%rd350], %f363;

$L__BB0_423:
	not.pred 	%p303, %p26;
	@%p303 bra 	$L__BB0_425;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1731;
  cvt.f32.f16 %f364, high;}

	// end inline asm
	add.s32 	%r1377, %r578, %r396;
	mul.wide.s32 	%rd351, %r1377, 4;
	add.s64 	%rd352, %rd26, %rd351;
	st.global.f32 	[%rd352], %f364;

$L__BB0_425:
	@%p28 bra 	$L__BB0_430;

	not.pred 	%p305, %p25;
	@%p305 bra 	$L__BB0_428;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1728;
  cvt.f32.f16 %f365, low;}

	// end inline asm
	add.s32 	%r1379, %r578, %r397;
	mul.wide.s32 	%rd353, %r1379, 4;
	add.s64 	%rd354, %rd26, %rd353;
	st.global.f32 	[%rd354], %f365;

$L__BB0_428:
	not.pred 	%p306, %p27;
	@%p306 bra 	$L__BB0_430;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1728;
  cvt.f32.f16 %f366, high;}

	// end inline asm
	add.s32 	%r1381, %r578, %r398;
	mul.wide.s32 	%rd355, %r1381, 4;
	add.s64 	%rd356, %rd26, %rd355;
	st.global.f32 	[%rd356], %f366;

$L__BB0_430:
	add.s32 	%r1566, %r560, 1;
	add.s32 	%r1382, %r1566, %r575;
	mul.lo.s32 	%r1383, %r1382, %r48;
	sub.s32 	%r579, %r1383, %r667;
	@%p28 bra 	$L__BB0_435;

	not.pred 	%p308, %p24;
	@%p308 bra 	$L__BB0_433;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1730;
  cvt.f32.f16 %f367, low;}

	// end inline asm
	add.s32 	%r1385, %r579, %r395;
	mul.wide.s32 	%rd357, %r1385, 4;
	add.s64 	%rd358, %rd26, %rd357;
	st.global.f32 	[%rd358], %f367;

$L__BB0_433:
	not.pred 	%p309, %p26;
	@%p309 bra 	$L__BB0_435;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1730;
  cvt.f32.f16 %f368, high;}

	// end inline asm
	add.s32 	%r1387, %r579, %r396;
	mul.wide.s32 	%rd359, %r1387, 4;
	add.s64 	%rd360, %rd26, %rd359;
	st.global.f32 	[%rd360], %f368;

$L__BB0_435:
	@%p28 bra 	$L__BB0_440;

	not.pred 	%p311, %p25;
	@%p311 bra 	$L__BB0_438;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1727;
  cvt.f32.f16 %f369, low;}

	// end inline asm
	add.s32 	%r1389, %r579, %r397;
	mul.wide.s32 	%rd361, %r1389, 4;
	add.s64 	%rd362, %rd26, %rd361;
	st.global.f32 	[%rd362], %f369;

$L__BB0_438:
	not.pred 	%p312, %p27;
	@%p312 bra 	$L__BB0_440;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1727;
  cvt.f32.f16 %f370, high;}

	// end inline asm
	add.s32 	%r1391, %r579, %r398;
	mul.wide.s32 	%rd363, %r1391, 4;
	add.s64 	%rd364, %rd26, %rd363;
	st.global.f32 	[%rd364], %f370;

$L__BB0_440:
	add.s32 	%r580, %r560, 2;
	add.s32 	%r1392, %r580, %r567;
	mul.lo.s32 	%r1393, %r1392, %r48;
	sub.s32 	%r581, %r1393, %r667;
	@%p28 bra 	$L__BB0_445;

	not.pred 	%p314, %p24;
	@%p314 bra 	$L__BB0_443;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1779;
  cvt.f32.f16 %f371, low;}

	// end inline asm
	add.s32 	%r1395, %r581, %r395;
	mul.wide.s32 	%rd365, %r1395, 4;
	add.s64 	%rd366, %rd26, %rd365;
	st.global.f32 	[%rd366], %f371;

$L__BB0_443:
	not.pred 	%p315, %p26;
	@%p315 bra 	$L__BB0_445;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1779;
  cvt.f32.f16 %f372, high;}

	// end inline asm
	add.s32 	%r1397, %r581, %r396;
	mul.wide.s32 	%rd367, %r1397, 4;
	add.s64 	%rd368, %rd26, %rd367;
	st.global.f32 	[%rd368], %f372;

$L__BB0_445:
	@%p28 bra 	$L__BB0_450;

	not.pred 	%p317, %p25;
	@%p317 bra 	$L__BB0_448;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1778;
  cvt.f32.f16 %f373, low;}

	// end inline asm
	add.s32 	%r1399, %r581, %r397;
	mul.wide.s32 	%rd369, %r1399, 4;
	add.s64 	%rd370, %rd26, %rd369;
	st.global.f32 	[%rd370], %f373;

$L__BB0_448:
	not.pred 	%p318, %p27;
	@%p318 bra 	$L__BB0_450;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1778;
  cvt.f32.f16 %f374, high;}

	// end inline asm
	add.s32 	%r1401, %r581, %r398;
	mul.wide.s32 	%rd371, %r1401, 4;
	add.s64 	%rd372, %rd26, %rd371;
	st.global.f32 	[%rd372], %f374;

$L__BB0_450:
	mul.lo.s32 	%r1571, %r1273, %r46;
	mul.lo.s32 	%r1570, %r1571, 3;
	add.s32 	%r1569, %r1570, %r46;
	add.s32 	%r1568, %r558, %r1569;
	add.s32 	%r1567, %r560, -1;
	mul.lo.s32 	%r582, %r1568, %r47;
	add.s32 	%r1403, %r1567, %r582;
	mul.lo.s32 	%r1404, %r1403, %r48;
	sub.s32 	%r583, %r1404, %r667;
	@%p28 bra 	$L__BB0_455;

	not.pred 	%p320, %p24;
	@%p320 bra 	$L__BB0_453;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r470;
  cvt.f32.f16 %f375, low;}

	// end inline asm
	add.s32 	%r1406, %r583, %r395;
	mul.wide.s32 	%rd373, %r1406, 4;
	add.s64 	%rd374, %rd26, %rd373;
	st.global.f32 	[%rd374], %f375;

$L__BB0_453:
	not.pred 	%p321, %p26;
	@%p321 bra 	$L__BB0_455;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r470;
  cvt.f32.f16 %f376, high;}

	// end inline asm
	add.s32 	%r1408, %r583, %r396;
	mul.wide.s32 	%rd375, %r1408, 4;
	add.s64 	%rd376, %rd26, %rd375;
	st.global.f32 	[%rd376], %f376;

$L__BB0_455:
	@%p28 bra 	$L__BB0_460;

	not.pred 	%p323, %p25;
	@%p323 bra 	$L__BB0_458;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r466;
  cvt.f32.f16 %f377, low;}

	// end inline asm
	add.s32 	%r1410, %r583, %r397;
	mul.wide.s32 	%rd377, %r1410, 4;
	add.s64 	%rd378, %rd26, %rd377;
	st.global.f32 	[%rd378], %f377;

$L__BB0_458:
	not.pred 	%p324, %p27;
	@%p324 bra 	$L__BB0_460;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r466;
  cvt.f32.f16 %f378, high;}

	// end inline asm
	add.s32 	%r1412, %r583, %r398;
	mul.wide.s32 	%rd379, %r1412, 4;
	add.s64 	%rd380, %rd26, %rd379;
	st.global.f32 	[%rd380], %f378;

$L__BB0_460:
	add.s32 	%r1572, %r560, -1;
	add.s32 	%r1413, %r558, %r574;
	mul.lo.s32 	%r584, %r1413, %r47;
	add.s32 	%r1414, %r1572, %r584;
	mul.lo.s32 	%r1415, %r1414, %r48;
	sub.s32 	%r585, %r1415, %r667;
	@%p28 bra 	$L__BB0_465;

	not.pred 	%p326, %p24;
	@%p326 bra 	$L__BB0_463;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1788;
  cvt.f32.f16 %f379, low;}

	// end inline asm
	add.s32 	%r1417, %r585, %r395;
	mul.wide.s32 	%rd381, %r1417, 4;
	add.s64 	%rd382, %rd26, %rd381;
	st.global.f32 	[%rd382], %f379;

$L__BB0_463:
	not.pred 	%p327, %p26;
	@%p327 bra 	$L__BB0_465;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1788;
  cvt.f32.f16 %f380, high;}

	// end inline asm
	add.s32 	%r1419, %r585, %r396;
	mul.wide.s32 	%rd383, %r1419, 4;
	add.s64 	%rd384, %rd26, %rd383;
	st.global.f32 	[%rd384], %f380;

$L__BB0_465:
	@%p28 bra 	$L__BB0_470;

	not.pred 	%p329, %p25;
	@%p329 bra 	$L__BB0_468;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1786;
  cvt.f32.f16 %f381, low;}

	// end inline asm
	add.s32 	%r1421, %r585, %r397;
	mul.wide.s32 	%rd385, %r1421, 4;
	add.s64 	%rd386, %rd26, %rd385;
	st.global.f32 	[%rd386], %f381;

$L__BB0_468:
	not.pred 	%p330, %p27;
	@%p330 bra 	$L__BB0_470;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1786;
  cvt.f32.f16 %f382, high;}

	// end inline asm
	add.s32 	%r1423, %r585, %r398;
	mul.wide.s32 	%rd387, %r1423, 4;
	add.s64 	%rd388, %rd26, %rd387;
	st.global.f32 	[%rd388], %f382;

$L__BB0_470:
	mul.lo.s32 	%r1575, %r1273, %r46;
	mul.lo.s32 	%r1574, %r1575, 3;
	add.s32 	%r1573, %r558, %r1574;
	mul.lo.s32 	%r586, %r1573, %r47;
	add.s32 	%r1425, %r560, %r586;
	mul.lo.s32 	%r1426, %r1425, %r48;
	sub.s32 	%r587, %r1426, %r667;
	@%p28 bra 	$L__BB0_475;

	not.pred 	%p332, %p24;
	@%p332 bra 	$L__BB0_473;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1740;
  cvt.f32.f16 %f383, low;}

	// end inline asm
	add.s32 	%r1428, %r587, %r395;
	mul.wide.s32 	%rd389, %r1428, 4;
	add.s64 	%rd390, %rd26, %rd389;
	st.global.f32 	[%rd390], %f383;

$L__BB0_473:
	not.pred 	%p333, %p26;
	@%p333 bra 	$L__BB0_475;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1740;
  cvt.f32.f16 %f384, high;}

	// end inline asm
	add.s32 	%r1430, %r587, %r396;
	mul.wide.s32 	%rd391, %r1430, 4;
	add.s64 	%rd392, %rd26, %rd391;
	st.global.f32 	[%rd392], %f384;

$L__BB0_475:
	@%p28 bra 	$L__BB0_480;

	not.pred 	%p335, %p25;
	@%p335 bra 	$L__BB0_478;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1736;
  cvt.f32.f16 %f385, low;}

	// end inline asm
	add.s32 	%r1432, %r587, %r397;
	mul.wide.s32 	%rd393, %r1432, 4;
	add.s64 	%rd394, %rd26, %rd393;
	st.global.f32 	[%rd394], %f385;

$L__BB0_478:
	not.pred 	%p336, %p27;
	@%p336 bra 	$L__BB0_480;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1736;
  cvt.f32.f16 %f386, high;}

	// end inline asm
	add.s32 	%r1434, %r587, %r398;
	mul.wide.s32 	%rd395, %r1434, 4;
	add.s64 	%rd396, %rd26, %rd395;
	st.global.f32 	[%rd396], %f386;

$L__BB0_480:
	add.s32 	%r1435, %r560, %r582;
	mul.lo.s32 	%r1436, %r1435, %r48;
	sub.s32 	%r588, %r1436, %r667;
	@%p28 bra 	$L__BB0_485;

	not.pred 	%p338, %p24;
	@%p338 bra 	$L__BB0_483;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1739;
  cvt.f32.f16 %f387, low;}

	// end inline asm
	add.s32 	%r1438, %r588, %r395;
	mul.wide.s32 	%rd397, %r1438, 4;
	add.s64 	%rd398, %rd26, %rd397;
	st.global.f32 	[%rd398], %f387;

$L__BB0_483:
	not.pred 	%p339, %p26;
	@%p339 bra 	$L__BB0_485;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1739;
  cvt.f32.f16 %f388, high;}

	// end inline asm
	add.s32 	%r1440, %r588, %r396;
	mul.wide.s32 	%rd399, %r1440, 4;
	add.s64 	%rd400, %rd26, %rd399;
	st.global.f32 	[%rd400], %f388;

$L__BB0_485:
	@%p28 bra 	$L__BB0_490;

	not.pred 	%p341, %p25;
	@%p341 bra 	$L__BB0_488;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1735;
  cvt.f32.f16 %f389, low;}

	// end inline asm
	add.s32 	%r1442, %r588, %r397;
	mul.wide.s32 	%rd401, %r1442, 4;
	add.s64 	%rd402, %rd26, %rd401;
	st.global.f32 	[%rd402], %f389;

$L__BB0_488:
	not.pred 	%p342, %p27;
	@%p342 bra 	$L__BB0_490;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1735;
  cvt.f32.f16 %f390, high;}

	// end inline asm
	add.s32 	%r1444, %r588, %r398;
	mul.wide.s32 	%rd403, %r1444, 4;
	add.s64 	%rd404, %rd26, %rd403;
	st.global.f32 	[%rd404], %f390;

$L__BB0_490:
	add.s32 	%r1445, %r560, %r584;
	mul.lo.s32 	%r1446, %r1445, %r48;
	sub.s32 	%r589, %r1446, %r667;
	@%p28 bra 	$L__BB0_495;

	not.pred 	%p344, %p24;
	@%p344 bra 	$L__BB0_493;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r485;
  cvt.f32.f16 %f391, low;}

	// end inline asm
	add.s32 	%r1448, %r589, %r395;
	mul.wide.s32 	%rd405, %r1448, 4;
	add.s64 	%rd406, %rd26, %rd405;
	st.global.f32 	[%rd406], %f391;

$L__BB0_493:
	not.pred 	%p345, %p26;
	@%p345 bra 	$L__BB0_495;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r485;
  cvt.f32.f16 %f392, high;}

	// end inline asm
	add.s32 	%r1450, %r589, %r396;
	mul.wide.s32 	%rd407, %r1450, 4;
	add.s64 	%rd408, %rd26, %rd407;
	st.global.f32 	[%rd408], %f392;

$L__BB0_495:
	@%p28 bra 	$L__BB0_500;

	not.pred 	%p347, %p25;
	@%p347 bra 	$L__BB0_498;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r480;
  cvt.f32.f16 %f393, low;}

	// end inline asm
	add.s32 	%r1452, %r589, %r397;
	mul.wide.s32 	%rd409, %r1452, 4;
	add.s64 	%rd410, %rd26, %rd409;
	st.global.f32 	[%rd410], %f393;

$L__BB0_498:
	not.pred 	%p348, %p27;
	@%p348 bra 	$L__BB0_500;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r480;
  cvt.f32.f16 %f394, high;}

	// end inline asm
	add.s32 	%r1454, %r589, %r398;
	mul.wide.s32 	%rd411, %r1454, 4;
	add.s64 	%rd412, %rd26, %rd411;
	st.global.f32 	[%rd412], %f394;

$L__BB0_500:
	add.s32 	%r1576, %r560, 1;
	add.s32 	%r1455, %r1576, %r586;
	mul.lo.s32 	%r1456, %r1455, %r48;
	sub.s32 	%r590, %r1456, %r667;
	@%p28 bra 	$L__BB0_505;

	not.pred 	%p350, %p24;
	@%p350 bra 	$L__BB0_503;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1732;
  cvt.f32.f16 %f395, low;}

	// end inline asm
	add.s32 	%r1458, %r590, %r395;
	mul.wide.s32 	%rd413, %r1458, 4;
	add.s64 	%rd414, %rd26, %rd413;
	st.global.f32 	[%rd414], %f395;

$L__BB0_503:
	not.pred 	%p351, %p26;
	@%p351 bra 	$L__BB0_505;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1732;
  cvt.f32.f16 %f396, high;}

	// end inline asm
	add.s32 	%r1460, %r590, %r396;
	mul.wide.s32 	%rd415, %r1460, 4;
	add.s64 	%rd416, %rd26, %rd415;
	st.global.f32 	[%rd416], %f396;

$L__BB0_505:
	@%p28 bra 	$L__BB0_510;

	not.pred 	%p353, %p25;
	@%p353 bra 	$L__BB0_508;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1729;
  cvt.f32.f16 %f397, low;}

	// end inline asm
	add.s32 	%r1462, %r590, %r397;
	mul.wide.s32 	%rd417, %r1462, 4;
	add.s64 	%rd418, %rd26, %rd417;
	st.global.f32 	[%rd418], %f397;

$L__BB0_508:
	not.pred 	%p354, %p27;
	@%p354 bra 	$L__BB0_510;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1729;
  cvt.f32.f16 %f398, high;}

	// end inline asm
	add.s32 	%r1464, %r590, %r398;
	mul.wide.s32 	%rd419, %r1464, 4;
	add.s64 	%rd420, %rd26, %rd419;
	st.global.f32 	[%rd420], %f398;

$L__BB0_510:
	add.s32 	%r1577, %r560, 1;
	add.s32 	%r1465, %r1577, %r582;
	mul.lo.s32 	%r1466, %r1465, %r48;
	sub.s32 	%r591, %r1466, %r667;
	@%p28 bra 	$L__BB0_515;

	not.pred 	%p356, %p24;
	@%p356 bra 	$L__BB0_513;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r455;
  cvt.f32.f16 %f399, low;}

	// end inline asm
	add.s32 	%r1468, %r591, %r395;
	mul.wide.s32 	%rd421, %r1468, 4;
	add.s64 	%rd422, %rd26, %rd421;
	st.global.f32 	[%rd422], %f399;

$L__BB0_513:
	not.pred 	%p357, %p26;
	@%p357 bra 	$L__BB0_515;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r455;
  cvt.f32.f16 %f400, high;}

	// end inline asm
	add.s32 	%r1470, %r591, %r396;
	mul.wide.s32 	%rd423, %r1470, 4;
	add.s64 	%rd424, %rd26, %rd423;
	st.global.f32 	[%rd424], %f400;

$L__BB0_515:
	@%p28 bra 	$L__BB0_520;

	not.pred 	%p359, %p25;
	@%p359 bra 	$L__BB0_518;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r447;
  cvt.f32.f16 %f401, low;}

	// end inline asm
	add.s32 	%r1472, %r591, %r397;
	mul.wide.s32 	%rd425, %r1472, 4;
	add.s64 	%rd426, %rd26, %rd425;
	st.global.f32 	[%rd426], %f401;

$L__BB0_518:
	not.pred 	%p360, %p27;
	@%p360 bra 	$L__BB0_520;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r447;
  cvt.f32.f16 %f402, high;}

	// end inline asm
	add.s32 	%r1474, %r591, %r398;
	mul.wide.s32 	%rd427, %r1474, 4;
	add.s64 	%rd428, %rd26, %rd427;
	st.global.f32 	[%rd428], %f402;

$L__BB0_520:
	add.s32 	%r1578, %r560, 1;
	add.s32 	%r1475, %r1578, %r584;
	mul.lo.s32 	%r1476, %r1475, %r48;
	sub.s32 	%r592, %r1476, %r667;
	@%p28 bra 	$L__BB0_525;

	not.pred 	%p362, %p24;
	@%p362 bra 	$L__BB0_523;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r476;
  cvt.f32.f16 %f403, low;}

	// end inline asm
	add.s32 	%r1478, %r592, %r395;
	mul.wide.s32 	%rd429, %r1478, 4;
	add.s64 	%rd430, %rd26, %rd429;
	st.global.f32 	[%rd430], %f403;

$L__BB0_523:
	not.pred 	%p363, %p26;
	@%p363 bra 	$L__BB0_525;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r476;
  cvt.f32.f16 %f404, high;}

	// end inline asm
	add.s32 	%r1480, %r592, %r396;
	mul.wide.s32 	%rd431, %r1480, 4;
	add.s64 	%rd432, %rd26, %rd431;
	st.global.f32 	[%rd432], %f404;

$L__BB0_525:
	@%p28 bra 	$L__BB0_530;

	not.pred 	%p365, %p25;
	@%p365 bra 	$L__BB0_528;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r474;
  cvt.f32.f16 %f405, low;}

	// end inline asm
	add.s32 	%r1482, %r592, %r397;
	mul.wide.s32 	%rd433, %r1482, 4;
	add.s64 	%rd434, %rd26, %rd433;
	st.global.f32 	[%rd434], %f405;

$L__BB0_528:
	not.pred 	%p366, %p27;
	@%p366 bra 	$L__BB0_530;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r474;
  cvt.f32.f16 %f406, high;}

	// end inline asm
	add.s32 	%r1484, %r592, %r398;
	mul.wide.s32 	%rd435, %r1484, 4;
	add.s64 	%rd436, %rd26, %rd435;
	st.global.f32 	[%rd436], %f406;

$L__BB0_530:
	add.s32 	%r1587, %r560, 2;
	add.s32 	%r1485, %r1587, %r584;
	mul.lo.s32 	%r1486, %r1485, %r48;
	sub.s32 	%r593, %r1486, %r667;
	@%p28 bra 	$L__BB0_535;

	not.pred 	%p368, %p24;
	@%p368 bra 	$L__BB0_533;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1771;
  cvt.f32.f16 %f407, low;}

	// end inline asm
	add.s32 	%r1488, %r593, %r395;
	mul.wide.s32 	%rd437, %r1488, 4;
	add.s64 	%rd438, %rd26, %rd437;
	st.global.f32 	[%rd438], %f407;

$L__BB0_533:
	not.pred 	%p369, %p26;
	@%p369 bra 	$L__BB0_535;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1771;
  cvt.f32.f16 %f408, high;}

	// end inline asm
	add.s32 	%r1490, %r593, %r396;
	mul.wide.s32 	%rd439, %r1490, 4;
	add.s64 	%rd440, %rd26, %rd439;
	st.global.f32 	[%rd440], %f408;

$L__BB0_535:
	@%p28 bra 	$L__BB0_540;

	not.pred 	%p371, %p25;
	@%p371 bra 	$L__BB0_538;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1770;
  cvt.f32.f16 %f409, low;}

	// end inline asm
	add.s32 	%r1492, %r593, %r397;
	mul.wide.s32 	%rd441, %r1492, 4;
	add.s64 	%rd442, %rd26, %rd441;
	st.global.f32 	[%rd442], %f409;

$L__BB0_538:
	not.pred 	%p372, %p27;
	@%p372 bra 	$L__BB0_540;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1770;
  cvt.f32.f16 %f410, high;}

	// end inline asm
	add.s32 	%r1494, %r593, %r398;
	mul.wide.s32 	%rd443, %r1494, 4;
	add.s64 	%rd444, %rd26, %rd443;
	st.global.f32 	[%rd444], %f410;

$L__BB0_540:
	add.s32 	%r594, %r558, 1;
	add.s32 	%r1495, %r594, %r562;
	mad.lo.s32 	%r1496, %r1495, %r47, %r560;
	mul.lo.s32 	%r1497, %r1496, %r48;
	sub.s32 	%r595, %r1497, %r667;
	@%p28 bra 	$L__BB0_545;

	not.pred 	%p374, %p24;
	@%p374 bra 	$L__BB0_543;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1724;
  cvt.f32.f16 %f411, low;}

	// end inline asm
	add.s32 	%r1499, %r595, %r395;
	mul.wide.s32 	%rd445, %r1499, 4;
	add.s64 	%rd446, %rd26, %rd445;
	st.global.f32 	[%rd446], %f411;

$L__BB0_543:
	not.pred 	%p375, %p26;
	@%p375 bra 	$L__BB0_545;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1724;
  cvt.f32.f16 %f412, high;}

	// end inline asm
	add.s32 	%r1501, %r595, %r396;
	mul.wide.s32 	%rd447, %r1501, 4;
	add.s64 	%rd448, %rd26, %rd447;
	st.global.f32 	[%rd448], %f412;

$L__BB0_545:
	@%p28 bra 	$L__BB0_550;

	not.pred 	%p377, %p25;
	@%p377 bra 	$L__BB0_548;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1719;
  cvt.f32.f16 %f413, low;}

	// end inline asm
	add.s32 	%r1503, %r595, %r397;
	mul.wide.s32 	%rd449, %r1503, 4;
	add.s64 	%rd450, %rd26, %rd449;
	st.global.f32 	[%rd450], %f413;

$L__BB0_548:
	not.pred 	%p378, %p27;
	@%p378 bra 	$L__BB0_550;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1719;
  cvt.f32.f16 %f414, high;}

	// end inline asm
	add.s32 	%r1505, %r595, %r398;
	mul.wide.s32 	%rd451, %r1505, 4;
	add.s64 	%rd452, %rd26, %rd451;
	st.global.f32 	[%rd452], %f414;

$L__BB0_550:
	add.s32 	%r1506, %r594, %r574;
	mul.lo.s32 	%r596, %r1506, %r47;
	add.s32 	%r1507, %r560, %r596;
	mul.lo.s32 	%r1508, %r1507, %r48;
	sub.s32 	%r597, %r1508, %r667;
	@%p28 bra 	$L__BB0_555;

	not.pred 	%p380, %p24;
	@%p380 bra 	$L__BB0_553;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1723;
  cvt.f32.f16 %f415, low;}

	// end inline asm
	add.s32 	%r1510, %r597, %r395;
	mul.wide.s32 	%rd453, %r1510, 4;
	add.s64 	%rd454, %rd26, %rd453;
	st.global.f32 	[%rd454], %f415;

$L__BB0_553:
	not.pred 	%p381, %p26;
	@%p381 bra 	$L__BB0_555;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1723;
  cvt.f32.f16 %f416, high;}

	// end inline asm
	add.s32 	%r1512, %r597, %r396;
	mul.wide.s32 	%rd455, %r1512, 4;
	add.s64 	%rd456, %rd26, %rd455;
	st.global.f32 	[%rd456], %f416;

$L__BB0_555:
	@%p28 bra 	$L__BB0_560;

	not.pred 	%p383, %p25;
	@%p383 bra 	$L__BB0_558;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1718;
  cvt.f32.f16 %f417, low;}

	// end inline asm
	add.s32 	%r1514, %r597, %r397;
	mul.wide.s32 	%rd457, %r1514, 4;
	add.s64 	%rd458, %rd26, %rd457;
	st.global.f32 	[%rd458], %f417;

$L__BB0_558:
	not.pred 	%p384, %p27;
	@%p384 bra 	$L__BB0_560;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1718;
  cvt.f32.f16 %f418, high;}

	// end inline asm
	add.s32 	%r1516, %r597, %r398;
	mul.wide.s32 	%rd459, %r1516, 4;
	add.s64 	%rd460, %rd26, %rd459;
	st.global.f32 	[%rd460], %f418;

$L__BB0_560:
	add.s32 	%r1579, %r560, 1;
	add.s32 	%r1517, %r1579, %r596;
	mul.lo.s32 	%r1518, %r1517, %r48;
	sub.s32 	%r598, %r1518, %r667;
	@%p28 bra 	$L__BB0_565;

	not.pred 	%p386, %p24;
	@%p386 bra 	$L__BB0_563;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1714;
  cvt.f32.f16 %f419, low;}

	// end inline asm
	add.s32 	%r1520, %r598, %r395;
	mul.wide.s32 	%rd461, %r1520, 4;
	add.s64 	%rd462, %rd26, %rd461;
	st.global.f32 	[%rd462], %f419;

$L__BB0_563:
	not.pred 	%p387, %p26;
	@%p387 bra 	$L__BB0_565;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1714;
  cvt.f32.f16 %f420, high;}

	// end inline asm
	add.s32 	%r1522, %r598, %r396;
	mul.wide.s32 	%rd463, %r1522, 4;
	add.s64 	%rd464, %rd26, %rd463;
	st.global.f32 	[%rd464], %f420;

$L__BB0_565:
	@%p28 bra 	$L__BB0_570;

	not.pred 	%p389, %p25;
	@%p389 bra 	$L__BB0_568;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1712;
  cvt.f32.f16 %f421, low;}

	// end inline asm
	add.s32 	%r1524, %r598, %r397;
	mul.wide.s32 	%rd465, %r1524, 4;
	add.s64 	%rd466, %rd26, %rd465;
	st.global.f32 	[%rd466], %f421;

$L__BB0_568:
	not.pred 	%p390, %p27;
	@%p390 bra 	$L__BB0_570;

	// begin inline asm
	{.reg .f16 low,high;
  mov.b32 {low,high},%r1712;
  cvt.f32.f16 %f422, high;}

	// end inline asm
	add.s32 	%r1526, %r598, %r398;
	mul.wide.s32 	%rd467, %r1526, 4;
	add.s64 	%rd468, %rd26, %rd467;
	st.global.f32 	[%rd468], %f422;

$L__BB0_570:
	setp.eq.s32 	%p391, %r31, %r378;
	@%p391 bra 	$L__BB0_572;

	st.shared.v4.u32 	[%r418], {%r1791, %r1790, %r1788, %r1786};
	st.shared.v4.u32 	[%r418+768], {%r1748, %r1746, %r1738, %r1734};
	add.s32 	%r1563, %r1215, 768;
	st.shared.v2.u32 	[%r1563], {%r1742, %r1741};

$L__BB0_572:
	setp.eq.s32 	%p392, %r32, %r381;
	@%p392 bra 	$L__BB0_576;

	setp.eq.s32 	%p406, %r31, %r378;
	st.shared.v4.u32 	[%r421], {%r1744, %r1743, %r1730, %r1727};
	st.shared.v4.u32 	[%r421+768], {%r1779, %r1778, %r1771, %r1770};
	@%p406 bra 	$L__BB0_575;

	st.shared.v2.u32 	[%r423], {%r1747, %r1745};

$L__BB0_575:
	st.shared.v2.u32 	[%r423+768], {%r1731, %r1728};

$L__BB0_576:
	bar.sync 	0;
	mov.u32 	%r1685, %r447;
	mov.u32 	%r1686, %r1729;
	mov.u32 	%r1693, %r455;
	mov.u32 	%r1694, %r1732;
	mov.u32 	%r1692, %r1714;
	mov.u32 	%r1684, %r1712;
	@%p232 bra 	$L__BB0_578;

	shl.b32 	%r1527, %r417, 4;
	add.s32 	%r1528, %r422, %r1527;
	ld.shared.v4.u32 	{%r1694, %r1686, %r1692, %r1684}, [%r1528];
	ld.shared.v4.u32 	{%r1779, %r1778, %r1771, %r1770}, [%r1528+768];
	shl.b32 	%r1537, %r419, 3;
	add.s32 	%r1538, %r422, %r1537;
	ld.shared.v2.u32 	{%r1693, %r1685}, [%r1538];

$L__BB0_578:
	setp.eq.s32 	%p405, %r32, 0;
	mov.u32 	%r1780, %r1723;
	mov.u32 	%r1781, %r1724;
	mov.u32 	%r1782, %r1719;
	mov.u32 	%r1783, %r1718;
	mov.u32 	%r1784, %r1736;
	mov.u32 	%r1785, %r1740;
	mov.u32 	%r1787, %r466;
	mov.u32 	%r1789, %r470;
	@%p405 bra 	$L__BB0_581;

	shl.b32 	%r1541, %r417, 4;
	add.s32 	%r1542, %r424, %r1541;
	ld.shared.v4.u32 	{%r1791, %r1790, %r1788, %r1786}, [%r1542];
	ld.shared.v4.u32 	{%r1785, %r1784, %r1780, %r1783}, [%r1542+768];
	shl.b32 	%r1551, %r419, 3;
	add.s32 	%r628, %r424, %r1551;
	ld.shared.v2.u32 	{%r1789, %r1787}, [%r628];
	mov.u32 	%r1781, %r1724;
	mov.u32 	%r1782, %r1719;
	@%p232 bra 	$L__BB0_581;

	ld.shared.v2.u32 	{%r1781, %r1782}, [%r628+768];

$L__BB0_581:
	setp.eq.s32 	%p407, %r31, %r378;
	bar.sync 	0;
	@%p407 bra 	$L__BB0_584;

	setp.ne.s32 	%p398, %r32, %r381;
	st.shared.v4.u32 	[%r426], {%r1767, %r1765, %r1672, %r1671};
	st.shared.v4.u32 	[%r426+512], {%r1705, %r1701, %r1721, %r1716};
	@%p398 bra 	$L__BB0_584;

	st.shared.v4.u32 	[%r426+1024], {%r1722, %r1717, %r1737, %r1733};

$L__BB0_584:
	@%p392 bra 	$L__BB0_586;

	st.shared.v4.u32 	[%r427], {%r1722, %r1717, %r1737, %r1733};
	st.shared.v4.u32 	[%r427+512], {%r1713, %r1711, %r1691, %r1683};
	st.shared.v4.u32 	[%r427+1024], {%r1689, %r1681, %r1751, %r1750};

$L__BB0_586:
	rem.s32 	%r1556, %r1749, %r653;
	setp.eq.s32 	%p400, %r1556, 0;
	@%p400 bra 	$L__BB0_588;

	bar.sync 	0;
	bra.uni 	$L__BB0_595;

$L__BB0_588:
	@%p218 bra 	$L__BB0_590;

	// begin inline asm
	trap;
	// end inline asm

$L__BB0_590:
	bar.sync 	0;
	@%p219 bra 	$L__BB0_594;

	membar.gl;
	// begin inline asm
	atom.add.release.gpu.u32 %r1557,[%rd25],%r428;
	// end inline asm

$L__BB0_592:
	ld.volatile.u32 	%r1559, [%rd25];
	xor.b32  	%r1560, %r1559, %r1557;
	setp.gt.s32 	%p403, %r1560, -1;
	@%p403 bra 	$L__BB0_592;

	// begin inline asm
	ld.acquire.gpu.u32 %r1561,[%rd25];
	// end inline asm

$L__BB0_594:
	bar.sync 	0;

$L__BB0_595:
	add.s32 	%r1749, %r1749, 1;
	setp.lt.s32 	%p404, %r1749, %r40;
	mov.u32 	%r1671, %r1758;
	mov.u32 	%r1672, %r1759;
	mov.u32 	%r1681, %r1752;
	mov.u32 	%r1683, %r1756;
	mov.u32 	%r1689, %r1753;
	mov.u32 	%r1691, %r1754;
	mov.u32 	%r1701, %r1764;
	mov.u32 	%r1705, %r1766;
	mov.u32 	%r1711, %r444;
	mov.u32 	%r1713, %r452;
	mov.u32 	%r1716, %r457;
	mov.u32 	%r1717, %r459;
	mov.u32 	%r1721, %r438;
	mov.u32 	%r1722, %r461;
	mov.u32 	%r1727, %r474;
	mov.u32 	%r1728, %r447;
	mov.u32 	%r1730, %r476;
	mov.u32 	%r1731, %r455;
	mov.u32 	%r1733, %r477;
	mov.u32 	%r1734, %r480;
	mov.u32 	%r1737, %r482;
	mov.u32 	%r1738, %r485;
	mov.u32 	%r1741, %r466;
	mov.u32 	%r1742, %r470;
	mov.u32 	%r1743, %r491;
	mov.u32 	%r1744, %r494;
	mov.u32 	%r1745, %r497;
	mov.u32 	%r1746, %r498;
	mov.u32 	%r1747, %r501;
	mov.u32 	%r1748, %r502;
	@%p404 bra 	$L__BB0_323;

$L__BB0_596:
	ret;

}

