$date
	Wed Oct  4 16:13:14 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Top $end
$var wire 1 ! q $end
$var reg 4 " in [3:0] $end
$var reg 2 # sel [1:0] $end
$scope module mux1 $end
$var wire 4 $ d [3:0] $end
$var wire 2 % select [1:0] $end
$var wire 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
b1000 $
b1 #
b1000 "
0!
$end
#50
b1010 "
b1010 $
b0 #
b0 %
#100
b1000 "
b1000 $
1!
b11 #
b11 %
#150
b1011 "
b1011 $
0!
b10 #
b10 %
#200
b1111 "
b1111 $
1!
b1 #
b1 %
#250
0!
b10 "
b10 $
b10 #
b10 %
#300
b100 "
b100 $
b11 #
b11 %
#350
b1110 "
b1110 $
b0 #
b0 %
#400
b11 "
b11 $
1!
b1 #
b1 %
#450
