// Seed: 2686025096
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output uwire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_0 = 0;
  logic id_7, id_8 = 1;
  assign id_4 = -1;
endmodule
module module_1 (
    input tri0 id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_2 = id_0;
  wire id_3;
  always @(posedge 1'd0) begin : LABEL_0
    deassign id_2;
  end
  logic id_4, id_5;
  assign id_4 = -1 >> id_5 ? 1 : 1;
endmodule
