# **2 Input NAND and NOR gate**

## NAND Gate:
The NAND gate represents the complement of the AND operation. Its name is an abbreviation of NOT and AND. The truth table for NAND gate and its stick diagram are respectively: 

<p align="center">
  <img src="Pictures\NAND.png "> 
</p>

<p align="center">
  <img src="Pictures\layout_NAND.jpg "> 
</p>

## NOR Gate:
The NOR gate represents the complem ent of the OR operation. Its name is anabbreviation of NOT and OR. The truth table for NOR gate and its stick diagram are respectively: 

<p align="center">
  <img src="Pictures\NOR.png "> 
</p>

<p align="center">
  <img src="Pictures\layout_NOR.jpg "> 
</p>
<hr/>

## Magic Layout: 
NAND:
<p align="center">
  <img src="Pictures\NAND2.png "> 
</p>
<h5 align="center"> We can see the different layers in different colors </h5> 

NOR:
<p align="center">
  <img src="Pictures\NOR2.png "> 
</p>

<hr/> 

## Irsim Simulation: 
NAND: The simulation shows how only when both inputs are 1, the output is 0.
<p align="center">
  <img src="Pictures\irsim_NAND.png "> 
</p>

NOR: The simulation shows how only when both inputs are 1, the output is 0.
<p align="center">
  <img src="Pictures\irsim_NAND.png "> 
</p>

<hr/> 
