module sub_module (   
   o_bus,                        
   i_bus                         
   );
   input logic [7:0]  i_bus ;    
   output logic [7:0] o_bus ;    
   assign o_bus = i_bus;         
endmodule                        