{"files":[{"patch":"@@ -11378,0 +11378,64 @@\n+\/\/ Unsigned Integer Divide\n+\n+instruct UdivI_reg_reg(iRegINoSp dst, iRegIorL2I src1, iRegIorL2I src2) %{\n+  match(Set dst (UDivI src1 src2));\n+\n+  ins_cost(INSN_COST * 19);\n+  format %{ \"udivw  $dst, $src1, $src2\" %}\n+\n+  ins_encode %{\n+    __ udivw($dst$$Register, $src1$$Register, $src2$$Register);\n+  %}\n+\n+  ins_pipe(idiv_reg_reg);\n+%}\n+\n+\/\/  Unsigned Long Divide\n+\n+instruct UdivL_reg_reg(iRegLNoSp dst, iRegL src1, iRegL src2) %{\n+  match(Set dst (UDivL src1 src2));\n+\n+  ins_cost(INSN_COST * 35);\n+  format %{ \"udiv   $dst, $src1, $src2\" %}\n+\n+  ins_encode %{\n+    __ udiv($dst$$Register, $src1$$Register, $src2$$Register);\n+  %}\n+\n+  ins_pipe(ldiv_reg_reg);\n+%}\n+\n+\/\/ Unsigned Integer Remainder\n+\n+instruct UmodI_reg_reg(iRegINoSp dst, iRegIorL2I src1, iRegIorL2I src2) %{\n+  match(Set dst (UModI src1 src2));\n+\n+  ins_cost(INSN_COST * 22);\n+  format %{ \"udivw  rscratch1, $src1, $src2\\n\\t\"\n+            \"msubw($dst, rscratch1, $src2, $src1\" %}\n+\n+  ins_encode %{\n+    __ udivw(rscratch1, $src1$$Register, $src2$$Register);\n+    __ msubw($dst$$Register, rscratch1, $src2$$Register, $src1$$Register);\n+  %}\n+\n+  ins_pipe(idiv_reg_reg);\n+%}\n+\n+\/\/ Unsigned Long Remainder\n+\n+instruct UModL_reg_reg(iRegLNoSp dst, iRegL src1, iRegL src2) %{\n+  match(Set dst (UModL src1 src2));\n+\n+  ins_cost(INSN_COST * 38);\n+  format %{ \"udiv   rscratch1, $src1, $src2\\n\"\n+            \"msub($dst, rscratch1, $src2, $src1\" %}\n+\n+  ins_encode %{\n+    __ udiv(rscratch1, $src1$$Register, $src2$$Register);\n+    __ msub($dst$$Register, rscratch1, $src2$$Register, $src1$$Register);\n+  %}\n+\n+  ins_pipe(ldiv_reg_reg);\n+%}\n+\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad","additions":64,"deletions":0,"binary":false,"changes":64,"status":"modified"}]}