<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cartaASM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTADOR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CONTADOR.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CONTADOR.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CONTADOR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTADOR_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PRINCIPAL.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="PRINCIPAL.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PRINCIPAL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PRINCIPAL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="PRINCIPAL.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PRINCIPAL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PRINCIPAL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PRINCIPAL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PRINCIPAL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PRINCIPAL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PRINCIPAL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PRINCIPAL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PRINCIPAL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PRINCIPAL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PRINCIPAL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PRINCIPAL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PRINCIPAL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PRINCIPAL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PRINCIPAL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PRINCIPAL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PRINCIPAL.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PRINCIPAL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PRINCIPAL.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PRINCIPAL_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PRINCIPAL_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="PRINCIPAL_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PRINCIPAL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PRINCIPAL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PRINCIPAL_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PRINCIPAL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PRINCIPAL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PRINCIPAL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PRINCIPAL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PRINCIPAL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PRINCIPAL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PRINCIPAL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PRINCIPAL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PRINCIPAL_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PRINCIPAL_preroute.twr" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PRINCIPAL_preroute.twx" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PRINCIPAL_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PRINCIPAL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PRINCIPAL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PRINCIPAL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PRINCIPAL_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PROBADOR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROBADOR_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REGISTRO.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="REGISTRO.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="REGISTRO.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1527797589" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1527797589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528733936" xil_pn:in_ck="2945408643600579064" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1528733935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD27SEG.vhd"/>
      <outfile xil_pn:name="CONTADOR.vhd"/>
      <outfile xil_pn:name="CONTROL.vhd"/>
      <outfile xil_pn:name="MI_PAQUETE.vhd"/>
      <outfile xil_pn:name="PRINCIPAL.vhd"/>
      <outfile xil_pn:name="REGISTRO.vhd"/>
      <outfile xil_pn:name="TB_CONTADOR.vhd"/>
      <outfile xil_pn:name="probador.vhd"/>
      <outfile xil_pn:name="pruebacontador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1528734042" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3822251279486499851" xil_pn:start_ts="1528734042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528734042" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4767422250827511351" xil_pn:start_ts="1528734042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527890726" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1615263747445844631" xil_pn:start_ts="1527890726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528733936" xil_pn:in_ck="2945408643600579064" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1528733936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD27SEG.vhd"/>
      <outfile xil_pn:name="CONTADOR.vhd"/>
      <outfile xil_pn:name="CONTROL.vhd"/>
      <outfile xil_pn:name="MI_PAQUETE.vhd"/>
      <outfile xil_pn:name="PRINCIPAL.vhd"/>
      <outfile xil_pn:name="REGISTRO.vhd"/>
      <outfile xil_pn:name="TB_CONTADOR.vhd"/>
      <outfile xil_pn:name="probador.vhd"/>
      <outfile xil_pn:name="pruebacontador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1528734046" xil_pn:in_ck="2945408643600579064" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5913199284944941949" xil_pn:start_ts="1528734042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PRINCIPAL_beh.prj"/>
      <outfile xil_pn:name="PRINCIPAL_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1528734131" xil_pn:in_ck="1685568505690505802" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8436883661631035814" xil_pn:start_ts="1528734131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PRINCIPAL_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1527908680" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1527908680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527908680" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7401828700516084215" xil_pn:start_ts="1527908680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527908680" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1615263747445844631" xil_pn:start_ts="1527908680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527908680" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1527908680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527908680" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3822251279486499851" xil_pn:start_ts="1527908680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527908680" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1527908680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527908680" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5816613327099241567" xil_pn:start_ts="1527908680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528734208" xil_pn:in_ck="5057910305713819399" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3478274152918786310" xil_pn:start_ts="1528734195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PRINCIPAL.lso"/>
      <outfile xil_pn:name="PRINCIPAL.ngc"/>
      <outfile xil_pn:name="PRINCIPAL.ngr"/>
      <outfile xil_pn:name="PRINCIPAL.prj"/>
      <outfile xil_pn:name="PRINCIPAL.stx"/>
      <outfile xil_pn:name="PRINCIPAL.syr"/>
      <outfile xil_pn:name="PRINCIPAL.xst"/>
      <outfile xil_pn:name="PRINCIPAL_beh.prj"/>
      <outfile xil_pn:name="PRINCIPAL_stx_beh.prj"/>
      <outfile xil_pn:name="PRINCIPAL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1528406665" xil_pn:in_ck="3671398965648014089" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4533070369074167350" xil_pn:start_ts="1528406665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528734222" xil_pn:in_ck="8572361344626796273" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5130835290882987272" xil_pn:start_ts="1528734214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PRINCIPAL.bld"/>
      <outfile xil_pn:name="PRINCIPAL.ngd"/>
      <outfile xil_pn:name="PRINCIPAL_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1528734236" xil_pn:in_ck="-6983034355151320814" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1528734222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PRINCIPAL.pcf"/>
      <outfile xil_pn:name="PRINCIPAL_map.map"/>
      <outfile xil_pn:name="PRINCIPAL_map.mrp"/>
      <outfile xil_pn:name="PRINCIPAL_map.ncd"/>
      <outfile xil_pn:name="PRINCIPAL_map.ngm"/>
      <outfile xil_pn:name="PRINCIPAL_map.xrpt"/>
      <outfile xil_pn:name="PRINCIPAL_summary.xml"/>
      <outfile xil_pn:name="PRINCIPAL_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1528734257" xil_pn:in_ck="-385802007230076469" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1528734236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PRINCIPAL.ncd"/>
      <outfile xil_pn:name="PRINCIPAL.pad"/>
      <outfile xil_pn:name="PRINCIPAL.par"/>
      <outfile xil_pn:name="PRINCIPAL.ptwx"/>
      <outfile xil_pn:name="PRINCIPAL.unroutes"/>
      <outfile xil_pn:name="PRINCIPAL.xpi"/>
      <outfile xil_pn:name="PRINCIPAL_pad.csv"/>
      <outfile xil_pn:name="PRINCIPAL_pad.txt"/>
      <outfile xil_pn:name="PRINCIPAL_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1528734272" xil_pn:in_ck="8563928222582095461" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1528734260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PRINCIPAL.bgn"/>
      <outfile xil_pn:name="PRINCIPAL.bit"/>
      <outfile xil_pn:name="PRINCIPAL.drc"/>
      <outfile xil_pn:name="PRINCIPAL.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1528734340" xil_pn:in_ck="8563928222582082607" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1528734329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528734257" xil_pn:in_ck="-1259394166200094706" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1528734248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PRINCIPAL.twr"/>
      <outfile xil_pn:name="PRINCIPAL.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1527908424" xil_pn:in_ck="-385802007230076469" xil_pn:name="TRAN_preRouteTrce" xil_pn:prop_ck="722859607460791352" xil_pn:start_ts="1527908416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PRINCIPAL_preroute.twr"/>
      <outfile xil_pn:name="PRINCIPAL_preroute.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
