Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul  3 07:35:45 2023
| Host         : DESKTOP-1GS9U83 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MipsProcessor_timing_summary_routed.rpt -pb MipsProcessor_timing_summary_routed.pb -rpx MipsProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : MipsProcessor
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1304)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3568)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1304)
---------------------------
 There are 280 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: reset_n (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3568)
---------------------------------------------------
 There are 3568 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3569          inf        0.000                      0                 3569           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3569 Endpoints
Min Delay          3569 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_RegisterFile/Registers_reg[9][13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.979ns  (logic 0.704ns (4.700%)  route 14.275ns (95.300%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDCE                         0.000     0.000 r  InstructionRegister_reg[17]/C
    SLICE_X106Y26        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionRegister_reg[17]/Q
                         net (fo=279, routed)         8.215     8.671    u_ControlUnit/u_MainController/Opcode_Capture_reg[5]_0[17]
    SLICE_X113Y30        LUT5 (Prop_lut5_I0_O)        0.124     8.795 f  u_ControlUnit/u_MainController/Registers[0][31]_i_7/O
                         net (fo=105, routed)         1.196     9.991    u_ControlUnit/u_MainController/Registers[0][31]_i_7_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  u_ControlUnit/u_MainController/Registers[9][31]_i_2/O
                         net (fo=33, routed)          4.865    14.979    u_RegisterFile/Registers_reg[9][31]_1
    SLICE_X112Y18        FDSE                                         r  u_RegisterFile/Registers_reg[9][13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_RegisterFile/Registers_reg[9][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.979ns  (logic 0.704ns (4.700%)  route 14.275ns (95.300%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDCE                         0.000     0.000 r  InstructionRegister_reg[17]/C
    SLICE_X106Y26        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionRegister_reg[17]/Q
                         net (fo=279, routed)         8.215     8.671    u_ControlUnit/u_MainController/Opcode_Capture_reg[5]_0[17]
    SLICE_X113Y30        LUT5 (Prop_lut5_I0_O)        0.124     8.795 f  u_ControlUnit/u_MainController/Registers[0][31]_i_7/O
                         net (fo=105, routed)         1.196     9.991    u_ControlUnit/u_MainController/Registers[0][31]_i_7_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  u_ControlUnit/u_MainController/Registers[9][31]_i_2/O
                         net (fo=33, routed)          4.865    14.979    u_RegisterFile/Registers_reg[9][31]_1
    SLICE_X112Y18        FDSE                                         r  u_RegisterFile/Registers_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_RegisterFile/Registers_reg[9][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.979ns  (logic 0.704ns (4.700%)  route 14.275ns (95.300%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDCE                         0.000     0.000 r  InstructionRegister_reg[17]/C
    SLICE_X106Y26        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionRegister_reg[17]/Q
                         net (fo=279, routed)         8.215     8.671    u_ControlUnit/u_MainController/Opcode_Capture_reg[5]_0[17]
    SLICE_X113Y30        LUT5 (Prop_lut5_I0_O)        0.124     8.795 f  u_ControlUnit/u_MainController/Registers[0][31]_i_7/O
                         net (fo=105, routed)         1.196     9.991    u_ControlUnit/u_MainController/Registers[0][31]_i_7_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  u_ControlUnit/u_MainController/Registers[9][31]_i_2/O
                         net (fo=33, routed)          4.865    14.979    u_RegisterFile/Registers_reg[9][31]_1
    SLICE_X112Y18        FDSE                                         r  u_RegisterFile/Registers_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_RegisterFile/Registers_reg[15][16]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.743ns  (logic 0.828ns (5.616%)  route 13.915ns (94.384%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDCE                         0.000     0.000 r  InstructionRegister_reg[17]/C
    SLICE_X106Y26        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionRegister_reg[17]/Q
                         net (fo=279, routed)         8.048     8.504    u_ControlUnit/u_MainController/Opcode_Capture_reg[5]_0[17]
    SLICE_X113Y30        LUT5 (Prop_lut5_I2_O)        0.124     8.628 r  u_ControlUnit/u_MainController/Registers[7][31]_i_4/O
                         net (fo=4, routed)           0.430     9.058    u_ControlUnit/u_MainController/Registers[7][31]_i_4_n_0
    SLICE_X113Y31        LUT6 (Prop_lut6_I1_O)        0.124     9.182 r  u_ControlUnit/u_MainController/Registers[15][31]_i_2/O
                         net (fo=33, routed)          1.433    10.615    u_ControlUnit/u_MainController/InstructionRegister_reg[18]_0
    SLICE_X107Y33        LUT2 (Prop_lut2_I1_O)        0.124    10.739 r  u_ControlUnit/u_MainController/Registers[15][31]_i_1/O
                         net (fo=32, routed)          4.005    14.743    u_RegisterFile/Registers_reg[15][31]_0
    SLICE_X97Y32         FDSE                                         r  u_RegisterFile/Registers_reg[15][16]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_RegisterFile/Registers_reg[15][30]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.743ns  (logic 0.828ns (5.616%)  route 13.915ns (94.384%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDCE                         0.000     0.000 r  InstructionRegister_reg[17]/C
    SLICE_X106Y26        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionRegister_reg[17]/Q
                         net (fo=279, routed)         8.048     8.504    u_ControlUnit/u_MainController/Opcode_Capture_reg[5]_0[17]
    SLICE_X113Y30        LUT5 (Prop_lut5_I2_O)        0.124     8.628 r  u_ControlUnit/u_MainController/Registers[7][31]_i_4/O
                         net (fo=4, routed)           0.430     9.058    u_ControlUnit/u_MainController/Registers[7][31]_i_4_n_0
    SLICE_X113Y31        LUT6 (Prop_lut6_I1_O)        0.124     9.182 r  u_ControlUnit/u_MainController/Registers[15][31]_i_2/O
                         net (fo=33, routed)          1.433    10.615    u_ControlUnit/u_MainController/InstructionRegister_reg[18]_0
    SLICE_X107Y33        LUT2 (Prop_lut2_I1_O)        0.124    10.739 r  u_ControlUnit/u_MainController/Registers[15][31]_i_1/O
                         net (fo=32, routed)          4.005    14.743    u_RegisterFile/Registers_reg[15][31]_0
    SLICE_X97Y32         FDSE                                         r  u_RegisterFile/Registers_reg[15][30]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_RegisterFile/Registers_reg[9][12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.695ns  (logic 0.704ns (4.791%)  route 13.991ns (95.209%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDCE                         0.000     0.000 r  InstructionRegister_reg[17]/C
    SLICE_X106Y26        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionRegister_reg[17]/Q
                         net (fo=279, routed)         8.215     8.671    u_ControlUnit/u_MainController/Opcode_Capture_reg[5]_0[17]
    SLICE_X113Y30        LUT5 (Prop_lut5_I0_O)        0.124     8.795 f  u_ControlUnit/u_MainController/Registers[0][31]_i_7/O
                         net (fo=105, routed)         1.196     9.991    u_ControlUnit/u_MainController/Registers[0][31]_i_7_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  u_ControlUnit/u_MainController/Registers[9][31]_i_2/O
                         net (fo=33, routed)          4.580    14.695    u_RegisterFile/Registers_reg[9][31]_1
    SLICE_X107Y17        FDSE                                         r  u_RegisterFile/Registers_reg[9][12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_RegisterFile/Registers_reg[15][31]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.579ns  (logic 0.828ns (5.679%)  route 13.751ns (94.321%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDCE                         0.000     0.000 r  InstructionRegister_reg[17]/C
    SLICE_X106Y26        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionRegister_reg[17]/Q
                         net (fo=279, routed)         8.048     8.504    u_ControlUnit/u_MainController/Opcode_Capture_reg[5]_0[17]
    SLICE_X113Y30        LUT5 (Prop_lut5_I2_O)        0.124     8.628 r  u_ControlUnit/u_MainController/Registers[7][31]_i_4/O
                         net (fo=4, routed)           0.430     9.058    u_ControlUnit/u_MainController/Registers[7][31]_i_4_n_0
    SLICE_X113Y31        LUT6 (Prop_lut6_I1_O)        0.124     9.182 r  u_ControlUnit/u_MainController/Registers[15][31]_i_2/O
                         net (fo=33, routed)          1.433    10.615    u_ControlUnit/u_MainController/InstructionRegister_reg[18]_0
    SLICE_X107Y33        LUT2 (Prop_lut2_I1_O)        0.124    10.739 r  u_ControlUnit/u_MainController/Registers[15][31]_i_1/O
                         net (fo=32, routed)          3.840    14.579    u_RegisterFile/Registers_reg[15][31]_0
    SLICE_X94Y35         FDSE                                         r  u_RegisterFile/Registers_reg[15][31]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_RegisterFile/Registers_reg[15][9]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.457ns  (logic 0.828ns (5.727%)  route 13.629ns (94.273%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDCE                         0.000     0.000 r  InstructionRegister_reg[17]/C
    SLICE_X106Y26        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  InstructionRegister_reg[17]/Q
                         net (fo=279, routed)         8.048     8.504    u_ControlUnit/u_MainController/Opcode_Capture_reg[5]_0[17]
    SLICE_X113Y30        LUT5 (Prop_lut5_I2_O)        0.124     8.628 r  u_ControlUnit/u_MainController/Registers[7][31]_i_4/O
                         net (fo=4, routed)           0.430     9.058    u_ControlUnit/u_MainController/Registers[7][31]_i_4_n_0
    SLICE_X113Y31        LUT6 (Prop_lut6_I1_O)        0.124     9.182 r  u_ControlUnit/u_MainController/Registers[15][31]_i_2/O
                         net (fo=33, routed)          1.433    10.615    u_ControlUnit/u_MainController/InstructionRegister_reg[18]_0
    SLICE_X107Y33        LUT2 (Prop_lut2_I1_O)        0.124    10.739 r  u_ControlUnit/u_MainController/Registers[15][31]_i_1/O
                         net (fo=32, routed)          3.718    14.457    u_RegisterFile/Registers_reg[15][31]_0
    SLICE_X94Y32         FDSE                                         r  u_RegisterFile/Registers_reg[15][9]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_RegisterFile/Registers_reg[9][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.310ns  (logic 0.704ns (4.920%)  route 13.606ns (95.080%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDCE                         0.000     0.000 r  InstructionRegister_reg[17]/C
    SLICE_X106Y26        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionRegister_reg[17]/Q
                         net (fo=279, routed)         8.215     8.671    u_ControlUnit/u_MainController/Opcode_Capture_reg[5]_0[17]
    SLICE_X113Y30        LUT5 (Prop_lut5_I0_O)        0.124     8.795 f  u_ControlUnit/u_MainController/Registers[0][31]_i_7/O
                         net (fo=105, routed)         1.196     9.991    u_ControlUnit/u_MainController/Registers[0][31]_i_7_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  u_ControlUnit/u_MainController/Registers[9][31]_i_2/O
                         net (fo=33, routed)          4.195    14.310    u_RegisterFile/Registers_reg[9][31]_1
    SLICE_X104Y18        FDSE                                         r  u_RegisterFile/Registers_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_RegisterFile/Registers_reg[9][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.310ns  (logic 0.704ns (4.920%)  route 13.606ns (95.080%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDCE                         0.000     0.000 r  InstructionRegister_reg[17]/C
    SLICE_X106Y26        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionRegister_reg[17]/Q
                         net (fo=279, routed)         8.215     8.671    u_ControlUnit/u_MainController/Opcode_Capture_reg[5]_0[17]
    SLICE_X113Y30        LUT5 (Prop_lut5_I0_O)        0.124     8.795 f  u_ControlUnit/u_MainController/Registers[0][31]_i_7/O
                         net (fo=105, routed)         1.196     9.991    u_ControlUnit/u_MainController/Registers[0][31]_i_7_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  u_ControlUnit/u_MainController/Registers[9][31]_i_2/O
                         net (fo=33, routed)          4.195    14.310    u_RegisterFile/Registers_reg[9][31]_1
    SLICE_X104Y18        FDSE                                         r  u_RegisterFile/Registers_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_RegisterFile/oReadDataA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RegisterReadDataARegister_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y25        FDRE                         0.000     0.000 r  u_RegisterFile/oReadDataA_reg[0]/C
    SLICE_X104Y25        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_RegisterFile/oReadDataA_reg[0]/Q
                         net (fo=1, routed)           0.052     0.216    RegisterReadDataA[0]
    SLICE_X105Y25        FDCE                                         r  RegisterReadDataARegister_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RegisterFile/oReadDataB_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RegisterReadDataBRegister_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y31        FDRE                         0.000     0.000 r  u_RegisterFile/oReadDataB_reg[16]/C
    SLICE_X103Y31        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_RegisterFile/oReadDataB_reg[16]/Q
                         net (fo=1, routed)           0.117     0.258    RegisterReadDataB[16]
    SLICE_X105Y31        FDCE                                         r  RegisterReadDataBRegister_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RegisterFile/oReadDataB_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RegisterReadDataBRegister_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y31        FDRE                         0.000     0.000 r  u_RegisterFile/oReadDataB_reg[17]/C
    SLICE_X103Y31        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_RegisterFile/oReadDataB_reg[17]/Q
                         net (fo=1, routed)           0.117     0.258    RegisterReadDataB[17]
    SLICE_X105Y31        FDCE                                         r  RegisterReadDataBRegister_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RegisterFile/oReadDataB_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RegisterReadDataBRegister_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y35        FDRE                         0.000     0.000 r  u_RegisterFile/oReadDataB_reg[21]/C
    SLICE_X110Y35        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_RegisterFile/oReadDataB_reg[21]/Q
                         net (fo=1, routed)           0.118     0.259    RegisterReadDataB[21]
    SLICE_X108Y35        FDCE                                         r  RegisterReadDataBRegister_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOutputRegister_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y36        FDCE                         0.000     0.000 r  ALUOutputRegister_reg[18]/C
    SLICE_X106Y36        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ALUOutputRegister_reg[18]/Q
                         net (fo=1, routed)           0.086     0.227    u_ControlUnit/u_MainController/PC_reg[31][18]
    SLICE_X107Y36        LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  u_ControlUnit/u_MainController/PC[18]_i_1/O
                         net (fo=1, routed)           0.000     0.272    n_PC[18]
    SLICE_X107Y36        FDCE                                         r  PC_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOutputRegister_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y35        FDCE                         0.000     0.000 r  ALUOutputRegister_reg[21]/C
    SLICE_X106Y35        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ALUOutputRegister_reg[21]/Q
                         net (fo=1, routed)           0.086     0.227    u_ControlUnit/u_MainController/PC_reg[31][21]
    SLICE_X107Y35        LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  u_ControlUnit/u_MainController/PC[21]_i_1/O
                         net (fo=1, routed)           0.000     0.272    n_PC[21]
    SLICE_X107Y35        FDCE                                         r  PC_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterReadDataBRegister_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Instr_DataRam/ram_reg_1/DIADI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.426%)  route 0.133ns (48.574%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE                         0.000     0.000 r  RegisterReadDataBRegister_reg[15]/C
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RegisterReadDataBRegister_reg[15]/Q
                         net (fo=2, routed)           0.133     0.274    u_Instr_DataRam/Q[15]
    RAMB36_X5Y5          RAMB36E1                                     r  u_Instr_DataRam/ram_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOutputRegister_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y27        FDCE                         0.000     0.000 r  ALUOutputRegister_reg[10]/C
    SLICE_X108Y27        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ALUOutputRegister_reg[10]/Q
                         net (fo=1, routed)           0.082     0.246    u_ControlUnit/u_MainController/PC_reg[31][10]
    SLICE_X109Y27        LUT3 (Prop_lut3_I0_O)        0.045     0.291 r  u_ControlUnit/u_MainController/PC[10]_i_1/O
                         net (fo=1, routed)           0.000     0.291    n_PC[10]
    SLICE_X109Y27        FDCE                                         r  PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOutputRegister_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDCE                         0.000     0.000 r  ALUOutputRegister_reg[25]/C
    SLICE_X104Y35        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ALUOutputRegister_reg[25]/Q
                         net (fo=1, routed)           0.082     0.246    u_ControlUnit/u_MainController/PC_reg[31][25]
    SLICE_X105Y35        LUT3 (Prop_lut3_I0_O)        0.045     0.291 r  u_ControlUnit/u_MainController/PC[25]_i_1/O
                         net (fo=1, routed)           0.000     0.291    n_PC[25]
    SLICE_X105Y35        FDCE                                         r  PC_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ALUOutputRegister_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.296%)  route 0.113ns (37.704%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDCE                         0.000     0.000 r  PC_reg[10]/C
    SLICE_X109Y27        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC_reg[10]/Q
                         net (fo=3, routed)           0.113     0.254    u_ControlUnit/u_MainController/ALUOutputRegister_reg[31][10]
    SLICE_X108Y27        LUT4 (Prop_lut4_I2_O)        0.045     0.299 r  u_ControlUnit/u_MainController/ALUOutputRegister[10]_i_1/O
                         net (fo=5, routed)           0.000     0.299    ALUOutput[10]
    SLICE_X108Y27        FDCE                                         r  ALUOutputRegister_reg[10]/D
  -------------------------------------------------------------------    -------------------





