

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'
================================================================
* Date:           Fri Apr 19 00:19:48 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu190-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.015|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4544|  4544|  4544|  4544|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- Product1    |  2300|  2300|        23|          -|          -|   100|    no    |
        | + Product2   |    20|    20|         2|          -|          -|    10|    no    |
        |- ResetAccum  |    20|    20|         2|          -|          -|    10|    no    |
        |- Accum1      |  2200|  2200|        22|          -|          -|   100|    no    |
        | + Accum2     |    20|    20|         2|          -|          -|    10|    no    |
        |- Result      |    20|    20|         2|          -|          -|    10|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   |
+---------------------+---------+-------+---------+---------+
|DSP                  |        -|      1|        -|        -|
|Expression           |        -|      -|        0|      223|
|FIFO                 |        -|      -|        -|        -|
|Instance             |        -|      -|        -|        -|
|Memory               |        2|      -|       40|        5|
|Multiplexer          |        -|      -|        -|      167|
|Register             |        -|      -|      147|        -|
+---------------------+---------+-------+---------+---------+
|Total                |        2|      1|      187|      395|
+---------------------+---------+-------+---------+---------+
|Available SLR        |     2520|    600|   716160|   358080|
+---------------------+---------+-------+---------+---------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+
|Available            |     7560|   1800|  2148480|  1074240|
+---------------------+---------+-------+---------+---------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |myproject_mul_mul_9s_11s_25_1_1_U12  |myproject_mul_mul_9s_11s_25_1_1  |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    +----------+------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |                                 Module                                 | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |acc_V_U   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_acc_V   |        0|  32|   3|    10|   16|     1|          160|
    |b6_V_U    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_b6_V    |        0|   8|   2|    10|    8|     1|           80|
    |mult_V_U  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_mult_V  |        1|   0|   0|  1000|   16|     1|        16000|
    |w6_V_U    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V    |        1|   0|   0|  1000|    9|     1|         9000|
    +----------+------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                                                                        |        2|  40|   5|  2020|   49|     4|        25240|
    +----------+------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |iacc_1_fu_331_p2       |     +    |      0|  0|  12|           4|           1|
    |ii_1_fu_241_p2         |     +    |      0|  0|  15|           7|           1|
    |ii_2_fu_353_p2         |     +    |      0|  0|  15|           7|           1|
    |index_1_fu_400_p2      |     +    |      0|  0|  17|          10|          10|
    |index_fu_297_p2        |     +    |      0|  0|  17|          10|          10|
    |ires_1_fu_428_p2       |     +    |      0|  0|  12|           4|           1|
    |jj_1_fu_282_p2         |     +    |      0|  0|  12|           4|           1|
    |jj_2_fu_385_p2         |     +    |      0|  0|  12|           4|           1|
    |p_Val2_s_35_fu_415_p2  |     +    |      0|  0|  23|          16|          16|
    |tmp1_fu_288_p2         |     +    |      0|  0|  15|           8|           8|
    |tmp2_fu_391_p2         |     +    |      0|  0|  15|           8|           8|
    |tmp_13_fu_379_p2       |   icmp   |      0|  0|   9|           4|           4|
    |tmp_2_fu_325_p2        |   icmp   |      0|  0|   9|           4|           4|
    |tmp_4_fu_347_p2        |   icmp   |      0|  0|  11|           7|           6|
    |tmp_6_fu_276_p2        |   icmp   |      0|  0|   9|           4|           4|
    |tmp_7_fu_422_p2        |   icmp   |      0|  0|   9|           4|           4|
    |tmp_fu_235_p2          |   icmp   |      0|  0|  11|           7|           6|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 223|         112|          86|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |acc_V_address0   |  27|          5|    4|         20|
    |acc_V_d0         |  15|          3|   16|         48|
    |ap_NS_fsm        |  56|         13|    1|         13|
    |iacc_reg_191     |   9|          2|    4|          8|
    |ii2_reg_202      |   9|          2|    7|         14|
    |ii_reg_168       |   9|          2|    7|         14|
    |ires_reg_224     |   9|          2|    4|          8|
    |jj3_reg_213      |   9|          2|    4|          8|
    |jj_reg_180       |   9|          2|    4|          8|
    |mult_V_address0  |  15|          3|   10|         30|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 167|         36|   61|        171|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |OP1_V_cast_cast_reg_468  |  25|   0|   25|          0|
    |acc_V_addr_2_reg_535     |   4|   0|    4|          0|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |iacc_1_reg_494           |   4|   0|    4|          0|
    |iacc_reg_191             |   4|   0|    4|          0|
    |ii2_reg_202              |   7|   0|    7|          0|
    |ii_1_reg_448             |   7|   0|    7|          0|
    |ii_2_reg_512             |   7|   0|    7|          0|
    |ii_reg_168               |   7|   0|    7|          0|
    |ires_1_reg_548           |   4|   0|    4|          0|
    |ires_reg_224             |   4|   0|    4|          0|
    |jj3_reg_213              |   4|   0|    4|          0|
    |jj_1_reg_476             |   4|   0|    4|          0|
    |jj_2_reg_530             |   4|   0|    4|          0|
    |jj_reg_180               |   4|   0|    4|          0|
    |p_shl7_reg_463           |   7|   0|    8|          1|
    |p_shl8_reg_517           |   7|   0|   10|          3|
    |p_shl9_reg_522           |   7|   0|    8|          1|
    |p_shl_reg_458            |   7|   0|   10|          3|
    |tmp_12_reg_553           |   4|   0|   64|         60|
    |tmp_5_reg_499            |   4|   0|   64|         60|
    |tmp_9_reg_481            |  10|   0|   64|         54|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 147|   0|  329|        182|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-----------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_done          | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|data_V_address0  | out |    7|  ap_memory |                                   data_V                                   |     array    |
|data_V_ce0       | out |    1|  ap_memory |                                   data_V                                   |     array    |
|data_V_q0        |  in |   11|  ap_memory |                                   data_V                                   |     array    |
|res_V_address0   | out |    4|  ap_memory |                                    res_V                                   |     array    |
|res_V_ce0        | out |    1|  ap_memory |                                    res_V                                   |     array    |
|res_V_we0        | out |    1|  ap_memory |                                    res_V                                   |     array    |
|res_V_d0         | out |   16|  ap_memory |                                    res_V                                   |     array    |
+-----------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	6  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / (!tmp_6)
	2  / (tmp_6)
5 --> 
	4  / true
6 --> 
	7  / (!tmp_2)
	8  / (tmp_2)
7 --> 
	6  / true
8 --> 
	9  / (!tmp_4)
	11  / (tmp_4)
9 --> 
	10  / (!tmp_13)
	8  / (tmp_13)
10 --> 
	9  / true
11 --> 
	12  / (!tmp_7)
12 --> 
	11  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 13 [1/1] (2.03ns)   --->   "%mult_V = alloca [1000 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 13 'alloca' 'mult_V' <Predicate = true> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 14 [1/1] (0.86ns)   --->   "%acc_V = alloca [10 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:18]   --->   Operation 14 'alloca' 'acc_V' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "br label %.preheader39" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.14>

State 2 <SV = 1> <Delay = 2.03>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ii = phi i7 [ %ii_1, %3 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 16 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.89ns)   --->   "%tmp = icmp eq i7 %ii, -28" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 17 'icmp' 'tmp' <Predicate = true> <Delay = 0.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.26ns)   --->   "%ii_1 = add i7 %ii, 1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 19 'add' 'ii_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader38.preheader, label %0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %ii to i64" [firmware/nnet_utils/nnet_dense_latency.h:34]   --->   Operation 21 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [100 x i11]* %data_V, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_dense_latency.h:34]   --->   Operation 22 'getelementptr' 'data_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.03ns)   --->   "%data_V_load = load i11* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:34]   --->   Operation 23 'load' 'data_V_load' <Predicate = (!tmp)> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 24 [1/1] (1.14ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 24 'br' <Predicate = (tmp)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 2.03>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 25 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_184 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 26 'specregionbegin' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (2.03ns)   --->   "%data_V_load = load i11* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:34]   --->   Operation 27 'load' 'data_V_load' <Predicate = true> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ii, i3 0)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 28 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl7 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ii, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 29 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%OP1_V_cast_cast = sext i11 %data_V_load to i25" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 30 'sext' 'OP1_V_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.14ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.14>

State 4 <SV = 3> <Delay = 4.74>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%jj = phi i4 [ 0, %0 ], [ %jj_1, %2 ]"   --->   Operation 32 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%jj_cast8 = zext i4 %jj to i8" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 33 'zext' 'jj_cast8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.99ns)   --->   "%tmp_6 = icmp eq i4 %jj, -6" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 34 'icmp' 'tmp_6' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 35 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.09ns)   --->   "%jj_1 = add i4 %jj, 1" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 36 'add' 'jj_1' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %3, label %2" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.32ns)   --->   "%tmp1 = add i8 %jj_cast8, %p_shl7" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 38 'add' 'tmp1' <Predicate = (!tmp_6)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i8 %tmp1 to i10" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 39 'zext' 'tmp1_cast' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.38ns)   --->   "%index = add i10 %p_shl, %tmp1_cast" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 40 'add' 'index' <Predicate = (!tmp_6)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_9 = zext i10 %index to i64" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 41 'zext' 'tmp_9' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%w6_V_addr = getelementptr [1000 x i9]* @w6_V, i64 0, i64 %tmp_9" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 42 'getelementptr' 'w6_V_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (2.03ns)   --->   "%w6_V_load = load i9* %w6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 43 'load' 'w6_V_load' <Predicate = (!tmp_6)> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp_184)" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 44 'specregionend' 'empty_31' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader39" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 45 'br' <Predicate = (tmp_6)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.01>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 46 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/2] (2.03ns)   --->   "%w6_V_load = load i9* %w6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 47 'load' 'w6_V_load' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%OP2_V_cast_cast = sext i9 %w6_V_load to i25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 48 'sext' 'OP2_V_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (3.94ns)   --->   "%p_Val2_s = mul i25 %OP2_V_cast_cast, %OP1_V_cast_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 49 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.94> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_766 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %p_Val2_s, i32 10, i32 24)" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 50 'partselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_11 = sext i15 %tmp_766 to i16" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 51 'sext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%mult_V_addr = getelementptr [1000 x i16]* %mult_V, i64 0, i64 %tmp_9" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 52 'getelementptr' 'mult_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.03ns)   --->   "store i16 %tmp_11, i16* %mult_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 53 'store' <Predicate = true> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.03>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%iacc = phi i4 [ %iacc_1, %4 ], [ 0, %.preheader38.preheader ]"   --->   Operation 55 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.99ns)   --->   "%tmp_2 = icmp eq i4 %iacc, -6" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 56 'icmp' 'tmp_2' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 57 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.09ns)   --->   "%iacc_1 = add i4 %iacc, 1" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 58 'add' 'iacc_1' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader37.preheader, label %4" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5 = zext i4 %iacc to i64" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 60 'zext' 'tmp_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%b6_V_addr = getelementptr [10 x i8]* @b6_V, i64 0, i64 %tmp_5" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 61 'getelementptr' 'b6_V_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_6 : Operation 62 [2/2] (2.03ns)   --->   "%b6_V_load = load i8* %b6_V_addr, align 1" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 62 'load' 'b6_V_load' <Predicate = (!tmp_2)> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_6 : Operation 63 [1/1] (1.14ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:50]   --->   Operation 63 'br' <Predicate = (tmp_2)> <Delay = 1.14>

State 7 <SV = 3> <Delay = 2.90>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/2] (2.03ns)   --->   "%b6_V_load = load i8* %b6_V_addr, align 1" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 65 'load' 'b6_V_load' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%b6_V_load_cast = sext i8 %b6_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 66 'sext' 'b6_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [10 x i16]* %acc_V, i64 0, i64 %tmp_5" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 67 'getelementptr' 'acc_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.86ns)   --->   "store i16 %b6_V_load_cast, i16* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.26>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%ii2 = phi i7 [ %ii_2, %8 ], [ 0, %.preheader37.preheader ]"   --->   Operation 70 'phi' 'ii2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.89ns)   --->   "%tmp_4 = icmp eq i7 %ii2, -28" [firmware/nnet_utils/nnet_dense_latency.h:50]   --->   Operation 71 'icmp' 'tmp_4' <Predicate = true> <Delay = 0.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 72 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.26ns)   --->   "%ii_2 = add i7 %ii2, 1" [firmware/nnet_utils/nnet_dense_latency.h:50]   --->   Operation 73 'add' 'ii_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader.preheader, label %5" [firmware/nnet_utils/nnet_dense_latency.h:50]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:50]   --->   Operation 75 'specloopname' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_185 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str14)" [firmware/nnet_utils/nnet_dense_latency.h:50]   --->   Operation 76 'specregionbegin' 'tmp_185' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ii2, i3 0)" [firmware/nnet_utils/nnet_dense_latency.h:53]   --->   Operation 77 'bitconcatenate' 'p_shl8' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl9 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ii2, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:53]   --->   Operation 78 'bitconcatenate' 'p_shl9' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.14ns)   --->   "br label %6" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 79 'br' <Predicate = (!tmp_4)> <Delay = 1.14>
ST_8 : Operation 80 [1/1] (1.14ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 80 'br' <Predicate = (tmp_4)> <Delay = 1.14>

State 9 <SV = 4> <Delay = 4.74>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%jj3 = phi i4 [ 0, %5 ], [ %jj_2, %7 ]"   --->   Operation 81 'phi' 'jj3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%jj3_cast5 = zext i4 %jj3 to i8" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 82 'zext' 'jj3_cast5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.99ns)   --->   "%tmp_13 = icmp eq i4 %jj3, -6" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 83 'icmp' 'tmp_13' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 84 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.09ns)   --->   "%jj_2 = add i4 %jj3, 1" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 85 'add' 'jj_2' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %8, label %7" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.32ns)   --->   "%tmp2 = add i8 %p_shl9, %jj3_cast5" [firmware/nnet_utils/nnet_dense_latency.h:53]   --->   Operation 87 'add' 'tmp2' <Predicate = (!tmp_13)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i8 %tmp2 to i10" [firmware/nnet_utils/nnet_dense_latency.h:53]   --->   Operation 88 'zext' 'tmp2_cast' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.38ns)   --->   "%index_1 = add i10 %tmp2_cast, %p_shl8" [firmware/nnet_utils/nnet_dense_latency.h:53]   --->   Operation 89 'add' 'index_1' <Predicate = (!tmp_13)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_14 = zext i4 %jj3 to i64" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 90 'zext' 'tmp_14' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_15 = zext i10 %index_1 to i64" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 91 'zext' 'tmp_15' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%acc_V_addr_2 = getelementptr [10 x i16]* %acc_V, i64 0, i64 %tmp_14" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 92 'getelementptr' 'acc_V_addr_2' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_9 : Operation 93 [2/2] (0.86ns)   --->   "%p_Val2_34 = load i16* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 93 'load' 'p_Val2_34' <Predicate = (!tmp_13)> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%mult_V_addr_1 = getelementptr [1000 x i16]* %mult_V, i64 0, i64 %tmp_15" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 94 'getelementptr' 'mult_V_addr_1' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_9 : Operation 95 [2/2] (2.03ns)   --->   "%p_Val2_35 = load i16* %mult_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 95 'load' 'p_Val2_35' <Predicate = (!tmp_13)> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str14, i32 %tmp_185)" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 96 'specregionend' 'empty_36' <Predicate = (tmp_13)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:50]   --->   Operation 97 'br' <Predicate = (tmp_13)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 4.47>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 98 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/2] (0.86ns)   --->   "%p_Val2_34 = load i16* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 99 'load' 'p_Val2_34' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_10 : Operation 100 [1/2] (2.03ns)   --->   "%p_Val2_35 = load i16* %mult_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 100 'load' 'p_Val2_35' <Predicate = true> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_10 : Operation 101 [1/1] (1.57ns)   --->   "%p_Val2_s_35 = add i16 %p_Val2_34, %p_Val2_35" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 101 'add' 'p_Val2_s_35' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.86ns)   --->   "store i16 %p_Val2_s_35, i16* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 102 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 1.09>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%ires = phi i4 [ %ires_1, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 104 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.99ns)   --->   "%tmp_7 = icmp eq i4 %ires, -6" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 105 'icmp' 'tmp_7' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 106 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (1.09ns)   --->   "%ires_1 = add i4 %ires, 1" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 107 'add' 'ires_1' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %10, label %9" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_12 = zext i4 %ires to i64" [firmware/nnet_utils/nnet_dense_latency.h:62]   --->   Operation 109 'zext' 'tmp_12' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%acc_V_addr_1 = getelementptr [10 x i16]* %acc_V, i64 0, i64 %tmp_12" [firmware/nnet_utils/nnet_dense_latency.h:62]   --->   Operation 110 'getelementptr' 'acc_V_addr_1' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (0.86ns)   --->   "%acc_V_load = load i16* %acc_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_latency.h:62]   --->   Operation 111 'load' 'acc_V_load' <Predicate = (!tmp_7)> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 112 'ret' <Predicate = (tmp_7)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.73>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 113 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/2] (0.86ns)   --->   "%acc_V_load = load i16* %acc_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_latency.h:62]   --->   Operation 114 'load' 'acc_V_load' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [10 x i16]* %res_V, i64 0, i64 %tmp_12" [firmware/nnet_utils/nnet_dense_latency.h:62]   --->   Operation 115 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.86ns)   --->   "store i16 %acc_V_load, i16* %res_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:62]   --->   Operation 116 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w6_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b6_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mult_V          (alloca           ) [ 0011111111100]
acc_V           (alloca           ) [ 0011111111111]
StgValue_15     (br               ) [ 0111110000000]
ii              (phi              ) [ 0011000000000]
tmp             (icmp             ) [ 0011110000000]
empty           (speclooptripcount) [ 0000000000000]
ii_1            (add              ) [ 0111110000000]
StgValue_20     (br               ) [ 0000000000000]
tmp_s           (zext             ) [ 0000000000000]
data_V_addr     (getelementptr    ) [ 0001000000000]
StgValue_24     (br               ) [ 0011111100000]
StgValue_25     (specloopname     ) [ 0000000000000]
tmp_184         (specregionbegin  ) [ 0000110000000]
data_V_load     (load             ) [ 0000000000000]
p_shl           (bitconcatenate   ) [ 0000110000000]
p_shl7          (bitconcatenate   ) [ 0000110000000]
OP1_V_cast_cast (sext             ) [ 0000110000000]
StgValue_31     (br               ) [ 0011110000000]
jj              (phi              ) [ 0000100000000]
jj_cast8        (zext             ) [ 0000000000000]
tmp_6           (icmp             ) [ 0011110000000]
empty_30        (speclooptripcount) [ 0000000000000]
jj_1            (add              ) [ 0011110000000]
StgValue_37     (br               ) [ 0000000000000]
tmp1            (add              ) [ 0000000000000]
tmp1_cast       (zext             ) [ 0000000000000]
index           (add              ) [ 0000000000000]
tmp_9           (zext             ) [ 0000010000000]
w6_V_addr       (getelementptr    ) [ 0000010000000]
empty_31        (specregionend    ) [ 0000000000000]
StgValue_45     (br               ) [ 0111110000000]
StgValue_46     (specloopname     ) [ 0000000000000]
w6_V_load       (load             ) [ 0000000000000]
OP2_V_cast_cast (sext             ) [ 0000000000000]
p_Val2_s        (mul              ) [ 0000000000000]
tmp_766         (partselect       ) [ 0000000000000]
tmp_11          (sext             ) [ 0000000000000]
mult_V_addr     (getelementptr    ) [ 0000000000000]
StgValue_53     (store            ) [ 0000000000000]
StgValue_54     (br               ) [ 0011110000000]
iacc            (phi              ) [ 0000001000000]
tmp_2           (icmp             ) [ 0000001100000]
empty_32        (speclooptripcount) [ 0000000000000]
iacc_1          (add              ) [ 0010001100000]
StgValue_59     (br               ) [ 0000000000000]
tmp_5           (zext             ) [ 0000000100000]
b6_V_addr       (getelementptr    ) [ 0000000100000]
StgValue_63     (br               ) [ 0000001111100]
StgValue_64     (specloopname     ) [ 0000000000000]
b6_V_load       (load             ) [ 0000000000000]
b6_V_load_cast  (sext             ) [ 0000000000000]
acc_V_addr      (getelementptr    ) [ 0000000000000]
StgValue_68     (store            ) [ 0000000000000]
StgValue_69     (br               ) [ 0010001100000]
ii2             (phi              ) [ 0000000010000]
tmp_4           (icmp             ) [ 0000000011100]
empty_33        (speclooptripcount) [ 0000000000000]
ii_2            (add              ) [ 0000001011100]
StgValue_74     (br               ) [ 0000000000000]
StgValue_75     (specloopname     ) [ 0000000000000]
tmp_185         (specregionbegin  ) [ 0000000001100]
p_shl8          (bitconcatenate   ) [ 0000000001100]
p_shl9          (bitconcatenate   ) [ 0000000001100]
StgValue_79     (br               ) [ 0000000011100]
StgValue_80     (br               ) [ 0000000011111]
jj3             (phi              ) [ 0000000001000]
jj3_cast5       (zext             ) [ 0000000000000]
tmp_13          (icmp             ) [ 0000000011100]
empty_34        (speclooptripcount) [ 0000000000000]
jj_2            (add              ) [ 0000000011100]
StgValue_86     (br               ) [ 0000000000000]
tmp2            (add              ) [ 0000000000000]
tmp2_cast       (zext             ) [ 0000000000000]
index_1         (add              ) [ 0000000000000]
tmp_14          (zext             ) [ 0000000000000]
tmp_15          (zext             ) [ 0000000000000]
acc_V_addr_2    (getelementptr    ) [ 0000000000100]
mult_V_addr_1   (getelementptr    ) [ 0000000000100]
empty_36        (specregionend    ) [ 0000000000000]
StgValue_97     (br               ) [ 0000001011100]
StgValue_98     (specloopname     ) [ 0000000000000]
p_Val2_34       (load             ) [ 0000000000000]
p_Val2_35       (load             ) [ 0000000000000]
p_Val2_s_35     (add              ) [ 0000000000000]
StgValue_102    (store            ) [ 0000000000000]
StgValue_103    (br               ) [ 0000000011100]
ires            (phi              ) [ 0000000000010]
tmp_7           (icmp             ) [ 0000000000011]
empty_37        (speclooptripcount) [ 0000000000000]
ires_1          (add              ) [ 0000000010011]
StgValue_108    (br               ) [ 0000000000000]
tmp_12          (zext             ) [ 0000000000001]
acc_V_addr_1    (getelementptr    ) [ 0000000000001]
StgValue_112    (ret              ) [ 0000000000000]
StgValue_113    (specloopname     ) [ 0000000000000]
acc_V_load      (load             ) [ 0000000000000]
res_V_addr      (getelementptr    ) [ 0000000000000]
StgValue_116    (store            ) [ 0000000000000]
StgValue_117    (br               ) [ 0000000010011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w6_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w6_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b6_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b6_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="mult_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mult_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="acc_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="7" slack="0"/>
<pin id="74" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="7" slack="0"/>
<pin id="79" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="w6_V_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="9" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w6_V_addr/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w6_V_load/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mult_V_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="1"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_V_addr/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_53/5 p_Val2_35/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b6_V_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b6_V_addr/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b6_V_load/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="acc_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="1"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_68/7 p_Val2_34/9 StgValue_102/10 acc_V_load/11 "/>
</bind>
</comp>

<comp id="133" class="1004" name="acc_V_addr_2_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_2/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mult_V_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_V_addr_1/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="acc_V_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_1/11 "/>
</bind>
</comp>

<comp id="154" class="1004" name="res_V_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="1"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_V_addr/12 "/>
</bind>
</comp>

<comp id="161" class="1004" name="StgValue_116_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_116/12 "/>
</bind>
</comp>

<comp id="168" class="1005" name="ii_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="ii_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="jj_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="jj (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="jj_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj/4 "/>
</bind>
</comp>

<comp id="191" class="1005" name="iacc_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="1"/>
<pin id="193" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="iacc (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="iacc_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iacc/6 "/>
</bind>
</comp>

<comp id="202" class="1005" name="ii2_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="1"/>
<pin id="204" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ii2 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="ii2_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii2/8 "/>
</bind>
</comp>

<comp id="213" class="1005" name="jj3_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="1"/>
<pin id="215" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="jj3 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="jj3_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj3/9 "/>
</bind>
</comp>

<comp id="224" class="1005" name="ires_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="1"/>
<pin id="226" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ires (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="ires_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ires/11 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="ii_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_shl_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="0" index="1" bw="7" slack="1"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_shl7_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="1"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="OP1_V_cast_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast_cast/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="jj_cast8_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="jj_cast8/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_6_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="jj_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_1/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="1"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp1_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="index_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="1"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_9_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="OP2_V_cast_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast_cast/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_766_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="15" slack="0"/>
<pin id="313" dir="0" index="1" bw="20" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="0" index="3" bw="6" slack="0"/>
<pin id="316" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_766/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_11_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="15" slack="0"/>
<pin id="322" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="iacc_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iacc_1/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_5_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="b6_V_load_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b6_V_load_cast/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="0" index="1" bw="7" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="ii_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_2/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_shl8_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="0" index="1" bw="7" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_shl9_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="7" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="jj3_cast5_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="jj3_cast5/9 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_13_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="0" index="1" bw="4" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="jj_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_2/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/9 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp2_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/9 "/>
</bind>
</comp>

<comp id="400" class="1004" name="index_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="10" slack="1"/>
<pin id="403" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_1/9 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_14_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_15_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_Val2_s_35_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s_35/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_7_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="4" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="428" class="1004" name="ires_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ires_1/11 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_12_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="439" class="1007" name="p_Val2_s_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="0" index="1" bw="11" slack="2"/>
<pin id="442" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="448" class="1005" name="ii_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ii_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="data_V_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="1"/>
<pin id="455" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="p_shl_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="1"/>
<pin id="460" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_shl "/>
</bind>
</comp>

<comp id="463" class="1005" name="p_shl7_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_shl7 "/>
</bind>
</comp>

<comp id="468" class="1005" name="OP1_V_cast_cast_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="25" slack="2"/>
<pin id="470" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="OP1_V_cast_cast "/>
</bind>
</comp>

<comp id="476" class="1005" name="jj_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj_1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_9_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="1"/>
<pin id="483" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="486" class="1005" name="w6_V_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="1"/>
<pin id="488" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w6_V_addr "/>
</bind>
</comp>

<comp id="494" class="1005" name="iacc_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="iacc_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_5_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="1"/>
<pin id="501" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="504" class="1005" name="b6_V_addr_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="1"/>
<pin id="506" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b6_V_addr "/>
</bind>
</comp>

<comp id="512" class="1005" name="ii_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="7" slack="0"/>
<pin id="514" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ii_2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="p_shl8_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="10" slack="1"/>
<pin id="519" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_shl8 "/>
</bind>
</comp>

<comp id="522" class="1005" name="p_shl9_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="1"/>
<pin id="524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_shl9 "/>
</bind>
</comp>

<comp id="530" class="1005" name="jj_2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj_2 "/>
</bind>
</comp>

<comp id="535" class="1005" name="acc_V_addr_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="1"/>
<pin id="537" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="mult_V_addr_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="1"/>
<pin id="542" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mult_V_addr_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="ires_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ires_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_12_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="1"/>
<pin id="555" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="558" class="1005" name="acc_V_addr_1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="1"/>
<pin id="560" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="133" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="140" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="147" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="127" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="172" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="172" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="172" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="168" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="168" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="77" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="184" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="184" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="184" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="272" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="310"><net_src comp="90" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="323"><net_src comp="311" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="329"><net_src comp="195" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="195" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="195" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="345"><net_src comp="115" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="351"><net_src comp="206" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="206" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="18" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="28" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="206" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="32" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="206" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="34" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="217" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="217" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="38" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="217" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="42" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="375" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="217" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="413"><net_src comp="400" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="419"><net_src comp="127" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="102" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="415" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="426"><net_src comp="228" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="38" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="228" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="228" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="443"><net_src comp="307" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="439" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="451"><net_src comp="241" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="456"><net_src comp="70" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="461"><net_src comp="252" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="466"><net_src comp="260" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="471"><net_src comp="268" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="479"><net_src comp="282" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="484"><net_src comp="302" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="489"><net_src comp="83" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="497"><net_src comp="331" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="502"><net_src comp="337" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="507"><net_src comp="108" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="515"><net_src comp="353" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="520"><net_src comp="359" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="525"><net_src comp="367" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="533"><net_src comp="385" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="538"><net_src comp="133" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="543"><net_src comp="140" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="551"><net_src comp="428" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="556"><net_src comp="434" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="561"><net_src comp="147" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V | {12 }
	Port: w6_V | {}
	Port: b6_V | {}
 - Input state : 
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> : data_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> : w6_V | {4 5 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> : b6_V | {6 7 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		ii_1 : 1
		StgValue_20 : 2
		tmp_s : 1
		data_V_addr : 2
		data_V_load : 3
	State 3
		OP1_V_cast_cast : 1
	State 4
		jj_cast8 : 1
		tmp_6 : 1
		jj_1 : 1
		StgValue_37 : 2
		tmp1 : 2
		tmp1_cast : 3
		index : 4
		tmp_9 : 5
		w6_V_addr : 6
		w6_V_load : 7
	State 5
		OP2_V_cast_cast : 1
		p_Val2_s : 2
		tmp_766 : 3
		tmp_11 : 4
		StgValue_53 : 5
	State 6
		tmp_2 : 1
		iacc_1 : 1
		StgValue_59 : 2
		tmp_5 : 1
		b6_V_addr : 2
		b6_V_load : 3
	State 7
		b6_V_load_cast : 1
		StgValue_68 : 2
	State 8
		tmp_4 : 1
		ii_2 : 1
		StgValue_74 : 2
		p_shl8 : 1
		p_shl9 : 1
	State 9
		jj3_cast5 : 1
		tmp_13 : 1
		jj_2 : 1
		StgValue_86 : 2
		tmp2 : 2
		tmp2_cast : 3
		index_1 : 4
		tmp_14 : 1
		tmp_15 : 5
		acc_V_addr_2 : 2
		p_Val2_34 : 3
		mult_V_addr_1 : 6
		p_Val2_35 : 7
	State 10
		p_Val2_s_35 : 1
		StgValue_102 : 2
	State 11
		tmp_7 : 1
		ires_1 : 1
		StgValue_108 : 2
		tmp_12 : 1
		acc_V_addr_1 : 2
		acc_V_load : 3
	State 12
		StgValue_116 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       ii_1_fu_241      |    0    |    0    |    15   |
|          |       jj_1_fu_282      |    0    |    0    |    12   |
|          |       tmp1_fu_288      |    0    |    0    |    15   |
|          |      index_fu_297      |    0    |    0    |    17   |
|          |      iacc_1_fu_331     |    0    |    0    |    12   |
|    add   |       ii_2_fu_353      |    0    |    0    |    15   |
|          |       jj_2_fu_385      |    0    |    0    |    12   |
|          |       tmp2_fu_391      |    0    |    0    |    15   |
|          |     index_1_fu_400     |    0    |    0    |    17   |
|          |   p_Val2_s_35_fu_415   |    0    |    0    |    23   |
|          |      ires_1_fu_428     |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_235       |    0    |    0    |    11   |
|          |      tmp_6_fu_276      |    0    |    0    |    9    |
|   icmp   |      tmp_2_fu_325      |    0    |    0    |    9    |
|          |      tmp_4_fu_347      |    0    |    0    |    11   |
|          |      tmp_13_fu_379     |    0    |    0    |    9    |
|          |      tmp_7_fu_422      |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    mul   |     p_Val2_s_fu_439    |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_s_fu_247      |    0    |    0    |    0    |
|          |     jj_cast8_fu_272    |    0    |    0    |    0    |
|          |    tmp1_cast_fu_293    |    0    |    0    |    0    |
|          |      tmp_9_fu_302      |    0    |    0    |    0    |
|   zext   |      tmp_5_fu_337      |    0    |    0    |    0    |
|          |    jj3_cast5_fu_375    |    0    |    0    |    0    |
|          |    tmp2_cast_fu_396    |    0    |    0    |    0    |
|          |      tmp_14_fu_405     |    0    |    0    |    0    |
|          |      tmp_15_fu_410     |    0    |    0    |    0    |
|          |      tmp_12_fu_434     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      p_shl_fu_252      |    0    |    0    |    0    |
|bitconcatenate|      p_shl7_fu_260     |    0    |    0    |    0    |
|          |      p_shl8_fu_359     |    0    |    0    |    0    |
|          |      p_shl9_fu_367     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | OP1_V_cast_cast_fu_268 |    0    |    0    |    0    |
|   sext   | OP2_V_cast_cast_fu_307 |    0    |    0    |    0    |
|          |      tmp_11_fu_320     |    0    |    0    |    0    |
|          |  b6_V_load_cast_fu_342 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     tmp_766_fu_311     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   223   |
|----------|------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
| acc_V|    0   |   32   |    3   |
|mult_V|    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|    1   |   32   |    3   |
+------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|OP1_V_cast_cast_reg_468|   25   |
|  acc_V_addr_1_reg_558 |    4   |
|  acc_V_addr_2_reg_535 |    4   |
|   b6_V_addr_reg_504   |    4   |
|  data_V_addr_reg_453  |    7   |
|     iacc_1_reg_494    |    4   |
|      iacc_reg_191     |    4   |
|      ii2_reg_202      |    7   |
|      ii_1_reg_448     |    7   |
|      ii_2_reg_512     |    7   |
|       ii_reg_168      |    7   |
|     ires_1_reg_548    |    4   |
|      ires_reg_224     |    4   |
|      jj3_reg_213      |    4   |
|      jj_1_reg_476     |    4   |
|      jj_2_reg_530     |    4   |
|       jj_reg_180      |    4   |
| mult_V_addr_1_reg_540 |   10   |
|     p_shl7_reg_463    |    8   |
|     p_shl8_reg_517    |   10   |
|     p_shl9_reg_522    |    8   |
|     p_shl_reg_458     |   10   |
|     tmp_12_reg_553    |   64   |
|     tmp_5_reg_499     |   64   |
|     tmp_9_reg_481     |   64   |
|   w6_V_addr_reg_486   |   10   |
+-----------------------+--------+
|         Total         |   352  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_90 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_102 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_115 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_127 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_127 |  p1  |   2  |  16  |   32   ||    9    |
|     ii_reg_168    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   138  ||  8.217  ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   223  |
|   Memory  |    1   |    -   |    -   |   32   |    3   |
|Multiplexer|    -   |    -   |    8   |    -   |   87   |
|  Register |    -   |    -   |    -   |   352  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |    8   |   384  |   313  |
+-----------+--------+--------+--------+--------+--------+
