#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar  5 16:22:48 2020
# Process ID: 18516
# Current directory: D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/design_1_PmodMTDS_0_2_synth_1
# Command line: vivado.exe -log design_1_PmodMTDS_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PmodMTDS_0_2.tcl
# Log file: D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/design_1_PmodMTDS_0_2_synth_1/design_1_PmodMTDS_0_2.vds
# Journal file: D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/design_1_PmodMTDS_0_2_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_PmodMTDS_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_PmodMTDS_0_2 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.145 ; gain = 233.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_PmodMTDS_0_2' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/synth/design_1_PmodMTDS_0_2.v:56]
INFO: [Synth 8-6157] synthesizing module 'PmodMTDS' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:12]
	Parameter Interface bound to: PMOD - type: string 
INFO: [Synth 8-6157] synthesizing module 'PmodMTDS_pmod_bridge_0_0' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/synth/PmodMTDS_pmod_bridge_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'pmod_concat' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v:12]
	Parameter Top_Row_Interface bound to: SPI - type: string 
	Parameter Bottom_Row_Interface bound to: GPIO - type: string 
WARNING: [Synth 8-3848] Net in_top_bus_I in module/entity pmod_concat does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v:84]
WARNING: [Synth 8-3848] Net in_top_uart_gpio_bus_I in module/entity pmod_concat does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v:87]
WARNING: [Synth 8-3848] Net in_top_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v:90]
WARNING: [Synth 8-3848] Net in_bottom_uart_gpio_bus_I in module/entity pmod_concat does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v:97]
WARNING: [Synth 8-3848] Net in_bottom_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v:100]
WARNING: [Synth 8-3848] Net in4_I in module/entity pmod_concat does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v:108]
WARNING: [Synth 8-3848] Net in5_I in module/entity pmod_concat does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v:109]
WARNING: [Synth 8-3848] Net in6_I in module/entity pmod_concat does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v:110]
WARNING: [Synth 8-3848] Net in7_I in module/entity pmod_concat does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v:111]
INFO: [Synth 8-6155] done synthesizing module 'pmod_concat' (1#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v:12]
INFO: [Synth 8-6155] done synthesizing module 'PmodMTDS_pmod_bridge_0_0' (2#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/synth/PmodMTDS_pmod_bridge_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'PmodMTDS_axi_gpio_0_0' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/synth/PmodMTDS_axi_gpio_0_0.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 3 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/synth/PmodMTDS_axi_gpio_0_0.vhd:182]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 3 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (3#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (4#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (5#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (6#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 64'b0000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (7#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (8#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 3 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (8#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (9#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (10#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'PmodMTDS_axi_gpio_0_0' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/synth/PmodMTDS_axi_gpio_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'PmodMTDS_axi_quad_spi_0_0' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/synth/PmodMTDS_axi_quad_spi_0_0.vhd:97]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at 'd:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36458' bound to instance 'U0' of component 'axi_quad_spi' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/synth/PmodMTDS_axi_quad_spi_0_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34957]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO0_I_REG' to cell 'FD' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO1_I_REG' to cell 'FD' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35437]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO2_I_REG' to cell 'FD' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35448]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO3_I_REG' to cell 'FD' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35460]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000001111100 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 7 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b0000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1100000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (11#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19201]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_FIFO_EXIST bound to: 0 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_OCCUPANCY_NUM_BITS bound to: 6 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_1' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2455]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2463]
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (12#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'qspi_receive_transmit_reg' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:3330]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_receive_transmit_reg' (13#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:3330]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_0' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:16931]
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (13#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (13#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (13#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_1' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:18174]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_2' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:18182]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_3' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:18190]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_4' to cell 'FDR' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:18198]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (13#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (13#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_0' (14#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:16931]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:8775]
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_EXIST bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (14#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.stop_clock_reg_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:9076]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:9709]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:9710]
WARNING: [Synth 8-6014] Unused sequential element SPIXfer_done_int_pulse_d3_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:9767]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:10945]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:10946]
INFO: [Synth 8-4471] merging register 'MODF_strobe_int_reg' into 'MODF_strobe_reg' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:10975]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:10975]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (15#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:8775]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:13816]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (16#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:13816]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (17#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (18#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized0' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized0' (18#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d1_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19832]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d2_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19833]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d3_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19834]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_d1_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19933]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_1_reg was removed.  [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19935]
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19178]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19179]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19180]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19181]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19182]
WARNING: [Synth 8-3848] Net reset_RcFIFO_ptr_to_spi_clk in module/entity qspi_core_interface does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19347]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (19#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:19201]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34848]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34856]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34860]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34861]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34862]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34876]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34880]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34881]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34882]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34883]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34884]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (20#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:34957]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36639]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36640]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36643]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36644]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36649]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36650]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36653]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36654]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36669]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36670]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (21#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
INFO: [Synth 8-256] done synthesizing module 'PmodMTDS_axi_quad_spi_0_0' (22#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/synth/PmodMTDS_axi_quad_spi_0_0.vhd:97]
WARNING: [Synth 8-689] width (32) of port connection 'ss_o' does not match port width (1) of module 'PmodMTDS_axi_quad_spi_0_0' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:410]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:410]
WARNING: [Synth 8-689] width (32) of port connection 'ss_t' does not match port width (1) of module 'PmodMTDS_axi_quad_spi_0_0' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:411]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:411]
INFO: [Synth 8-638] synthesizing module 'axi_timer_0' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/synth/axi_timer_0.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'd:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:2084' bound to instance 'U0' of component 'axi_timer' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/synth/axi_timer_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:2139]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tc_core' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:1700]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (23#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (24#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_timer_v2_0_22_counter_f' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_timer_v2_0_22_counter_f' (25#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (26#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (26#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (27#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'tc_core' (28#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:1700]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (28#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (28#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (28#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (29#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:2139]
INFO: [Synth 8-256] done synthesizing module 'axi_timer_0' (30#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/synth/axi_timer_0.vhd:90]
WARNING: [Synth 8-3848] Net SPI_SS_O in module/entity PmodMTDS does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:181]
WARNING: [Synth 8-3848] Net SPI_SS_T in module/entity PmodMTDS does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:182]
WARNING: [Synth 8-3848] Net SPI_IO0_O in module/entity PmodMTDS does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:184]
WARNING: [Synth 8-3848] Net SPI_IO0_T in module/entity PmodMTDS does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:185]
WARNING: [Synth 8-3848] Net SPI_IO1_O in module/entity PmodMTDS does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:187]
WARNING: [Synth 8-3848] Net SPI_IO1_T in module/entity PmodMTDS does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:188]
WARNING: [Synth 8-3848] Net SPI_CLK_O in module/entity PmodMTDS does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:190]
WARNING: [Synth 8-3848] Net SPI_CLK_T in module/entity PmodMTDS does not have driver. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:191]
INFO: [Synth 8-6155] done synthesizing module 'PmodMTDS' (31#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PmodMTDS_0_2' (32#1) [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/synth/design_1_PmodMTDS_0_2.v:56]
WARNING: [Synth 8-3331] design address_decoder__parameterized1 has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design address_decoder__parameterized1 has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design address_decoder__parameterized1 has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design slave_attachment__parameterized1 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design slave_attachment__parameterized1 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design slave_attachment__parameterized1 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design slave_attachment__parameterized1 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[31]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[30]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[29]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[28]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[27]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[26]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[25]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[24]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[23]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[22]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[21]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[20]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[19]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[18]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[17]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[16]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[15]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[14]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[13]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[12]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[11]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[10]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[9]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[8]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[7]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[6]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[5]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[4]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[3]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[2]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized7 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[0]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[1]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[2]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[3]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[4]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[5]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[6]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[7]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[8]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[9]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[10]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[11]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[12]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[13]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[14]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[15]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[16]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[17]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[18]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_data[19]
WARNING: [Synth 8-3331] design timer_control has unconnected port BE[0]
WARNING: [Synth 8-3331] design timer_control has unconnected port BE[1]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_rdce[0]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_rdce[2]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_rdce[3]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_rdce[4]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_rdce[6]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_rdce[7]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_wrce[2]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_wrce[3]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_wrce[6]
WARNING: [Synth 8-3331] design timer_control has unconnected port Bus2ip_wrce[7]
WARNING: [Synth 8-3331] design tc_core has unconnected port Bus2ip_addr[0]
WARNING: [Synth 8-3331] design tc_core has unconnected port Bus2ip_addr[1]
WARNING: [Synth 8-3331] design tc_core has unconnected port Bus2ip_addr[2]
WARNING: [Synth 8-3331] design tc_core has unconnected port Bus2ip_addr[3]
WARNING: [Synth 8-3331] design tc_core has unconnected port Bus2ip_addr[4]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[1]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[2]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[3]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[4]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[5]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[6]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[7]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[8]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[9]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[10]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[11]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[12]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[13]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[14]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[15]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[16]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_data[17]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_be[1]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_be[2]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port bus2ip_be[3]
WARNING: [Synth 8-3331] design interrupt_control__parameterized0 has unconnected port interrupt_rdce[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1281.277 ; gain = 436.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1281.277 ; gain = 436.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1281.277 ; gain = 436.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1281.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'ext_spi_clk'. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_ooc.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports ext_spi_clk]'. [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_ooc.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/axi_timer_0.xdc] for cell 'inst/axi_timer_0/U0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/axi_timer_0.xdc] for cell 'inst/axi_timer_0/U0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0_board.xdc] for cell 'inst/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0_board.xdc] for cell 'inst/axi_gpio_0/U0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0.xdc] for cell 'inst/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0.xdc] for cell 'inst/axi_gpio_0/U0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_board.xdc] for cell 'inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_board.xdc] for cell 'inst/axi_quad_spi_0/U0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0.xdc] for cell 'inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0.xdc] for cell 'inst/axi_quad_spi_0/U0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/PmodMTDS_pmod_bridge_0_0_board.xdc] for cell 'inst/genblk1.pmod_bridge_0/inst'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_pmod_bridge_0_0/PmodMTDS_pmod_bridge_0_0_board.xdc] for cell 'inst/genblk1.pmod_bridge_0/inst'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/design_1_PmodMTDS_0_2_board.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/design_1_PmodMTDS_0_2_board.xdc] for cell 'inst'
Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/design_1_PmodMTDS_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/design_1_PmodMTDS_0_2_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/design_1_PmodMTDS_0_2_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_PmodMTDS_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_PmodMTDS_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_clocks.xdc] for cell 'inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_clocks.xdc] for cell 'inst/axi_quad_spi_0/U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1281.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 348 instances were transformed.
  FD => FDRE: 11 instances
  FDR => FDRE: 294 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 42 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1289.535 ; gain = 8.027
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1289.535 ; gain = 444.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1289.535 ; gain = 444.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/\genblk1.pmod_bridge_0 /inst. (constraint file  D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/design_1_PmodMTDS_0_2_synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/design_1_PmodMTDS_0_2_synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for inst/axi_quad_spi_0/U0. (constraint file  D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/design_1_PmodMTDS_0_2_synth_1/dont_touch.xdc, line 33).
Applied set_property DONT_TOUCH = true for inst/axi_gpio_0/U0. (constraint file  D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/design_1_PmodMTDS_0_2_synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for inst/axi_timer_0/U0. (constraint file  D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/design_1_PmodMTDS_0_2_synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for inst/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\genblk1.pmod_bridge_0 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1289.535 ; gain = 444.969
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg' in module 'qspi_mode_0_module'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           transfer_okay |                               01 |                               01
      temp_transfer_okay |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_0_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1289.535 ; gain = 444.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 237   
+---Muxes : 
	   3 Input     33 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 147   
	   4 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_lite_ipif_v3_0_4_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module GPIO_Core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 36    
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module qspi_receive_transmit_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module cross_clk_sync_fifo_0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                1 Bit    Registers := 9     
Module qspi_mode_0_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module qspi_cntrl_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module qspi_status_slave_sel_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module interrupt_control__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module qspi_core_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 18    
Module axi_quad_spi_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_timer_v2_0_22_counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module address_decoder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module slave_attachment__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-4471] merging register 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg' into 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/Entertaiment/Programy/VHDL/VHDL/Display/Display.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_2/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd:35547]
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_gpio_0/U0/\ip2bus_data_i_D1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[17]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[16]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[15]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[14]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[13]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[12]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[11]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[10]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[9]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[8]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[7]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[6]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[5]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[4]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[3]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[2]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg[13] )
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[13]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12] )
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[12]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[11]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[10]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[9]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[8].GEN_REG_STATUS.ip_irpt_status_reg_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[8]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_GNT_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_GNT_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_GNT_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISEL_D1_REG_SYNC_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISEL_D1_REG_SYNC_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISEL_PULSE_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISEL_PULSE_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SLAVE_MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SLAVE_MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.DTR_UNDERRUN_SYNC_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.DTR_UNDERRUN_SYNC_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_6_RXFIFO_RST_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_6_RXFIFO_RST_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_6_RXFIFO_RST_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_6_RXFIFO_RST_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_6_RXFIFO_RST_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_6_RXFIFO_RST_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1289.535 ; gain = 444.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1289.535 ; gain = 444.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1289.535 ; gain = 444.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.535 ; gain = 444.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin axi_timer_0:capturetrig0 to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_timer_0:capturetrig1 to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_timer_0:freeze to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1291.473 ; gain = 446.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1291.473 ; gain = 446.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.473 ; gain = 446.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.473 ; gain = 446.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.473 ; gain = 446.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.473 ; gain = 446.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |    11|
|3     |LUT2   |   136|
|4     |LUT3   |   155|
|5     |LUT4   |   132|
|6     |LUT5   |   144|
|7     |LUT6   |   147|
|8     |MUXCY  |    64|
|9     |FD     |     8|
|10    |FDR    |   166|
|11    |FDRE   |   578|
|12    |FDSE   |    23|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                                                      |Module                                             |Cells |
+------+----------------------------------------------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                                                           |                                                   |  1580|
|2     |  inst                                                                                        |PmodMTDS                                           |  1580|
|3     |    \genblk1.pmod_bridge_0                                                                    |PmodMTDS_pmod_bridge_0_0                           |     0|
|4     |      inst                                                                                    |pmod_concat                                        |     0|
|5     |    axi_gpio_0                                                                                |PmodMTDS_axi_gpio_0_0                              |   248|
|6     |      U0                                                                                      |axi_gpio                                           |   248|
|7     |        AXI_LITE_IPIF_I                                                                       |axi_lite_ipif                                      |   131|
|8     |          I_SLAVE_ATTACHMENT                                                                  |slave_attachment                                   |   131|
|9     |            I_DECODER                                                                         |address_decoder                                    |    77|
|10    |        \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                   |interrupt_control                                  |    20|
|11    |        gpio_core_1                                                                           |GPIO_Core                                          |    84|
|12    |          \Dual.INPUT_DOUBLE_REGS4                                                            |cdc_sync                                           |    10|
|13    |          \Dual.INPUT_DOUBLE_REGS5                                                            |cdc_sync__parameterized0                           |    15|
|14    |    axi_quad_spi_0                                                                            |PmodMTDS_axi_quad_spi_0_0                          |   651|
|15    |      U0                                                                                      |axi_quad_spi                                       |   651|
|16    |        \NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                        |axi_quad_spi_top                                   |   651|
|17    |          \QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                 |axi_lite_ipif__parameterized0                      |   192|
|18    |            I_SLAVE_ATTACHMENT                                                                |slave_attachment__parameterized0                   |   192|
|19    |              I_DECODER                                                                       |address_decoder__parameterized0                    |   124|
|20    |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized5     |     1|
|21    |                \MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized15    |     1|
|22    |                \MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized16    |     1|
|23    |                \MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized17    |     1|
|24    |                \MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized18    |     1|
|25    |                \MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized19    |     1|
|26    |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized6     |     1|
|27    |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized7     |     1|
|28    |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized8     |     1|
|29    |                \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized9     |     1|
|30    |                \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized10    |     1|
|31    |                \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized11    |     1|
|32    |                \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized12    |     1|
|33    |                \MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized13    |     1|
|34    |                \MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized14    |     1|
|35    |                \MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized25_22 |     1|
|36    |                \MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized29_23 |     1|
|37    |                \MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized25_24 |     1|
|38    |                \MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized29_25 |     1|
|39    |          \QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                           |qspi_core_interface                                |   457|
|40    |            CONTROL_REG_I                                                                     |qspi_cntrl_reg                                     |    14|
|41    |            INTERRUPT_CONTROL_I                                                               |interrupt_control__parameterized0                  |    24|
|42    |            \LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                  |qspi_mode_0_module                                 |   148|
|43    |              \LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC                         |cdc_sync__parameterized6                           |     3|
|44    |            \NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST                                             |cross_clk_sync_fifo_0                              |   172|
|45    |              \LOGIC_GENERATION_CDC.DTR_UNDERRUN_SYNC_SPI_2_AXI_1_CDC                         |cdc_sync__parameterized1                           |     4|
|46    |              \LOGIC_GENERATION_CDC.MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC                     |cdc_sync__parameterized1_4                         |     6|
|47    |              \LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC                    |cdc_sync__parameterized3                           |    32|
|48    |              \LOGIC_GENERATION_CDC.SLAVE_MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC               |cdc_sync__parameterized1_5                         |     5|
|49    |              \LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC                                   |cdc_sync__parameterized2                           |     4|
|50    |              \LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC                                    |cdc_sync__parameterized2_6                         |     4|
|51    |              \LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC                              |cdc_sync__parameterized2_7                         |     7|
|52    |              \LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC                                   |cdc_sync__parameterized2_8                         |     4|
|53    |              \LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC                                   |cdc_sync__parameterized2_9                         |     3|
|54    |              \LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC                                     |cdc_sync__parameterized2_10                        |     3|
|55    |              \LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC                             |cdc_sync__parameterized2_11                        |     3|
|56    |              \LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC                                    |cdc_sync__parameterized2_12                        |     3|
|57    |              \LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC  |cdc_sync__parameterized2_13                        |     5|
|58    |              \LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC  |cdc_sync__parameterized2_14                        |     3|
|59    |              \LOGIC_GENERATION_CDC.SPISEL_D1_REG_SYNC_SPI_2_AXI_1_CDC                        |cdc_sync__parameterized1_15                        |     4|
|60    |              \LOGIC_GENERATION_CDC.SPISEL_PULSE_SPI_2_AXI_1_CDC                              |cdc_sync__parameterized1_16                        |     5|
|61    |              \LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC                                       |cdc_sync__parameterized5                           |     3|
|62    |              \LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC                                      |cdc_sync__parameterized2_17                        |     3|
|63    |              \LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC                    |cdc_sync__parameterized1_18                        |    10|
|64    |              \LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC                                |cdc_sync__parameterized4                           |    33|
|65    |              \LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC                |cdc_sync__parameterized1_19                        |     4|
|66    |              \LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_GNT_SPI_2_AXI_CDC                 |cdc_sync__parameterized2_20                        |     3|
|67    |              \LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC                 |cdc_sync__parameterized2_21                        |     5|
|68    |            \NO_FIFO_EXISTS.QSPI_RX_TX_REG                                                    |qspi_receive_transmit_reg                          |    25|
|69    |            RESET_SYNC_AXI_SPI_CLK_INST                                                       |reset_sync_module                                  |     4|
|70    |            SOFT_RESET_I                                                                      |soft_reset                                         |    37|
|71    |            \STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                     |qspi_status_slave_sel_reg                          |     3|
|72    |    axi_timer_0                                                                               |axi_timer_0                                        |   681|
|73    |      U0                                                                                      |axi_timer                                          |   681|
|74    |        AXI4_LITE_I                                                                           |axi_lite_ipif__parameterized1                      |   203|
|75    |          I_SLAVE_ATTACHMENT                                                                  |slave_attachment__parameterized1                   |   203|
|76    |            I_DECODER                                                                         |address_decoder__parameterized1                    |   131|
|77    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |axi_lite_ipif_v3_0_4_pselect_f__parameterized25    |     1|
|78    |              \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |axi_lite_ipif_v3_0_4_pselect_f__parameterized29    |     1|
|79    |              \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |axi_lite_ipif_v3_0_4_pselect_f__parameterized30    |     1|
|80    |        TC_CORE_I                                                                             |tc_core                                            |   478|
|81    |          COUNTER_0_I                                                                         |count_module                                       |   139|
|82    |            COUNTER_I                                                                         |axi_timer_v2_0_22_counter_f_3                      |   107|
|83    |          \GEN_SECOND_TIMER.COUNTER_1_I                                                       |count_module_0                                     |   172|
|84    |            COUNTER_I                                                                         |axi_timer_v2_0_22_counter_f                        |   140|
|85    |          READ_MUX_I                                                                          |mux_onehot_f                                       |    64|
|86    |          TIMER_CONTROL_I                                                                     |timer_control                                      |   102|
|87    |            INPUT_DOUBLE_REGS                                                                 |cdc_sync__parameterized7                           |     5|
|88    |            INPUT_DOUBLE_REGS2                                                                |cdc_sync__parameterized7_1                         |     5|
|89    |            INPUT_DOUBLE_REGS3                                                                |cdc_sync__parameterized7_2                         |    13|
+------+----------------------------------------------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.473 ; gain = 446.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 325 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1291.473 ; gain = 438.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.473 ; gain = 446.906
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1291.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances
  FD => FDRE: 8 instances
  FDR => FDRE: 166 instances

INFO: [Common 17-83] Releasing license: Synthesis
576 Infos, 167 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1303.145 ; gain = 788.996
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.145 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/design_1_PmodMTDS_0_2_synth_1/design_1_PmodMTDS_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_PmodMTDS_0_2, cache-ID = bd496113617a9d91
INFO: [Coretcl 2-1174] Renamed 88 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1303.145 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Entertaiment/Programy/VHDL/VHDL/Display/Display.runs/design_1_PmodMTDS_0_2_synth_1/design_1_PmodMTDS_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_PmodMTDS_0_2_utilization_synth.rpt -pb design_1_PmodMTDS_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  5 16:24:00 2020...
