$date
    Tue Jul 30 19:46:38 2024
$end
$version
    MyHDL 0.11.45
$end
$timescale
    1ns
$end

$scope module test_cpu $end
$var reg 1 ! clk $end
$var reg 32 " instruction $end
$var reg 8 # opcode $end
$var reg 8 $ operand1 $end
$var reg 8 % operand2 $end
$var reg 8 & result $end
$var reg 32 ' fetched_instruction $end
$scope module writeback_inst $end
$var reg 1 ! clk $end
$var reg 32 " instruction $end
$var reg 8 # opcode $end
$var reg 8 $ operand1 $end
$var reg 8 % operand2 $end
$var reg 8 & result $end
$upscope $end
$scope module execute_inst $end
$var reg 1 ! clk $end
$var reg 32 " instruction $end
$var reg 8 # opcode $end
$var reg 8 $ operand1 $end
$var reg 8 % operand2 $end
$var reg 8 & result $end
$upscope $end
$scope module decode_inst $end
$var reg 1 ! clk $end
$var reg 32 " instruction $end
$var reg 8 # opcode $end
$var reg 8 $ operand1 $end
$var reg 8 % operand2 $end
$var reg 8 & result $end
$var reg 32 ' fetched_instruction $end
$upscope $end
$scope module fetch_inst $end
$var reg 1 ! clk $end
$var reg 32 " instruction $end
$var reg 8 # opcode $end
$var reg 8 $ operand1 $end
$var reg 8 % operand2 $end
$var reg 8 & result $end
$var reg 32 ' fetched_instruction $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
b00000000000000000000000000000000 "
b00000000 #
b00000000 $
b00000000 %
b00000000 &
b00000000000000000000000000000000 '
$end
#10
1!
b00000001000000110000001100000011 "
#20
0!
#30
1!
b00000001000000110000001100000011 '
#40
0!
#50
1!
b00000011 #
b00000011 $
b00000011 %
#60
0!
#70
1!
b00001001 &
#80
0!
#90
1!
#100
0!
