# Module Fuzzing System - Workflow Diagram

## ðŸ”„ Complete Workflow Overview

```mermaid
graph TD
    A[LLM-Generated SystemVerilog Files] --> B[llm_preprocess/]
    B --> C[llm_to_sv.py]
    C --> D[Individual Module Files]
    D --> E[generate_wrappers.py]
    E --> F[Flattened Wrapper Modules]
    
    F --> G[test_library_structured/]
    D --> G
    G --> H[flattened/ - Wrapper Modules]
    G --> I[unflattened/ - Base Modules]
    
    H --> J[Fuzzing Scripts]
    I --> J
    J --> K[Single Simulation: fuzz_and_sim_loop.py]
    J --> L[Dual Simulation: dual_fuzz_and_sim_loop.py]
    
    K --> M[Fuzzing Engine]
    L --> M
    M --> N[Mutation Strategies]
    N --> O[Linear Rewiring]
    N --> P[Cyclical Rewiring]
    
    M --> Q[Generated Top Module]
    M --> R[Generated Testbench]
    
    K --> S[Verilator Only]
    L --> T[Verilator + Icarus Verilog]
    
    Q --> S
    R --> S
    Q --> T
    R --> T
    
    S --> U[Single Sim Results]
    T --> V[Dual Sim Results + Bug Reports]
```

## ðŸ“‹ Step-by-Step Process

### **Phase 1: File Preparation**
```
LLM Files â†’ Individual Modules â†’ Wrapper Generation
     â†“              â†“                    â†“
llm_preprocess/ â†’ module_library/ â†’ coverage_library_IO_flattened/
```

### **Phase 2: Library Organization**
```
Wrapper Modules + Base Modules â†’ Structured Test Library
           â†“                              â†“
coverage_library_IO_flattened/ â†’ test_library_structured/
module_library/                    â”œâ”€â”€ flattened/
                                   â””â”€â”€ unflattened/
```

### **Phase 3: Fuzzing & Testing**
```
Structured Library â†’ Fuzzing Engine â†’ Verilator â†’ Results
        â†“                â†“              â†“         â†“
test_library_structured/ â†’ fuzz_state.py â†’ Build â†’ Logs
```

## ðŸŽ¯ Key Components

### **Input Processing**
- **`llm_to_sv.py`**: Splits multi-module files into individual files
- **`generate_wrappers.py`**: **ESSENTIAL** - Creates flattened wrapper modules with standardized I/O

### **Fuzzing Engine**
- **`fuzz_state.py`**: Core mutation logic and state management
- **`fuzz_and_sim_loop.py`**: Main orchestration and simulation loop
- **`IO_map.py`**: I/O port mapping and wire management

### **Output & Results**
- **Per-cycle results**: Generated modules, testbenches, and simulation logs
- **Error handling**: Comprehensive error logging and recovery
- **Archive system**: Automatic preservation of previous test runs
- **Dedicated output folder**: All results saved to `rewiring/output/` (gitignored)

## ðŸš€ Quick Start Commands

### **Complete Workflow (Automated)**
```bash
./quick_start.sh
```

### **Manual Step-by-Step**
```bash
# Step 1: Process LLM files
cd llm_preprocess
python3 llm_to_sv.py your_file.sv -o modules -t prefix

# Step 2: Generate wrappers (ESSENTIAL for fuzzing to work)
python3 llm_preprocess/generate_wrappers.py modules/ wrappers/

# Step 3: Organize library
mkdir -p ../test_library_structured/{flattened,unflattened}
cp wrappers/*.sv ../test_library_structured/flattened/
cp modules/*.sv ../test_library_structured/unflattened/

# Step 4: Run fuzzing
cd ../rewiring
python3 fuzz_and_sim_loop.py /opt/module-fuzz/rewiring/test_library_structured/flattened -o /opt/module-fuzz/rewiring/output/results -t top -m 10 -c 5 --incdir /opt/module-fuzz/rewiring/test_library_structured/unflattened/ --incdir /opt/module-fuzz/rewiring/test_library_structured/flattened/
```

## ðŸ“Š Data Flow

```
Input Files â†’ Processing â†’ Wrappers â†’ Library â†’ Fuzzing â†’ Results
     â†“           â†“          â†“         â†“         â†“         â†“
LLM .sv â†’ Split Files â†’ Flattened â†’ Structured â†’ Mutate â†’ Logs
     â†“           â†“          â†“         â†“         â†“         â†“
Multi-mod â†’ Individual â†’ Standard â†’ Test Lib â†’ Simulate â†’ Archive
```

## ðŸ”§ Configuration Points

### **File Locations**
- **LLM Input**: `llm_preprocess/*.sv`
- **Processed Modules**: `llm_preprocess/module_library/`
- **Generated Wrappers**: `coverage_library_IO_flattened/`
- **Final Library**: `test_library_structured/`
- **Test Results**: `rewiring/output/` (dedicated folder, gitignored)

### **Key Parameters**
- **Mutations per cycle**: `-m` flag in fuzzing command
- **Number of cycles**: `-c` flag in fuzzing command
- **Testbench cycles**: `--tb-cycles` flag
- **Include directories**: `--incdir` flags for module resolution

## ðŸŽ‰ Success Indicators

### **Phase 1 Success**
- Individual `.sv` files created in `module_library/`
- Wrapper modules generated in `coverage_library_IO_flattened/`

### **Phase 2 Success**
- `test_library_structured/` contains both `flattened/` and `unflattened/` subdirectories
- Files are properly organized and accessible

### **Phase 3 Success**
- Fuzzing engine runs without errors
- Single simulation: Verilator builds and simulations complete successfully
- Dual simulation: Both Verilator and Icarus Verilog run and compare results
- Results are saved in output directory with proper logging
- Bug reports generated if simulator discrepancies found

## ðŸš¨ Common Issues & Solutions

### **Module Resolution Errors**
- **Problem**: Verilator can't find module definitions
- **Solution**: Ensure `--incdir` paths include both `flattened/` and `unflattened/` directories

### **Build Failures**
- **Problem**: Verilator compilation errors
- **Solution**: Add `--Wno-MODDUP --Wno-WIDTHTRUNC` to `--verilator-flags`

### **Permission Issues**
- **Problem**: Cannot create or access directories
- **Solution**: Check file permissions and ensure write access to output directories

### **Missing Wrapper Generation**
- **Problem**: Fuzzing fails because modules aren't properly flattened
- **Solution**: **ALWAYS run `generate_wrappers.py`** after splitting modules - this is essential for the fuzzer to work

### **Dual Simulation Issues**
- **Problem**: "Cannot find iverilog binary"
- **Solution**: Install Icarus Verilog or use single simulation mode
- **Problem**: Simulators produce different results
- **Solution**: This is expected! Check `bugs/` directory for detailed analysis

## ðŸ”‘ Critical Requirements

### **Wrapper Generation is MANDATORY**
The fuzzing system **cannot work** without properly generated wrapper modules. The `generate_wrappers.py` script:
- Creates standardized I/O interfaces (`in_flat`, `out_flat`)
- Enables the fuzzer to manipulate module connections
- Provides consistent port mapping across all modules
- **Must be run** after `llm_to_sv.py` and before fuzzing

### **Mutation Strategies Explained**
- **Linear Rewiring**: Sequential module connections and mutations
- **Cyclical Rewiring**: Creates and resolves combinational loops
- **Depth Changes**: **Result from mutations**, not a separate strategy - occurs when mutations alter module hierarchy relationships

## ðŸ†• Recent Optimizations (2024)

### **Reorganized Structure**
- **scripts/**: All Python scripts organized in dedicated directory
- **modules/**: SystemVerilog modules in structured hierarchy
- **examples/**: Working example scripts with proper configurations
- **docs/**: Documentation and analysis notebooks

### **Dual Simulation Capability**
- **Cross-validation**: Compare Verilator vs Icarus Verilog results
- **Bug detection**: Automatically find simulator discrepancies
- **Deterministic inputs**: Same random seed ensures identical test patterns
- **Comprehensive reporting**: Detailed bug analysis with complete test cases

### **Performance Improvements**
- **Optimized file discovery**: Using pathlib for better performance
- **Pre-compiled regex**: Faster log parsing in dual simulation
- **Better caching**: Reduced redundant operations in mutation loops
- **Improved error handling**: More robust validation and recovery

### **Enhanced Default Settings**
- **Verilator flags**: Automatic warning suppression for common issues
- **Required arguments**: Clear documentation of `--rtl-dir` and `--incdir` requirements
- **Better validation**: Improved path checking and directory creation

---

**This workflow ensures a systematic approach from raw LLM-generated files to comprehensive fuzzing tests with dual simulation capabilities and optimized performance. Remember: wrapper generation is essential for the system to function!**
