[TOC]

æœ€è¿‘ï¼Œä¸€ç›´åœ¨ç ”ç©¶`seL4`å¾®å†…æ ¸æ¶æ„ã€‚ä½†æ˜¯ï¼Œå¯¹äºå…¶è®¾è®¡åŸåˆ™ä¸€ç›´å«å«ç³Šç³Šã€‚æ­£å¥½è¯»åˆ°äº†`seL4`ä¹‹çˆ¶[Gernot Heiserçš„åšå®¢](https://link.zhihu.com/?target=https%3A//microkerneldude.wordpress.com/)ï¼Œæœ‰ç§é†é†çŒé¡¶ä¹‹æ„Ÿã€‚äºæ˜¯ï¼Œæ‹œè¯»å®Œå¤§å¸ˆçš„æ–‡ç« åï¼Œæ€»ç»“æˆæ–‡ã€‚æ˜¯è†œæ‹œä¹‹æƒ…çš„æµéœ²ï¼Œäº¦æ˜¯**å¥½è®°æ€§ä¸å¦‚çƒ‚ç¬”å¤´**çš„ä½“ç°ã€‚

å¤§å¸ˆå¯¹äº`seL4`å¾®å†…æ ¸çš„æ€»ç»“ç®€å•æ¥è¯´ï¼Œå°±æ˜¯**å…­å¤§åŸåˆ™ï¼Œä¸‰ä¸å‡†åˆ™**ï¼š

* å…­å¤§åŸåˆ™ï¼š

    1. éªŒè¯
    2. æœ€å°åŒ–
    3. ç­–ç•¥è‡ªç”±
    4. æ€§èƒ½
    5. å®‰å…¨æ€§
    6. Donâ€™t pay for what you donâ€™t use

* ä¸‰ä¸å‡†åˆ™

    1. Stopping you from shooting yourself in the foot
    2. Ease of use
    3. Hardware abstraction


# 1 åŸåˆ™

These are the drivers of seL4â€™s design.

## 1.1 éªŒè¯

é€šè¿‡**å½¢å¼åŒ–éªŒè¯**ä¸€ç›´æ˜¯`seL4`çš„æ ¸å¿ƒå–ç‚¹ï¼Œå…¶åŠªåŠ›è¯æ˜è‡ªèº«æ˜¯ç¬¦åˆ**åŠŸèƒ½å®‰å…¨**çš„ã€‚

å½¢å¼åŒ–éªŒè¯æ˜¯å½±å“è®¾è®¡çš„ä¸€ä¸ªéå¸¸é‡è¦çš„å› ç´ ï¼Œå› ä¸ºå®ƒæ‰“ç ´äº†ä¸€äº›è®¾è®¡çš„æŠ˜è¡·å¤„ç†ã€‚æ¯”å¦‚è¯´ï¼Œä¸ºäº†æé«˜ç³»ç»Ÿæ€§èƒ½ï¼Œå¼•å…¥äº†å¹¶å‘ç³»ç»Ÿã€‚ä½†æ˜¯ï¼Œå¹¶å‘ç³»ç»Ÿå¾ˆéš¾è¢«éªŒè¯ã€‚äºæ˜¯ï¼Œ`seL4`çš„è®¾è®¡å°†ä¸€åˆ‡å¹¶å‘æ€§æ’é™¤åœ¨å¤–ï¼Œå¹¶è¢«è¯æ˜ï¼Œæ°¸è¿œä¸ä¼šè§¦å‘å†…æ ¸å†…éƒ¨çš„å¼‚å¸¸ã€‚è¿™ä¸æ˜¯è¯´`seL4`ä¸è€ƒè™‘å†…æ ¸çš„æ€§èƒ½ï¼Œè€Œæ˜¯å°½é‡åœ¨æé«˜æ€§èƒ½çš„åŒæ—¶ï¼Œä¿æŒå¹²å‡€æ•´æ´çš„è®¾è®¡ã€‚

å½¢å¼åŒ–éªŒè¯å¸¦æ¥çš„å¦ä¸€ä¸ªæŒ‘æˆ˜å°±æ˜¯å¾®å†…æ ¸åœ¨æ¼”å˜çš„è¿‡ç¨‹ä¸­ï¼Œé‡æ–°éªŒè¯å¸¦æ¥çš„å·¨å¤§éš¾åº¦ã€‚æ‰€ä»¥ï¼Œ`seL4`å¾®å†…æ ¸åœ¨è®¾è®¡çš„è¿‡ç¨‹ä¸­ï¼Œå°½é‡è€ƒè™‘é™ä½é‡æ–°éªŒè¯çš„å¤æ‚åº¦ï¼Œä¸å¾—ä¸æ”¾å¼ƒäº†ä¸€äº›è®¾è®¡ã€‚æœ‰æ—¶å€™ä¸å¾—ä¸ä¿®æ”¹ä¸€äº›ä»£ç æˆ–è€…APIï¼Œåªæ˜¯ä¸ºäº†è®©é‡æ–°éªŒè¯æ›´ç®€å•ã€‚

## 1.2 æœ€å°åŒ–

è¿™ä¸ªåŸåˆ™ä¸æ˜¯`seL4`æ‰€ç‹¬æœ‰ï¼Œä¹Ÿæ˜¯å…¶ç¥–å…ˆ`L4`å¾®å†…æ ¸çš„æ ¸å¿ƒåŸåˆ™ã€‚Liedtkeåœ¨å…¶è‘—åçš„è®ºæ–‡[On Î¼-kernel construction](https://www.cse.unsw.edu.au/~cs9242/19/papers/Liedtke_95.pdf)è¡¨è¿°ï¼Œ

> A concept is tolerated inside the Âµ-kernel only if moving it outside the kernel, i.e., permitting competing implementations, would prevent implementation of the systemâ€™s required functionality.

è¿™æ˜¯ä¸€ä¸ªéå¸¸ç†æƒ³åŒ–çš„ç›®æ ‡ã€‚ä¸€æ–¹é¢ï¼Œæœ€å°åŒ–æ˜¯L4å®¶æ—çš„æ ¹æœ¬è®¾è®¡ç†å¿µï¼›å¦ä¸€æ–¹é¢ï¼Œæœ€å°åŒ–ä¹Ÿæ˜¯æ–¹ä¾¿seL4åšå½¢å¼åŒ–éªŒè¯çš„é‡è¦æ¡ä»¶ï¼ˆæ–‡ç« [Verification cost grows roughly with the square of the code size](https://ts.data61.csiro.au/publications/nictaabstracts/Matichuk_MAJKS_15.abstract.pml)ä¹ŸéªŒè¯äº†è¿™ä¸ªè§‚ç‚¹ï¼‰ã€‚

ä¸ºäº†ä¿æŒæœ€å°åŒ–ï¼ŒseL4å¾®å†…æ ¸é™¤äº†åŸºæœ¬çš„ä¸­æ–­æ§åˆ¶å™¨ã€å®šæ—¶å™¨å’ŒMMUçš„é©±åŠ¨ç¨‹åºä¹‹å¤–ï¼Œå…¶ä½™çš„å·¥ä½œéƒ½æ”¾åˆ°äº†ç”¨æˆ·æ€ï¼Œç”šè‡³æ˜¯å†…æ ¸çš„å†…å­˜ç®¡ç†éƒ½ç”±ç”¨æˆ·æ€è¿›è¡Œç®¡ç†ã€‚

## 1.3 é€šç”¨æ€§

é€šç”¨æ€§ï¼Œè¿™æ˜¯L4å¾®å†…æ ¸å’Œå…¶å®ƒå†…æ ¸çš„ä¸€ä¸ªé‡è¦ç‰¹æ€§ã€‚è™½ç„¶è¯´ï¼Œæœ€å°åŒ–æ˜¯L4å®¶æ—çš„æ ¸å¿ƒè®¾è®¡ç†å¿µï¼Œä½†æ˜¯ï¼ŒseL4å¾®å†…æ ¸çš„è®¾è®¡è€…ä¹Ÿåœ¨åŠªåŠ›è§£å†³å…¶é€šç”¨æ€§ã€‚æ¯”å¦‚è¯´ï¼ŒseL4å¾®å†…æ ¸[æ–°å¼•å…¥çš„ä¸€ä¸ªè°ƒåº¦æ¨¡å‹](https://ts.data61.csiro.au/publications/csiroabstracts/Lyons_MAH_18.abstract.pml)ï¼Œæ”¯æŒæ›´ä¸ºå¹¿æ³›çš„å®æ—¶ï¼ˆRTï¼‰æ“ä½œç³»ç»Ÿï¼Œå°¤å…¶æ˜¯æ··åˆä¸´ç•Œç³»ç»Ÿï¼ˆMCSï¼‰ï¼Œä¸¥æ ¼çš„RTä»£ç å’Œä¸å—ä¿¡ä»»çš„ä»£ç å…±å­˜ã€‚äº‹å®è¯æ˜ï¼ŒMCSå†…æ ¸ä½¿ç”¨APIè§£å†³äº†è®¸å¤šé—®é¢˜ã€‚

## 1.4 ç­–ç•¥è‡ªç”±

æœºåˆ¶å’Œç­–ç•¥æ˜¯ä¸€å¯¹å­ªç”Ÿçš„çŸ›ç›¾ä½“ï¼Œå…¶ç›¸çˆ±ç›¸æ€ã€‚åœ¨[1975å¹´çš„ä¸€ç¯‡å…³äº`Hydra OS`çš„è®ºæ–‡](https://www.systems.ethz.ch/sites/default/files/file/aos2012/Reading/week9/Policy%20mechanism%20separation%20in%20Hydra.pdf)ä¸­ï¼Œå°±å……åˆ†è®ºè¯äº†**æœºåˆ¶-ç­–ç•¥**åˆ†ç¦»çš„åŸåˆ™ã€‚åŒæ ·çš„æ€æƒ³ï¼Œä¹Ÿå‡ºç°åœ¨[Brinch Hansenâ€™s 1970 Nucleus paper](http://ddhf.dk/site_dk/rc/pbh/MonitorPaper.pdf)è¿™ç¯‡æ–‡ç« ä¸­ï¼Œå®ƒæè¿°äº†æ‰€æœ‰å¾®å†…æ ¸çš„æœ€åˆæ¶æ„ã€‚å…¶å®ï¼Œæœºåˆ¶å°±æ˜¯æœ€å°åŒ–å’Œé€šç”¨æ€§çš„ç»“æœï¼Œè€Œç­–ç•¥åˆ™åœ¨æ­¤åŸºç¡€ä¸Šæ„å»ºOSçš„å…¶å®ƒåŠŸèƒ½ã€‚

seL4å¾®å†…æ ¸çš„å†…å­˜ç®¡ç†å°±æ˜¯å°†å†…æ ¸çš„å†…å­˜ç®¡ç†ç­–ç•¥æ‹¿åˆ°äº†å†…æ ¸ä¹‹å¤–ï¼Œäº¤ç»™ç”¨æˆ·è‡ªç”±å®ç°ã€‚ä¸æ­¤ç›¸ä¼¼çš„æ˜¯ï¼ŒMCSæ¨¡å‹ä¹Ÿæ˜¯å°†æ—¶é—´çš„ç®¡ç†æ”¾æƒç»™äº†ç”¨æˆ·æ€ï¼Œç”±å…¶ç›´æ¥å¤„ç†ã€‚è¿™äº›éƒ½æ˜¯å°†å®å†…æ ¸çš„ä¸€äº›æœºåˆ¶å®ç°ï¼Œå˜æˆäº†ç­–ç•¥å®ç°çš„æ¡ˆä¾‹ã€‚

## 1.5 æ€§èƒ½

æ€§èƒ½ï¼Œå°¤å…¶æ˜¯IPCé€šä¿¡æœºåˆ¶çš„æ€§èƒ½ï¼Œæ˜¯L4å¾®å†…æ ¸çš„æ ¸å¿ƒé©±åŠ¨åŠ›ï¼šæ­£å¦‚`Liedtke`åœ¨å…¶93å¹´çš„è®ºæ–‡[Improving IPC by kernel design](https://www.cse.unsw.edu.au/~cs9242/19/papers/Liedtke_93.pdf)ä¸­æ‰€è¯´çš„ï¼ŒIPCæ€§èƒ½æ˜¯æœ€ä¸»è¦çš„ã€‚è¿™ä¹ˆè¯´çš„åŸå› å°±æ˜¯ï¼ŒLiedtkeæœ€åˆçš„å¾®å†…æ ¸è¡¨ç¤ºï¼Œå¾®å†…æ ¸å¯ä»¥è¿è¡Œå¾ˆå¿«ï¼ˆå‚è€ƒ[allowed the construction of performant systems on top](http://os.itec.kit.edu/downloads/publ_1997_haertig-ua_ukernel-performance.pdf)ä¸€æ–‡ï¼‰ã€‚ä½†æ˜¯ï¼Œåœ¨æ—©æœŸçš„å¾®å†…æ ¸åŸºç¡€ä¸Šï¼Œæ„å»ºå¯ç”¨ç³»ç»Ÿçš„å°è¯•å¤±è´¥äº†ï¼Œæ¯”å¦‚-Machï¼ŒIPCå¸¦æ¥çš„è´Ÿè½½å¤ªé«˜äº†ã€‚

å¤§å¸ˆå£°ç§°ï¼ŒseL4å¾®å†…æ ¸çš„è®¾è®¡ä»å¼€å§‹å°±ç«‹è¶³äºçœŸå®ä¸–ç•Œï¼Œç»ä¸åœ¨æ€§èƒ½è®¾è®¡ä¸Šå¦¥åã€‚åœ¨å…¶æœ€æ—©çš„[å…³äºseL4è®ºæ–‡](https://ts.data61.csiro.au/publications/nictaabstracts/Klein_EHACDEEKNSTW_09.abstract.pml)ä¸­ï¼Œå…¶å¾®å†…æ ¸çš„æ€§èƒ½æ¯”æœ€å¿«çš„å†…æ ¸æŸå¤±å°äº10%ã€‚ç»è¿‡è¿™ä¹ˆå¤šå¹´çš„å‘å±•ï¼Œç›¸ä¿¡ç°åœ¨çš„`seL4`è¿è¡Œæ›´åŠ ä¸æ»‘ï¼ğŸ˜Šï¼

seL4çš„å£å·å°±æ˜¯ï¼Œ**Security is no excuse for bad performance!**ã€‚soã€ç°åœ¨é™¤äº†å½¢å¼åŒ–éªŒè¯ä¹‹å¤–ï¼Œæ€§èƒ½æˆä¸ºäº†seL4åŒºåˆ«äºå…¶å®ƒå¾®å†…æ ¸çš„ä¸€å¤§ç‰¹æ€§ã€‚å®ƒçœŸæ­£å¥ å®šäº†åŸºå‡†ã€‚

### 1.5.1 Performance: Focus on the hot code paths

This performance aspect results from the observation that in any system, some operations are used more frequently than others, and overall performance can be maximised by shifting cost from the frequently used â€œhotâ€ operations to infrequently-used ones.

The prime example of a hot operation is IPC: in a microkernel-based system, all system services are provided by user-level servers that are invoked by IPC, so this is the predominant operation. Notifications, which are semaphore-style synchronisation primitives, are also frequently used. Handling of exceptions and interrupts is also frequently performance-critical (eg exceptions are used for emulation/virtualisation), but exceptions are mapped onto IPC and interrupts onto Notifications, so optimising those will benefit exception and interrupt handling.

But not all of seL4â€™s IPC functionality is equally performance-critical. IPC allows transferring capabilities, which is an inherently more costly operation (requires Cspace manipulations). If the â€œsimpleâ€, function-call-style IPC can be made faster while slightly penalising the more complex variants, then this is a winner. Itâ€™s the idea behind the IPC fast path, which does the minimal checking that all its preconditions are true, and then executes a very tight code sequence.

Where is the boundary between â€œhotâ€ and â€œcoldâ€ code? A good way to think of this is in term of changes to kernel state, i.e. the set of data structures held by the kernel. Every system call changes kernel state (even if only to update accounting information). But there are simple invocation sequences that return the kernel into what Iâ€™ll call the same logical state as before the sequence began, meaning that the kernel states only differ in accounting information (execution time charged to threads).

For example, the basic RPC-like server invocation (aka protected procedure call) results in the following changes of logical kernel state, assuming we start with the server blocked on its request endpoint in the receive phase of seL4_ReplyRecv():

ä¾‹å¦‚ï¼Œç±»ä¼¼äºRPCé€šä¿¡çš„æœåŠ¡å™¨ï¼Œä¼šå¯¼è‡´å¦‚ä¸‹æ‰€ç¤ºçš„å†…æ ¸çŠ¶æ€çš„é€»è¾‘å˜åŒ–ï¼Œå‡è®¾æˆ‘ä»¬è¯·æ±‚æœåŠ¡å™¨åœ¨`seL4_ReplyRecv()`è°ƒç”¨çš„æ¥æ”¶é˜¶æ®µé˜»å¡äºå®ƒæ‰€è¯·æ±‚çš„ç«¯ç‚¹èƒ½åŠ›ä¸Šã€‚

1. å®¢æˆ·ç«¯æ‰§è¡Œ`seL4_Call()`ï¼Œå†…æ ¸å°†å®¢æˆ·ç«¯çš„çŠ¶æ€æ›´æ”¹ä¸ºblockedçŠ¶æ€ï¼›
2. å†…æ ¸è®¾ç½®replyå¯¹è±¡çš„çŠ¶æ€ï¼›
3. å†…æ ¸å°†è°ƒåº¦ä¸Šä¸‹æ–‡ä»å®¢æˆ·ç«¯ç§»åŠ¨åˆ°æœåŠ¡å™¨ç«¯ï¼›
4. å†…æ ¸è§£é™¤æœåŠ¡å™¨çš„é˜»å¡ï¼Œè®©å…¶æ‰§è¡Œè¯·æ±‚ï¼›
5. å¤„ç†å®Œè¯·æ±‚åï¼ŒæœåŠ¡å™¨æ‰§è¡ŒseL4_ReplyRecv()è°ƒç”¨ï¼Œå°†replyå¯¹è±¡å‘é€ç»™å®¢æˆ·ç«¯ï¼Œå†…æ ¸æ¥ç€é˜»å¡æœåŠ¡å™¨ï¼›
6. å†…æ ¸è¿”å›è°ƒåº¦ä¸Šä¸‹æ–‡ç»™å®¢æˆ·ç«¯ï¼›
7. å†…æ ¸è§£é™¤å®¢æˆ·ç«¯çš„é˜»å¡ï¼Œè®©å…¶ç»§ç»­æ‰§è¡Œã€‚

As far as the kernel is concerned, weâ€™re now back at the initial logical state, and state change was temporary, and should be made fast. This is in contrast to typical Cspace manipulations: these are reversible too (eg. a capability can be transferred and later revoked), but not in a simple (in the user view primitive) operation such as a round-trip IPC. An IPC that transfers a capability will leave the receiverâ€™s Cspace changed, and that change is typically long-lived. Itâ€™s also inherently more expensive than a basic IPC.

Such logical-stateâ€“preserving operations may be accelerated by a degree of laziness, as exemplified in the scheduler optimisation called Benno scheduling: When unblocking a thread on an IPC receive, we donâ€™t immediately insert it into the ready queue, as it is likely to be blocked again soon, which would undo the queue operation just performed. Instead we only insert the presently running thread into the ready queue if it gets preempted. This avoids any queue-manipulation operations during the logical-stateâ€“preserving IPC round-trip.

### 1.5.2 Performance: Donâ€™t pay for what you donâ€™t use

While much of the above principles are discussed in several places, including our [20-years experience paper](https://ts.data61.csiro.au/publications/nictaabstracts/Heiser_Elphinstone_16.abstract.pml), this aspect is somewhat buried inside the brains of the designers, but is important for understanding some design decisions. A feature that may benefit a particular use case may have a (small but noticeable) cost to other, frequent use cases.

An example is the â€œlong IPCâ€ that was a feature of original seL4. It supported copying of large message buffers by the kernel, which seems like a good optimisation for sharing bulk data. But the only actual use case was Posix emulation (specifically broken aspects of Posix). But there is a cost even if you donâ€™t use it: the performance cost of extra checks on the IPC path, and the complexity cost of the kernel having to deal with nested exceptions (page faults happening during long IPC). In the end we decided it was a bad design, and a gross violation of minimality (the copying can be done by a trusted user-level server).

A similar argument is behind not supporting scalability of the kernel for large number of cores. [On closer consideration, this is a bad idea](https://ts.data61.csiro.au/publications/nictaabstracts/Peters_DEH_15.abstract.pml): migrating even a single cache line from one end of a manycore chip to the other takes 100s of cycles, of the order of a the cost of a complete IPC. So, if you really want this, you should implement it at user level (i.e. a multikernel design). Sharing a kernel image makes sense where the cost of using a multicore configuration would be significantly higher when implementing it at user level, as is the case in a closely-coupled multicore, where the cores share an L2 cache. This is the case we support, while we have no plans scaling the single-kernel-image design to loosely-coupled multicores (not sharing an L2).

## 1.6 Security

Security was always high on the list of requirements for L4 kernels, although in the past came in many cases with a degradation in performance and flexibility. Even before seL4 it was the reason for adopting capabilities for access control, first in our OKL4 microkernel.

In seL4 security is a core principle, the kernel is fundamentally designed for providing the strongest possible isolation. It is the main driver behind seL4â€™s radical approach to resource management: after booting, the kernel never allocates any memory, it has no heap. Instead, when performing an operation that requires kernel memory (e.g. creating an address space, which requires memory for page tables) the caller must provide this memory explicitly to the kernel (by a process called retyping, which converts user-controlled Untyped, i.e. free, memory into kernel memory).

The model makes management of kernel memory the responsibility of (trusted and protected) usermode processes. The model not only enhances minimality and policy-freedom, it is the core enabler of our proofs of security enforcement. Its aim is to make it possible to reason (formally) about the security properties of seL4-based systems.

Most recently we have taken a step further in [extending isolation (and thus security) to timing properties](https://ts.data61.csiro.au/publications/csiroabstracts/Ge_YCH_19.abstract.pml), as a principled way of eliminating timing channels. This is still very much a research topic and not yet ready for the production kernel.

### 1.6.1 Security: Least privilege (POLA)

An important part of (design for) security is the principle of least privilege, also known as the principle of least authority (with the catchy acronym POLA). It means that any component should only ever have the privileges (power) it needs to do its job, but not more. The fine-grained access control provided by capabilities is a great enabler of POLA, which is why we switched to caps even before seL4.

### 1.6.2 Security: Delegation and revocation

Least privilege is potentially at odds with performance, as a simple way to minimise authority given to a component is to have it to obtain explicit approval from an external (trusted) security monitor for everything it does â€“ clearly not a good approach. Furthermore, a security-oriented design is likely hierarchical: a subsystem has limited privileges, and it contains sub-sub-systems with even more limited privileges. Enforcing such internal boundaries in subsystems should not be the duty of the top-level (most privileged) component.

This calls for mechanisms for delegating the exercise of (reduced) privilege. If a component has rights to a resource, such as physical memory, it should be able to create an (isolated) subcomponent that with the same or reduced rights to that resource. And it must be able to revoke the delegation.

Capabilities, as seL4 provides them, support effective delegation of (partial) privilege. For example, if you want to have a subsystem that manages a subset of physical resources autonomously then you can supply it with some Untyped memory, which it can then manage without interfering with other componentsâ€™ memory use. If you want to restrict the component (eg an OS personality) further, you can instead supply it with with caps to pools of TCBs, frames, address spaces etc. It can then manage the pools, but would have to appeal to a higher authority to move memory between the pools. In short, the authority give to the subsystem can be made to match the systemâ€™s resource management policy.

# 2 Anti-Principles

There are a number of properties many people would like from the API, but we are explicitly not providing them for reasons I will explain.

## 2.1 Stopping you from shooting yourself in the foot: not the kernelâ€™s job

In fact, the kernel does its best not to limit the size of guns you can use; aiming the gun is your problem (see policy-freedom). Specifically, itâ€™s the system-designerâ€™s job to ensure that dangerous tools can only be used by those who are trusted (ideally proved) to use them responsibly.

However, stopping someone without explicit authorisation from shooting you in the back is the kernelâ€™s job; thatâ€™s a core aspect of security.

## 2.2 Ease of use: not a goal of a good mirokernel API

seL4 is a minimal wrapper around hardware that provides just enough so you can build secure and performant systems on top. Consequently, you shouldnâ€™t expect it to be easier to use than bare metal.

Usability is important for building practical systems, of course, but the way to achieve it is by providing higher-level abstraction layers. These are inevitably optimised for particular classes of use cases, introduce policy and reduce generality. This is fine, as the abstraction layer can be replaced if you want to implement a different use case (see the definition of Minimality).

## 2.3 Hardware abstraction: not a goal of the seL4 API

This should be obvious from the above: HW abstraction supports ease of use and introduces overhead. But it will also hide details that are important in some cases.

An example is memory management. Different architectures specify different page-table formats. Trying to fit them under the same abstraction would inevitably lose detail, and prevent seL4-based systems from making full use of whatever hardware support there may be. An obvious example would be architectures that use hashed page tables, such as certain versions of the Power architecture. Forcing a hierarchical page-table structure would imply inefficiencies.

All presently supported architectures use hierarchical page tables, so we could be tempted to ignore that particular aspect. But even on our supported architectures (x64, Arm and RISC-V) there are subtle difference in the semantics of page table which would be unwise to hide.

# 3 Trade-offs

Like just about everything in systems, our principles are frequently in conflict, meaning it is necessary to find a design that represents the best trade-off between them. Especially performance and verifiability frequently run against an otherwise attractive choice. Conversely, performance considerations occasionally lead to non-minimal features (and increased pain for our verifiers).

Clearly, **these principles, other than security and verification, are not absolute**. In this sense, good microkernel design is still an art, and understanding the trade-offs is key to good results. **But these principles are excellent and time-honoured drivers of good design**.