#include <dolphin/gx.h>
#include <dolphin/os.h>
#include <macros.h>

#include "__gx.h"
#include "dolphin/gx/GXEnum.h"

void GXSetGPMetric(GXPerf0 perf0, GXPerf1 perf1)
{
	u32 reg;

	CHECK_GXBEGIN(0x6A, "GXSetGPMetric");

	switch (gx->perf0) {
	case GX_PERF0_VERTICES:
	case GX_PERF0_CLIP_VTX:
	case GX_PERF0_CLIP_CLKS:
	case GX_PERF0_XF_WAIT_IN:
	case GX_PERF0_XF_WAIT_OUT:
	case GX_PERF0_XF_XFRM_CLKS:
	case GX_PERF0_XF_LIT_CLKS:
	case GX_PERF0_XF_BOT_CLKS:
	case GX_PERF0_XF_REGLD_CLKS:
	case GX_PERF0_XF_REGRD_CLKS:
	case GX_PERF0_CLIP_RATIO:
	case GX_PERF0_CLOCKS:
		reg = 0;
		GX_WRITE_XF_REG(6, reg);
		break;
	case GX_PERF0_TRIANGLES:
	case GX_PERF0_TRIANGLES_CULLED:
	case GX_PERF0_TRIANGLES_PASSED:
	case GX_PERF0_TRIANGLES_SCISSORED:
	case GX_PERF0_TRIANGLES_0TEX:
	case GX_PERF0_TRIANGLES_1TEX:
	case GX_PERF0_TRIANGLES_2TEX:
	case GX_PERF0_TRIANGLES_3TEX:
	case GX_PERF0_TRIANGLES_4TEX:
	case GX_PERF0_TRIANGLES_5TEX:
	case GX_PERF0_TRIANGLES_6TEX:
	case GX_PERF0_TRIANGLES_7TEX:
	case GX_PERF0_TRIANGLES_8TEX:
	case GX_PERF0_TRIANGLES_0CLR:
	case GX_PERF0_TRIANGLES_1CLR:
	case GX_PERF0_TRIANGLES_2CLR:
		reg = 0x23000000;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_QUAD_0CVG:
	case GX_PERF0_QUAD_NON0CVG:
	case GX_PERF0_QUAD_1CVG:
	case GX_PERF0_QUAD_2CVG:
	case GX_PERF0_QUAD_3CVG:
	case GX_PERF0_QUAD_4CVG:
	case GX_PERF0_AVG_QUAD_CNT:
		reg = 0x24000000;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_NONE:
		break;
	default:
		break;
	}

	switch (gx->perf1) {
	case GX_PERF1_TEXELS:
	case GX_PERF1_TX_IDLE:
	case GX_PERF1_TX_REGS:
	case GX_PERF1_TX_MEMSTALL:
	case GX_PERF1_TC_CHECK1_2:
	case GX_PERF1_TC_CHECK3_4:
	case GX_PERF1_TC_CHECK5_6:
	case GX_PERF1_TC_CHECK7_8:
	case GX_PERF1_TC_MISS:
	case GX_PERF1_CLOCKS:
		reg = 0x67000000;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF1_VC_ELEMQ_FULL:
	case GX_PERF1_VC_MISSQ_FULL:
	case GX_PERF1_VC_MEMREQ_FULL:
	case GX_PERF1_VC_STATUS7:
	case GX_PERF1_VC_MISSREP_FULL:
	case GX_PERF1_VC_STREAMBUF_LOW:
	case GX_PERF1_VC_ALL_STALLS:
	case GX_PERF1_VERTICES:
		SET_REG_FIELD(0, gx->perfSel, 4, 4, 0);
		GX_WRITE_SOME_REG4(8, 0x20, gx->perfSel, -12);
		break;
	case GX_PERF1_FIFO_REQ:
	case GX_PERF1_CALL_REQ:
	case GX_PERF1_VC_MISS_REQ:
	case GX_PERF1_CP_ALL_REQ:
		reg        = 0;
		__cpReg[3] = reg;
		break;
	case GX_PERF1_NONE:
		break;
	default:
		break;
	}

	gx->perf0 = perf0;
	switch (gx->perf0) {
	case GX_PERF0_VERTICES:
		reg = 0x273;
		GX_WRITE_XF_REG(6, reg);
		break;
	case GX_PERF0_CLIP_VTX:
		reg = 0x14A;
		GX_WRITE_XF_REG(6, reg);
		break;
	case GX_PERF0_CLIP_CLKS:
		reg = 0x16B;
		GX_WRITE_XF_REG(6, reg);
		break;
	case GX_PERF0_XF_WAIT_IN:
		reg = 0x84;
		GX_WRITE_XF_REG(6, reg);
		break;
	case GX_PERF0_XF_WAIT_OUT:
		reg = 0xC6;
		GX_WRITE_XF_REG(6, reg);
		break;
	case GX_PERF0_XF_XFRM_CLKS:
		reg = 0x210;
		GX_WRITE_XF_REG(6, reg);
		break;
	case GX_PERF0_XF_LIT_CLKS:
		reg = 0x252;
		GX_WRITE_XF_REG(6, reg);
		break;
	case GX_PERF0_XF_BOT_CLKS:
		reg = 0x231;
		GX_WRITE_XF_REG(6, reg);
		break;
	case GX_PERF0_XF_REGLD_CLKS:
		reg = 0x1AD;
		GX_WRITE_XF_REG(6, reg);
		break;
	case GX_PERF0_XF_REGRD_CLKS:
		reg = 0x1CE;
		GX_WRITE_XF_REG(6, reg);
		break;
	case GX_PERF0_CLOCKS:
		reg = 0x21;
		GX_WRITE_XF_REG(6, reg);
		break;
	case GX_PERF0_CLIP_RATIO:
		reg = 0x153;
		GX_WRITE_XF_REG(6, reg);
		break;
	case GX_PERF0_TRIANGLES:
		reg = 0x2300AE7F;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_CULLED:
		reg = 0x23008E7F;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_PASSED:
		reg = 0x23009E7F;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_SCISSORED:
		reg = 0x23001E7F;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_0TEX:
		reg = 0x2300AC3F;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_1TEX:
		reg = 0x2300AC7F;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_2TEX:
		reg = 0x2300ACBF;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_3TEX:
		reg = 0x2300ACFF;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_4TEX:
		reg = 0x2300AD3F;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_5TEX:
		reg = 0x2300AD7F;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_6TEX:
		reg = 0x2300ADBF;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_7TEX:
		reg = 0x2300ADFF;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_8TEX:
		reg = 0x2300AE3F;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_0CLR:
		reg = 0x2300A27F;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_1CLR:
		reg = 0x2300A67F;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_TRIANGLES_2CLR:
		reg = 0x2300AA7F;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_QUAD_0CVG:
		reg = 0x2402C0C6;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_QUAD_NON0CVG:
		reg = 0x2402C16B;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_QUAD_1CVG:
		reg = 0x2402C0E7;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_QUAD_2CVG:
		reg = 0x2402C108;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_QUAD_3CVG:
		reg = 0x2402C129;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_QUAD_4CVG:
		reg = 0x2402C14A;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_AVG_QUAD_CNT:
		reg = 0x2402C1AD;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF0_NONE:
		break;
	default:
		break;
	}

	gx->perf1 = perf1;
	switch (gx->perf1) {
	case GX_PERF1_TEXELS:
		reg = 0x67000042;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF1_TX_IDLE:
		reg = 0x67000084;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF1_TX_REGS:
		reg = 0x67000063;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF1_TX_MEMSTALL:
		reg = 0x67000129;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF1_TC_MISS:
		reg = 0x67000252;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF1_CLOCKS:
		reg = 0x67000021;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF1_TC_CHECK1_2:
		reg = 0x6700014B;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF1_TC_CHECK3_4:
		reg = 0x6700018D;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF1_TC_CHECK5_6:
		reg = 0x670001CF;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF1_TC_CHECK7_8:
		reg = 0x67000211;
		GX_WRITE_RAS_REG(reg);
		break;
	case GX_PERF1_VC_ELEMQ_FULL:
		SET_REG_FIELD(0, gx->perfSel, 4, 4, 2);
		GX_WRITE_SOME_REG4(8, 0x20, gx->perfSel, -12);
		break;
	case GX_PERF1_VC_MISSQ_FULL:
		SET_REG_FIELD(0, gx->perfSel, 4, 4, 3);
		GX_WRITE_SOME_REG4(8, 0x20, gx->perfSel, -12);
		break;
	case GX_PERF1_VC_MEMREQ_FULL:
		SET_REG_FIELD(0, gx->perfSel, 4, 4, 4);
		GX_WRITE_SOME_REG4(8, 0x20, gx->perfSel, -12);
		break;
	case GX_PERF1_VC_STATUS7:
		SET_REG_FIELD(0, gx->perfSel, 4, 4, 5);
		GX_WRITE_SOME_REG4(8, 0x20, gx->perfSel, -12);
		break;
	case GX_PERF1_VC_MISSREP_FULL:
		SET_REG_FIELD(0, gx->perfSel, 4, 4, 6);
		GX_WRITE_SOME_REG4(8, 0x20, gx->perfSel, -12);
		break;
	case GX_PERF1_VC_STREAMBUF_LOW:
		SET_REG_FIELD(0, gx->perfSel, 4, 4, 7);
		GX_WRITE_SOME_REG4(8, 0x20, gx->perfSel, -12);
		break;
	case GX_PERF1_VC_ALL_STALLS:
		SET_REG_FIELD(0, gx->perfSel, 4, 4, 9);
		GX_WRITE_SOME_REG4(8, 0x20, gx->perfSel, -12);
		break;
	case GX_PERF1_VERTICES:
		SET_REG_FIELD(0, gx->perfSel, 4, 4, 8);
		GX_WRITE_SOME_REG4(8, 0x20, gx->perfSel, -12);
		break;
	case GX_PERF1_FIFO_REQ:
		reg        = 2;
		__cpReg[3] = reg;
		break;
	case GX_PERF1_CALL_REQ:
		reg        = 3;
		__cpReg[3] = reg;
		break;
	case GX_PERF1_VC_MISS_REQ:
		reg        = 4;
		__cpReg[3] = reg;
		break;
	case GX_PERF1_CP_ALL_REQ:
		reg        = 5;
		__cpReg[3] = reg;
		break;
	case GX_PERF1_NONE:
		break;
	default:
		break;
	}

	gx->bpSent = 0;
}

void GXClearGPMetric(void)
{
	u32 reg;

	reg        = 4;
	__cpReg[2] = reg;
}

void GXReadPixMetric(u32* top_pixels_in, u32* top_pixels_out,
                     u32* bot_pixels_in, u32* bot_pixels_out,
                     u32* clr_pixels_in, u32* copy_clks)
{
	u32 ctrl, ctrh;

	ctrl           = __peReg[12];
	ctrh           = __peReg[13];
	*top_pixels_in = ((ctrh << 16) | ctrl) * 4;

	ctrl            = __peReg[14];
	ctrh            = __peReg[15];
	*top_pixels_out = ((ctrh << 16) | ctrl) * 4;

	ctrl           = __peReg[16];
	ctrh           = __peReg[17];
	*bot_pixels_in = ((ctrh << 16) | ctrl) * 4;

	ctrl            = __peReg[18];
	ctrh            = __peReg[19];
	*bot_pixels_out = ((ctrh << 16) | ctrl) * 4;

	ctrl           = __peReg[20];
	ctrh           = __peReg[21];
	*clr_pixels_in = ((ctrh << 16) | ctrl) * 4;

	ctrl       = __peReg[22];
	ctrh       = __peReg[23];
	*copy_clks = (ctrh << 16) | ctrl;
}

void GXClearPixMetric(void)
{
	u32 reg;

	CHECK_GXBEGIN(0x41D, "GXClearPixMetric");

	reg = 0x57000000;
	GX_WRITE_RAS_REG(reg);
	reg = 0x57000AAA;
	GX_WRITE_RAS_REG(reg);
	gx->bpSent = 0;
}
