
---------- Begin Simulation Statistics ----------
final_tick                               395154510000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186448                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699136                       # Number of bytes of host memory used
host_op_rate                                   309900                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.82                       # Real time elapsed on the host
host_tick_rate                            14735109505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000001                       # Number of instructions simulated
sim_ops                                       8310642                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.395155                       # Number of seconds simulated
sim_ticks                                395154510000                       # Number of ticks simulated
system.cpu.Branches                            846376                       # Number of branches fetched
system.cpu.committedInsts                     5000001                       # Number of instructions committed
system.cpu.committedOps                       8310642                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      878876                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            38                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      829532                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        260150                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6475370                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        395154510                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  395154510                       # Number of busy cycles
system.cpu.num_cc_register_reads              4418779                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3996482                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       777131                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    661                       # Number of float alu accesses
system.cpu.num_fp_insts                           661                       # number of float instructions
system.cpu.num_fp_register_reads                  959                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 363                       # number of times the floating registers were written
system.cpu.num_func_calls                        4845                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               8433817                       # Number of integer alu accesses
system.cpu.num_int_insts                      8433817                       # number of integer instructions
system.cpu.num_int_register_reads            16290606                       # number of times the integer registers were read
system.cpu.num_int_register_writes            6844550                       # number of times the integer registers were written
system.cpu.num_load_insts                      878708                       # Number of load instructions
system.cpu.num_mem_refs                       1708069                       # number of memory refs
system.cpu.num_store_insts                     829361                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  6514      0.08%      0.08% # Class of executed instruction
system.cpu.op_class::IntAlu                   6644640     78.72%     78.80% # Class of executed instruction
system.cpu.op_class::IntMult                    81107      0.96%     79.76% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::FloatAdd                      11      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                      100      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdCvt                       84      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdMisc                     145      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::MemRead                   878650     10.41%     90.17% # Class of executed instruction
system.cpu.op_class::MemWrite                  829131      9.82%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  58      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                230      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    8440712                       # Class of executed instruction
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       525053                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         1978                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests        1051045                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             1978                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       519294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1041965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       519264                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq            521257                       # Transaction distribution
system.membus.trans_dist::ReadExResp           521257                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1414                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave      1564636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total      1564636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1564636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave     66683840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total     66683840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66683840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            522671                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  522671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              522671                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3119021000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy         2768389000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6473539                       # number of demand (read+write) hits
system.icache.demand_hits::total              6473539                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6473539                       # number of overall hits
system.icache.overall_hits::total             6473539                       # number of overall hits
system.icache.demand_misses::.cpu.inst           1831                       # number of demand (read+write) misses
system.icache.demand_misses::total               1831                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst          1831                       # number of overall misses
system.icache.overall_misses::total              1831                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    649425000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    649425000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    649425000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    649425000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6475370                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6475370                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6475370                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6475370                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000283                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000283                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000283                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000283                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 354683.233206                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 354683.233206                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 354683.233206                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 354683.233206                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst         1831                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total          1831                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst         1831                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total         1831                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    645763000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    645763000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    645763000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    645763000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000283                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000283                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000283                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000283                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 352683.233206                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 352683.233206                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 352683.233206                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 352683.233206                       # average overall mshr miss latency
system.icache.replacements                       1397                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6473539                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6473539                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst          1831                       # number of ReadReq misses
system.icache.ReadReq_misses::total              1831                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    649425000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    649425000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6475370                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6475370                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000283                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000283                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 354683.233206                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 354683.233206                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst         1831                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total         1831                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    645763000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    645763000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000283                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000283                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 352683.233206                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 352683.233206                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               294.799781                       # Cycle average of tags in use
system.icache.tags.total_refs                 6475370                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                  1831                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs               3536.521027                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   294.799781                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.575781                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.575781                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6477201                       # Number of tag accesses
system.icache.tags.data_accesses              6477201                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           54272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        33396672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            33450944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        54272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          54272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     33232896                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         33232896                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              848                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           521823                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               522671                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        519264                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              519264                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             137344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           84515477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               84652821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        137344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            137344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        84101017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              84101017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        84101017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            137344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          84515477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             168753838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    519264.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       848.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    521823.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.013812510500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         28847                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         28847                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              1666106                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              490399                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       522671                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      519264                       # Number of write requests accepted
system.mem_ctrl.readBursts                     522671                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    519264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              32636                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              32565                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              32584                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              32630                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              32637                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              32755                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              32698                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              32775                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              32706                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              32609                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             32607                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             32703                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             32736                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             32709                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             32647                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             32674                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              32452                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              32449                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              32448                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              32452                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              32449                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              32450                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              32453                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              32456                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              32454                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              32452                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             32452                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             32455                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             32456                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             32455                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             32456                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             32457                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.39                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                    5231962750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  2613355000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              15032044000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10010.05                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28760.05                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    413277                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   429085                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  79.07                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 82.63                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 522671                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                519264                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   522670                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   28848                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   28848                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   28848                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   28847                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       199555                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     334.156939                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    280.904277                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    159.627999                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127        20229     10.14%     10.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191        19714      9.88%     20.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255        19685      9.86%     29.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319        19628      9.84%     39.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383        19654      9.85%     49.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447        19616      9.83%     59.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511        19624      9.83%     69.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575        61344     30.74%     99.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::576-639           13      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-703           38      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::704-767           10      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        199555                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        28847                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.116789                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.012020                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      10.809221                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63           28841     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-447            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::448-511            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          28847                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        28847                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             28847    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          28847                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                33450944                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 33231744                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 33450944                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              33232896                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         84.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         84.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      84.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      84.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.32                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.66                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.66                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   395119405000                       # Total gap between requests
system.mem_ctrl.avgGap                      379216.94                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        54272                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     33396672                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     33231744                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 137343.744349520392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 84515477.249645963311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 84098101.271829083562                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          848                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       521823                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       519264                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     25808000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  15006236000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 9206859822500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30433.96                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28757.33                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  17730595.27                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     80.85                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             712971840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             378953520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           1866331740                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          1355305140                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      31192980000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      106990511070                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       61642059360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        204139112670                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         516.605802                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 159328508500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  13195000000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 222631001500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             711850860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             378357705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           1865539200                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          1355158980                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      31192980000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      106428891210                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       62115002400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        204047780355                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         516.374672                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 160563867750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  13195000000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 221395642250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             926                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            1985                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2911                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            926                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           1985                       # number of overall hits
system.l2cache.overall_hits::total               2911                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           905                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        522176                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            523081                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          905                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       522176                       # number of overall misses
system.l2cache.overall_misses::total           523081                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    620814000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 376817550000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 377438364000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    620814000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 376817550000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 377438364000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1831                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       524161                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          525992                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1831                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       524161                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         525992                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.494265                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.996213                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.994466                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.494265                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.996213                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.994466                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 685982.320442                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 721629.393155                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 721567.718957                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 685982.320442                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 721629.393155                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 721567.718957                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         520192                       # number of writebacks
system.l2cache.writebacks::total               520192                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          905                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       522176                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       523081                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          905                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       522176                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       523081                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    602714000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 366374030000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 366976744000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    602714000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 366374030000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 366976744000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.494265                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.996213                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.994466                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.494265                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.996213                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.994466                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 665982.320442                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 701629.393155                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 701567.718957                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 665982.320442                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 701629.393155                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 701567.718957                       # average overall mshr miss latency
system.l2cache.replacements                    521748                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       522902                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       522902                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       522902                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       522902                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          551                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          551                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          258                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              258                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       521263                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         521263                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 376376226000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 376376226000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       521521                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       521521                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999505                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999505                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 722046.694279                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 722046.694279                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       521263                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       521263                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 365950966000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 365950966000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999505                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999505                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 702046.694279                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 702046.694279                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          926                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1727                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2653                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          905                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          913                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1818                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    620814000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    441324000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1062138000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1831                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         2640                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         4471                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.494265                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.345833                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.406620                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 685982.320442                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 483377.875137                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 584234.323432                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          905                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          913                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1818                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    602714000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    423064000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1025778000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.494265                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.345833                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.406620                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 665982.320442                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 463377.875137                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 564234.323432                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              822.000086                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1050494                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               523657                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.006073                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     7.403183                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   377.556377                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   437.040526                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.001807                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.092177                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.106699                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.200684                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1909                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1442                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.466064                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1574702                       # Number of tag accesses
system.l2cache.tags.data_accesses             1574702                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst               47                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data              350                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                  397                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst              47                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data             350                       # number of overall hits
system.l3Dram.overall_hits::total                 397                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            858                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data         521826                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total             522684                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           858                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data        521826                       # number of overall misses
system.l3Dram.overall_misses::total            522684                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    581312000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data 355390274000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total 355971586000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    581312000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data 355390274000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total 355971586000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          905                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data       522176                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total           523081                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          905                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data       522176                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total          523081                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.948066                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.999330                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.999241                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.948066                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.999330                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.999241                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 677519.813520                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 681051.296792                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 681045.499767                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 677519.813520                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 681051.296792                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 681045.499767                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks          519774                       # number of writebacks
system.l3Dram.writebacks::total                519774                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          858                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data       521826                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total        522684                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          858                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data       521826                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total       522684                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    537554000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data 328777148000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total 329314702000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    537554000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data 328777148000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total 329314702000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.948066                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.999330                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.999241                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.948066                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.999330                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.999241                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 626519.813520                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 630051.296792                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 630045.499767                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 626519.813520                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 630051.296792                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 630045.499767                       # average overall mshr miss latency
system.l3Dram.replacements                     520465                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks       520192                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total       520192                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks       520192                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total       520192                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          199                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          199                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.ReadExReq_hits::.cpu.data             6                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                 6                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data       521257                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total          521257                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data 355004137000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total 355004137000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data       521263                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total        521263                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.999988                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.999988                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 681053.946518                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 681053.946518                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data       521257                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total       521257                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data 328420030000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total 328420030000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.999988                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 630053.946518                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 630053.946518                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst           47                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data          344                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total           391                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          858                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          569                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         1427                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    581312000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    386137000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total    967449000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          905                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data          913                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total         1818                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.948066                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.623220                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.784928                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 677519.813520                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 678623.901582                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 677960.056062                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          858                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          569                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         1427                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    537554000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    357118000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total    894672000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.948066                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.623220                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.784928                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 626519.813520                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 627623.901582                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 626960.056062                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              1100.110007                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                 1043794                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                522808                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.996515                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks     0.804639                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   397.986540                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data   701.318828                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.000098                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.048582                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.085610                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.134291                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         2343                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1779                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4          527                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.286011                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses               1566801                       # Number of tag accesses
system.l3Dram.tags.data_accesses              1566801                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1053975                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1053975                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1053983                       # number of overall hits
system.dcache.overall_hits::total             1053983                       # number of overall hits
system.dcache.demand_misses::.cpu.data         524159                       # number of demand (read+write) misses
system.dcache.demand_misses::total             524159                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        524355                       # number of overall misses
system.dcache.overall_misses::total            524355                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data 379450291000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total 379450291000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data 379450291000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total 379450291000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1578134                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1578134                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1578338                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1578338                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.332138                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.332138                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.332220                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.332220                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 723922.113328                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 723922.113328                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 723651.516625                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 723651.516625                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks          522902                       # number of writebacks
system.dcache.writebacks::total                522902                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          192                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             192                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          192                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            192                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data       523967                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        523967                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       524163                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       524163                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data 378292797000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total 378292797000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data 378433861000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total 378433861000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.332017                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.332017                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.332098                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.332098                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 721978.286801                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 721978.286801                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 721977.440224                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 721977.440224                       # average overall mshr miss latency
system.dcache.replacements                     523654                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          876225                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              876225                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          2444                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              2444                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    351321000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    351321000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       878669                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          878669                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.002781                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.002781                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 143748.363339                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 143748.363339                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         2444                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         2444                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    346433000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    346433000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002781                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.002781                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 141748.363339                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 141748.363339                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         177750                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             177750                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data       521715                       # number of WriteReq misses
system.dcache.WriteReq_misses::total           521715                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data 379098970000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total 379098970000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       699465                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         699465                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.745877                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.745877                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 726639.966265                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 726639.966265                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data          192                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total           192                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data       521523                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total       521523                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data 377946364000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total 377946364000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.745603                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.745603                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 724697.403566                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 724697.403566                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data             8                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                 8                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          196                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             196                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data          204                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total           204                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.960784                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.960784                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          196                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          196                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    141064000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    141064000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.960784                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.960784                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 719714.285714                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 719714.285714                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               187.566908                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1578146                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                524161                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  3.010804                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   187.566908                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.366342                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.366342                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          479                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2102499                       # Number of tag accesses
system.dcache.tags.data_accesses              2102499                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total             13                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst           10                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data            3                       # number of overall hits
system.DynamicCache.overall_hits::total            13                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst          848                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data       521823                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total       522671                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          848                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data       521823                       # number of overall misses
system.DynamicCache.overall_misses::total       522671                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    492496000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data 302163632000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total 302656128000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    492496000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data 302163632000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total 302656128000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          858                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data       521826                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total       522684                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          858                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data       521826                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total       522684                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.988345                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.999994                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.999975                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.988345                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.999994                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.999975                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580773.584906                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 579053.878422                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 579056.668535                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580773.584906                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 579053.878422                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 579056.668535                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks       519264                       # number of writebacks
system.DynamicCache.writebacks::total          519264                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          848                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data       521823                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total       522671                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          848                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data       521823                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total       522671                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    382256000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data 234326642000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total 234708898000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    382256000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data 234326642000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total 234708898000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.988345                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.999975                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.988345                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.999975                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450773.584906                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 449053.878422                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 449056.668535                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450773.584906                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 449053.878422                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 449056.668535                       # average overall mshr miss latency
system.DynamicCache.replacements              1038638                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks       519774                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total       519774                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks       519774                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total       519774                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total           18                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data       521257                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total       521257                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data 301835923000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total 301835923000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data       521257                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total       521257                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 579053.946518                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 579053.946518                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data       521257                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total       521257                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data 234072513000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total 234072513000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 449053.946518                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 449053.946518                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data            3                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          848                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          566                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         1414                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    492496000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    327709000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    820205000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          858                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          569                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         1427                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.988345                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.994728                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.990890                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580773.584906                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 578991.166078                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 580060.113154                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          848                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          566                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         1414                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    382256000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    254129000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    636385000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.988345                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.994728                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.990890                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450773.584906                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 448991.166078                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 450060.113154                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        1631.309087                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs           1042664                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs         1041945                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.000690                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   510.116314                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   398.749444                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data   722.443329                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.062270                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.048675                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.088189                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.199134                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         3307                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         2700                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4          580                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.403687                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses         2084627                       # Number of tag accesses
system.DynamicCache.tags.data_accesses        2084627                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                4471                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty       2082132                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            523770                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq             521521                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp            521521                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq           4471                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side      1571980                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         5059                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 1577039                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     67012032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side       117184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 67129216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                           2080851                       # Total snoops (count)
system.l2bar.snoopTraffic                    99790720                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples            2606845                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.000759                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.027535                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                  2604867     99.92%     99.92% # Request fanout histogram
system.l2bar.snoop_fanout::1                     1978      0.08%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total              2606845                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy           2096849000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy             5493000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          1572485000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 395154510000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 395154510000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
