0.6
2019.1
May 24 2019
15:06:07
C:/Users/15390/Desktop/DD/Mylab/lab1/LampCtrl_HDL/LampCtrl_HDL.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/15390/Desktop/DD/Mylab/lab1/LampCtrl_HDL/LampCtrl_HDL.srcs/sim_1/new/LampCtrl_1_sim.v,1698225985,verilog,,,,LampCtrl_1_sim,,,,,,,,
C:/Users/15390/logisim_evolution_workspace/Untitled/main/verilog/circuit/main.v,1698225285,verilog,,C:/Users/15390/Desktop/DD/Mylab/lab1/LampCtrl_HDL/LampCtrl_HDL.srcs/sim_1/new/LampCtrl_1_sim.v,,LampCtrl_1,,,,,,,,
C:/Users/15390/logisim_evolution_workspace/Untitled/main/verilog/gates/AND_GATE_3_INPUTS.v,1698224264,verilog,,C:/Users/15390/logisim_evolution_workspace/Untitled/main/verilog/gates/OR_GATE_4_INPUTS.v,,AND_GATE_3_INPUTS,,,,,,,,
C:/Users/15390/logisim_evolution_workspace/Untitled/main/verilog/gates/OR_GATE_4_INPUTS.v,1698224264,verilog,,C:/Users/15390/logisim_evolution_workspace/Untitled/main/verilog/circuit/main.v,,OR_GATE_4_INPUTS,,,,,,,,
