# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_4.srcs/sources_1/new/iesire.v" \
"../../../../project_4.srcs/sources_1/new/intrare.v" \
"../../../../project_4.srcs/sources_1/new/uat.v" \
"../../../../project_4.srcs/sources_1/new/sumator4b.v" \
"../../../../project_4.ip_user_files/bd/design_1/ip/design_1_iesire_0_0_1/sim/design_1_iesire_0_0.v" \
"../../../../project_4.ip_user_files/bd/design_1/ip/design_1_intrare_0_0_1/sim/design_1_intrare_0_0.v" \
"../../../../project_4.ip_user_files/bd/design_1/ip/design_1_sumator4b_0_0_1/sim/design_1_sumator4b_0_0.v" \
"../../../../project_4.ip_user_files/bd/design_1/ip/design_1_sumator4b_1_0_1/sim/design_1_sumator4b_1_0.v" \
"../../../../project_4.ip_user_files/bd/design_1/ip/design_1_sumator4b_2_0_1/sim/design_1_sumator4b_2_0.v" \
"../../../../project_4.ip_user_files/bd/design_1/ip/design_1_sumator4b_3_0_1/sim/design_1_sumator4b_3_0.v" \
"../../../../project_4.ip_user_files/bd/design_1/ip/design_1_uat_0_0_1/sim/design_1_uat_0_0.v" \
"../../../../project_4.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../project_4.srcs/sim_1/new/simulare1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
