//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48 // -- Begin function triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48
                                        // @triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48
.visible .entry triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48(
	.param .u64 .ptr .global .align 1 triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_8,
	.param .u32 triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_9
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<28>;
	.reg .b32 	%r<38>;
	.reg .f32 	%f<42>;
	.reg .b64 	%rd<78>;
	.loc	1 19 0                          // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:19:0

// %bb.0:
	ld.param.u64 	%rd28, [triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_0];
	ld.param.u64 	%rd29, [triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_1];
$L__tmp0:
	.loc	1 21 28                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:21:33
	shl.b32 	%r17, %r1, 9;
	ld.param.u64 	%rd30, [triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_2];
	ld.param.u64 	%rd31, [triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_3];
	.loc	1 22 36                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:22:36
	mov.u32 	%r18, %tid.x;
	shl.b32 	%r19, %r18, 1;
	ld.param.u64 	%rd8, [triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_4];
	and.b32  	%r20, %r19, 510;
	ld.param.u64 	%rd32, [triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_5];
	.loc	1 22 23                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:22:23
	or.b32  	%r21, %r17, %r20;
	ld.param.u64 	%rd33, [triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_6];
	ld.param.u64 	%rd34, [triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_7];
	.loc	1 24 21                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:24:21
	shr.s32 	%r23, %r21, 31;
	shr.u32 	%r24, %r23, 26;
	add.s32 	%r25, %r21, %r24;
	shr.s32 	%r26, %r25, 6;
	ld.param.u64 	%rd35, [triton_poi_fused__prelu_kernel__unsafe_index_add_mul_sub_48_param_8];
	.loc	1 24 27                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:24:27
	shr.u32 	%r27, %r26, 26;
	add.s32 	%r28, %r26, %r27;
	and.b32  	%r29, %r28, -64;
	sub.s32 	%r30, %r26, %r29;
	.loc	1 25 19                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:25:19
	and.b32  	%r31, %r25, -64;
	sub.s32 	%r32, %r21, %r31;
	.loc	1 26 19                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:26:19
	bfe.s32 	%r33, %r1, 22, 1;
	shr.u32 	%r34, %r33, 20;
	add.s32 	%r35, %r21, %r34;
	shr.s32 	%r36, %r35, 12;
	.loc	1 28 30                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:28:30
	mul.wide.s32 	%rd36, %r30, 8;
	add.s64 	%rd2, %rd29, %rd36;
	mov.pred 	%p1, -1;
	.loc	1 28 35                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:28:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 29 30                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:29:30
	mul.wide.s32 	%rd37, %r32, 8;
	add.s64 	%rd7, %rd30, %rd37;
	.loc	1 29 35                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:29:35
	// begin inline asm
	mov.u64 %rd5, 0x0;
	mov.u64 %rd6, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd5, %rd6 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 30 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:30:20
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 32 31                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:32:31
	add.s64 	%rd11, %rd32, %rd37;
	.loc	1 32 36                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:32:36
	// begin inline asm
	mov.u64 %rd9, 0x0;
	mov.u64 %rd10, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd9, %rd10 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 33 31                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:33:31
	mul.wide.s32 	%rd38, %r32, 4;
	add.s64 	%rd12, %rd33, %rd38;
	.loc	1 33 36                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:33:36
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r3, %r4 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 34 31                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:34:31
	add.s64 	%rd14, %rd34, %rd36;
	.loc	1 34 36                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:34:36
	// begin inline asm
	mov.u64 %rd13, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd13 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd15, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd15 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 35 31                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:35:31
	mul.wide.s32 	%rd39, %r30, 4;
	add.s64 	%rd17, %rd35, %rd39;
	.loc	1 35 36                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:35:36
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd17 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r5;
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd17 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r6;
	.loc	1 39 32                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:39:32
	shr.u64 	%rd40, %rd1, 58;
	and.b64  	%rd41, %rd40, 32;
	add.s64 	%rd42, %rd41, %rd1;
	.loc	1 43 52                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:43:52
	shl.b32 	%r37, %r36, 10;
	.loc	1 43 30                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:43:30
	shl.b64 	%rd43, %rd5, 2;
	add.s64 	%rd44, %rd31, %rd43;
	shr.u64 	%rd45, %rd5, 56;
	and.b64  	%rd46, %rd45, 128;
	add.s64 	%rd47, %rd44, %rd46;
	shl.b64 	%rd48, %rd42, 7;
	add.s64 	%rd49, %rd47, %rd48;
	mul.wide.s32 	%rd50, %r37, 4;
	add.s64 	%rd19, %rd49, %rd50;
	shl.b64 	%rd51, %rd6, 2;
	add.s64 	%rd52, %rd31, %rd51;
	shr.u64 	%rd53, %rd6, 56;
	and.b64  	%rd54, %rd53, 128;
	add.s64 	%rd55, %rd52, %rd54;
	add.s64 	%rd56, %rd55, %rd48;
	add.s64 	%rd20, %rd56, %rd50;
	.loc	1 43 57                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:43:57
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 51 31                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:51:31
	shl.b64 	%rd57, %rd9, 2;
	add.s64 	%rd58, %rd31, %rd57;
	shr.u64 	%rd59, %rd9, 56;
	and.b64  	%rd60, %rd59, 128;
	add.s64 	%rd61, %rd58, %rd60;
	add.s64 	%rd62, %rd61, %rd48;
	add.s64 	%rd21, %rd62, %rd50;
	shl.b64 	%rd63, %rd10, 2;
	add.s64 	%rd64, %rd31, %rd63;
	shr.u64 	%rd65, %rd10, 56;
	and.b64  	%rd66, %rd65, 128;
	add.s64 	%rd67, %rd64, %rd66;
	add.s64 	%rd68, %rd67, %rd48;
	add.s64 	%rd22, %rd68, %rd50;
	.loc	1 51 59                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:51:59
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd21 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 60 35                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:60:35
	shr.u64 	%rd69, %rd13, 58;
	and.b64  	%rd70, %rd69, 32;
	add.s64 	%rd71, %rd70, %rd13;
	.loc	1 61 31                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:61:31
	shl.b64 	%rd72, %rd71, 7;
	add.s64 	%rd73, %rd47, %rd72;
	add.s64 	%rd23, %rd73, %rd50;
	add.s64 	%rd74, %rd55, %rd72;
	add.s64 	%rd24, %rd74, %rd50;
	.loc	1 61 59                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:61:59
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd23 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd24 + 0 ];
	// end inline asm
	.loc	1 65 31                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:65:31
	add.s64 	%rd75, %rd61, %rd72;
	add.s64 	%rd25, %rd75, %rd50;
	add.s64 	%rd76, %rd67, %rd72;
	add.s64 	%rd26, %rd76, %rd50;
	.loc	1 65 60                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:65:60
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd25 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd26 + 0 ];
	// end inline asm
	.loc	1 61 59                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:61:59
	mov.b32 	%f3, %r7;
	mov.b32 	%f4, %r11;
	.loc	1 62 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:62:20
	setp.gt.f32 	%p20, %f4, 0f00000000;
	setp.gt.f32 	%p21, %f3, 0f00000000;
	.loc	1 63 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:63:20
	mov.b32 	%f5, %r2;
	mul.f32 	%f6, %f5, %f4;
	mul.f32 	%f7, %f5, %f3;
	.loc	1 64 35                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:64:35
	selp.f32 	%f8, %f3, %f7, %p21;
	selp.f32 	%f9, %f4, %f6, %p20;
	.loc	1 65 60                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:65:60
	mov.b32 	%f10, %r9;
	mov.b32 	%f11, %r13;
	.loc	1 66 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:66:20
	setp.gt.f32 	%p22, %f11, 0f00000000;
	setp.gt.f32 	%p23, %f10, 0f00000000;
	.loc	1 67 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:67:20
	mul.f32 	%f12, %f5, %f11;
	mul.f32 	%f13, %f5, %f10;
	.loc	1 68 35                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:68:35
	selp.f32 	%f14, %f10, %f13, %p23;
	selp.f32 	%f15, %f11, %f12, %p22;
	.loc	1 69 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:69:20
	sub.f32 	%f16, %f15, %f9;
	sub.f32 	%f17, %f14, %f8;
	.loc	1 70 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:70:20
	mov.b32 	%f18, %r3;
	.loc	1 71 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:71:20
	fma.rn.f32 	%f19, %f17, %f18, %f8;
	fma.rn.f32 	%f20, %f16, %f18, %f9;
	.loc	1 61 59                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:61:59
	mov.b32 	%f21, %r8;
	mov.b32 	%f22, %r12;
	.loc	1 62 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:62:20
	setp.gt.f32 	%p24, %f22, 0f00000000;
	setp.gt.f32 	%p25, %f21, 0f00000000;
	.loc	1 63 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:63:20
	mul.f32 	%f23, %f5, %f22;
	mul.f32 	%f24, %f5, %f21;
	.loc	1 64 35                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:64:35
	selp.f32 	%f25, %f21, %f24, %p25;
	selp.f32 	%f26, %f22, %f23, %p24;
	.loc	1 65 60                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:65:60
	mov.b32 	%f27, %r10;
	mov.b32 	%f28, %r14;
	.loc	1 66 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:66:20
	setp.gt.f32 	%p26, %f28, 0f00000000;
	setp.gt.f32 	%p27, %f27, 0f00000000;
	.loc	1 67 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:67:20
	mul.f32 	%f29, %f5, %f28;
	mul.f32 	%f30, %f5, %f27;
	.loc	1 68 35                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:68:35
	selp.f32 	%f31, %f27, %f30, %p27;
	selp.f32 	%f32, %f28, %f29, %p26;
	.loc	1 69 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:69:20
	sub.f32 	%f33, %f32, %f26;
	sub.f32 	%f34, %f31, %f25;
	.loc	1 70 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:70:20
	mov.b32 	%f35, %r4;
	.loc	1 71 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:71:20
	fma.rn.f32 	%f36, %f34, %f35, %f25;
	fma.rn.f32 	%f37, %f33, %f35, %f26;
	.loc	1 72 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:72:20
	sub.f32 	%f38, %f20, %f19;
	sub.f32 	%f39, %f37, %f36;
	.loc	1 74 20                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:74:20
	fma.rn.f32 	%f40, %f38, %f1, %f19;
	fma.rn.f32 	%f41, %f39, %f2, %f36;
	.loc	1 75 28                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:75:28
	mul.wide.s32 	%rd77, %r21, 4;
	add.s64 	%rd27, %rd28, %rd77;
	.loc	1 75 40                         // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:75:40
	mov.b32 	%r15, %f40;
	mov.b32 	%r16, %f41;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd27 + 0 ], { %r15, %r16 };
	// end inline asm
	.loc	1 75 4                          // c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py:75:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/2x/c2xy52gi7a4sbqxxlfqapclrqvmx6dxxb7tjfy74txjcskr4d2zi.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 50
.b8 120
.b8 121
.b8 53
.b8 50
.b8 103
.b8 105
.b8 55
.b8 97
.b8 52
.b8 115
.b8 98
.b8 113
.b8 120
.b8 120
.b8 108
.b8 102
.b8 113
.b8 97
.b8 112
.b8 99
.b8 108
.b8 114
.b8 113
.b8 118
.b8 109
.b8 120
.b8 54
.b8 100
.b8 120
.b8 120
.b8 98
.b8 55
.b8 116
.b8 106
.b8 102
.b8 121
.b8 55
.b8 52
.b8 116
.b8 120
.b8 106
.b8 99
.b8 115
.b8 107
.b8 114
.b8 52
.b8 100
.b8 50
.b8 122
.b8 105
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 50
.b8 120
.b8 0
	}
	.section	.debug_macinfo	{	}
