DPU 0, Thread 0, Cycles: 592
DPU 0, Thread 1, Cycles: 448
DPU 0, Thread 2, Cycles: 480
DPU 0, Thread 3, Cycles: 464
DPU 0, Thread 4, Cycles: 496
DPU 0, Thread 5, Cycles: 496
DPU 0, Thread 6, Cycles: 512
DPU 0, Thread 7, Cycles: 544
DPU 0, Thread 8, Cycles: 560
DPU 0, Thread 9, Cycles: 576
DPU 0, Thread 10, Cycles: 576
DPU 0, Thread 11, Cycles: 576
DPU 0, Thread 12, Cycles: 576
DPU 0, Thread 13, Cycles: 576
DPU 0, Thread 14, Cycles: 576
DPU 0, Thread 15, Cycles: 576
DPU 1, Thread 0, Cycles: 592
DPU 1, Thread 1, Cycles: 448
DPU 1, Thread 2, Cycles: 480
DPU 1, Thread 3, Cycles: 464
DPU 1, Thread 4, Cycles: 496
DPU 1, Thread 5, Cycles: 496
DPU 1, Thread 6, Cycles: 512
DPU 1, Thread 7, Cycles: 544
DPU 1, Thread 8, Cycles: 560
DPU 1, Thread 9, Cycles: 576
DPU 1, Thread 10, Cycles: 576
DPU 1, Thread 11, Cycles: 576
DPU 1, Thread 12, Cycles: 576
DPU 1, Thread 13, Cycles: 576
DPU 1, Thread 14, Cycles: 576
DPU 1, Thread 15, Cycles: 576
DPU 2, Thread 0, Cycles: 592
DPU 2, Thread 1, Cycles: 448
DPU 2, Thread 2, Cycles: 480
DPU 2, Thread 3, Cycles: 464
DPU 2, Thread 4, Cycles: 496
DPU 2, Thread 5, Cycles: 496
DPU 2, Thread 6, Cycles: 512
DPU 2, Thread 7, Cycles: 544
DPU 2, Thread 8, Cycles: 560
DPU 2, Thread 9, Cycles: 576
DPU 2, Thread 10, Cycles: 576
DPU 2, Thread 11, Cycles: 576
DPU 2, Thread 12, Cycles: 576
DPU 2, Thread 13, Cycles: 576
DPU 2, Thread 14, Cycles: 576
DPU 2, Thread 15, Cycles: 576
DPU 3, Thread 0, Cycles: 592
DPU 3, Thread 1, Cycles: 448
DPU 3, Thread 2, Cycles: 480
DPU 3, Thread 3, Cycles: 464
DPU 3, Thread 4, Cycles: 496
DPU 3, Thread 5, Cycles: 496
DPU 3, Thread 6, Cycles: 512
DPU 3, Thread 7, Cycles: 544
DPU 3, Thread 8, Cycles: 560
DPU 3, Thread 9, Cycles: 576
DPU 3, Thread 10, Cycles: 576
DPU 3, Thread 11, Cycles: 576
DPU 3, Thread 12, Cycles: 576
DPU 3, Thread 13, Cycles: 576
DPU 3, Thread 14, Cycles: 576
DPU 3, Thread 15, Cycles: 576
DPU 4, Thread 0, Cycles: 592
DPU 4, Thread 1, Cycles: 448
DPU 4, Thread 2, Cycles: 480
DPU 4, Thread 3, Cycles: 464
DPU 4, Thread 4, Cycles: 496
DPU 4, Thread 5, Cycles: 496
DPU 4, Thread 6, Cycles: 512
DPU 4, Thread 7, Cycles: 544
DPU 4, Thread 8, Cycles: 560
DPU 4, Thread 9, Cycles: 576
DPU 4, Thread 10, Cycles: 576
DPU 4, Thread 11, Cycles: 576
DPU 4, Thread 12, Cycles: 576
DPU 4, Thread 13, Cycles: 576
DPU 4, Thread 14, Cycles: 576
DPU 4, Thread 15, Cycles: 576
DPU 5, Thread 0, Cycles: 576
DPU 5, Thread 1, Cycles: 448
DPU 5, Thread 2, Cycles: 480
DPU 5, Thread 3, Cycles: 464
DPU 5, Thread 4, Cycles: 496
DPU 5, Thread 5, Cycles: 496
DPU 5, Thread 6, Cycles: 512
DPU 5, Thread 7, Cycles: 544
DPU 5, Thread 8, Cycles: 560
DPU 5, Thread 9, Cycles: 576
DPU 5, Thread 10, Cycles: 576
DPU 5, Thread 11, Cycles: 576
DPU 5, Thread 12, Cycles: 576
DPU 5, Thread 13, Cycles: 576
DPU 5, Thread 14, Cycles: 592
DPU 5, Thread 15, Cycles: 384
DPU 6, Thread 0, Cycles: 576
DPU 6, Thread 1, Cycles: 448
DPU 6, Thread 2, Cycles: 480
DPU 6, Thread 3, Cycles: 464
DPU 6, Thread 4, Cycles: 496
DPU 6, Thread 5, Cycles: 496
DPU 6, Thread 6, Cycles: 512
DPU 6, Thread 7, Cycles: 544
DPU 6, Thread 8, Cycles: 560
DPU 6, Thread 9, Cycles: 576
DPU 6, Thread 10, Cycles: 576
DPU 6, Thread 11, Cycles: 576
DPU 6, Thread 12, Cycles: 576
DPU 6, Thread 13, Cycles: 576
DPU 6, Thread 14, Cycles: 592
DPU 6, Thread 15, Cycles: 384
DPU 7, Thread 0, Cycles: 576
DPU 7, Thread 1, Cycles: 448
DPU 7, Thread 2, Cycles: 480
DPU 7, Thread 3, Cycles: 464
DPU 7, Thread 4, Cycles: 496
DPU 7, Thread 5, Cycles: 496
DPU 7, Thread 6, Cycles: 512
DPU 7, Thread 7, Cycles: 544
DPU 7, Thread 8, Cycles: 560
DPU 7, Thread 9, Cycles: 576
DPU 7, Thread 10, Cycles: 576
DPU 7, Thread 11, Cycles: 576
DPU 7, Thread 12, Cycles: 576
DPU 7, Thread 13, Cycles: 576
DPU 7, Thread 14, Cycles: 592
DPU 7, Thread 15, Cycles: 384
DPU 8, Thread 0, Cycles: 576
DPU 8, Thread 1, Cycles: 448
DPU 8, Thread 2, Cycles: 480
DPU 8, Thread 3, Cycles: 464
DPU 8, Thread 4, Cycles: 496
DPU 8, Thread 5, Cycles: 496
DPU 8, Thread 6, Cycles: 512
DPU 8, Thread 7, Cycles: 544
DPU 8, Thread 8, Cycles: 560
DPU 8, Thread 9, Cycles: 576
DPU 8, Thread 10, Cycles: 576
DPU 8, Thread 11, Cycles: 576
DPU 8, Thread 12, Cycles: 576
DPU 8, Thread 13, Cycles: 576
DPU 8, Thread 14, Cycles: 592
DPU 8, Thread 15, Cycles: 384
DPU 9, Thread 0, Cycles: 576
DPU 9, Thread 1, Cycles: 448
DPU 9, Thread 2, Cycles: 480
DPU 9, Thread 3, Cycles: 464
DPU 9, Thread 4, Cycles: 496
DPU 9, Thread 5, Cycles: 496
DPU 9, Thread 6, Cycles: 512
DPU 9, Thread 7, Cycles: 544
DPU 9, Thread 8, Cycles: 560
DPU 9, Thread 9, Cycles: 576
DPU 9, Thread 10, Cycles: 576
DPU 9, Thread 11, Cycles: 576
DPU 9, Thread 12, Cycles: 576
DPU 9, Thread 13, Cycles: 576
DPU 9, Thread 14, Cycles: 592
DPU 9, Thread 15, Cycles: 384
DPU 10, Thread 0, Cycles: 576
DPU 10, Thread 1, Cycles: 448
DPU 10, Thread 2, Cycles: 480
DPU 10, Thread 3, Cycles: 464
DPU 10, Thread 4, Cycles: 496
DPU 10, Thread 5, Cycles: 496
DPU 10, Thread 6, Cycles: 512
DPU 10, Thread 7, Cycles: 544
DPU 10, Thread 8, Cycles: 560
DPU 10, Thread 9, Cycles: 576
DPU 10, Thread 10, Cycles: 576
DPU 10, Thread 11, Cycles: 576
DPU 10, Thread 12, Cycles: 576
DPU 10, Thread 13, Cycles: 576
DPU 10, Thread 14, Cycles: 592
DPU 10, Thread 15, Cycles: 384
DPU 11, Thread 0, Cycles: 576
DPU 11, Thread 1, Cycles: 448
DPU 11, Thread 2, Cycles: 480
DPU 11, Thread 3, Cycles: 464
DPU 11, Thread 4, Cycles: 496
DPU 11, Thread 5, Cycles: 496
DPU 11, Thread 6, Cycles: 512
DPU 11, Thread 7, Cycles: 544
DPU 11, Thread 8, Cycles: 560
DPU 11, Thread 9, Cycles: 576
DPU 11, Thread 10, Cycles: 576
DPU 11, Thread 11, Cycles: 576
DPU 11, Thread 12, Cycles: 576
DPU 11, Thread 13, Cycles: 576
DPU 11, Thread 14, Cycles: 592
DPU 11, Thread 15, Cycles: 384
DPU 12, Thread 0, Cycles: 576
DPU 12, Thread 1, Cycles: 448
DPU 12, Thread 2, Cycles: 480
DPU 12, Thread 3, Cycles: 464
DPU 12, Thread 4, Cycles: 496
DPU 12, Thread 5, Cycles: 496
DPU 12, Thread 6, Cycles: 512
DPU 12, Thread 7, Cycles: 544
DPU 12, Thread 8, Cycles: 560
DPU 12, Thread 9, Cycles: 576
DPU 12, Thread 10, Cycles: 576
DPU 12, Thread 11, Cycles: 576
DPU 12, Thread 12, Cycles: 576
DPU 12, Thread 13, Cycles: 576
DPU 12, Thread 14, Cycles: 592
DPU 12, Thread 15, Cycles: 384
DPU 13, Thread 0, Cycles: 576
DPU 13, Thread 1, Cycles: 448
DPU 13, Thread 2, Cycles: 480
DPU 13, Thread 3, Cycles: 464
DPU 13, Thread 4, Cycles: 496
DPU 13, Thread 5, Cycles: 496
DPU 13, Thread 6, Cycles: 512
DPU 13, Thread 7, Cycles: 544
DPU 13, Thread 8, Cycles: 560
DPU 13, Thread 9, Cycles: 576
DPU 13, Thread 10, Cycles: 576
DPU 13, Thread 11, Cycles: 576
DPU 13, Thread 12, Cycles: 576
DPU 13, Thread 13, Cycles: 576
DPU 13, Thread 14, Cycles: 592
DPU 13, Thread 15, Cycles: 384
DPU 14, Thread 0, Cycles: 576
DPU 14, Thread 1, Cycles: 448
DPU 14, Thread 2, Cycles: 480
DPU 14, Thread 3, Cycles: 464
DPU 14, Thread 4, Cycles: 496
DPU 14, Thread 5, Cycles: 496
DPU 14, Thread 6, Cycles: 512
DPU 14, Thread 7, Cycles: 544
DPU 14, Thread 8, Cycles: 560
DPU 14, Thread 9, Cycles: 576
DPU 14, Thread 10, Cycles: 576
DPU 14, Thread 11, Cycles: 576
DPU 14, Thread 12, Cycles: 576
DPU 14, Thread 13, Cycles: 576
DPU 14, Thread 14, Cycles: 592
DPU 14, Thread 15, Cycles: 384
DPU 15, Thread 0, Cycles: 576
DPU 15, Thread 1, Cycles: 448
DPU 15, Thread 2, Cycles: 480
DPU 15, Thread 3, Cycles: 464
DPU 15, Thread 4, Cycles: 496
DPU 15, Thread 5, Cycles: 496
DPU 15, Thread 6, Cycles: 512
DPU 15, Thread 7, Cycles: 544
DPU 15, Thread 8, Cycles: 560
DPU 15, Thread 9, Cycles: 576
DPU 15, Thread 10, Cycles: 576
DPU 15, Thread 11, Cycles: 576
DPU 15, Thread 12, Cycles: 576
DPU 15, Thread 13, Cycles: 576
DPU 15, Thread 14, Cycles: 592
DPU 15, Thread 15, Cycles: 384
DPU 16, Thread 0, Cycles: 576
DPU 16, Thread 1, Cycles: 448
DPU 16, Thread 2, Cycles: 480
DPU 16, Thread 3, Cycles: 464
DPU 16, Thread 4, Cycles: 496
DPU 16, Thread 5, Cycles: 496
DPU 16, Thread 6, Cycles: 512
DPU 16, Thread 7, Cycles: 544
DPU 16, Thread 8, Cycles: 560
DPU 16, Thread 9, Cycles: 576
DPU 16, Thread 10, Cycles: 576
DPU 16, Thread 11, Cycles: 576
DPU 16, Thread 12, Cycles: 576
DPU 16, Thread 13, Cycles: 576
DPU 16, Thread 14, Cycles: 592
DPU 16, Thread 15, Cycles: 384
DPU 17, Thread 0, Cycles: 576
DPU 17, Thread 1, Cycles: 448
DPU 17, Thread 2, Cycles: 480
DPU 17, Thread 3, Cycles: 464
DPU 17, Thread 4, Cycles: 496
DPU 17, Thread 5, Cycles: 496
DPU 17, Thread 6, Cycles: 512
DPU 17, Thread 7, Cycles: 544
DPU 17, Thread 8, Cycles: 560
DPU 17, Thread 9, Cycles: 576
DPU 17, Thread 10, Cycles: 576
DPU 17, Thread 11, Cycles: 576
DPU 17, Thread 12, Cycles: 576
DPU 17, Thread 13, Cycles: 576
DPU 17, Thread 14, Cycles: 592
DPU 17, Thread 15, Cycles: 384
DPU 18, Thread 0, Cycles: 576
DPU 18, Thread 1, Cycles: 448
DPU 18, Thread 2, Cycles: 480
DPU 18, Thread 3, Cycles: 464
DPU 18, Thread 4, Cycles: 496
DPU 18, Thread 5, Cycles: 496
DPU 18, Thread 6, Cycles: 512
DPU 18, Thread 7, Cycles: 544
DPU 18, Thread 8, Cycles: 560
DPU 18, Thread 9, Cycles: 576
DPU 18, Thread 10, Cycles: 576
DPU 18, Thread 11, Cycles: 576
DPU 18, Thread 12, Cycles: 576
DPU 18, Thread 13, Cycles: 576
DPU 18, Thread 14, Cycles: 592
DPU 18, Thread 15, Cycles: 384
DPU 19, Thread 0, Cycles: 576
DPU 19, Thread 1, Cycles: 448
DPU 19, Thread 2, Cycles: 480
DPU 19, Thread 3, Cycles: 464
DPU 19, Thread 4, Cycles: 496
DPU 19, Thread 5, Cycles: 496
DPU 19, Thread 6, Cycles: 512
DPU 19, Thread 7, Cycles: 544
DPU 19, Thread 8, Cycles: 560
DPU 19, Thread 9, Cycles: 576
DPU 19, Thread 10, Cycles: 576
DPU 19, Thread 11, Cycles: 576
DPU 19, Thread 12, Cycles: 576
DPU 19, Thread 13, Cycles: 576
DPU 19, Thread 14, Cycles: 592
DPU 19, Thread 15, Cycles: 384
DPU 20, Thread 0, Cycles: 576
DPU 20, Thread 1, Cycles: 448
DPU 20, Thread 2, Cycles: 480
DPU 20, Thread 3, Cycles: 464
DPU 20, Thread 4, Cycles: 496
DPU 20, Thread 5, Cycles: 496
DPU 20, Thread 6, Cycles: 512
DPU 20, Thread 7, Cycles: 544
DPU 20, Thread 8, Cycles: 560
DPU 20, Thread 9, Cycles: 576
DPU 20, Thread 10, Cycles: 576
DPU 20, Thread 11, Cycles: 576
DPU 20, Thread 12, Cycles: 576
DPU 20, Thread 13, Cycles: 576
DPU 20, Thread 14, Cycles: 592
DPU 20, Thread 15, Cycles: 384
DPU 21, Thread 0, Cycles: 576
DPU 21, Thread 1, Cycles: 448
DPU 21, Thread 2, Cycles: 480
DPU 21, Thread 3, Cycles: 464
DPU 21, Thread 4, Cycles: 496
DPU 21, Thread 5, Cycles: 496
DPU 21, Thread 6, Cycles: 512
DPU 21, Thread 7, Cycles: 544
DPU 21, Thread 8, Cycles: 560
DPU 21, Thread 9, Cycles: 576
DPU 21, Thread 10, Cycles: 576
DPU 21, Thread 11, Cycles: 576
DPU 21, Thread 12, Cycles: 576
DPU 21, Thread 13, Cycles: 576
DPU 21, Thread 14, Cycles: 592
DPU 21, Thread 15, Cycles: 384
DPU 22, Thread 0, Cycles: 576
DPU 22, Thread 1, Cycles: 448
DPU 22, Thread 2, Cycles: 480
DPU 22, Thread 3, Cycles: 464
DPU 22, Thread 4, Cycles: 496
DPU 22, Thread 5, Cycles: 496
DPU 22, Thread 6, Cycles: 512
DPU 22, Thread 7, Cycles: 544
DPU 22, Thread 8, Cycles: 560
DPU 22, Thread 9, Cycles: 576
DPU 22, Thread 10, Cycles: 576
DPU 22, Thread 11, Cycles: 576
DPU 22, Thread 12, Cycles: 576
DPU 22, Thread 13, Cycles: 576
DPU 22, Thread 14, Cycles: 592
DPU 22, Thread 15, Cycles: 384
DPU 23, Thread 0, Cycles: 576
DPU 23, Thread 1, Cycles: 448
DPU 23, Thread 2, Cycles: 480
DPU 23, Thread 3, Cycles: 464
DPU 23, Thread 4, Cycles: 496
DPU 23, Thread 5, Cycles: 496
DPU 23, Thread 6, Cycles: 512
DPU 23, Thread 7, Cycles: 544
DPU 23, Thread 8, Cycles: 560
DPU 23, Thread 9, Cycles: 576
DPU 23, Thread 10, Cycles: 576
DPU 23, Thread 11, Cycles: 576
DPU 23, Thread 12, Cycles: 576
DPU 23, Thread 13, Cycles: 576
DPU 23, Thread 14, Cycles: 592
DPU 23, Thread 15, Cycles: 384
DPU 24, Thread 0, Cycles: 576
DPU 24, Thread 1, Cycles: 448
DPU 24, Thread 2, Cycles: 480
DPU 24, Thread 3, Cycles: 464
DPU 24, Thread 4, Cycles: 496
DPU 24, Thread 5, Cycles: 496
DPU 24, Thread 6, Cycles: 512
DPU 24, Thread 7, Cycles: 544
DPU 24, Thread 8, Cycles: 560
DPU 24, Thread 9, Cycles: 576
DPU 24, Thread 10, Cycles: 576
DPU 24, Thread 11, Cycles: 576
DPU 24, Thread 12, Cycles: 576
DPU 24, Thread 13, Cycles: 576
DPU 24, Thread 14, Cycles: 592
DPU 24, Thread 15, Cycles: 384
DPU 25, Thread 0, Cycles: 576
DPU 25, Thread 1, Cycles: 448
DPU 25, Thread 2, Cycles: 480
DPU 25, Thread 3, Cycles: 464
DPU 25, Thread 4, Cycles: 496
DPU 25, Thread 5, Cycles: 496
DPU 25, Thread 6, Cycles: 512
DPU 25, Thread 7, Cycles: 544
DPU 25, Thread 8, Cycles: 560
DPU 25, Thread 9, Cycles: 576
DPU 25, Thread 10, Cycles: 576
DPU 25, Thread 11, Cycles: 576
DPU 25, Thread 12, Cycles: 576
DPU 25, Thread 13, Cycles: 576
DPU 25, Thread 14, Cycles: 592
DPU 25, Thread 15, Cycles: 384
DPU 26, Thread 0, Cycles: 576
DPU 26, Thread 1, Cycles: 448
DPU 26, Thread 2, Cycles: 480
DPU 26, Thread 3, Cycles: 464
DPU 26, Thread 4, Cycles: 496
DPU 26, Thread 5, Cycles: 496
DPU 26, Thread 6, Cycles: 512
DPU 26, Thread 7, Cycles: 544
DPU 26, Thread 8, Cycles: 560
DPU 26, Thread 9, Cycles: 576
DPU 26, Thread 10, Cycles: 576
DPU 26, Thread 11, Cycles: 576
DPU 26, Thread 12, Cycles: 576
DPU 26, Thread 13, Cycles: 576
DPU 26, Thread 14, Cycles: 592
DPU 26, Thread 15, Cycles: 384
DPU 27, Thread 0, Cycles: 576
DPU 27, Thread 1, Cycles: 448
DPU 27, Thread 2, Cycles: 480
DPU 27, Thread 3, Cycles: 464
DPU 27, Thread 4, Cycles: 496
DPU 27, Thread 5, Cycles: 496
DPU 27, Thread 6, Cycles: 512
DPU 27, Thread 7, Cycles: 544
DPU 27, Thread 8, Cycles: 560
DPU 27, Thread 9, Cycles: 576
DPU 27, Thread 10, Cycles: 576
DPU 27, Thread 11, Cycles: 576
DPU 27, Thread 12, Cycles: 576
DPU 27, Thread 13, Cycles: 576
DPU 27, Thread 14, Cycles: 592
DPU 27, Thread 15, Cycles: 384
DPU 28, Thread 0, Cycles: 576
DPU 28, Thread 1, Cycles: 448
DPU 28, Thread 2, Cycles: 480
DPU 28, Thread 3, Cycles: 464
DPU 28, Thread 4, Cycles: 496
DPU 28, Thread 5, Cycles: 496
DPU 28, Thread 6, Cycles: 512
DPU 28, Thread 7, Cycles: 544
DPU 28, Thread 8, Cycles: 560
DPU 28, Thread 9, Cycles: 576
DPU 28, Thread 10, Cycles: 576
DPU 28, Thread 11, Cycles: 576
DPU 28, Thread 12, Cycles: 576
DPU 28, Thread 13, Cycles: 576
DPU 28, Thread 14, Cycles: 592
DPU 28, Thread 15, Cycles: 384
DPU 29, Thread 0, Cycles: 576
DPU 29, Thread 1, Cycles: 448
DPU 29, Thread 2, Cycles: 480
DPU 29, Thread 3, Cycles: 464
DPU 29, Thread 4, Cycles: 496
DPU 29, Thread 5, Cycles: 496
DPU 29, Thread 6, Cycles: 512
DPU 29, Thread 7, Cycles: 544
DPU 29, Thread 8, Cycles: 560
DPU 29, Thread 9, Cycles: 576
DPU 29, Thread 10, Cycles: 576
DPU 29, Thread 11, Cycles: 576
DPU 29, Thread 12, Cycles: 576
DPU 29, Thread 13, Cycles: 576
DPU 29, Thread 14, Cycles: 592
DPU 29, Thread 15, Cycles: 384
DPU 30, Thread 0, Cycles: 576
DPU 30, Thread 1, Cycles: 448
DPU 30, Thread 2, Cycles: 480
DPU 30, Thread 3, Cycles: 464
DPU 30, Thread 4, Cycles: 496
DPU 30, Thread 5, Cycles: 496
DPU 30, Thread 6, Cycles: 512
DPU 30, Thread 7, Cycles: 544
DPU 30, Thread 8, Cycles: 560
DPU 30, Thread 9, Cycles: 576
DPU 30, Thread 10, Cycles: 576
DPU 30, Thread 11, Cycles: 576
DPU 30, Thread 12, Cycles: 576
DPU 30, Thread 13, Cycles: 576
DPU 30, Thread 14, Cycles: 592
DPU 30, Thread 15, Cycles: 384
DPU 31, Thread 0, Cycles: 576
DPU 31, Thread 1, Cycles: 448
DPU 31, Thread 2, Cycles: 480
DPU 31, Thread 3, Cycles: 464
DPU 31, Thread 4, Cycles: 496
DPU 31, Thread 5, Cycles: 496
DPU 31, Thread 6, Cycles: 512
DPU 31, Thread 7, Cycles: 544
DPU 31, Thread 8, Cycles: 560
DPU 31, Thread 9, Cycles: 576
DPU 31, Thread 10, Cycles: 576
DPU 31, Thread 11, Cycles: 576
DPU 31, Thread 12, Cycles: 576
DPU 31, Thread 13, Cycles: 576
DPU 31, Thread 14, Cycles: 592
DPU 31, Thread 15, Cycles: 384
DPU 32, Thread 0, Cycles: 576
DPU 32, Thread 1, Cycles: 448
DPU 32, Thread 2, Cycles: 480
DPU 32, Thread 3, Cycles: 464
DPU 32, Thread 4, Cycles: 496
DPU 32, Thread 5, Cycles: 496
DPU 32, Thread 6, Cycles: 512
DPU 32, Thread 7, Cycles: 544
DPU 32, Thread 8, Cycles: 560
DPU 32, Thread 9, Cycles: 576
DPU 32, Thread 10, Cycles: 576
DPU 32, Thread 11, Cycles: 576
DPU 32, Thread 12, Cycles: 576
DPU 32, Thread 13, Cycles: 576
DPU 32, Thread 14, Cycles: 592
DPU 32, Thread 15, Cycles: 384
DPU 33, Thread 0, Cycles: 576
DPU 33, Thread 1, Cycles: 448
DPU 33, Thread 2, Cycles: 480
DPU 33, Thread 3, Cycles: 464
DPU 33, Thread 4, Cycles: 496
DPU 33, Thread 5, Cycles: 496
DPU 33, Thread 6, Cycles: 512
DPU 33, Thread 7, Cycles: 544
DPU 33, Thread 8, Cycles: 560
DPU 33, Thread 9, Cycles: 576
DPU 33, Thread 10, Cycles: 576
DPU 33, Thread 11, Cycles: 576
DPU 33, Thread 12, Cycles: 576
DPU 33, Thread 13, Cycles: 576
DPU 33, Thread 14, Cycles: 592
DPU 33, Thread 15, Cycles: 384
DPU 34, Thread 0, Cycles: 576
DPU 34, Thread 1, Cycles: 448
DPU 34, Thread 2, Cycles: 480
DPU 34, Thread 3, Cycles: 464
DPU 34, Thread 4, Cycles: 496
DPU 34, Thread 5, Cycles: 496
DPU 34, Thread 6, Cycles: 512
DPU 34, Thread 7, Cycles: 544
DPU 34, Thread 8, Cycles: 560
DPU 34, Thread 9, Cycles: 576
DPU 34, Thread 10, Cycles: 576
DPU 34, Thread 11, Cycles: 576
DPU 34, Thread 12, Cycles: 576
DPU 34, Thread 13, Cycles: 576
DPU 34, Thread 14, Cycles: 592
DPU 34, Thread 15, Cycles: 384
DPU 35, Thread 0, Cycles: 576
DPU 35, Thread 1, Cycles: 448
DPU 35, Thread 2, Cycles: 480
DPU 35, Thread 3, Cycles: 464
DPU 35, Thread 4, Cycles: 496
DPU 35, Thread 5, Cycles: 496
DPU 35, Thread 6, Cycles: 512
DPU 35, Thread 7, Cycles: 544
DPU 35, Thread 8, Cycles: 560
DPU 35, Thread 9, Cycles: 576
DPU 35, Thread 10, Cycles: 576
DPU 35, Thread 11, Cycles: 576
DPU 35, Thread 12, Cycles: 576
DPU 35, Thread 13, Cycles: 576
DPU 35, Thread 14, Cycles: 592
DPU 35, Thread 15, Cycles: 384
DPU 36, Thread 0, Cycles: 576
DPU 36, Thread 1, Cycles: 448
DPU 36, Thread 2, Cycles: 480
DPU 36, Thread 3, Cycles: 464
DPU 36, Thread 4, Cycles: 496
DPU 36, Thread 5, Cycles: 496
DPU 36, Thread 6, Cycles: 512
DPU 36, Thread 7, Cycles: 544
DPU 36, Thread 8, Cycles: 560
DPU 36, Thread 9, Cycles: 576
DPU 36, Thread 10, Cycles: 576
DPU 36, Thread 11, Cycles: 576
DPU 36, Thread 12, Cycles: 576
DPU 36, Thread 13, Cycles: 576
DPU 36, Thread 14, Cycles: 592
DPU 36, Thread 15, Cycles: 384
DPU 37, Thread 0, Cycles: 576
DPU 37, Thread 1, Cycles: 448
DPU 37, Thread 2, Cycles: 480
DPU 37, Thread 3, Cycles: 464
DPU 37, Thread 4, Cycles: 496
DPU 37, Thread 5, Cycles: 496
DPU 37, Thread 6, Cycles: 512
DPU 37, Thread 7, Cycles: 544
DPU 37, Thread 8, Cycles: 560
DPU 37, Thread 9, Cycles: 576
DPU 37, Thread 10, Cycles: 576
DPU 37, Thread 11, Cycles: 576
DPU 37, Thread 12, Cycles: 576
DPU 37, Thread 13, Cycles: 576
DPU 37, Thread 14, Cycles: 592
DPU 37, Thread 15, Cycles: 384
DPU 38, Thread 0, Cycles: 576
DPU 38, Thread 1, Cycles: 448
DPU 38, Thread 2, Cycles: 480
DPU 38, Thread 3, Cycles: 464
DPU 38, Thread 4, Cycles: 496
DPU 38, Thread 5, Cycles: 496
DPU 38, Thread 6, Cycles: 512
DPU 38, Thread 7, Cycles: 544
DPU 38, Thread 8, Cycles: 560
DPU 38, Thread 9, Cycles: 576
DPU 38, Thread 10, Cycles: 576
DPU 38, Thread 11, Cycles: 576
DPU 38, Thread 12, Cycles: 576
DPU 38, Thread 13, Cycles: 576
DPU 38, Thread 14, Cycles: 592
DPU 38, Thread 15, Cycles: 384
DPU 39, Thread 0, Cycles: 576
DPU 39, Thread 1, Cycles: 448
DPU 39, Thread 2, Cycles: 480
DPU 39, Thread 3, Cycles: 464
DPU 39, Thread 4, Cycles: 496
DPU 39, Thread 5, Cycles: 496
DPU 39, Thread 6, Cycles: 512
DPU 39, Thread 7, Cycles: 544
DPU 39, Thread 8, Cycles: 560
DPU 39, Thread 9, Cycles: 576
DPU 39, Thread 10, Cycles: 576
DPU 39, Thread 11, Cycles: 576
DPU 39, Thread 12, Cycles: 576
DPU 39, Thread 13, Cycles: 576
DPU 39, Thread 14, Cycles: 592
DPU 39, Thread 15, Cycles: 384
DPU 40, Thread 0, Cycles: 576
DPU 40, Thread 1, Cycles: 448
DPU 40, Thread 2, Cycles: 480
DPU 40, Thread 3, Cycles: 464
DPU 40, Thread 4, Cycles: 496
DPU 40, Thread 5, Cycles: 496
DPU 40, Thread 6, Cycles: 512
DPU 40, Thread 7, Cycles: 544
DPU 40, Thread 8, Cycles: 560
DPU 40, Thread 9, Cycles: 576
DPU 40, Thread 10, Cycles: 576
DPU 40, Thread 11, Cycles: 576
DPU 40, Thread 12, Cycles: 576
DPU 40, Thread 13, Cycles: 576
DPU 40, Thread 14, Cycles: 592
DPU 40, Thread 15, Cycles: 384
DPU 41, Thread 0, Cycles: 576
DPU 41, Thread 1, Cycles: 448
DPU 41, Thread 2, Cycles: 480
DPU 41, Thread 3, Cycles: 464
DPU 41, Thread 4, Cycles: 496
DPU 41, Thread 5, Cycles: 496
DPU 41, Thread 6, Cycles: 512
DPU 41, Thread 7, Cycles: 544
DPU 41, Thread 8, Cycles: 560
DPU 41, Thread 9, Cycles: 576
DPU 41, Thread 10, Cycles: 576
DPU 41, Thread 11, Cycles: 576
DPU 41, Thread 12, Cycles: 576
DPU 41, Thread 13, Cycles: 576
DPU 41, Thread 14, Cycles: 592
DPU 41, Thread 15, Cycles: 384
DPU 42, Thread 0, Cycles: 576
DPU 42, Thread 1, Cycles: 448
DPU 42, Thread 2, Cycles: 480
DPU 42, Thread 3, Cycles: 464
DPU 42, Thread 4, Cycles: 496
DPU 42, Thread 5, Cycles: 496
DPU 42, Thread 6, Cycles: 512
DPU 42, Thread 7, Cycles: 544
DPU 42, Thread 8, Cycles: 560
DPU 42, Thread 9, Cycles: 576
DPU 42, Thread 10, Cycles: 576
DPU 42, Thread 11, Cycles: 576
DPU 42, Thread 12, Cycles: 576
DPU 42, Thread 13, Cycles: 576
DPU 42, Thread 14, Cycles: 592
DPU 42, Thread 15, Cycles: 384
DPU 43, Thread 0, Cycles: 576
DPU 43, Thread 1, Cycles: 448
DPU 43, Thread 2, Cycles: 480
DPU 43, Thread 3, Cycles: 464
DPU 43, Thread 4, Cycles: 496
DPU 43, Thread 5, Cycles: 496
DPU 43, Thread 6, Cycles: 512
DPU 43, Thread 7, Cycles: 544
DPU 43, Thread 8, Cycles: 560
DPU 43, Thread 9, Cycles: 576
DPU 43, Thread 10, Cycles: 576
DPU 43, Thread 11, Cycles: 576
DPU 43, Thread 12, Cycles: 576
DPU 43, Thread 13, Cycles: 576
DPU 43, Thread 14, Cycles: 592
DPU 43, Thread 15, Cycles: 384
DPU 44, Thread 0, Cycles: 576
DPU 44, Thread 1, Cycles: 448
DPU 44, Thread 2, Cycles: 480
DPU 44, Thread 3, Cycles: 464
DPU 44, Thread 4, Cycles: 496
DPU 44, Thread 5, Cycles: 496
DPU 44, Thread 6, Cycles: 512
DPU 44, Thread 7, Cycles: 544
DPU 44, Thread 8, Cycles: 560
DPU 44, Thread 9, Cycles: 576
DPU 44, Thread 10, Cycles: 576
DPU 44, Thread 11, Cycles: 576
DPU 44, Thread 12, Cycles: 576
DPU 44, Thread 13, Cycles: 576
DPU 44, Thread 14, Cycles: 592
DPU 44, Thread 15, Cycles: 384
DPU 45, Thread 0, Cycles: 576
DPU 45, Thread 1, Cycles: 448
DPU 45, Thread 2, Cycles: 480
DPU 45, Thread 3, Cycles: 464
DPU 45, Thread 4, Cycles: 496
DPU 45, Thread 5, Cycles: 496
DPU 45, Thread 6, Cycles: 512
DPU 45, Thread 7, Cycles: 544
DPU 45, Thread 8, Cycles: 560
DPU 45, Thread 9, Cycles: 576
DPU 45, Thread 10, Cycles: 576
DPU 45, Thread 11, Cycles: 576
DPU 45, Thread 12, Cycles: 576
DPU 45, Thread 13, Cycles: 576
DPU 45, Thread 14, Cycles: 592
DPU 45, Thread 15, Cycles: 384
DPU 46, Thread 0, Cycles: 576
DPU 46, Thread 1, Cycles: 448
DPU 46, Thread 2, Cycles: 480
DPU 46, Thread 3, Cycles: 464
DPU 46, Thread 4, Cycles: 496
DPU 46, Thread 5, Cycles: 496
DPU 46, Thread 6, Cycles: 512
DPU 46, Thread 7, Cycles: 544
DPU 46, Thread 8, Cycles: 560
DPU 46, Thread 9, Cycles: 576
DPU 46, Thread 10, Cycles: 576
DPU 46, Thread 11, Cycles: 576
DPU 46, Thread 12, Cycles: 576
DPU 46, Thread 13, Cycles: 576
DPU 46, Thread 14, Cycles: 592
DPU 46, Thread 15, Cycles: 384
DPU 47, Thread 0, Cycles: 576
DPU 47, Thread 1, Cycles: 448
DPU 47, Thread 2, Cycles: 480
DPU 47, Thread 3, Cycles: 464
DPU 47, Thread 4, Cycles: 496
DPU 47, Thread 5, Cycles: 496
DPU 47, Thread 6, Cycles: 512
DPU 47, Thread 7, Cycles: 544
DPU 47, Thread 8, Cycles: 560
DPU 47, Thread 9, Cycles: 576
DPU 47, Thread 10, Cycles: 576
DPU 47, Thread 11, Cycles: 576
DPU 47, Thread 12, Cycles: 576
DPU 47, Thread 13, Cycles: 576
DPU 47, Thread 14, Cycles: 592
DPU 47, Thread 15, Cycles: 384
DPU 48, Thread 0, Cycles: 576
DPU 48, Thread 1, Cycles: 448
DPU 48, Thread 2, Cycles: 480
DPU 48, Thread 3, Cycles: 464
DPU 48, Thread 4, Cycles: 496
DPU 48, Thread 5, Cycles: 496
DPU 48, Thread 6, Cycles: 512
DPU 48, Thread 7, Cycles: 544
DPU 48, Thread 8, Cycles: 560
DPU 48, Thread 9, Cycles: 576
DPU 48, Thread 10, Cycles: 576
DPU 48, Thread 11, Cycles: 576
DPU 48, Thread 12, Cycles: 576
DPU 48, Thread 13, Cycles: 576
DPU 48, Thread 14, Cycles: 592
DPU 48, Thread 15, Cycles: 384
DPU 49, Thread 0, Cycles: 576
DPU 49, Thread 1, Cycles: 448
DPU 49, Thread 2, Cycles: 480
DPU 49, Thread 3, Cycles: 464
DPU 49, Thread 4, Cycles: 496
DPU 49, Thread 5, Cycles: 496
DPU 49, Thread 6, Cycles: 512
DPU 49, Thread 7, Cycles: 544
DPU 49, Thread 8, Cycles: 560
DPU 49, Thread 9, Cycles: 576
DPU 49, Thread 10, Cycles: 576
DPU 49, Thread 11, Cycles: 576
DPU 49, Thread 12, Cycles: 576
DPU 49, Thread 13, Cycles: 576
DPU 49, Thread 14, Cycles: 592
DPU 49, Thread 15, Cycles: 384
DPU 50, Thread 0, Cycles: 576
DPU 50, Thread 1, Cycles: 448
DPU 50, Thread 2, Cycles: 480
DPU 50, Thread 3, Cycles: 464
DPU 50, Thread 4, Cycles: 496
DPU 50, Thread 5, Cycles: 496
DPU 50, Thread 6, Cycles: 512
DPU 50, Thread 7, Cycles: 544
DPU 50, Thread 8, Cycles: 560
DPU 50, Thread 9, Cycles: 576
DPU 50, Thread 10, Cycles: 576
DPU 50, Thread 11, Cycles: 576
DPU 50, Thread 12, Cycles: 576
DPU 50, Thread 13, Cycles: 576
DPU 50, Thread 14, Cycles: 592
DPU 50, Thread 15, Cycles: 384
DPU 51, Thread 0, Cycles: 576
DPU 51, Thread 1, Cycles: 448
DPU 51, Thread 2, Cycles: 480
DPU 51, Thread 3, Cycles: 464
DPU 51, Thread 4, Cycles: 496
DPU 51, Thread 5, Cycles: 496
DPU 51, Thread 6, Cycles: 512
DPU 51, Thread 7, Cycles: 544
DPU 51, Thread 8, Cycles: 560
DPU 51, Thread 9, Cycles: 576
DPU 51, Thread 10, Cycles: 576
DPU 51, Thread 11, Cycles: 576
DPU 51, Thread 12, Cycles: 576
DPU 51, Thread 13, Cycles: 576
DPU 51, Thread 14, Cycles: 592
DPU 51, Thread 15, Cycles: 384
DPU 52, Thread 0, Cycles: 576
DPU 52, Thread 1, Cycles: 448
DPU 52, Thread 2, Cycles: 480
DPU 52, Thread 3, Cycles: 464
DPU 52, Thread 4, Cycles: 496
DPU 52, Thread 5, Cycles: 496
DPU 52, Thread 6, Cycles: 512
DPU 52, Thread 7, Cycles: 544
DPU 52, Thread 8, Cycles: 560
DPU 52, Thread 9, Cycles: 576
DPU 52, Thread 10, Cycles: 576
DPU 52, Thread 11, Cycles: 576
DPU 52, Thread 12, Cycles: 576
DPU 52, Thread 13, Cycles: 576
DPU 52, Thread 14, Cycles: 592
DPU 52, Thread 15, Cycles: 384
DPU 53, Thread 0, Cycles: 576
DPU 53, Thread 1, Cycles: 448
DPU 53, Thread 2, Cycles: 480
DPU 53, Thread 3, Cycles: 464
DPU 53, Thread 4, Cycles: 496
DPU 53, Thread 5, Cycles: 496
DPU 53, Thread 6, Cycles: 512
DPU 53, Thread 7, Cycles: 544
DPU 53, Thread 8, Cycles: 560
DPU 53, Thread 9, Cycles: 576
DPU 53, Thread 10, Cycles: 576
DPU 53, Thread 11, Cycles: 576
DPU 53, Thread 12, Cycles: 576
DPU 53, Thread 13, Cycles: 576
DPU 53, Thread 14, Cycles: 592
DPU 53, Thread 15, Cycles: 384
DPU 54, Thread 0, Cycles: 576
DPU 54, Thread 1, Cycles: 448
DPU 54, Thread 2, Cycles: 480
DPU 54, Thread 3, Cycles: 464
DPU 54, Thread 4, Cycles: 496
DPU 54, Thread 5, Cycles: 496
DPU 54, Thread 6, Cycles: 512
DPU 54, Thread 7, Cycles: 544
DPU 54, Thread 8, Cycles: 560
DPU 54, Thread 9, Cycles: 576
DPU 54, Thread 10, Cycles: 576
DPU 54, Thread 11, Cycles: 576
DPU 54, Thread 12, Cycles: 576
DPU 54, Thread 13, Cycles: 576
DPU 54, Thread 14, Cycles: 592
DPU 54, Thread 15, Cycles: 384
DPU 55, Thread 0, Cycles: 576
DPU 55, Thread 1, Cycles: 448
DPU 55, Thread 2, Cycles: 480
DPU 55, Thread 3, Cycles: 464
DPU 55, Thread 4, Cycles: 496
DPU 55, Thread 5, Cycles: 496
DPU 55, Thread 6, Cycles: 512
DPU 55, Thread 7, Cycles: 544
DPU 55, Thread 8, Cycles: 560
DPU 55, Thread 9, Cycles: 576
DPU 55, Thread 10, Cycles: 576
DPU 55, Thread 11, Cycles: 576
DPU 55, Thread 12, Cycles: 576
DPU 55, Thread 13, Cycles: 576
DPU 55, Thread 14, Cycles: 592
DPU 55, Thread 15, Cycles: 384
DPU 56, Thread 0, Cycles: 576
DPU 56, Thread 1, Cycles: 448
DPU 56, Thread 2, Cycles: 480
DPU 56, Thread 3, Cycles: 464
DPU 56, Thread 4, Cycles: 496
DPU 56, Thread 5, Cycles: 496
DPU 56, Thread 6, Cycles: 512
DPU 56, Thread 7, Cycles: 544
DPU 56, Thread 8, Cycles: 560
DPU 56, Thread 9, Cycles: 576
DPU 56, Thread 10, Cycles: 576
DPU 56, Thread 11, Cycles: 576
DPU 56, Thread 12, Cycles: 576
DPU 56, Thread 13, Cycles: 576
DPU 56, Thread 14, Cycles: 592
DPU 56, Thread 15, Cycles: 384
DPU 57, Thread 0, Cycles: 576
DPU 57, Thread 1, Cycles: 448
DPU 57, Thread 2, Cycles: 480
DPU 57, Thread 3, Cycles: 464
DPU 57, Thread 4, Cycles: 496
DPU 57, Thread 5, Cycles: 496
DPU 57, Thread 6, Cycles: 512
DPU 57, Thread 7, Cycles: 544
DPU 57, Thread 8, Cycles: 560
DPU 57, Thread 9, Cycles: 576
DPU 57, Thread 10, Cycles: 576
DPU 57, Thread 11, Cycles: 576
DPU 57, Thread 12, Cycles: 576
DPU 57, Thread 13, Cycles: 576
DPU 57, Thread 14, Cycles: 592
DPU 57, Thread 15, Cycles: 384
DPU 58, Thread 0, Cycles: 576
DPU 58, Thread 1, Cycles: 448
DPU 58, Thread 2, Cycles: 480
DPU 58, Thread 3, Cycles: 464
DPU 58, Thread 4, Cycles: 496
DPU 58, Thread 5, Cycles: 496
DPU 58, Thread 6, Cycles: 512
DPU 58, Thread 7, Cycles: 544
DPU 58, Thread 8, Cycles: 560
DPU 58, Thread 9, Cycles: 576
DPU 58, Thread 10, Cycles: 576
DPU 58, Thread 11, Cycles: 576
DPU 58, Thread 12, Cycles: 576
DPU 58, Thread 13, Cycles: 576
DPU 58, Thread 14, Cycles: 592
DPU 58, Thread 15, Cycles: 384
DPU 59, Thread 0, Cycles: 576
DPU 59, Thread 1, Cycles: 448
DPU 59, Thread 2, Cycles: 480
DPU 59, Thread 3, Cycles: 464
DPU 59, Thread 4, Cycles: 496
DPU 59, Thread 5, Cycles: 496
DPU 59, Thread 6, Cycles: 512
DPU 59, Thread 7, Cycles: 544
DPU 59, Thread 8, Cycles: 560
DPU 59, Thread 9, Cycles: 576
DPU 59, Thread 10, Cycles: 576
DPU 59, Thread 11, Cycles: 576
DPU 59, Thread 12, Cycles: 576
DPU 59, Thread 13, Cycles: 576
DPU 59, Thread 14, Cycles: 592
DPU 59, Thread 15, Cycles: 384
DPU 60, Thread 0, Cycles: 576
DPU 60, Thread 1, Cycles: 448
DPU 60, Thread 2, Cycles: 480
DPU 60, Thread 3, Cycles: 464
DPU 60, Thread 4, Cycles: 496
DPU 60, Thread 5, Cycles: 496
DPU 60, Thread 6, Cycles: 512
DPU 60, Thread 7, Cycles: 544
DPU 60, Thread 8, Cycles: 560
DPU 60, Thread 9, Cycles: 576
DPU 60, Thread 10, Cycles: 576
DPU 60, Thread 11, Cycles: 576
DPU 60, Thread 12, Cycles: 576
DPU 60, Thread 13, Cycles: 576
DPU 60, Thread 14, Cycles: 592
DPU 60, Thread 15, Cycles: 384
DPU 61, Thread 0, Cycles: 576
DPU 61, Thread 1, Cycles: 448
DPU 61, Thread 2, Cycles: 480
DPU 61, Thread 3, Cycles: 464
DPU 61, Thread 4, Cycles: 496
DPU 61, Thread 5, Cycles: 496
DPU 61, Thread 6, Cycles: 512
DPU 61, Thread 7, Cycles: 544
DPU 61, Thread 8, Cycles: 560
DPU 61, Thread 9, Cycles: 576
DPU 61, Thread 10, Cycles: 576
DPU 61, Thread 11, Cycles: 576
DPU 61, Thread 12, Cycles: 576
DPU 61, Thread 13, Cycles: 576
DPU 61, Thread 14, Cycles: 592
DPU 61, Thread 15, Cycles: 384
DPU 62, Thread 0, Cycles: 576
DPU 62, Thread 1, Cycles: 448
DPU 62, Thread 2, Cycles: 480
DPU 62, Thread 3, Cycles: 464
DPU 62, Thread 4, Cycles: 496
DPU 62, Thread 5, Cycles: 496
DPU 62, Thread 6, Cycles: 512
DPU 62, Thread 7, Cycles: 544
DPU 62, Thread 8, Cycles: 560
DPU 62, Thread 9, Cycles: 576
DPU 62, Thread 10, Cycles: 576
DPU 62, Thread 11, Cycles: 576
DPU 62, Thread 12, Cycles: 576
DPU 62, Thread 13, Cycles: 576
DPU 62, Thread 14, Cycles: 592
DPU 62, Thread 15, Cycles: 384
DPU 63, Thread 0, Cycles: 576
DPU 63, Thread 1, Cycles: 448
DPU 63, Thread 2, Cycles: 480
DPU 63, Thread 3, Cycles: 464
DPU 63, Thread 4, Cycles: 496
DPU 63, Thread 5, Cycles: 496
DPU 63, Thread 6, Cycles: 512
DPU 63, Thread 7, Cycles: 544
DPU 63, Thread 8, Cycles: 560
DPU 63, Thread 9, Cycles: 576
DPU 63, Thread 10, Cycles: 576
DPU 63, Thread 11, Cycles: 576
DPU 63, Thread 12, Cycles: 576
DPU 63, Thread 13, Cycles: 576
DPU 63, Thread 14, Cycles: 592
DPU 63, Thread 15, Cycles: 384
Bottleneck (max cycle): 592
