HelpInfo,C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\mbin\assistant
Implementation;Synthesis;RootName:M2S010_I2C_UART
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_I2C_UART.srr(40);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/40||M2S010_I2C_UART_OSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\component\work\M2S010_I2C_UART\OSC_0\M2S010_I2C_UART_OSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_I2C_UART.srr(41);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/41||M2S010_I2C_UART_OSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\component\work\M2S010_I2C_UART\OSC_0\M2S010_I2C_UART_OSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_I2C_UART.srr(42);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/42||M2S010_I2C_UART_OSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\component\work\M2S010_I2C_UART\OSC_0\M2S010_I2C_UART_OSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_I2C_UART.srr(43);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/43||M2S010_I2C_UART_OSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\component\work\M2S010_I2C_UART\OSC_0\M2S010_I2C_UART_OSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:RCOSC_25_50MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_I2C_UART.srr(44);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/44||M2S010_I2C_UART_OSC_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\component\work\M2S010_I2C_UART\OSC_0\M2S010_I2C_UART_OSC_0_OSC.vhd'/linenumber/12
Implementation;Synthesis|| CL159 ||@W:Input XTL is unused||M2S010_I2C_UART.srr(62);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/62||M2S010_I2C_UART_OSC_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\component\work\M2S010_I2C_UART\OSC_0\M2S010_I2C_UART_OSC_0_OSC.vhd'/linenumber/10
Implementation;Synthesis|| MT462 ||@W:Net BIBUF_1_Y appears to be an unidentified clock source. Assuming default frequency. ||M2S010_I2C_UART.srr(123);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/123||m2s010_i2c_uart.vhd(181);liberoaction://cross_probe/hdl/file/'e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart\m2s010_i2c_uart.vhd'/linenumber/181
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 0 sequential elements including M2S010_I2C_UART_MSS_0.MSS_ADLIB_INST.  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||M2S010_I2C_UART.srr(140);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/140||m2s010_i2c_uart_mss.vhd(657);liberoaction://cross_probe/hdl/file/'e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart_mss\m2s010_i2c_uart_mss.vhd'/linenumber/657
Implementation;Synthesis|| MT530 ||@W:Found inferred clock M2S010_I2C_UART_FCCC_0_FCCC|GL0_net_inferred_clock which controls 0 sequential elements including M2S010_I2C_UART_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||M2S010_I2C_UART.srr(141);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/141||m2s010_i2c_uart_mss.vhd(657);liberoaction://cross_probe/hdl/file/'e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart_mss\m2s010_i2c_uart_mss.vhd'/linenumber/657
Implementation;Synthesis|| MT462 ||@W:Net BIBUF_1_Y appears to be an unidentified clock source. Assuming default frequency. ||M2S010_I2C_UART.srr(183);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/183||m2s010_i2c_uart.vhd(181);liberoaction://cross_probe/hdl/file/'e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart\m2s010_i2c_uart.vhd'/linenumber/181
Implementation;Synthesis|| MT462 ||@W:Net BIBUF_1_Y appears to be an unidentified clock source. Assuming default frequency. ||M2S010_I2C_UART.srr(248);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/248||m2s010_i2c_uart.vhd(181);liberoaction://cross_probe/hdl/file/'e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart\m2s010_i2c_uart.vhd'/linenumber/181
Implementation;Synthesis|| MT462 ||@W:Net BIBUF_1_Y appears to be an unidentified clock source. Assuming default frequency. ||M2S010_I2C_UART.srr(253);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/253||m2s010_i2c_uart.vhd(181);liberoaction://cross_probe/hdl/file/'e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart\m2s010_i2c_uart.vhd'/linenumber/181
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||M2S010_I2C_UART.srr(263);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/263||m2s010_i2c_uart_fccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart\fccc_0\m2s010_i2c_uart_fccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock M2S010_I2C_UART_FCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL0_net"||M2S010_I2C_UART.srr(264);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/264||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||M2S010_I2C_UART.srr(279);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/279||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||M2S010_I2C_UART.srr(281);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/281||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||M2S010_I2C_UART.srr(297);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.srr'/linenumber/297||null;null
Implementation;Place and Route;RootName:M2S010_I2C_UART
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||M2S010_I2C_UART_layout_log.log;liberoaction://open_report/file/M2S010_I2C_UART_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:M2S010_I2C_UART
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||M2S010_I2C_UART_generateBitstream.log;liberoaction://open_report/file/M2S010_I2C_UART_generateBitstream.log||(null);(null)
