// Seed: 3035121558
module module_0 (
    output tri0 id_0,
    output tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input supply0 id_5
);
  always disable id_7;
  nor primCall (id_1, id_2, id_7);
  module_2 modCall_1 (
      id_7,
      id_7
  );
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    input  wor   id_2,
    output tri0  id_3
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  string id_3 = "";
  assign id_2 = (1);
  assign module_0.type_3 = 0;
  for (id_4 = 1; 1; id_2 = 1) begin : LABEL_0
    wire id_5;
  end
endmodule
