INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/idex_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Lab3/Lab3.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/ALU/ALU.srcs/sources_1/new/alu_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module section3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_section3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
