[{"DBLP title": "An Enhanced Boundary Scan Architecture for Inter-Die Interconnect Leakage Measurement in 2.5D and 3D Packages.", "DBLP authors": ["Pok Man Preston Law", "Cheng-Wen Wu", "Long-Yi Lin", "Hao-Chiao Hong"], "year": 2017, "MAG papers": [{"PaperId": 2786155885, "PaperTitle": "an enhanced boundary scan architecture for inter die interconnect leakage measurement in 2 5d and 3d packages", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 2.0, "national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "On-Chip Ring Oscillator Based Scheme for TSV Delay Measurement.", "DBLP authors": ["Songwei Pei", "Alrashdi Ahmed Rabehb", "Song Jin"], "year": 2017, "MAG papers": [{"PaperId": 2785794857, "PaperTitle": "on chip ring oscillator based scheme for tsv delay measurement", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Testing of Interconnect Defects in Memory Based Reconfigurable Logic Device (MRLD).", "DBLP authors": ["Senling Wang", "Yoshinobu Higami", "Hiroshi Takahashi", "Masayuki Sato", "Mitsunori Katsu", "Shoichi Sekiguchi"], "year": 2017, "MAG papers": [{"PaperId": 2785831498, "PaperTitle": "testing of interconnect defects in memory based reconfigurable logic device mrld", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"taiyo yuden": 1.0, "toshiba": 1.0, "ehime university": 3.0}}], "source": "ES"}, {"DBLP title": "Test Pattern Compression for Probabilistic Circuits.", "DBLP authors": ["Chih-Ming Chang", "Kai-Jie Yang", "James Chien-Mo Li", "Hung Chen"], "year": 2017, "MAG papers": [{"PaperId": 2785768966, "PaperTitle": "test pattern compression for probabilistic circuits", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Test Compression with Single-Input Data Spreader and Multiple Test Sessions.", "DBLP authors": ["Chang-Wen Chen", "Yi-Cheng Kong", "Kuen-Jong Lee"], "year": 2017, "MAG papers": [{"PaperId": 2786339735, "PaperTitle": "test compression with single input data spreader and multiple test sessions", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Test Compaction with Dynamic Updating of Faults for Coverage of Undetected Transition Fault Sites.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "MAG papers": [{"PaperId": 2785366582, "PaperTitle": "test compaction with dynamic updating of faults for coverage of undetected transition fault sites", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "A New Active IC Metering Technique Based on Locking Scan Cells.", "DBLP authors": ["Aijiao Cui", "Xuesen Qian", "Gang Qu", "Huawei Li"], "year": 2017, "MAG papers": [{"PaperId": 2786464597, "PaperTitle": "a new active ic metering technique based on locking scan cells", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"chinese academy of sciences": 1.0, "harbin institute of technology shenzhen graduate school": 1.0, "university of maryland college park": 1.0}}], "source": "ES"}, {"DBLP title": "Tree-Based Logic Encryption for Resisting SAT Attack.", "DBLP authors": ["Yung-Chih Chen"], "year": 2017, "MAG papers": [{"PaperId": 2786955959, "PaperTitle": "tree based logic encryption for resisting sat attack", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "Intra-Die-Variation-Aware Side Channel Analysis for Hardware Trojan Detection.", "DBLP authors": ["Fakir Sharif Hossain", "Tomokazu Yoneda", "Michihiro Shintani", "Michiko Inoue", "Alex Orailoglu"], "year": 2017, "MAG papers": [{"PaperId": 2785484053, "PaperTitle": "intra die variation aware side channel analysis for hardware trojan detection", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nara institute of science and technology": 3.0, "kyoto university": 1.0}}], "source": "ES"}, {"DBLP title": "On Securing Scan Design from Scan-Based Side-Channel Attacks.", "DBLP authors": ["Satyadev Ahlawat", "Darshit Vaghani", "Jaynarayan T. Tudu", "Virendra Singh"], "year": 2017, "MAG papers": [{"PaperId": 2787358728, "PaperTitle": "on securing scan design from scan based side channel attacks", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of technology bombay": 3.0, "indian institute of science": 1.0}}], "source": "ES"}, {"DBLP title": "An Incremental Aging Analysis Method Based on Delta Circuit Simulation Technique.", "DBLP authors": ["Si-Rong He", "Nguyen Cao Qui", "Yu-Hsuan Kuo", "Chien-Nan Jimmy Liu"], "year": 2017, "MAG papers": [{"PaperId": 2787770690, "PaperTitle": "an incremental aging analysis method based on delta circuit simulation technique", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national central university": 3.0}}], "source": "ES"}, {"DBLP title": "Post-Silicon Test Flow for Aging Prediction.", "DBLP authors": ["Zih-Huan Gao", "Hau Hsu", "Ting-Shuo Hsu", "Jing-Jia Liou"], "year": 2017, "MAG papers": [{"PaperId": 2785845477, "PaperTitle": "post silicon test flow for aging prediction", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Cloud-Based PVT Monitoring System for IoT Devices.", "DBLP authors": ["Guan-Hao Lian", "Shi-Yu Huang", "Wei-yi Chen"], "year": 2017, "MAG papers": [{"PaperId": 2786637589, "PaperTitle": "cloud based pvt monitoring system for iot devices", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 2.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "A Critical Charge Model for Estimating the SET and SEU Sensitivity: A Muller C-Element Case Study.", "DBLP authors": ["Marko S. Andjelkovic", "Milos Krstic", "Rolf Kraemer", "Varadan Savulimedu Veeravalli", "Andreas Steininger"], "year": 2017, "MAG papers": [{"PaperId": 2787264237, "PaperTitle": "a critical charge model for estimating the set and seu sensitivity a muller c element case study", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"vienna university of technology": 2.0, "university of nis": 1.0, "brandenburg university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of an EG-Pool Based FPGA Formatter with Temperature Compensation.", "DBLP authors": ["Yang-Kai Huang", "Kuan-Te Li", "Chih-Lung Hsiao", "Chia-An Lee", "Jiun-Lang Huang", "Terry Kuo"], "year": 2017, "MAG papers": [{"PaperId": 2786193479, "PaperTitle": "design and implementation of an eg pool based fpga formatter with temperature compensation", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "SAR TDC Architecture with Self-Calibration Employing Trigger Circuit.", "DBLP authors": ["Yuki Ozawa", "Takashi Ida", "Richen Jiang", "Shotaro Sakurai", "Seiya Takigami", "Nobukazu Tsukiji", "Ryoji Shiota", "Haruo Kobayashi"], "year": 2017, "MAG papers": [{"PaperId": 2785330810, "PaperTitle": "sar tdc architecture with self calibration employing trigger circuit", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"gunma university": 8.0}}], "source": "ES"}, {"DBLP title": "Bringing Fault-Tolerant GigaHertz-Computing to Space: A Multi-stage Software-Side Fault-Tolerance Approach for Miniaturized Spacecraft.", "DBLP authors": ["Christian M. Fuchs", "Todor P. Stefanov", "Nadia Murillo", "Aske Plaat"], "year": 2017, "MAG papers": [{"PaperId": 2748589966, "PaperTitle": "bringing fault tolerant gigahertz computing to space a multi stage software side fault tolerance approach for miniaturized spacecraft", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"leiden university": 4.0}}, {"PaperId": 2962974713, "PaperTitle": "bringing fault tolerant gigahertz computing to space a multi stage software side fault tolerance approach for miniaturized spacecraft", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"leiden university": 4.0}}], "source": "ES"}, {"DBLP title": "Identification of Efficient Clustering Techniques for Test Power Activity on the Layout.", "DBLP authors": ["Harshad Dhotre", "Stephan Eggersgl\u00fc\u00df", "Rolf Drechsler"], "year": 2017, "MAG papers": [{"PaperId": 2787374052, "PaperTitle": "identification of efficient clustering techniques for test power activity on the layout", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Security Implications of Cyberphysical Flow-Based Microfluidic Biochips.", "DBLP authors": ["Jack Tang", "Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2017, "MAG papers": [{"PaperId": 2786231042, "PaperTitle": "security implications of cyberphysical flow based microfluidic biochips", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"duke university": 2.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "How to Secure Scan Design Against Scan-Based Side-Channel Attacks?", "DBLP authors": ["Wei Zhou", "Aijiao Cui", "Huawei Li", "Gang Qu"], "year": 2017, "MAG papers": [{"PaperId": 2786722128, "PaperTitle": "how to secure scan design against scan based side channel attacks", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chinese academy of sciences": 1.0, "university of maryland college park": 1.0, "harbin institute of technology": 1.0, "harbin institute of technology shenzhen graduate school": 1.0}}], "source": "ES"}, {"DBLP title": "Structure-Oriented Test of Reconfigurable Scan Networks.", "DBLP authors": ["Dominik Ull", "Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2017, "MAG papers": [{"PaperId": 2787620294, "PaperTitle": "structure oriented test of reconfigurable scan networks", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "Compaction of a Transparent-Scan Sequence to Reduce the Fail Data Volume for Scan Chain Faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "MAG papers": [{"PaperId": 2786758847, "PaperTitle": "compaction of a transparent scan sequence to reduce the fail data volume for scan chain faults", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Architecture for Reliable Scan-Dump in the Presence of Multiple Asynchronous Clock Domains in FPGA SoCs.", "DBLP authors": ["Amitava Majumdar", "Balakrishna Jayadev", "Da Cheng", "Albert Lin"], "year": 2017, "MAG papers": [{"PaperId": 2786107400, "PaperTitle": "architecture for reliable scan dump in the presence of multiple asynchronous clock domains in fpga socs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"xilinx": 3.0}}], "source": "ES"}, {"DBLP title": "Scan Chain Grouping for Mitigating IR-Drop-Induced Test Data Corruption.", "DBLP authors": ["Yucong Zhang", "Stefan Holst", "Xiaoqing Wen", "Kohei Miyase", "Seiji Kajihara", "Jun Qian"], "year": 2017, "MAG papers": [{"PaperId": 2787181795, "PaperTitle": "scan chain grouping for mitigating ir drop induced test data corruption", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kyushu institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Deterministic Path Delay Measurement Using Short Cycle Test Pattern.", "DBLP authors": ["Kentaro Kato"], "year": 2017, "MAG papers": [{"PaperId": 2785373257, "PaperTitle": "deterministic path delay measurement using short cycle test pattern", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Cell-Aware ATPG to Improve Defect Coverage for FPGA IPs and Next Generation Zynq\u00ae MPSoCs.", "DBLP authors": ["Seetal Potluri", "Aaron Mathew", "Rambabu Nerukonda", "Ismed Hartanto", "Shahin Toutounchi"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "Testing Clock Distribution Networks.", "DBLP authors": ["Sying-Jyan Wang", "Hsiang-Hsueh Chen", "Chin-Hung Lien", "Katherine Shu-Min Li"], "year": 2017, "MAG papers": [{"PaperId": 2787237207, "PaperTitle": "testing clock distribution networks", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national sun yat sen university": 1.0, "national chung hsing university": 2.0}}], "source": "ES"}, {"DBLP title": "Test Coverage Analysis for Designs with Timing Exceptions.", "DBLP authors": ["Kun-Han Tsai", "Srinivasan Gopalakrishnan"], "year": 2017, "MAG papers": [{"PaperId": 2787191865, "PaperTitle": "test coverage analysis for designs with timing exceptions", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Test and Reliability of Emerging Non-volatile Memories.", "DBLP authors": ["Said Hamdioui", "Peyman Pouyan", "Huawei Li", "Ying Wang", "Arijit Raychowdhury", "Insik Yoon"], "year": 2017, "MAG papers": [{"PaperId": 2786883037, "PaperTitle": "test and reliability of emerging non volatile memories", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"chinese academy of sciences": 2.0, "georgia institute of technology": 1.0, "delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Test and Debug Strategy for High Speed JESD204B Rx PHY.", "DBLP authors": ["Surya Piplani", "Humberto Fonseca", "Vivek Mohan Sharma", "Daniele Cervini", "David Hardisty"], "year": 2017, "MAG papers": [{"PaperId": 2787745091, "PaperTitle": "test and debug strategy for high speed jesd204b rx phy", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Post Silicon Debugging of Electrical Bugs Using Trace Buffers.", "DBLP authors": ["Kentaro Iwata", "Amir Masoud Gharehbaghi", "Mehdi Baradaran Tahoori", "Masahiro Fujita"], "year": 2017, "MAG papers": [{"PaperId": 2787155073, "PaperTitle": "post silicon debugging of electrical bugs using trace buffers", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"karlsruhe institute of technology": 1.0, "university of tokyo": 2.0}}], "source": "ES"}, {"DBLP title": "On Evaluating and Constraining Assertions Using Conflicts in Absent Scenarios.", "DBLP authors": ["Huina Chao", "Huawei Li", "Xiaoyu Song", "Tiancheng Wang", "Xiaowei Li"], "year": 2017, "MAG papers": [{"PaperId": 2785571675, "PaperTitle": "on evaluating and constraining assertions using conflicts in absent scenarios", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chinese academy of sciences": 4.0, "portland state university": 1.0}}], "source": "ES"}, {"DBLP title": "Yield Enhancement by Repair Circuits for Ultra-Fine Pitch Stacked-Chip Connections.", "DBLP authors": ["Keitaro Koga", "Hiromitsu Awano", "Makoto Ikeda"], "year": 2017, "MAG papers": [{"PaperId": 2787742252, "PaperTitle": "yield enhancement by repair circuits for ultra fine pitch stacked chip connections", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tokyo": 1.0}}], "source": "ES"}, {"DBLP title": "Error-Tolerability Evaluation and Test for Images in Face Detection Applications.", "DBLP authors": ["Tong-Yu Hsieh", "Tai-Ang Cheng", "Chao-Ru Chen"], "year": 2017, "MAG papers": [{"PaperId": 2785462806, "PaperTitle": "error tolerability evaluation and test for images in face detection applications", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national sun yat sen university": 3.0}}], "source": "ES"}, {"DBLP title": "PADLOC: Physically-Aware Defect Localization and Characterization.", "DBLP authors": ["Soumya Mittal", "R. D. (Shawn) Blanton"], "year": 2017, "MAG papers": [{"PaperId": 2786425771, "PaperTitle": "padloc physically aware defect localization and characterization", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic Identification of Yield Limiting Layout Patterns Using Root Cause Deconvolution on Volume Scan Diagnosis Data.", "DBLP authors": ["Wu-Tung Cheng", "Randy Klingenberg", "Brady Benware", "Wu Yang", "Manish Sharma", "Geir Eide", "Yue Tian", "Sudhakar M. Reddy", "Yan Pan", "Sherwin Fernandes", "Atul Chittora"], "year": 2017, "MAG papers": [{"PaperId": 2787570284, "PaperTitle": "automatic identification of yield limiting layout patterns using root cause deconvolution on volume scan diagnosis data", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"mentor graphics": 3.0, "globalfoundries": 3.0, "university of iowa": 2.0, "siemens": 2.0}}], "source": "ES"}, {"DBLP title": "Scan Chain Diagnosis Based on Unsupervised Machine Learning.", "DBLP authors": ["Yu Huang", "Brady Benware", "Randy Klingenberg", "Huaxing Tang", "Jayant Dsouza", "Wu-Tung Cheng"], "year": 2017, "MAG papers": [{"PaperId": 2786282599, "PaperTitle": "scan chain diagnosis based on unsupervised machine learning", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"siemens": 1.0, "mentor graphics": 3.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Using Cell Aware Diagnostic Patterns to Improve Diagnosis Resolution for Cell Internal Defects.", "DBLP authors": ["Huaxing Tang", "Arvind Jain", "Sanil Kumark Pillai", "Dharmesh Joshi", "Shamitha Rao"], "year": 2017, "MAG papers": [{"PaperId": 2787348841, "PaperTitle": "using cell aware diagnostic patterns to improve diagnosis resolution for cell internal defects", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Automotive IC On-line Test Techniques and the Application of Deterministic ATPG-Based Runtime Test.", "DBLP authors": ["Yoichi Maeda", "Jun Matsushima", "Ron Press"], "year": 2017, "MAG papers": [{"PaperId": 2787398773, "PaperTitle": "automotive ic on line test techniques and the application of deterministic atpg based runtime test", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"mentor graphics": 1.0, "renesas electronics": 2.0}}], "source": "ES"}, {"DBLP title": "Open Defect Detection with a Built-in Test Circuit by IDDT Appearance Time in CMOS ICs.", "DBLP authors": ["Ayumu Kambara", "Hiroyuki Yotsuyanagi", "Daichi Miyoshi", "Masaki Hashizume", "Shyue-Kung Lu"], "year": 2017, "MAG papers": [{"PaperId": 2786921319, "PaperTitle": "open defect detection with a built in test circuit by iddt appearance time in cmos ics", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tokushima": 2.0, "national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Design for Testability Technique of Reversible Logic Circuits Based on Exclusive Testing.", "DBLP authors": ["Joyati Mondal", "Debesh Kumar Das"], "year": 2017, "MAG papers": [{"PaperId": 2785563510, "PaperTitle": "design for testability technique of reversible logic circuits based on exclusive testing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"jadavpur university": 2.0}}], "source": "ES"}, {"DBLP title": "Fault-Aware Page Address Remapping Techniques for Enhancing Yield and Reliability of Flash Memories.", "DBLP authors": ["Shyue-Kung Lu", "Shu-Chi Yu", "Masaki Hashizume", "Hiroyuki Yotsuyanagi"], "year": 2017, "MAG papers": [{"PaperId": 2787659571, "PaperTitle": "fault aware page address remapping techniques for enhancing yield and reliability of flash memories", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tokushima": 2.0, "national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "3D IC Memory BIST Controller Allocation for Test Time Minimization Under Power Constraints.", "DBLP authors": ["Yen-Chun Ko", "Shih-Hsu Huang"], "year": 2017, "MAG papers": [{"PaperId": 2787284407, "PaperTitle": "3d ic memory bist controller allocation for test time minimization under power constraints", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chung yuan christian university": 1.0}}], "source": "ES"}, {"DBLP title": "A Heuristic Algorithm for Automatic Generation of March Tests.", "DBLP authors": ["Xiaole Cui", "Yichi Luo", "Qiujun Lin", "Xiaoxin Cui"], "year": 2017, "MAG papers": [{"PaperId": 2787261687, "PaperTitle": "a heuristic algorithm for automatic generation of march tests", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"peking university": 4.0}}], "source": "ES"}]