============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Anlogic/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Thu Nov 14 13:04:50 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45LG144B"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------
ARC-1001 :       OPTION       |          IO           |   SETTING   
ARC-1001 : ---------------------------------------------------------
ARC-1001 :        done        |         P109          |    gpio    
ARC-1001 :        initn       |         P110          |    gpio    
ARC-1001 :      programn      |         P119          |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P136/P130/P131/P137  |  dedicated  
ARC-1001 : ---------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  4.360388s wall, 3.447622s user + 0.296402s system = 3.744024s CPU (85.9%)

RUN-1004 : used memory is 260 MB, reserved memory is 238 MB, peak memory is 260 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'Rstn' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'Rstn' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P140;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P91;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P87;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P85;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P86;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P81;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P1;   "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P3;   "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P5;   "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P71;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P69;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P68;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P65;  "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P33;  "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P26; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P41; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 48 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     PWM1/State_reg
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 479 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3358 better
SYN-1014 : Optimize round 2
SYN-1032 : 8952/3006 useful/useless nets, 8087/546 useful/useless insts
SYN-1019 : Optimized 24 mux instances.
SYN-1015 : Optimize round 2, 659 better
SYN-1014 : Optimize round 3
SYN-1032 : 8879/49 useful/useless nets, 8037/26 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 51 better
SYN-1014 : Optimize round 4
SYN-1032 : 8879/0 useful/useless nets, 8037/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.973316s wall, 3.681624s user + 0.078001s system = 3.759624s CPU (94.6%)

RUN-1004 : used memory is 155 MB, reserved memory is 189 MB, peak memory is 269 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   100
  #input               34
  #output              66
  #inout                0

Gate Statistics
#Basic gates         4290
  #and                705
  #nand                 0
  #or                 503
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                135
  #bufif1               0
  #MX21                82
  #FADD                 0
  #DFF               2865
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              80
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1425   |2865   |111    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.565982s wall, 1.404009s user + 0.015600s system = 1.419609s CPU (90.7%)

RUN-1004 : used memory is 199 MB, reserved memory is 230 MB, peak memory is 269 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 100 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9012/1 useful/useless nets, 8172/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11355/0 useful/useless nets, 10515/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1193 better
SYN-2501 : Optimize round 2
SYN-1032 : 11353/0 useful/useless nets, 10513/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 12176/0 useful/useless nets, 11336/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 44668, tnet num: 12168, tinst num: 11312, tnode num: 84794, tedge num: 85519.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.690766s wall, 1.248008s user + 0.093601s system = 1.341609s CPU (79.3%)

RUN-1004 : used memory is 336 MB, reserved memory is 357 MB, peak memory is 336 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3051 (4.07), #lev = 7 (3.91)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3050 (4.07), #lev = 7 (3.91)
SYN-2581 : Mapping with K=5, #lut = 3050 (4.07), #lev = 7 (3.91)
SYN-3001 : Logic optimization runtime opt =   0.60 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6567 instances into 3050 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8628/0 useful/useless nets, 7788/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2865 DFF/LATCH to SEQ ...
SYN-4009 : Pack 15 carry chain into lslice
SYN-4007 : Packing 403 adder to BLE ...
SYN-4008 : Packed 403 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3050 LUT to BLE ...
SYN-4008 : Packed 3050 LUT and 1453 SEQ to BLE.
SYN-4003 : Packing 1412 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1412 nodes)...
SYN-4004 : #1: Packed 447 SEQ (74207 nodes)...
SYN-4004 : #2: Packed 1150 SEQ (1118336 nodes)...
SYN-4004 : #3: Packed 1411 SEQ (188483 nodes)...
SYN-4004 : #4: Packed 1412 SEQ (42 nodes)...
SYN-4004 : #5: Packed 1412 SEQ (0 nodes)...
SYN-4005 : Packed 1412 SEQ with LUT/SLICE
SYN-4006 : 201 single LUT's are left
SYN-4006 : 1412 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3050/4414 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   100
  #input               34
  #output              66
  #inout                0

Utilization Statistics
#lut                 3922   out of   4480   87.54%
#reg                 2865   out of   4480   63.95%
#le                  3922
  #lut only          1057   out of   3922   26.95%
  #reg only             0   out of   3922    0.00%
  #lut&reg           2865   out of   3922   73.05%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  100   out of    109   91.74%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3922  |3922  |2865  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.384403s wall, 15.147697s user + 0.280802s system = 15.428499s CPU (88.7%)

RUN-1004 : used memory is 293 MB, reserved memory is 313 MB, peak memory is 404 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.102581s wall, 2.636417s user + 0.109201s system = 2.745618s CPU (88.5%)

RUN-1004 : used memory is 300 MB, reserved memory is 319 MB, peak memory is 404 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2074 instances
RUN-1001 : 984 mslices, 985 lslices, 100 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5721 nets
RUN-1001 : 3001 nets have 2 pins
RUN-1001 : 2107 nets have [3 - 5] pins
RUN-1001 : 416 nets have [6 - 10] pins
RUN-1001 : 66 nets have [11 - 20] pins
RUN-1001 : 128 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2072 instances, 1969 slices, 31 macros(314 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 24499, tnet num: 5719, tinst num: 2072, tnode num: 30057, tedge num: 41035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.185502s wall, 1.138807s user + 0.062400s system = 1.201208s CPU (101.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 908783
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 87%, beta_incr = 0.472589
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 514225, overlap = 174.5
PHY-3002 : Step(2): len = 344029, overlap = 237.75
PHY-3002 : Step(3): len = 265776, overlap = 264.75
PHY-3002 : Step(4): len = 217206, overlap = 286
PHY-3002 : Step(5): len = 181196, overlap = 299.25
PHY-3002 : Step(6): len = 152218, overlap = 317.25
PHY-3002 : Step(7): len = 125388, overlap = 331.25
PHY-3002 : Step(8): len = 101343, overlap = 350
PHY-3002 : Step(9): len = 87419.6, overlap = 359
PHY-3002 : Step(10): len = 76813.2, overlap = 365.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.71673e-07
PHY-3002 : Step(11): len = 75395.1, overlap = 365
PHY-3002 : Step(12): len = 76136.1, overlap = 364.75
PHY-3002 : Step(13): len = 84512.8, overlap = 354.25
PHY-3002 : Step(14): len = 85576.9, overlap = 346
PHY-3002 : Step(15): len = 84987.4, overlap = 344
PHY-3002 : Step(16): len = 88027.3, overlap = 339.75
PHY-3002 : Step(17): len = 89113.5, overlap = 339.25
PHY-3002 : Step(18): len = 91291.3, overlap = 336.75
PHY-3002 : Step(19): len = 94203.3, overlap = 332.25
PHY-3002 : Step(20): len = 95685.7, overlap = 327.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.94335e-06
PHY-3002 : Step(21): len = 96828.2, overlap = 327
PHY-3002 : Step(22): len = 98875.2, overlap = 326
PHY-3002 : Step(23): len = 99252.4, overlap = 321
PHY-3002 : Step(24): len = 103586, overlap = 306
PHY-3002 : Step(25): len = 109785, overlap = 291.25
PHY-3002 : Step(26): len = 109785, overlap = 287.75
PHY-3002 : Step(27): len = 110590, overlap = 286.75
PHY-3002 : Step(28): len = 110941, overlap = 286.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.88669e-06
PHY-3002 : Step(29): len = 114688, overlap = 283
PHY-3002 : Step(30): len = 118964, overlap = 277
PHY-3002 : Step(31): len = 119370, overlap = 270.75
PHY-3002 : Step(32): len = 122071, overlap = 267
PHY-3002 : Step(33): len = 126317, overlap = 259.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.77338e-06
PHY-3002 : Step(34): len = 127569, overlap = 252.25
PHY-3002 : Step(35): len = 137178, overlap = 230.5
PHY-3002 : Step(36): len = 138734, overlap = 211.75
PHY-3002 : Step(37): len = 139482, overlap = 204
PHY-3002 : Step(38): len = 142726, overlap = 194.5
PHY-3002 : Step(39): len = 144481, overlap = 192.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.55468e-05
PHY-3002 : Step(40): len = 148671, overlap = 177.5
PHY-3002 : Step(41): len = 159544, overlap = 170
PHY-3002 : Step(42): len = 158166, overlap = 170
PHY-3002 : Step(43): len = 158431, overlap = 166.25
PHY-3002 : Step(44): len = 159916, overlap = 160.75
PHY-3002 : Step(45): len = 161560, overlap = 156
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.10935e-05
PHY-3002 : Step(46): len = 166055, overlap = 149.75
PHY-3002 : Step(47): len = 176514, overlap = 137.5
PHY-3002 : Step(48): len = 174978, overlap = 136.5
PHY-3002 : Step(49): len = 173860, overlap = 137.25
PHY-3002 : Step(50): len = 174274, overlap = 142
PHY-3002 : Step(51): len = 174620, overlap = 140.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.21871e-05
PHY-3002 : Step(52): len = 180523, overlap = 133
PHY-3002 : Step(53): len = 184931, overlap = 120.75
PHY-3002 : Step(54): len = 184937, overlap = 114.75
PHY-3002 : Step(55): len = 185079, overlap = 115
PHY-3002 : Step(56): len = 184688, overlap = 114.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000124374
PHY-3002 : Step(57): len = 190619, overlap = 103.75
PHY-3002 : Step(58): len = 195224, overlap = 111
PHY-3002 : Step(59): len = 196405, overlap = 112.25
PHY-3002 : Step(60): len = 194386, overlap = 104.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018420s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.472589
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.130046s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (100.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.743916s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (94.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.75883e-05
PHY-3002 : Step(61): len = 196337, overlap = 109.5
PHY-3002 : Step(62): len = 192168, overlap = 111
PHY-3002 : Step(63): len = 188449, overlap = 110.75
PHY-3002 : Step(64): len = 184169, overlap = 116
PHY-3002 : Step(65): len = 180860, overlap = 117.25
PHY-3002 : Step(66): len = 176598, overlap = 125.5
PHY-3002 : Step(67): len = 173438, overlap = 129.5
PHY-3002 : Step(68): len = 170942, overlap = 136.5
PHY-3002 : Step(69): len = 169791, overlap = 142.25
PHY-3002 : Step(70): len = 169904, overlap = 144.5
PHY-3002 : Step(71): len = 169417, overlap = 144
PHY-3002 : Step(72): len = 170027, overlap = 149.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.51766e-05
PHY-3002 : Step(73): len = 179009, overlap = 135.25
PHY-3002 : Step(74): len = 185809, overlap = 126
PHY-3002 : Step(75): len = 186553, overlap = 121.5
PHY-3002 : Step(76): len = 188597, overlap = 120
PHY-3002 : Step(77): len = 189485, overlap = 118.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.03532e-05
PHY-3002 : Step(78): len = 195614, overlap = 111.25
PHY-3002 : Step(79): len = 200312, overlap = 100.75
PHY-3002 : Step(80): len = 203413, overlap = 100.5
PHY-3002 : Step(81): len = 205038, overlap = 105.25
PHY-3002 : Step(82): len = 205638, overlap = 106.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000140706
PHY-3002 : Step(83): len = 210391, overlap = 98.5
PHY-3002 : Step(84): len = 214119, overlap = 94.25
PHY-3002 : Step(85): len = 217044, overlap = 93.5
PHY-3002 : Step(86): len = 217713, overlap = 93
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000281413
PHY-3002 : Step(87): len = 221495, overlap = 92.25
PHY-3002 : Step(88): len = 224873, overlap = 91
PHY-3002 : Step(89): len = 226328, overlap = 88.5
PHY-3002 : Step(90): len = 226753, overlap = 84.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.472589
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.183307s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (93.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.698763s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.74959e-05
PHY-3002 : Step(91): len = 228111, overlap = 163.25
PHY-3002 : Step(92): len = 222751, overlap = 154.5
PHY-3002 : Step(93): len = 216506, overlap = 158.25
PHY-3002 : Step(94): len = 209520, overlap = 164
PHY-3002 : Step(95): len = 203206, overlap = 171
PHY-3002 : Step(96): len = 197261, overlap = 175.5
PHY-3002 : Step(97): len = 192182, overlap = 183.75
PHY-3002 : Step(98): len = 188621, overlap = 184.5
PHY-3002 : Step(99): len = 185341, overlap = 189.5
PHY-3002 : Step(100): len = 182524, overlap = 193.75
PHY-3002 : Step(101): len = 180900, overlap = 199
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000174992
PHY-3002 : Step(102): len = 187780, overlap = 187.75
PHY-3002 : Step(103): len = 193391, overlap = 177.75
PHY-3002 : Step(104): len = 196288, overlap = 169.5
PHY-3002 : Step(105): len = 196868, overlap = 168.75
PHY-3002 : Step(106): len = 197377, overlap = 167.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000342183
PHY-3002 : Step(107): len = 203527, overlap = 163.25
PHY-3002 : Step(108): len = 207106, overlap = 157
PHY-3002 : Step(109): len = 209651, overlap = 151
PHY-3002 : Step(110): len = 212195, overlap = 146.25
PHY-3002 : Step(111): len = 214110, overlap = 145.5
PHY-3002 : Step(112): len = 215277, overlap = 141.5
PHY-3002 : Step(113): len = 217020, overlap = 139.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000664637
PHY-3002 : Step(114): len = 220770, overlap = 137
PHY-3002 : Step(115): len = 222146, overlap = 138.75
PHY-3002 : Step(116): len = 224261, overlap = 134
PHY-3002 : Step(117): len = 225800, overlap = 131
PHY-3002 : Step(118): len = 226570, overlap = 129.75
PHY-3002 : Step(119): len = 227748, overlap = 127
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00120243
PHY-3002 : Step(120): len = 229825, overlap = 127.25
PHY-3002 : Step(121): len = 230762, overlap = 127.5
PHY-3002 : Step(122): len = 232269, overlap = 128.25
PHY-3002 : Step(123): len = 233690, overlap = 124.75
PHY-3002 : Step(124): len = 234428, overlap = 127.25
PHY-3002 : Step(125): len = 234758, overlap = 127.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00209357
PHY-3002 : Step(126): len = 235985, overlap = 126.5
PHY-3002 : Step(127): len = 236919, overlap = 127.75
PHY-3002 : Step(128): len = 237751, overlap = 127.25
PHY-3002 : Step(129): len = 238464, overlap = 124.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.295019s wall, 0.218401s user + 0.187201s system = 0.405603s CPU (137.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.472589
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.065165s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (98.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.708540s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (103.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000279357
PHY-3002 : Step(130): len = 234636, overlap = 90
PHY-3002 : Step(131): len = 230753, overlap = 97.25
PHY-3002 : Step(132): len = 227344, overlap = 112.5
PHY-3002 : Step(133): len = 225064, overlap = 116.75
PHY-3002 : Step(134): len = 223805, overlap = 119
PHY-3002 : Step(135): len = 222561, overlap = 124.25
PHY-3002 : Step(136): len = 221347, overlap = 127.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000558714
PHY-3002 : Step(137): len = 225653, overlap = 119.5
PHY-3002 : Step(138): len = 226612, overlap = 117.75
PHY-3002 : Step(139): len = 228330, overlap = 117
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00101624
PHY-3002 : Step(140): len = 231104, overlap = 115.25
PHY-3002 : Step(141): len = 232353, overlap = 113.5
PHY-3002 : Step(142): len = 233541, overlap = 111
PHY-3002 : Step(143): len = 234631, overlap = 109.5
PHY-3002 : Step(144): len = 235250, overlap = 108
PHY-3002 : Step(145): len = 236119, overlap = 107.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026567s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (176.2%)

PHY-3001 : Legalized: Len = 244912, Over = 0
PHY-3001 : Final: Len = 244912, Over = 0
RUN-1003 : finish command "place" in  21.762275s wall, 30.154993s user + 1.388409s system = 31.543402s CPU (144.9%)

RUN-1004 : used memory is 371 MB, reserved memory is 388 MB, peak memory is 404 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2878 to 2190
PHY-1001 : Pin misalignment score is improved from 2190 to 2153
PHY-1001 : Pin misalignment score is improved from 2153 to 2151
PHY-1001 : Pin misalignment score is improved from 2151 to 2151
PHY-1001 : Pin local connectivity score is improved from 230 to 0
PHY-1001 : Pin misalignment score is improved from 2271 to 2201
PHY-1001 : Pin misalignment score is improved from 2201 to 2191
PHY-1001 : Pin misalignment score is improved from 2191 to 2190
PHY-1001 : Pin misalignment score is improved from 2190 to 2189
PHY-1001 : Pin misalignment score is improved from 2189 to 2189
PHY-1001 : Pin local connectivity score is improved from 67 to 0
PHY-1001 : End pin swap;  3.400988s wall, 3.322821s user + 0.000000s system = 3.322821s CPU (97.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2074 instances
RUN-1001 : 984 mslices, 985 lslices, 100 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5721 nets
RUN-1001 : 3001 nets have 2 pins
RUN-1001 : 2107 nets have [3 - 5] pins
RUN-1001 : 416 nets have [6 - 10] pins
RUN-1001 : 66 nets have [11 - 20] pins
RUN-1001 : 128 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 311800, over cnt = 1625(20%), over = 3165, worst = 9
PHY-1002 : len = 319872, over cnt = 1368(17%), over = 2190, worst = 5
PHY-1002 : len = 327416, over cnt = 1261(15%), over = 1717, worst = 4
PHY-1002 : len = 348896, over cnt = 914(11%), over = 1000, worst = 3
PHY-1002 : len = 364432, over cnt = 735(9%), over = 757, worst = 2
PHY-1002 : len = 377576, over cnt = 630(7%), over = 646, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 24499, tnet num: 5719, tinst num: 2072, tnode num: 30057, tedge num: 41035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 63 out of 5721 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.176245s wall, 5.132433s user + 0.031200s system = 5.163633s CPU (99.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.123512s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (88.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 48776, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.606697s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (97.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 48680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.011905s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 673608, over cnt = 2068(1%), over = 2180, worst = 4
PHY-1001 : End Routed; 28.758939s wall, 32.635409s user + 0.156001s system = 32.791410s CPU (114.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 595512, over cnt = 1193(0%), over = 1203, worst = 2
PHY-1001 : End DR Iter 1; 36.915645s wall, 33.337414s user + 0.093601s system = 33.431014s CPU (90.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 583752, over cnt = 625(0%), over = 625, worst = 1
PHY-1001 : End DR Iter 2; 8.625129s wall, 7.987251s user + 0.000000s system = 7.987251s CPU (92.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 585752, over cnt = 291(0%), over = 291, worst = 1
PHY-1001 : End DR Iter 3; 2.460468s wall, 2.464816s user + 0.000000s system = 2.464816s CPU (100.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 590264, over cnt = 160(0%), over = 160, worst = 1
PHY-1001 : End DR Iter 4; 2.614789s wall, 2.386815s user + 0.000000s system = 2.386815s CPU (91.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 595520, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End DR Iter 5; 2.416872s wall, 2.574016s user + 0.031200s system = 2.605217s CPU (107.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 599992, over cnt = 35(0%), over = 35, worst = 1
PHY-1001 : End DR Iter 6; 3.871885s wall, 3.993626s user + 0.078001s system = 4.071626s CPU (105.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 602528, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 7; 4.241163s wall, 4.149627s user + 0.015600s system = 4.165227s CPU (98.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 603160, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 3.493411s wall, 3.276021s user + 0.062400s system = 3.338421s CPU (95.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 603240, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 2.211916s wall, 2.137214s user + 0.000000s system = 2.137214s CPU (96.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 603240, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 10; 2.233869s wall, 2.137214s user + 0.015600s system = 2.152814s CPU (96.4%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 603240, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 11; 2.370775s wall, 2.168414s user + 0.000000s system = 2.168414s CPU (91.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 603240, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.410422s wall, 2.293215s user + 0.015600s system = 2.308815s CPU (95.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 603240, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 10; 2.196352s wall, 2.137214s user + 0.000000s system = 2.137214s CPU (97.3%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 603240, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 11; 2.132971s wall, 2.106013s user + 0.000000s system = 2.106013s CPU (98.7%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 603240, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 12; 2.208486s wall, 2.230814s user + 0.000000s system = 2.230814s CPU (101.0%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 603240, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 13; 2.161623s wall, 2.121614s user + 0.015600s system = 2.137214s CPU (98.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 603464, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 3.529354s wall, 3.494422s user + 0.046800s system = 3.541223s CPU (100.3%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 603560, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 3; 5.238495s wall, 4.945232s user + 0.015600s system = 4.960832s CPU (94.7%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 603560, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 4; 2.311175s wall, 2.199614s user + 0.015600s system = 2.215214s CPU (95.8%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 603640, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 5; 2.260887s wall, 2.230814s user + 0.000000s system = 2.230814s CPU (98.7%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 603776, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 603776
PHY-1001 : End DC Iter 5; 0.314264s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (104.2%)

PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  136.184537s wall, 133.646057s user + 0.670804s system = 134.316861s CPU (98.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  144.907681s wall, 142.210512s user + 0.702005s system = 142.912516s CPU (98.6%)

RUN-1004 : used memory is 432 MB, reserved memory is 515 MB, peak memory is 471 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   100
  #input               34
  #output              66
  #inout                0

Utilization Statistics
#lut                 3925   out of   4480   87.61%
#reg                 2865   out of   4480   63.95%
#le                  3925
  #lut only          1060   out of   3925   27.01%
  #reg only             0   out of   3925    0.00%
  #lut&reg           2865   out of   3925   72.99%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  100   out of    109   91.74%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.791136s wall, 2.589617s user + 0.124801s system = 2.714417s CPU (97.3%)

RUN-1004 : used memory is 444 MB, reserved memory is 515 MB, peak memory is 471 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 24499, tnet num: 5719, tinst num: 2074, tnode num: 30057, tedge num: 41035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5719 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.878224s wall, 3.650423s user + 0.000000s system = 3.650423s CPU (94.1%)

RUN-1004 : used memory is 483 MB, reserved memory is 565 MB, peak memory is 483 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2076
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5721, pip num: 54368
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 924 valid insts, and 153555 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  14.285972s wall, 24.772959s user + 0.093601s system = 24.866559s CPU (174.1%)

RUN-1004 : used memory is 516 MB, reserved memory is 590 MB, peak memory is 524 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P140;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P91;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P87;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P85;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P86;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P81;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P1;   "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P3;   "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P5;   "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P71;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P69;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P68;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P65;  "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P33;  "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P26; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P41; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.671231s wall, 3.494422s user + 0.046800s system = 3.541223s CPU (96.5%)

RUN-1004 : used memory is 287 MB, reserved memory is 378 MB, peak memory is 524 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   100
  #input               34
  #output              66
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.533001s wall, 1.482009s user + 0.078001s system = 1.560010s CPU (101.8%)

RUN-1004 : used memory is 303 MB, reserved memory is 387 MB, peak memory is 524 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P140;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P91;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P87;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P85;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P86;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P81;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P1;   "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P3;   "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P5;   "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P71;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P69;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P68;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P65;  "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P33;  "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P26; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P41; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.530462s wall, 3.510022s user + 0.249602s system = 3.759624s CPU (106.5%)

RUN-1004 : used memory is 297 MB, reserved memory is 328 MB, peak memory is 524 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   100
  #input               34
  #output              66
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.516779s wall, 1.466409s user + 0.062400s system = 1.528810s CPU (100.8%)

RUN-1004 : used memory is 335 MB, reserved memory is 358 MB, peak memory is 524 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 100 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9140/1 useful/useless nets, 8277/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11610/0 useful/useless nets, 10747/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12458/0 useful/useless nets, 11595/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45612, tnet num: 12449, tinst num: 11570, tnode num: 86115, tedge num: 87065.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.853604s wall, 1.528810s user + 0.031200s system = 1.560010s CPU (84.2%)

RUN-1004 : used memory is 468 MB, reserved memory is 479 MB, peak memory is 524 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.56 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8779/0 useful/useless nets, 7916/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4494 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   100
  #input               34
  #output              66
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  100   out of    109   91.74%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.568407s wall, 15.007296s user + 0.156001s system = 15.163297s CPU (91.5%)

RUN-1004 : used memory is 466 MB, reserved memory is 485 MB, peak memory is 546 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.673289s wall, 2.605217s user + 0.031200s system = 2.636417s CPU (98.6%)

RUN-1004 : used memory is 469 MB, reserved memory is 487 MB, peak memory is 546 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2122 instances
RUN-1001 : 1008 mslices, 1009 lslices, 100 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5850 nets
RUN-1001 : 3045 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2120 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25181, tnet num: 5848, tinst num: 2120, tnode num: 30826, tedge num: 42228.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.300146s wall, 1.154407s user + 0.062400s system = 1.216808s CPU (93.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 931300
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(146): len = 528768, overlap = 190
PHY-3002 : Step(147): len = 358390, overlap = 250.75
PHY-3002 : Step(148): len = 273821, overlap = 277
PHY-3002 : Step(149): len = 218762, overlap = 295
PHY-3002 : Step(150): len = 179051, overlap = 311
PHY-3002 : Step(151): len = 148193, overlap = 328.5
PHY-3002 : Step(152): len = 120120, overlap = 348
PHY-3002 : Step(153): len = 104138, overlap = 359
PHY-3002 : Step(154): len = 83459, overlap = 374.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21654e-06
PHY-3002 : Step(155): len = 80924.8, overlap = 374.25
PHY-3002 : Step(156): len = 88478.2, overlap = 357
PHY-3002 : Step(157): len = 104062, overlap = 341.5
PHY-3002 : Step(158): len = 96610.6, overlap = 342.25
PHY-3002 : Step(159): len = 92031.8, overlap = 343.5
PHY-3002 : Step(160): len = 93863.3, overlap = 343.5
PHY-3002 : Step(161): len = 96250.8, overlap = 342.5
PHY-3002 : Step(162): len = 99987.5, overlap = 337.5
PHY-3002 : Step(163): len = 99435.1, overlap = 331.75
PHY-3002 : Step(164): len = 99192.4, overlap = 326.25
PHY-3002 : Step(165): len = 100081, overlap = 322.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.43308e-06
PHY-3002 : Step(166): len = 101170, overlap = 318.25
PHY-3002 : Step(167): len = 104414, overlap = 314.75
PHY-3002 : Step(168): len = 106267, overlap = 310.5
PHY-3002 : Step(169): len = 110823, overlap = 281.5
PHY-3002 : Step(170): len = 113641, overlap = 270.5
PHY-3002 : Step(171): len = 113253, overlap = 267.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.86616e-06
PHY-3002 : Step(172): len = 118410, overlap = 262.75
PHY-3002 : Step(173): len = 123626, overlap = 262.5
PHY-3002 : Step(174): len = 122853, overlap = 259
PHY-3002 : Step(175): len = 124654, overlap = 257.25
PHY-3002 : Step(176): len = 126490, overlap = 253.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.73232e-06
PHY-3002 : Step(177): len = 131223, overlap = 242.75
PHY-3002 : Step(178): len = 146416, overlap = 214
PHY-3002 : Step(179): len = 143646, overlap = 208.25
PHY-3002 : Step(180): len = 142970, overlap = 206.5
PHY-3002 : Step(181): len = 143840, overlap = 205.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.88065e-05
PHY-3002 : Step(182): len = 152475, overlap = 196.5
PHY-3002 : Step(183): len = 164391, overlap = 165.5
PHY-3002 : Step(184): len = 159971, overlap = 161
PHY-3002 : Step(185): len = 158890, overlap = 158.25
PHY-3002 : Step(186): len = 159110, overlap = 154.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.64723e-05
PHY-3002 : Step(187): len = 168325, overlap = 141
PHY-3002 : Step(188): len = 177427, overlap = 123.75
PHY-3002 : Step(189): len = 173312, overlap = 126.25
PHY-3002 : Step(190): len = 172801, overlap = 126.75
PHY-3002 : Step(191): len = 172979, overlap = 127.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.29447e-05
PHY-3002 : Step(192): len = 180511, overlap = 116.75
PHY-3002 : Step(193): len = 184166, overlap = 116.25
PHY-3002 : Step(194): len = 183321, overlap = 109.5
PHY-3002 : Step(195): len = 183044, overlap = 109.25
PHY-3002 : Step(196): len = 183452, overlap = 108
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000145889
PHY-3002 : Step(197): len = 187945, overlap = 103.5
PHY-3002 : Step(198): len = 190067, overlap = 99.5
PHY-3002 : Step(199): len = 191469, overlap = 97.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021060s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.218616s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (101.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.718423s wall, 0.702005s user + 0.015600s system = 0.717605s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.64515e-05
PHY-3002 : Step(200): len = 189118, overlap = 110.5
PHY-3002 : Step(201): len = 185327, overlap = 118.25
PHY-3002 : Step(202): len = 181221, overlap = 128.75
PHY-3002 : Step(203): len = 177334, overlap = 139.25
PHY-3002 : Step(204): len = 173065, overlap = 143.25
PHY-3002 : Step(205): len = 169892, overlap = 146.75
PHY-3002 : Step(206): len = 167457, overlap = 150.5
PHY-3002 : Step(207): len = 165599, overlap = 159.75
PHY-3002 : Step(208): len = 164581, overlap = 167
PHY-3002 : Step(209): len = 164172, overlap = 163.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.18524e-05
PHY-3002 : Step(210): len = 171287, overlap = 153
PHY-3002 : Step(211): len = 183355, overlap = 129.5
PHY-3002 : Step(212): len = 182932, overlap = 131.75
PHY-3002 : Step(213): len = 183168, overlap = 129.5
PHY-3002 : Step(214): len = 183171, overlap = 129
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.30514e-05
PHY-3002 : Step(215): len = 190816, overlap = 124.25
PHY-3002 : Step(216): len = 196761, overlap = 117.75
PHY-3002 : Step(217): len = 197190, overlap = 113.25
PHY-3002 : Step(218): len = 197301, overlap = 113.25
PHY-3002 : Step(219): len = 198164, overlap = 108.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000126103
PHY-3002 : Step(220): len = 203428, overlap = 108.5
PHY-3002 : Step(221): len = 206205, overlap = 108.5
PHY-3002 : Step(222): len = 207778, overlap = 110.25
PHY-3002 : Step(223): len = 208191, overlap = 109.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000252206
PHY-3002 : Step(224): len = 213661, overlap = 111.25
PHY-3002 : Step(225): len = 215391, overlap = 112.25
PHY-3002 : Step(226): len = 217580, overlap = 111.25
PHY-3002 : Step(227): len = 218506, overlap = 110.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.487799s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (95.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.768502s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (97.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.2732e-05
PHY-3002 : Step(228): len = 224540, overlap = 176
PHY-3002 : Step(229): len = 218354, overlap = 170.75
PHY-3002 : Step(230): len = 212072, overlap = 171.25
PHY-3002 : Step(231): len = 205801, overlap = 172.5
PHY-3002 : Step(232): len = 198778, overlap = 177
PHY-3002 : Step(233): len = 192673, overlap = 193.5
PHY-3002 : Step(234): len = 186565, overlap = 197.5
PHY-3002 : Step(235): len = 182308, overlap = 202.5
PHY-3002 : Step(236): len = 179109, overlap = 204.25
PHY-3002 : Step(237): len = 176736, overlap = 207.75
PHY-3002 : Step(238): len = 174944, overlap = 213.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000165464
PHY-3002 : Step(239): len = 183396, overlap = 193.25
PHY-3002 : Step(240): len = 188333, overlap = 186.25
PHY-3002 : Step(241): len = 190319, overlap = 177.25
PHY-3002 : Step(242): len = 191619, overlap = 174
PHY-3002 : Step(243): len = 193569, overlap = 177
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000329679
PHY-3002 : Step(244): len = 200194, overlap = 168.5
PHY-3002 : Step(245): len = 203139, overlap = 166.75
PHY-3002 : Step(246): len = 207892, overlap = 155
PHY-3002 : Step(247): len = 209482, overlap = 151.25
PHY-3002 : Step(248): len = 210063, overlap = 151
PHY-3002 : Step(249): len = 211593, overlap = 156.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000601714
PHY-3002 : Step(250): len = 216090, overlap = 151.5
PHY-3002 : Step(251): len = 217463, overlap = 146.75
PHY-3002 : Step(252): len = 220558, overlap = 144.25
PHY-3002 : Step(253): len = 222143, overlap = 137.75
PHY-3002 : Step(254): len = 222910, overlap = 138.75
PHY-3002 : Step(255): len = 224237, overlap = 143.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00109143
PHY-3002 : Step(256): len = 226975, overlap = 141.5
PHY-3002 : Step(257): len = 228379, overlap = 137.25
PHY-3002 : Step(258): len = 231018, overlap = 135.25
PHY-3002 : Step(259): len = 231635, overlap = 133
PHY-3002 : Step(260): len = 231975, overlap = 133.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00191096
PHY-3002 : Step(261): len = 233746, overlap = 132.25
PHY-3002 : Step(262): len = 234689, overlap = 132.75
PHY-3002 : Step(263): len = 235348, overlap = 133.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.250831s wall, 0.218401s user + 0.109201s system = 0.327602s CPU (130.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.213789s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (101.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.778034s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000309949
PHY-3002 : Step(264): len = 234923, overlap = 114.25
PHY-3002 : Step(265): len = 233218, overlap = 109.25
PHY-3002 : Step(266): len = 228912, overlap = 120.75
PHY-3002 : Step(267): len = 226914, overlap = 128.75
PHY-3002 : Step(268): len = 225552, overlap = 130
PHY-3002 : Step(269): len = 224244, overlap = 138
PHY-3002 : Step(270): len = 223139, overlap = 140
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000617557
PHY-3002 : Step(271): len = 227106, overlap = 134
PHY-3002 : Step(272): len = 228111, overlap = 130.5
PHY-3002 : Step(273): len = 229325, overlap = 127
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00108166
PHY-3002 : Step(274): len = 232348, overlap = 125.25
PHY-3002 : Step(275): len = 233156, overlap = 121.25
PHY-3002 : Step(276): len = 233836, overlap = 119.75
PHY-3002 : Step(277): len = 234897, overlap = 117
PHY-3002 : Step(278): len = 235649, overlap = 119.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00173774
PHY-3002 : Step(279): len = 237250, overlap = 119.5
PHY-3002 : Step(280): len = 238091, overlap = 121.5
PHY-3002 : Step(281): len = 238810, overlap = 118
PHY-3002 : Step(282): len = 239314, overlap = 118
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00245394
PHY-3002 : Step(283): len = 240632, overlap = 116.25
PHY-3002 : Step(284): len = 241119, overlap = 114
PHY-3002 : Step(285): len = 241706, overlap = 112.75
PHY-3002 : Step(286): len = 242129, overlap = 114.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022988s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.9%)

PHY-3001 : Legalized: Len = 249500, Over = 0
PHY-3001 : Final: Len = 249500, Over = 0
RUN-1003 : finish command "place" in  26.381899s wall, 32.339007s user + 1.794012s system = 34.133019s CPU (129.4%)

RUN-1004 : used memory is 508 MB, reserved memory is 522 MB, peak memory is 546 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3006 to 2262
PHY-1001 : Pin misalignment score is improved from 2262 to 2222
PHY-1001 : Pin misalignment score is improved from 2222 to 2219
PHY-1001 : Pin misalignment score is improved from 2219 to 2218
PHY-1001 : Pin misalignment score is improved from 2218 to 2218
PHY-1001 : Pin local connectivity score is improved from 194 to 0
PHY-1001 : Pin misalignment score is improved from 2295 to 2238
PHY-1001 : Pin misalignment score is improved from 2238 to 2229
PHY-1001 : Pin misalignment score is improved from 2229 to 2229
PHY-1001 : Pin local connectivity score is improved from 50 to 0
PHY-1001 : End pin swap;  3.296755s wall, 3.229221s user + 0.015600s system = 3.244821s CPU (98.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2122 instances
RUN-1001 : 1008 mslices, 1009 lslices, 100 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5850 nets
RUN-1001 : 3045 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 320320, over cnt = 1728(21%), over = 3299, worst = 8
PHY-1002 : len = 328544, over cnt = 1431(17%), over = 2214, worst = 5
PHY-1002 : len = 334592, over cnt = 1358(16%), over = 1824, worst = 4
PHY-1002 : len = 359056, over cnt = 941(11%), over = 1007, worst = 3
PHY-1002 : len = 375128, over cnt = 748(9%), over = 761, worst = 2
PHY-1002 : len = 389432, over cnt = 622(7%), over = 628, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25181, tnet num: 5848, tinst num: 2120, tnode num: 30826, tedge num: 42228.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 40 out of 5850 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.562694s wall, 5.522435s user + 0.031200s system = 5.553636s CPU (99.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.141176s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 53512, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.445343s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (98.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 53504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.006125s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (509.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 696768, over cnt = 2147(1%), over = 2249, worst = 3
PHY-1001 : End Routed; 27.731831s wall, 32.838211s user + 0.171601s system = 33.009812s CPU (119.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 621600, over cnt = 1145(0%), over = 1150, worst = 2
PHY-1001 : End DR Iter 1; 18.024072s wall, 18.376918s user + 0.000000s system = 18.376918s CPU (102.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 603320, over cnt = 505(0%), over = 507, worst = 2
PHY-1001 : End DR Iter 2; 9.096753s wall, 8.564455s user + 0.062400s system = 8.626855s CPU (94.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 606176, over cnt = 236(0%), over = 236, worst = 1
PHY-1001 : End DR Iter 3; 1.984733s wall, 1.996813s user + 0.000000s system = 1.996813s CPU (100.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 609472, over cnt = 125(0%), over = 125, worst = 1
PHY-1001 : End DR Iter 4; 1.803673s wall, 1.747211s user + 0.000000s system = 1.747211s CPU (96.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 612840, over cnt = 65(0%), over = 65, worst = 1
PHY-1001 : End DR Iter 5; 1.762186s wall, 1.762811s user + 0.000000s system = 1.762811s CPU (100.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 616616, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 6; 2.977249s wall, 2.948419s user + 0.000000s system = 2.948419s CPU (99.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 618560, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 7; 4.075956s wall, 4.024826s user + 0.000000s system = 4.024826s CPU (98.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 8; 4.295992s wall, 4.196427s user + 0.000000s system = 4.196427s CPU (97.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 9; 4.021772s wall, 3.900025s user + 0.000000s system = 3.900025s CPU (97.0%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 10; 3.753966s wall, 3.681624s user + 0.000000s system = 3.681624s CPU (98.1%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 9; 3.760955s wall, 3.697224s user + 0.000000s system = 3.697224s CPU (98.3%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 10; 3.791897s wall, 3.744024s user + 0.000000s system = 3.744024s CPU (98.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 11; 3.810948s wall, 3.775224s user + 0.000000s system = 3.775224s CPU (99.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 12; 4.185868s wall, 3.978026s user + 0.000000s system = 3.978026s CPU (95.0%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 13; 3.821722s wall, 3.744024s user + 0.015600s system = 3.759624s CPU (98.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 619528, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 3.435430s wall, 3.400822s user + 0.015600s system = 3.416422s CPU (99.4%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 619640, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 3; 4.674191s wall, 4.617630s user + 0.015600s system = 4.633230s CPU (99.1%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 619560, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 4; 2.332834s wall, 2.308815s user + 0.000000s system = 2.308815s CPU (99.0%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 619624, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 5; 3.526748s wall, 3.510022s user + 0.000000s system = 3.510022s CPU (99.5%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 619640, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 6; 1.133643s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (97.7%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 619640, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 7; 1.701673s wall, 1.684811s user + 0.000000s system = 1.684811s CPU (99.0%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 619696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 619696
PHY-1001 : End DC Iter 8; 0.658107s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (104.3%)

PHY-1001 : 17 feed throughs used by 15 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  124.204822s wall, 127.983220s user + 0.405603s system = 128.388823s CPU (103.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  133.185513s wall, 136.875277s user + 0.452403s system = 137.327680s CPU (103.1%)

RUN-1004 : used memory is 574 MB, reserved memory is 578 MB, peak memory is 608 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   100
  #input               34
  #output              66
  #inout                0

Utilization Statistics
#lut                 4031   out of   4480   89.98%
#reg                 2894   out of   4480   64.60%
#le                  4031
  #lut only          1137   out of   4031   28.21%
  #reg only             0   out of   4031    0.00%
  #lut&reg           2894   out of   4031   71.79%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  100   out of    109   91.74%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.794200s wall, 2.605217s user + 0.187201s system = 2.792418s CPU (99.9%)

RUN-1004 : used memory is 574 MB, reserved memory is 578 MB, peak memory is 608 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25181, tnet num: 5848, tinst num: 2135, tnode num: 30826, tedge num: 42228.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.733532s wall, 3.697224s user + 0.015600s system = 3.712824s CPU (99.4%)

RUN-1004 : used memory is 625 MB, reserved memory is 630 MB, peak memory is 625 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2137
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5850, pip num: 55934
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 936 valid insts, and 157740 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.374003s wall, 21.372137s user + 0.109201s system = 21.481338s CPU (188.9%)

RUN-1004 : used memory is 650 MB, reserved memory is 654 MB, peak memory is 658 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.545672s wall, 1.357209s user + 0.202801s system = 1.560010s CPU (100.9%)

RUN-1004 : used memory is 698 MB, reserved memory is 759 MB, peak memory is 700 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.556132s wall, 2.792418s user + 0.764405s system = 3.556823s CPU (13.4%)

RUN-1004 : used memory is 699 MB, reserved memory is 761 MB, peak memory is 701 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.805715s wall, 0.343202s user + 0.093601s system = 0.436803s CPU (6.4%)

RUN-1004 : used memory is 694 MB, reserved memory is 755 MB, peak memory is 708 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.759450s wall, 5.007632s user + 1.123207s system = 6.130839s CPU (17.1%)

RUN-1004 : used memory is 683 MB, reserved memory is 744 MB, peak memory is 708 MB
GUI-1001 : Download success!
