// Seed: 3369953521
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri0 void id_3,
    input tri0 id_4,
    input tri1 id_5,
    input uwire id_6,
    output wand id_7,
    output tri0 id_8
    , id_10
);
  wire id_11;
  always_latch id_0 <= "";
  or primCall (id_7, id_5, id_11, id_10, id_6, id_2, id_1, id_4);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11
  );
  assign id_0 = 1;
  wire id_12;
endmodule
