[{"commit":{"message":"Editorial cleanups"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86.cpp"},{"filename":"src\/hotspot\/share\/runtime\/javaThread.hpp"}],"sha":"0e1fccd285045ec733190dd9467e286ea16b8cf6"},{"commit":{"message":"RISC-V implementation"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"9acc0d311b1e86d88d09e3c388691c7447fe5d9a"},{"commit":{"message":"Mention ARM32 bug"},"files":[{"filename":"src\/hotspot\/cpu\/arm\/globals_arm.hpp"}],"sha":"f5744f9dfd9746a8552a9ec3fa61358da3d45a63"},{"commit":{"message":"Make sure benchmark runs with C1"},"files":[{"filename":"test\/micro\/org\/openjdk\/bench\/vm\/compiler\/SecondarySuperCache.java"}],"sha":"37d32c3a7aac65cc736afaeed06b20ea3189ff62"}]