0.7
2020.2
Oct 19 2021
02:56:52
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/beh/verilog/i2c_slave.v,1758075513,systemVerilog,,/home/sogang/work/cosim_bfm_library/include/verilog/cosim_bfm_axi_dpi.sv,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/beh/verilog/i2c_slave_if.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/beh/verilog/i2c_slave_mem.v,i2c_slave,,,../../beh/verilog;../../bench.cosim/verilog;../../rtl/verilog;/home/sogang/work/cosim_bfm_library/include/verilog,AMBA_AXI4;SIM;VCD,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/beh/verilog/i2c_slave_if.v,1757861755,verilog,,,,i2c_slave_if,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/beh/verilog/i2c_slave_mem.v,1757861755,verilog,,,,i2c_slave_mem,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/bench.cosim/verilog/axi4_to_lite.v,1757854413,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/beh/verilog/i2c_slave.v,,axi4_to_lite;axi4_to_lite_read;axi4_to_lite_write,,,../../beh/verilog;../../bench.cosim/verilog;../../rtl/verilog;/home/sogang/work/cosim_bfm_library/include/verilog,AMBA_AXI4;SIM;VCD,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/bench.cosim/verilog/cosim_bfm_axi_lite.sv,1756913378,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/bench.cosim/verilog/axi4_to_lite.v,,cosim_bfm_axi_lite,,,../../beh/verilog;../../bench.cosim/verilog;../../rtl/verilog;/home/sogang/work/cosim_bfm_library/include/verilog,AMBA_AXI4;SIM;VCD,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/bench.cosim/verilog/top.sv,1757895777,systemVerilog,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/beh/verilog/i2c_slave.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/beh/verilog/i2c_slave_if.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/beh/verilog/i2c_slave_mem.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/bench.cosim/verilog/axi4_to_lite.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/bench.cosim/verilog/cosim_bfm_axi_lite.sv;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_axi_lite_a.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_fifo_sync_small.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_axi_lite.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_byte.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_core.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_csr.v;/home/sogang/work/cosim_bfm_library/include/verilog/cosim_bfm_axi_core.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/bench.cosim/verilog/cosim_bfm_axi_lite.sv,,$unit_top_sv;top,,,../../beh/verilog;../../bench.cosim/verilog;../../rtl/verilog;/home/sogang/work/cosim_bfm_library/include/verilog,AMBA_AXI4;SIM;VCD,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_axi_lite_a.v,1763721884,verilog,,,,i2c_axi_lite_if_a,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_fifo_sync_small.v,1757858715,verilog,,,,i2c_fifo_sync_small,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_axi_lite.v,1763723505,systemVerilog,,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_define.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_axi_lite_a.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_csr.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_core.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_fifo_sync_small.v,i2c_master_axi_lite,,,../../beh/verilog;../../bench.cosim/verilog;../../rtl/verilog;/home/sogang/work/cosim_bfm_library/include/verilog,AMBA_AXI4;SIM;VCD,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_byte.v,1757861011,verilog,,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_define.v,i2c_master_byte,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_core.v,1757861081,verilog,,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_define.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_byte.v,i2c_master_core,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_csr.v,1757860929,verilog,,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_define.v,i2c_master_csr,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_define.v,1757860778,verilog,,,,,,,,,,,,
/home/sogang/work/cosim_bfm_library/include/verilog/cosim_bfm_axi_core.v,1758675550,verilog,,,/home/sogang/work/cosim_bfm_library/include/verilog/cosim_bfm_defines.vh;/home/sogang/work/cosim_bfm_library/include/verilog/cosim_bfm_axi_tasks.v,cosim_bfm_axi,,,,,,,,
/home/sogang/work/cosim_bfm_library/include/verilog/cosim_bfm_axi_dpi.sv,1758675550,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_axi_lite.v,/home/sogang/work/cosim_bfm_library/include/verilog/cosim_bfm_axi_core.v,,,,../../beh/verilog;../../bench.cosim/verilog;../../rtl/verilog;/home/sogang/work/cosim_bfm_library/include/verilog,AMBA_AXI4;SIM;VCD,,,,
/home/sogang/work/cosim_bfm_library/include/verilog/cosim_bfm_axi_tasks.v,1758675550,verilog,,,,,,,,,,,,
/home/sogang/work/cosim_bfm_library/include/verilog/cosim_bfm_defines.vh,1758675550,verilog,,,,,,,,,,,,
