
####################################################
# Sites
sites - DSP48_X0Y26 DSP48_X0Y27 DSP48_X0Y28 DSP48_X0Y29 DSP48_X0Y30 DSP48_X0Y31 RAMB18_X0Y26 RAMB18_X0Y27 RAMB18_X0Y28 RAMB18_X0Y29 RAMB18_X0Y30 RAMB18_X0Y31 RAMB36_X0Y13 RAMB36_X0Y14 RAMB36_X0Y15 SLICE_X0Y61 SLICE_X0Y62 SLICE_X0Y63 SLICE_X0Y64 SLICE_X0Y65 SLICE_X0Y66 SLICE_X0Y67 SLICE_X0Y68 SLICE_X0Y69 SLICE_X0Y70 SLICE_X0Y71 SLICE_X0Y72 SLICE_X0Y73 SLICE_X0Y74 SLICE_X0Y75 SLICE_X0Y76 SLICE_X0Y77 SLICE_X0Y78 SLICE_X0Y79 SLICE_X0Y80 SLICE_X0Y81 SLICE_X10Y61 SLICE_X10Y62 SLICE_X10Y63 SLICE_X10Y64 SLICE_X10Y65 SLICE_X10Y66 SLICE_X10Y67 SLICE_X10Y68 SLICE_X10Y69 SLICE_X10Y70 SLICE_X10Y71 SLICE_X10Y72 SLICE_X10Y73 SLICE_X10Y74 SLICE_X10Y75 SLICE_X10Y76 SLICE_X10Y77 SLICE_X10Y78 SLICE_X10Y79 SLICE_X10Y80 SLICE_X10Y81 SLICE_X11Y61 SLICE_X11Y62 SLICE_X11Y63 SLICE_X11Y64 SLICE_X11Y65 SLICE_X11Y66 SLICE_X11Y67 SLICE_X11Y68 SLICE_X11Y69 SLICE_X11Y70 SLICE_X11Y71 SLICE_X11Y72 SLICE_X11Y73 SLICE_X11Y74 SLICE_X11Y75 SLICE_X11Y76 SLICE_X11Y77 SLICE_X11Y78 SLICE_X11Y79 SLICE_X11Y80 SLICE_X11Y81 SLICE_X12Y61 SLICE_X12Y62 SLICE_X12Y63 SLICE_X12Y64 SLICE_X12Y65 SLICE_X12Y66 SLICE_X12Y67 SLICE_X12Y68 SLICE_X12Y69 SLICE_X12Y70 SLICE_X12Y71 SLICE_X12Y72 SLICE_X12Y73 SLICE_X12Y74 SLICE_X12Y75 SLICE_X12Y76 SLICE_X12Y77 SLICE_X12Y78 SLICE_X12Y79 SLICE_X12Y80 SLICE_X12Y81 SLICE_X13Y61 SLICE_X13Y62 SLICE_X13Y63 SLICE_X13Y64 SLICE_X13Y65 SLICE_X13Y66 SLICE_X13Y67 SLICE_X13Y68 SLICE_X13Y69 SLICE_X13Y70 SLICE_X13Y71 SLICE_X13Y72 SLICE_X13Y73 SLICE_X13Y74 SLICE_X13Y75 SLICE_X13Y76 SLICE_X13Y77 SLICE_X13Y78 SLICE_X13Y79 SLICE_X13Y80 SLICE_X13Y81 SLICE_X1Y61 SLICE_X1Y62 SLICE_X1Y63 SLICE_X1Y64 SLICE_X1Y65 SLICE_X1Y66 SLICE_X1Y67 SLICE_X1Y68 SLICE_X1Y69 SLICE_X1Y70 SLICE_X1Y71 SLICE_X1Y72 SLICE_X1Y73 SLICE_X1Y74 SLICE_X1Y75 SLICE_X1Y76 SLICE_X1Y77 SLICE_X1Y78 SLICE_X1Y79 SLICE_X1Y80 SLICE_X1Y81 SLICE_X2Y61 SLICE_X2Y62 SLICE_X2Y63 SLICE_X2Y64 SLICE_X2Y65 SLICE_X2Y66 SLICE_X2Y67 SLICE_X2Y68 SLICE_X2Y69 SLICE_X2Y70 SLICE_X2Y71 SLICE_X2Y72 SLICE_X2Y73 SLICE_X2Y74 SLICE_X2Y75 SLICE_X2Y76 SLICE_X2Y77 SLICE_X2Y78 SLICE_X2Y79 SLICE_X2Y80 SLICE_X2Y81 SLICE_X3Y61 SLICE_X3Y62 SLICE_X3Y63 SLICE_X3Y64 SLICE_X3Y65 SLICE_X3Y66 SLICE_X3Y67 SLICE_X3Y68 SLICE_X3Y69 SLICE_X3Y70 SLICE_X3Y71 SLICE_X3Y72 SLICE_X3Y73 SLICE_X3Y74 SLICE_X3Y75 SLICE_X3Y76 SLICE_X3Y77 SLICE_X3Y78 SLICE_X3Y79 SLICE_X3Y80 SLICE_X3Y81 SLICE_X4Y61 SLICE_X4Y62 SLICE_X4Y63 SLICE_X4Y64 SLICE_X4Y65 SLICE_X4Y66 SLICE_X4Y67 SLICE_X4Y68 SLICE_X4Y69 SLICE_X4Y70 SLICE_X4Y71 SLICE_X4Y72 SLICE_X4Y73 SLICE_X4Y74 SLICE_X4Y75 SLICE_X4Y76 SLICE_X4Y77 SLICE_X4Y78 SLICE_X4Y79 SLICE_X4Y80 SLICE_X4Y81 SLICE_X5Y61 SLICE_X5Y62 SLICE_X5Y63 SLICE_X5Y64 SLICE_X5Y65 SLICE_X5Y66 SLICE_X5Y67 SLICE_X5Y68 SLICE_X5Y69 SLICE_X5Y70 SLICE_X5Y71 SLICE_X5Y72 SLICE_X5Y73 SLICE_X5Y74 SLICE_X5Y75 SLICE_X5Y76 SLICE_X5Y77 SLICE_X5Y78 SLICE_X5Y79 SLICE_X5Y80 SLICE_X5Y81 SLICE_X6Y61 SLICE_X6Y62 SLICE_X6Y63 SLICE_X6Y64 SLICE_X6Y65 SLICE_X6Y66 SLICE_X6Y67 SLICE_X6Y68 SLICE_X6Y69 SLICE_X6Y70 SLICE_X6Y71 SLICE_X6Y72 SLICE_X6Y73 SLICE_X6Y74 SLICE_X6Y75 SLICE_X6Y76 SLICE_X6Y77 SLICE_X6Y78 SLICE_X6Y79 SLICE_X6Y80 SLICE_X6Y81 SLICE_X7Y61 SLICE_X7Y62 SLICE_X7Y63 SLICE_X7Y64 SLICE_X7Y65 SLICE_X7Y66 SLICE_X7Y67 SLICE_X7Y68 SLICE_X7Y69 SLICE_X7Y70 SLICE_X7Y71 SLICE_X7Y72 SLICE_X7Y73 SLICE_X7Y74 SLICE_X7Y75 SLICE_X7Y76 SLICE_X7Y77 SLICE_X7Y78 SLICE_X7Y79 SLICE_X7Y80 SLICE_X7Y81 SLICE_X8Y61 SLICE_X8Y62 SLICE_X8Y63 SLICE_X8Y64 SLICE_X8Y65 SLICE_X8Y66 SLICE_X8Y67 SLICE_X8Y68 SLICE_X8Y69 SLICE_X8Y70 SLICE_X8Y71 SLICE_X8Y72 SLICE_X8Y73 SLICE_X8Y74 SLICE_X8Y75 SLICE_X8Y76 SLICE_X8Y77 SLICE_X8Y78 SLICE_X8Y79 SLICE_X8Y80 SLICE_X8Y81 SLICE_X9Y61 SLICE_X9Y62 SLICE_X9Y63 SLICE_X9Y64 SLICE_X9Y65 SLICE_X9Y66 SLICE_X9Y67 SLICE_X9Y68 SLICE_X9Y69 SLICE_X9Y70 SLICE_X9Y71 SLICE_X9Y72 SLICE_X9Y73 SLICE_X9Y74 SLICE_X9Y75 SLICE_X9Y76 SLICE_X9Y77 SLICE_X9Y78 SLICE_X9Y79 SLICE_X9Y80 SLICE_X9Y81

####################################################
# Cells
FSM_sequential_r[state][0]_i_1 - 
nets: {FSM_sequential_r[state][0]_i_1_n_0 FSM_sequential_r[state][0]_i_1/O}, {dcom0/r_reg[state][0] FSM_sequential_r[state][0]_i_1/I0}, {FSM_sequential_r_reg[state][2]_i_2_n_0 FSM_sequential_r[state][0]_i_1/I1}, {dcom0/r_reg[state][1] FSM_sequential_r[state][0]_i_1/I2}, {dcom0/r_reg[state][2] FSM_sequential_r[state][0]_i_1/I3}, {FSM_sequential_r[state][0]_i_2_n_0 FSM_sequential_r[state][0]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00002666, 
LOC: SLICE_X10Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_r[state][0]_i_2 - 
nets: {FSM_sequential_r[state][0]_i_2_n_0 FSM_sequential_r[state][0]_i_2/O}, {dcom_uart0/p_0_in39_in FSM_sequential_r[state][0]_i_2/I0}, {dcom_uart0/r_reg[tcnt_n_0_][0] FSM_sequential_r[state][0]_i_2/I1}, {rst FSM_sequential_r[state][0]_i_2/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'h7F, 
LOC: SLICE_X10Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_r[state][1]_i_1 - 
nets: {FSM_sequential_r[state][1]_i_1_n_0 FSM_sequential_r[state][1]_i_1/O}, {dcom0/r_reg[state][1] FSM_sequential_r[state][1]_i_1/I0}, {FSM_sequential_r_reg[state][2]_i_2_n_0 FSM_sequential_r[state][1]_i_1/I1}, {FSM_sequential_r[state][1]_i_2_n_0 FSM_sequential_r[state][1]_i_1/I2}, {rst FSM_sequential_r[state][1]_i_1/I3}, {dcom_uart0/r_reg[tcnt_n_0_][0] FSM_sequential_r[state][1]_i_1/I4}, {dcom_uart0/p_0_in39_in FSM_sequential_r[state][1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hE200000000000000, 
LOC: SLICE_X9Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_r[state][1]_i_2 - 
nets: {FSM_sequential_r[state][1]_i_2_n_0 FSM_sequential_r[state][1]_i_2/O}, {dcom0/r_reg[state][2] FSM_sequential_r[state][1]_i_2/I0}, {dcom0/r_reg[state][0] FSM_sequential_r[state][1]_i_2/I1}, {dcom0/r_reg[len_n_0_][5] FSM_sequential_r[state][1]_i_2/I2}, {dcom0/r[len][5]_i_3_n_0 FSM_sequential_r[state][1]_i_2/I3}, {dcom0/r_reg[state][1] FSM_sequential_r[state][1]_i_2/I4}, {ahbo[hwrite] FSM_sequential_r[state][1]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h5551444455510000, 
LOC: SLICE_X9Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_r[state][2]_i_1 - 
nets: {FSM_sequential_r[state][2]_i_1_n_0 FSM_sequential_r[state][2]_i_1/O}, {dcom0/r_reg[state][2] FSM_sequential_r[state][2]_i_1/I0}, {FSM_sequential_r_reg[state][2]_i_2_n_0 FSM_sequential_r[state][2]_i_1/I1}, {FSM_sequential_r[state][2]_i_3_n_0 FSM_sequential_r[state][2]_i_1/I2}, {rst FSM_sequential_r[state][2]_i_1/I3}, {dcom_uart0/r_reg[tcnt_n_0_][0] FSM_sequential_r[state][2]_i_1/I4}, {dcom_uart0/p_0_in39_in FSM_sequential_r[state][2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hE200000000000000, 
LOC: SLICE_X9Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_r[state][2]_i_3 - 
nets: {FSM_sequential_r[state][2]_i_3_n_0 FSM_sequential_r[state][2]_i_3/O}, {dcom0/r_reg[state][1] FSM_sequential_r[state][2]_i_3/I0}, {dcom0/r_reg[state][0] FSM_sequential_r[state][2]_i_3/I1}, {dcom0/r_reg[len_n_0_][5] FSM_sequential_r[state][2]_i_3/I2}, {dcom0/r[len][5]_i_3_n_0 FSM_sequential_r[state][2]_i_3/I3}, {dcom0/r_reg[state][2] FSM_sequential_r[state][2]_i_3/I4}, {ahbo[hwrite] FSM_sequential_r[state][2]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h5551000055514444, 
LOC: SLICE_X9Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_r[state][2]_i_4 - 
nets: {FSM_sequential_r[state][2]_i_4_n_0 FSM_sequential_r[state][2]_i_4/O}, {dcom0/v[state]0 FSM_sequential_r[state][2]_i_4/I0}, {dcom0/r_reg[state][1] FSM_sequential_r[state][2]_i_4/I1}, {r[data][31]_i_3_n_0 FSM_sequential_r[state][2]_i_4/I2}, {dcom0/r_reg[state][2] FSM_sequential_r[state][2]_i_4/I3}, {duarto[dready] FSM_sequential_r[state][2]_i_4/I4}, {duarto[data][7] FSM_sequential_r[state][2]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h30BB308830883088, 
LOC: SLICE_X9Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_r[state][2]_i_5 - 
nets: {FSM_sequential_r[state][2]_i_5_n_0 FSM_sequential_r[state][2]_i_5/O}, {ahbi[hresp][1] FSM_sequential_r[state][2]_i_5/I0}, {dmao[active] FSM_sequential_r[state][2]_i_5/I1}, {ahbi[hready] FSM_sequential_r[state][2]_i_5/I2}, {dcom0/r_reg[state][2] FSM_sequential_r[state][2]_i_5/I3}, {dcom0/r_reg[state][1] FSM_sequential_r[state][2]_i_5/I4}, {FSM_sequential_r[state][2]_i_7_n_0 FSM_sequential_r[state][2]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0040FFFF00400000, 
LOC: SLICE_X9Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_r[state][2]_i_6 - 
nets: {dcom0/v[state]0 FSM_sequential_r[state][2]_i_6/O}, {dcom0/p_1_in FSM_sequential_r[state][2]_i_6/I0}, {duarto[dready] FSM_sequential_r[state][2]_i_6/I1}, {dcom0/r_reg[clen_n_0_][0] FSM_sequential_r[state][2]_i_6/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X10Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_r[state][2]_i_7 - 
nets: {FSM_sequential_r[state][2]_i_7_n_0 FSM_sequential_r[state][2]_i_7/O}, {duarto[thempty] FSM_sequential_r[state][2]_i_7/I0}, {dcom0/r_reg[state][2] FSM_sequential_r[state][2]_i_7/I1}, {dcom0/p_1_in FSM_sequential_r[state][2]_i_7/I2}, {duarto[dready] FSM_sequential_r[state][2]_i_7/I3}, {dcom0/r_reg[clen_n_0_][0] FSM_sequential_r[state][2]_i_7/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB0800000, 
LOC: SLICE_X10Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_r_reg[state][2]_i_2 - 
nets: {FSM_sequential_r_reg[state][2]_i_2_n_0 FSM_sequential_r_reg[state][2]_i_2/O}, {FSM_sequential_r[state][2]_i_4_n_0 FSM_sequential_r_reg[state][2]_i_2/I0}, {FSM_sequential_r[state][2]_i_5_n_0 FSM_sequential_r_reg[state][2]_i_2/I1}, {dcom0/r_reg[state][0] FSM_sequential_r_reg[state][2]_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X9Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

_carry__0_i_1 - 
nets: {_carry__0_i_1_n_0 _carry__0_i_1/O}, {dcom_uart0/r_reg[scaler_n_0_][7] _carry__0_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][8] _carry__0_i_1/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry__0_i_2 - 
nets: {_carry__0_i_2_n_0 _carry__0_i_2/O}, {dcom_uart0/r_reg[scaler_n_0_][6] _carry__0_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][7] _carry__0_i_2/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry__0_i_3 - 
nets: {_carry__0_i_3_n_0 _carry__0_i_3/O}, {dcom_uart0/r_reg[scaler_n_0_][5] _carry__0_i_3/I0}, {dcom_uart0/r_reg[scaler_n_0_][6] _carry__0_i_3/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry__0_i_4 - 
nets: {_carry__0_i_4_n_0 _carry__0_i_4/O}, {dcom_uart0/r_reg[scaler_n_0_][4] _carry__0_i_4/I0}, {dcom_uart0/r_reg[scaler_n_0_][5] _carry__0_i_4/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry__1_i_1 - 
nets: {_carry__1_i_1_n_0 _carry__1_i_1/O}, {dcom_uart0/r_reg[scaler_n_0_][11] _carry__1_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][12] _carry__1_i_1/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry__1_i_2 - 
nets: {_carry__1_i_2_n_0 _carry__1_i_2/O}, {dcom_uart0/r_reg[scaler_n_0_][10] _carry__1_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][11] _carry__1_i_2/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry__1_i_3 - 
nets: {_carry__1_i_3_n_0 _carry__1_i_3/O}, {dcom_uart0/r_reg[scaler_n_0_][9] _carry__1_i_3/I0}, {dcom_uart0/r_reg[scaler_n_0_][10] _carry__1_i_3/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry__1_i_4 - 
nets: {_carry__1_i_4_n_0 _carry__1_i_4/O}, {dcom_uart0/r_reg[scaler_n_0_][8] _carry__1_i_4/I0}, {dcom_uart0/r_reg[scaler_n_0_][9] _carry__1_i_4/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry__2_i_1 - 
nets: {_carry__2_i_1_n_0 _carry__2_i_1/O}, {dcom_uart0/p_0_in[11] _carry__2_i_1/I0}, {dcom_uart0/p_0_in[12] _carry__2_i_1/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry__2_i_2 - 
nets: {_carry__2_i_2_n_0 _carry__2_i_2/O}, {dcom_uart0/r_reg[scaler_n_0_][14] _carry__2_i_2/I0}, {dcom_uart0/p_0_in[11] _carry__2_i_2/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry__2_i_3 - 
nets: {_carry__2_i_3_n_0 _carry__2_i_3/O}, {dcom_uart0/r_reg[scaler_n_0_][13] _carry__2_i_3/I0}, {dcom_uart0/r_reg[scaler_n_0_][14] _carry__2_i_3/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry__2_i_4 - 
nets: {_carry__2_i_4_n_0 _carry__2_i_4/O}, {dcom_uart0/r_reg[scaler_n_0_][12] _carry__2_i_4/I0}, {dcom_uart0/r_reg[scaler_n_0_][13] _carry__2_i_4/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry__3_i_1 - 
nets: {_carry__3_i_1_n_0 _carry__3_i_1/O}, {dcom_uart0/p_0_in[12] _carry__3_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][17] _carry__3_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry_i_1 - 
nets: {_carry_i_1_n_0 _carry_i_1/O}, {dcom_uart0/r_reg[tcnt_n_0_][0] _carry_i_1/I0}, {dcom_uart0/p_0_in39_in _carry_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X6Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry_i_2 - 
nets: {_carry_i_2_n_0 _carry_i_2/O}, {dcom_uart0/r_reg[scaler_n_0_][3] _carry_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][4] _carry_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry_i_3 - 
nets: {_carry_i_3_n_0 _carry_i_3/O}, {dcom_uart0/r_reg[scaler_n_0_][2] _carry_i_3/I0}, {dcom_uart0/r_reg[scaler_n_0_][3] _carry_i_3/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry_i_4 - 
nets: {_carry_i_4_n_0 _carry_i_4/O}, {dcom_uart0/r_reg[scaler_n_0_][1] _carry_i_4/I0}, {dcom_uart0/r_reg[scaler_n_0_][2] _carry_i_4/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X6Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

_carry_i_5 - 
nets: {_carry_i_5_n_0 _carry_i_5/O}, {dcom_uart0/r_reg[scaler_n_0_][1] _carry_i_5/I0}, {dcom_uart0/p_0_in39_in _carry_i_5/I1}, {dcom_uart0/r_reg[tcnt_n_0_][0] _carry_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X6Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ahbmst0/r_reg[active] - 
nets: {dmao[active] ahbmst0/r_reg[active]/Q}, {clk ahbmst0/r_reg[active]/C}, {<const1> ahbmst0/r_reg[active]/CE}, {r[active]_i_1_n_0 ahbmst0/r_reg[active]/D}, {r_reg[tshift]0 ahbmst0/r_reg[active]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

ahbmst0/r_reg[grant] - 
nets: {ahbmst0/r_reg[grant]__0 ahbmst0/r_reg[grant]/Q}, {clk ahbmst0/r_reg[grant]/C}, {<const1> ahbmst0/r_reg[grant]/CE}, {r[grant]_i_1_n_0 ahbmst0/r_reg[grant]/D}, {<const0> ahbmst0/r_reg[grant]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

ahbmst0/r_reg[retry] - 
nets: {r_reg[retry] ahbmst0/r_reg[retry]/Q}, {clk ahbmst0/r_reg[retry]/C}, {<const1> ahbmst0/r_reg[retry]/CE}, {r[retry]_i_1_n_0 ahbmst0/r_reg[retry]/D}, {<const0> ahbmst0/r_reg[retry]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

ahbo[hbusreq]_INST_0 - 
nets: {ahbo[hbusreq] ahbo[hbusreq]_INST_0/O}, {dcom0/r_reg[state][1] ahbo[hbusreq]_INST_0/I0}, {dcom0/r_reg[state][2] ahbo[hbusreq]_INST_0/I1}, {dcom0/r_reg[state][0] ahbo[hbusreq]_INST_0/I2}, {dmao[active] ahbo[hbusreq]_INST_0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0024, 
LOC: SLICE_X11Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ahbo[htrans][1]_INST_0 - 
nets: {ahbo[htrans][1] ahbo[htrans][1]_INST_0/O}, {dmao[active] ahbo[htrans][1]_INST_0/I0}, {dcom0/r_reg[state][0] ahbo[htrans][1]_INST_0/I1}, {dcom0/r_reg[state][2] ahbo[htrans][1]_INST_0/I2}, {dcom0/r_reg[state][1] ahbo[htrans][1]_INST_0/I3}, {r_reg[retry] ahbo[htrans][1]_INST_0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000410, 
LOC: SLICE_X10Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][0]_INST_0 - 
nets: {apbo[prdata][0] apbo[prdata][0]_INST_0/O}, {uarto[scaler][0] apbo[prdata][0]_INST_0/I0}, {duarto[enable] apbo[prdata][0]_INST_0/I1}, {apbi[paddr][3] apbo[prdata][0]_INST_0/I2}, {apbi[paddr][2] apbo[prdata][0]_INST_0/I3}, {duarto[dready] apbo[prdata][0]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAFCAA0CA, 
LOC: SLICE_X3Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbo[prdata][10]_INST_0 - 
nets: {apbo[prdata][10] apbo[prdata][10]_INST_0/O}, {apbi[paddr][3] apbo[prdata][10]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][10]_INST_0/I1}, {uarto[scaler][10] apbo[prdata][10]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h90, 
LOC: SLICE_X1Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][11]_INST_0 - 
nets: {apbo[prdata][11] apbo[prdata][11]_INST_0/O}, {apbi[paddr][3] apbo[prdata][11]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][11]_INST_0/I1}, {uarto[scaler][11] apbo[prdata][11]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h90, 
LOC: SLICE_X0Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][12]_INST_0 - 
nets: {apbo[prdata][12] apbo[prdata][12]_INST_0/O}, {apbi[paddr][3] apbo[prdata][12]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][12]_INST_0/I1}, {uarto[scaler][12] apbo[prdata][12]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h90, 
LOC: SLICE_X0Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][13]_INST_0 - 
nets: {apbo[prdata][13] apbo[prdata][13]_INST_0/O}, {apbi[paddr][3] apbo[prdata][13]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][13]_INST_0/I1}, {uarto[scaler][13] apbo[prdata][13]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h90, 
LOC: SLICE_X1Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][14]_INST_0 - 
nets: {apbo[prdata][14] apbo[prdata][14]_INST_0/O}, {apbi[paddr][3] apbo[prdata][14]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][14]_INST_0/I1}, {uarto[scaler][14] apbo[prdata][14]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h90, 
LOC: SLICE_X3Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][15]_INST_0 - 
nets: {apbo[prdata][15] apbo[prdata][15]_INST_0/O}, {apbi[paddr][3] apbo[prdata][15]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][15]_INST_0/I1}, {uarto[scaler][15] apbo[prdata][15]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h90, 
LOC: SLICE_X1Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][16]_INST_0 - 
nets: {apbo[prdata][16] apbo[prdata][16]_INST_0/O}, {apbi[paddr][3] apbo[prdata][16]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][16]_INST_0/I1}, {uarto[scaler][16] apbo[prdata][16]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h90, 
LOC: SLICE_X1Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][17]_INST_0 - 
nets: {apbo[prdata][17] apbo[prdata][17]_INST_0/O}, {apbi[paddr][3] apbo[prdata][17]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][17]_INST_0/I1}, {uarto[scaler][17] apbo[prdata][17]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h90, 
LOC: SLICE_X1Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][1]_INST_0 - 
nets: {apbo[prdata][1] apbo[prdata][1]_INST_0/O}, {r_reg[tsempty] apbo[prdata][1]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][1]_INST_0/I1}, {apbi[paddr][3] apbo[prdata][1]_INST_0/I2}, {dcom_uart0/p_0_in39_in apbo[prdata][1]_INST_0/I3}, {dcom_uart0/r_reg[tcnt_n_0_][0] apbo[prdata][1]_INST_0/I4}, {uarto[scaler][1] apbo[prdata][1]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFBFBFBCB38383808, 
LOC: SLICE_X4Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbo[prdata][2]_INST_0 - 
nets: {apbo[prdata][2] apbo[prdata][2]_INST_0/O}, {uarto[scaler][2] apbo[prdata][2]_INST_0/I0}, {duarto[thempty] apbo[prdata][2]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][2]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][2]_INST_0/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA0CA, 
LOC: SLICE_X1Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][3]_INST_0 - 
nets: {apbo[prdata][3] apbo[prdata][3]_INST_0/O}, {uarto[scaler][3] apbo[prdata][3]_INST_0/I0}, {dcom_uart0/r_reg[break]__0 apbo[prdata][3]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][3]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][3]_INST_0/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hA0CA, 
LOC: SLICE_X4Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][4]_INST_0 - 
nets: {apbo[prdata][4] apbo[prdata][4]_INST_0/O}, {r_reg[ovf] apbo[prdata][4]_INST_0/I0}, {uarto[scaler][4] apbo[prdata][4]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][4]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][4]_INST_0/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hC0AC, 
LOC: SLICE_X2Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][5]_INST_0 - 
nets: {apbo[prdata][5] apbo[prdata][5]_INST_0/O}, {apbi[paddr][3] apbo[prdata][5]_INST_0/I0}, {apbi[paddr][2] apbo[prdata][5]_INST_0/I1}, {uarto[scaler][5] apbo[prdata][5]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h90, 
LOC: SLICE_X0Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbo[prdata][6]_INST_0 - 
nets: {apbo[prdata][6] apbo[prdata][6]_INST_0/O}, {r_reg[frame] apbo[prdata][6]_INST_0/I0}, {uarto[scaler][6] apbo[prdata][6]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][6]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][6]_INST_0/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hC0AC, 
LOC: SLICE_X4Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][7]_INST_0 - 
nets: {apbo[prdata][7] apbo[prdata][7]_INST_0/O}, {uarto[scaler][7] apbo[prdata][7]_INST_0/I0}, {dcom_uart0/r_reg[rxdb_n_0_][0] apbo[prdata][7]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][7]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][7]_INST_0/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hA0CA, 
LOC: SLICE_X4Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][8]_INST_0 - 
nets: {apbo[prdata][8] apbo[prdata][8]_INST_0/O}, {uarto[scaler][8] apbo[prdata][8]_INST_0/I0}, {dcom_uart0/r_reg[tcnt_n_0_][0] apbo[prdata][8]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][8]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][8]_INST_0/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hA0CA, 
LOC: SLICE_X3Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbo[prdata][9]_INST_0 - 
nets: {apbo[prdata][9] apbo[prdata][9]_INST_0/O}, {uarto[scaler][9] apbo[prdata][9]_INST_0/I0}, {dcom_uart0/p_0_in39_in apbo[prdata][9]_INST_0/I1}, {apbi[paddr][2] apbo[prdata][9]_INST_0/I2}, {apbi[paddr][3] apbo[prdata][9]_INST_0/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA0CA, 
LOC: SLICE_X1Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

dcom0/FSM_sequential_r_reg[state][0] - 
nets: {dcom0/r_reg[state][0] dcom0/FSM_sequential_r_reg[state][0]/Q}, {clk dcom0/FSM_sequential_r_reg[state][0]/C}, {<const1> dcom0/FSM_sequential_r_reg[state][0]/CE}, {FSM_sequential_r[state][0]_i_1_n_0 dcom0/FSM_sequential_r_reg[state][0]/D}, {<const0> dcom0/FSM_sequential_r_reg[state][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X10Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/FSM_sequential_r_reg[state][1] - 
nets: {dcom0/r_reg[state][1] dcom0/FSM_sequential_r_reg[state][1]/Q}, {clk dcom0/FSM_sequential_r_reg[state][1]/C}, {<const1> dcom0/FSM_sequential_r_reg[state][1]/CE}, {FSM_sequential_r[state][1]_i_1_n_0 dcom0/FSM_sequential_r_reg[state][1]/D}, {<const0> dcom0/FSM_sequential_r_reg[state][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X9Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/FSM_sequential_r_reg[state][2] - 
nets: {dcom0/r_reg[state][2] dcom0/FSM_sequential_r_reg[state][2]/Q}, {clk dcom0/FSM_sequential_r_reg[state][2]/C}, {<const1> dcom0/FSM_sequential_r_reg[state][2]/CE}, {FSM_sequential_r[state][2]_i_1_n_0 dcom0/FSM_sequential_r_reg[state][2]/D}, {<const0> dcom0/FSM_sequential_r_reg[state][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X9Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r[addr][0]_i_1 - 
nets: {dcom0/r[addr][0]_i_1_n_0 dcom0/r[addr][0]_i_1/O}, {duarto[data][0] dcom0/r[addr][0]_i_1/I0}, {dcom0/r_reg[state][2] dcom0/r[addr][0]_i_1/I1}, {dcom0/r_reg[state][1] dcom0/r[addr][0]_i_1/I2}, {duarto[dready] dcom0/r[addr][0]_i_1/I3}, {dcom0/r_reg[state][0] dcom0/r[addr][0]_i_1/I4}, {ahbo[haddr][0] dcom0/r[addr][0]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFEFFFFFF02000000, 
LOC: SLICE_X8Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dcom0/r[addr][1]_i_1 - 
nets: {dcom0/r[addr][1]_i_1_n_0 dcom0/r[addr][1]_i_1/O}, {duarto[data][1] dcom0/r[addr][1]_i_1/I0}, {dcom0/r_reg[state][2] dcom0/r[addr][1]_i_1/I1}, {dcom0/r_reg[state][1] dcom0/r[addr][1]_i_1/I2}, {duarto[dready] dcom0/r[addr][1]_i_1/I3}, {dcom0/r_reg[state][0] dcom0/r[addr][1]_i_1/I4}, {ahbo[haddr][1] dcom0/r[addr][1]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFEFFFFFF02000000, 
LOC: SLICE_X8Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dcom0/r[clen][0]_i_1 - 
nets: {dcom0/r[clen][0]_i_1_n_0 dcom0/r[clen][0]_i_1/O}, {duarto[dready] dcom0/r[clen][0]_i_1/I0}, {duarto[thempty] dcom0/r[clen][0]_i_1/I1}, {dcom0/r_reg[state][1] dcom0/r[clen][0]_i_1/I2}, {dcom0/r_reg[state][2] dcom0/r[clen][0]_i_1/I3}, {dcom0/r_reg[state][0] dcom0/r[clen][0]_i_1/I4}, {dcom0/r_reg[clen_n_0_][0] dcom0/r[clen][0]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hF305F0500C0A00A0, 
LOC: SLICE_X10Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dcom0/r[clen][1]_i_1 - 
nets: {dcom0/r[clen][1]_i_1_n_0 dcom0/r[clen][1]_i_1/O}, {r[clen][1]_i_2_n_0 dcom0/r[clen][1]_i_1/I0}, {duarto[thempty] dcom0/r[clen][1]_i_1/I1}, {dcom0/r_reg[state][1] dcom0/r[clen][1]_i_1/I2}, {dcom0/r_reg[state][2] dcom0/r[clen][1]_i_1/I3}, {dcom0/r_reg[state][0] dcom0/r[clen][1]_i_1/I4}, {dcom0/p_1_in dcom0/r[clen][1]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFBAAFAAA08AA0AAA, 
LOC: SLICE_X10Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dcom0/r[len][3]_i_2 - 
nets: {dcom0/r[len][3]_i_2_n_0 dcom0/r[len][3]_i_2/O}, {dcom0/r_reg[len_n_0_][2] dcom0/r[len][3]_i_2/I0}, {dcom0/r_reg[len_n_0_][0] dcom0/r[len][3]_i_2/I1}, {dcom0/r_reg[len_n_0_][1] dcom0/r[len][3]_i_2/I2}, {dcom0/r_reg[len_n_0_][3] dcom0/r[len][3]_i_2/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h01FE, 
LOC: SLICE_X9Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

dcom0/r[len][4]_i_2 - 
nets: {dcom0/r[len][4]_i_2_n_0 dcom0/r[len][4]_i_2/O}, {dcom0/r_reg[len_n_0_][3] dcom0/r[len][4]_i_2/I0}, {dcom0/r_reg[len_n_0_][1] dcom0/r[len][4]_i_2/I1}, {dcom0/r_reg[len_n_0_][0] dcom0/r[len][4]_i_2/I2}, {dcom0/r_reg[len_n_0_][2] dcom0/r[len][4]_i_2/I3}, {dcom0/r_reg[len_n_0_][4] dcom0/r[len][4]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0001FFFE, 
LOC: SLICE_X9Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

dcom0/r[len][5]_i_3 - 
nets: {dcom0/r[len][5]_i_3_n_0 dcom0/r[len][5]_i_3/O}, {dcom0/r_reg[len_n_0_][4] dcom0/r[len][5]_i_3/I0}, {dcom0/r_reg[len_n_0_][2] dcom0/r[len][5]_i_3/I1}, {dcom0/r_reg[len_n_0_][0] dcom0/r[len][5]_i_3/I2}, {dcom0/r_reg[len_n_0_][1] dcom0/r[len][5]_i_3/I3}, {dcom0/r_reg[len_n_0_][3] dcom0/r[len][5]_i_3/I4}, {dcom0/r_reg[len_n_0_][5] dcom0/r[len][5]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00000001FFFFFFFE, 
LOC: SLICE_X9Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dcom0/r_reg[addr][0] - 
nets: {ahbo[haddr][0] dcom0/r_reg[addr][0]/Q}, {clk dcom0/r_reg[addr][0]/C}, {<const1> dcom0/r_reg[addr][0]/CE}, {dcom0/r[addr][0]_i_1_n_0 dcom0/r_reg[addr][0]/D}, {<const0> dcom0/r_reg[addr][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][10] - 
nets: {ahbo[haddr][10] dcom0/r_reg[addr][10]/Q}, {clk dcom0/r_reg[addr][10]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][10]/CE}, {r[addr][10]_i_1_n_0 dcom0/r_reg[addr][10]/D}, {<const0> dcom0/r_reg[addr][10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][10]_i_2 - 
nets: {dcom0/r_reg[addr][10]_i_2_n_0 dcom0/r_reg[addr][10]_i_2/CO[3]}, { dcom0/r_reg[addr][10]_i_2/CO[2]}, { dcom0/r_reg[addr][10]_i_2/CO[1]}, { dcom0/r_reg[addr][10]_i_2/CO[0]}, {dcom0/v[addr][10] dcom0/r_reg[addr][10]_i_2/O[3]}, {dcom0/v[addr][9] dcom0/r_reg[addr][10]_i_2/O[2]}, {dcom0/v[addr][8] dcom0/r_reg[addr][10]_i_2/O[1]}, {dcom0/v[addr][7] dcom0/r_reg[addr][10]_i_2/O[0]}, {dcom0/r_reg[addr][6]_i_2_n_0 dcom0/r_reg[addr][10]_i_2/CI}, {<const0> dcom0/r_reg[addr][10]_i_2/CYINIT}, {<const0> dcom0/r_reg[addr][10]_i_2/DI[3]}, {<const0> dcom0/r_reg[addr][10]_i_2/DI[2]}, {<const0> dcom0/r_reg[addr][10]_i_2/DI[1]}, {<const0> dcom0/r_reg[addr][10]_i_2/DI[0]}, {ahbo[haddr][10] dcom0/r_reg[addr][10]_i_2/S[3]}, {ahbo[haddr][9] dcom0/r_reg[addr][10]_i_2/S[2]}, {ahbo[haddr][8] dcom0/r_reg[addr][10]_i_2/S[1]}, {ahbo[haddr][7] dcom0/r_reg[addr][10]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom0/r_reg[addr][11] - 
nets: {ahbo[haddr][11] dcom0/r_reg[addr][11]/Q}, {clk dcom0/r_reg[addr][11]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][11]/CE}, {r[addr][11]_i_1_n_0 dcom0/r_reg[addr][11]/D}, {<const0> dcom0/r_reg[addr][11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][12] - 
nets: {ahbo[haddr][12] dcom0/r_reg[addr][12]/Q}, {clk dcom0/r_reg[addr][12]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][12]/CE}, {r[addr][12]_i_1_n_0 dcom0/r_reg[addr][12]/D}, {<const0> dcom0/r_reg[addr][12]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][13] - 
nets: {ahbo[haddr][13] dcom0/r_reg[addr][13]/Q}, {clk dcom0/r_reg[addr][13]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][13]/CE}, {r[addr][13]_i_1_n_0 dcom0/r_reg[addr][13]/D}, {<const0> dcom0/r_reg[addr][13]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][14] - 
nets: {ahbo[haddr][14] dcom0/r_reg[addr][14]/Q}, {clk dcom0/r_reg[addr][14]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][14]/CE}, {r[addr][14]_i_1_n_0 dcom0/r_reg[addr][14]/D}, {<const0> dcom0/r_reg[addr][14]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][14]_i_2 - 
nets: {dcom0/r_reg[addr][14]_i_2_n_0 dcom0/r_reg[addr][14]_i_2/CO[3]}, { dcom0/r_reg[addr][14]_i_2/CO[2]}, { dcom0/r_reg[addr][14]_i_2/CO[1]}, { dcom0/r_reg[addr][14]_i_2/CO[0]}, {dcom0/v[addr][14] dcom0/r_reg[addr][14]_i_2/O[3]}, {dcom0/v[addr][13] dcom0/r_reg[addr][14]_i_2/O[2]}, {dcom0/v[addr][12] dcom0/r_reg[addr][14]_i_2/O[1]}, {dcom0/v[addr][11] dcom0/r_reg[addr][14]_i_2/O[0]}, {dcom0/r_reg[addr][10]_i_2_n_0 dcom0/r_reg[addr][14]_i_2/CI}, {<const0> dcom0/r_reg[addr][14]_i_2/CYINIT}, {<const0> dcom0/r_reg[addr][14]_i_2/DI[3]}, {<const0> dcom0/r_reg[addr][14]_i_2/DI[2]}, {<const0> dcom0/r_reg[addr][14]_i_2/DI[1]}, {<const0> dcom0/r_reg[addr][14]_i_2/DI[0]}, {ahbo[haddr][14] dcom0/r_reg[addr][14]_i_2/S[3]}, {ahbo[haddr][13] dcom0/r_reg[addr][14]_i_2/S[2]}, {ahbo[haddr][12] dcom0/r_reg[addr][14]_i_2/S[1]}, {ahbo[haddr][11] dcom0/r_reg[addr][14]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom0/r_reg[addr][15] - 
nets: {ahbo[haddr][15] dcom0/r_reg[addr][15]/Q}, {clk dcom0/r_reg[addr][15]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][15]/CE}, {r[addr][15]_i_1_n_0 dcom0/r_reg[addr][15]/D}, {<const0> dcom0/r_reg[addr][15]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][16] - 
nets: {ahbo[haddr][16] dcom0/r_reg[addr][16]/Q}, {clk dcom0/r_reg[addr][16]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][16]/CE}, {r[addr][16]_i_1_n_0 dcom0/r_reg[addr][16]/D}, {<const0> dcom0/r_reg[addr][16]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][17] - 
nets: {ahbo[haddr][17] dcom0/r_reg[addr][17]/Q}, {clk dcom0/r_reg[addr][17]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][17]/CE}, {r[addr][17]_i_1_n_0 dcom0/r_reg[addr][17]/D}, {<const0> dcom0/r_reg[addr][17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][18] - 
nets: {ahbo[haddr][18] dcom0/r_reg[addr][18]/Q}, {clk dcom0/r_reg[addr][18]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][18]/CE}, {r[addr][18]_i_1_n_0 dcom0/r_reg[addr][18]/D}, {<const0> dcom0/r_reg[addr][18]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][18]_i_2 - 
nets: {dcom0/r_reg[addr][18]_i_2_n_0 dcom0/r_reg[addr][18]_i_2/CO[3]}, { dcom0/r_reg[addr][18]_i_2/CO[2]}, { dcom0/r_reg[addr][18]_i_2/CO[1]}, { dcom0/r_reg[addr][18]_i_2/CO[0]}, {dcom0/v[addr][18] dcom0/r_reg[addr][18]_i_2/O[3]}, {dcom0/v[addr][17] dcom0/r_reg[addr][18]_i_2/O[2]}, {dcom0/v[addr][16] dcom0/r_reg[addr][18]_i_2/O[1]}, {dcom0/v[addr][15] dcom0/r_reg[addr][18]_i_2/O[0]}, {dcom0/r_reg[addr][14]_i_2_n_0 dcom0/r_reg[addr][18]_i_2/CI}, {<const0> dcom0/r_reg[addr][18]_i_2/CYINIT}, {<const0> dcom0/r_reg[addr][18]_i_2/DI[3]}, {<const0> dcom0/r_reg[addr][18]_i_2/DI[2]}, {<const0> dcom0/r_reg[addr][18]_i_2/DI[1]}, {<const0> dcom0/r_reg[addr][18]_i_2/DI[0]}, {ahbo[haddr][18] dcom0/r_reg[addr][18]_i_2/S[3]}, {ahbo[haddr][17] dcom0/r_reg[addr][18]_i_2/S[2]}, {ahbo[haddr][16] dcom0/r_reg[addr][18]_i_2/S[1]}, {ahbo[haddr][15] dcom0/r_reg[addr][18]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom0/r_reg[addr][19] - 
nets: {ahbo[haddr][19] dcom0/r_reg[addr][19]/Q}, {clk dcom0/r_reg[addr][19]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][19]/CE}, {r[addr][19]_i_1_n_0 dcom0/r_reg[addr][19]/D}, {<const0> dcom0/r_reg[addr][19]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][1] - 
nets: {ahbo[haddr][1] dcom0/r_reg[addr][1]/Q}, {clk dcom0/r_reg[addr][1]/C}, {<const1> dcom0/r_reg[addr][1]/CE}, {dcom0/r[addr][1]_i_1_n_0 dcom0/r_reg[addr][1]/D}, {<const0> dcom0/r_reg[addr][1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][20] - 
nets: {ahbo[haddr][20] dcom0/r_reg[addr][20]/Q}, {clk dcom0/r_reg[addr][20]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][20]/CE}, {r[addr][20]_i_1_n_0 dcom0/r_reg[addr][20]/D}, {<const0> dcom0/r_reg[addr][20]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][21] - 
nets: {ahbo[haddr][21] dcom0/r_reg[addr][21]/Q}, {clk dcom0/r_reg[addr][21]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][21]/CE}, {r[addr][21]_i_1_n_0 dcom0/r_reg[addr][21]/D}, {<const0> dcom0/r_reg[addr][21]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][22] - 
nets: {ahbo[haddr][22] dcom0/r_reg[addr][22]/Q}, {clk dcom0/r_reg[addr][22]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][22]/CE}, {r[addr][22]_i_1_n_0 dcom0/r_reg[addr][22]/D}, {<const0> dcom0/r_reg[addr][22]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][22]_i_2 - 
nets: {dcom0/r_reg[addr][22]_i_2_n_0 dcom0/r_reg[addr][22]_i_2/CO[3]}, { dcom0/r_reg[addr][22]_i_2/CO[2]}, { dcom0/r_reg[addr][22]_i_2/CO[1]}, { dcom0/r_reg[addr][22]_i_2/CO[0]}, {dcom0/v[addr][22] dcom0/r_reg[addr][22]_i_2/O[3]}, {dcom0/v[addr][21] dcom0/r_reg[addr][22]_i_2/O[2]}, {dcom0/v[addr][20] dcom0/r_reg[addr][22]_i_2/O[1]}, {dcom0/v[addr][19] dcom0/r_reg[addr][22]_i_2/O[0]}, {dcom0/r_reg[addr][18]_i_2_n_0 dcom0/r_reg[addr][22]_i_2/CI}, {<const0> dcom0/r_reg[addr][22]_i_2/CYINIT}, {<const0> dcom0/r_reg[addr][22]_i_2/DI[3]}, {<const0> dcom0/r_reg[addr][22]_i_2/DI[2]}, {<const0> dcom0/r_reg[addr][22]_i_2/DI[1]}, {<const0> dcom0/r_reg[addr][22]_i_2/DI[0]}, {ahbo[haddr][22] dcom0/r_reg[addr][22]_i_2/S[3]}, {ahbo[haddr][21] dcom0/r_reg[addr][22]_i_2/S[2]}, {ahbo[haddr][20] dcom0/r_reg[addr][22]_i_2/S[1]}, {ahbo[haddr][19] dcom0/r_reg[addr][22]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom0/r_reg[addr][23] - 
nets: {ahbo[haddr][23] dcom0/r_reg[addr][23]/Q}, {clk dcom0/r_reg[addr][23]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][23]/CE}, {r[addr][23]_i_1_n_0 dcom0/r_reg[addr][23]/D}, {<const0> dcom0/r_reg[addr][23]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][24] - 
nets: {ahbo[haddr][24] dcom0/r_reg[addr][24]/Q}, {clk dcom0/r_reg[addr][24]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][24]/CE}, {r[addr][24]_i_1_n_0 dcom0/r_reg[addr][24]/D}, {<const0> dcom0/r_reg[addr][24]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][25] - 
nets: {ahbo[haddr][25] dcom0/r_reg[addr][25]/Q}, {clk dcom0/r_reg[addr][25]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][25]/CE}, {r[addr][25]_i_1_n_0 dcom0/r_reg[addr][25]/D}, {<const0> dcom0/r_reg[addr][25]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][26] - 
nets: {ahbo[haddr][26] dcom0/r_reg[addr][26]/Q}, {clk dcom0/r_reg[addr][26]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][26]/CE}, {r[addr][26]_i_1_n_0 dcom0/r_reg[addr][26]/D}, {<const0> dcom0/r_reg[addr][26]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][26]_i_2 - 
nets: {dcom0/r_reg[addr][26]_i_2_n_0 dcom0/r_reg[addr][26]_i_2/CO[3]}, { dcom0/r_reg[addr][26]_i_2/CO[2]}, { dcom0/r_reg[addr][26]_i_2/CO[1]}, { dcom0/r_reg[addr][26]_i_2/CO[0]}, {dcom0/v[addr][26] dcom0/r_reg[addr][26]_i_2/O[3]}, {dcom0/v[addr][25] dcom0/r_reg[addr][26]_i_2/O[2]}, {dcom0/v[addr][24] dcom0/r_reg[addr][26]_i_2/O[1]}, {dcom0/v[addr][23] dcom0/r_reg[addr][26]_i_2/O[0]}, {dcom0/r_reg[addr][22]_i_2_n_0 dcom0/r_reg[addr][26]_i_2/CI}, {<const0> dcom0/r_reg[addr][26]_i_2/CYINIT}, {<const0> dcom0/r_reg[addr][26]_i_2/DI[3]}, {<const0> dcom0/r_reg[addr][26]_i_2/DI[2]}, {<const0> dcom0/r_reg[addr][26]_i_2/DI[1]}, {<const0> dcom0/r_reg[addr][26]_i_2/DI[0]}, {ahbo[haddr][26] dcom0/r_reg[addr][26]_i_2/S[3]}, {ahbo[haddr][25] dcom0/r_reg[addr][26]_i_2/S[2]}, {ahbo[haddr][24] dcom0/r_reg[addr][26]_i_2/S[1]}, {ahbo[haddr][23] dcom0/r_reg[addr][26]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom0/r_reg[addr][27] - 
nets: {ahbo[haddr][27] dcom0/r_reg[addr][27]/Q}, {clk dcom0/r_reg[addr][27]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][27]/CE}, {r[addr][27]_i_1_n_0 dcom0/r_reg[addr][27]/D}, {<const0> dcom0/r_reg[addr][27]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][28] - 
nets: {ahbo[haddr][28] dcom0/r_reg[addr][28]/Q}, {clk dcom0/r_reg[addr][28]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][28]/CE}, {r[addr][28]_i_1_n_0 dcom0/r_reg[addr][28]/D}, {<const0> dcom0/r_reg[addr][28]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][29] - 
nets: {ahbo[haddr][29] dcom0/r_reg[addr][29]/Q}, {clk dcom0/r_reg[addr][29]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][29]/CE}, {r[addr][29]_i_1_n_0 dcom0/r_reg[addr][29]/D}, {<const0> dcom0/r_reg[addr][29]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][2] - 
nets: {ahbo[haddr][2] dcom0/r_reg[addr][2]/Q}, {clk dcom0/r_reg[addr][2]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][2]/CE}, {r[addr][2]_i_1_n_0 dcom0/r_reg[addr][2]/D}, {<const0> dcom0/r_reg[addr][2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][30] - 
nets: {ahbo[haddr][30] dcom0/r_reg[addr][30]/Q}, {clk dcom0/r_reg[addr][30]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][30]/CE}, {r[addr][30]_i_1_n_0 dcom0/r_reg[addr][30]/D}, {<const0> dcom0/r_reg[addr][30]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][30]_i_2 - 
nets: {dcom0/r_reg[addr][30]_i_2_n_0 dcom0/r_reg[addr][30]_i_2/CO[3]}, { dcom0/r_reg[addr][30]_i_2/CO[2]}, { dcom0/r_reg[addr][30]_i_2/CO[1]}, { dcom0/r_reg[addr][30]_i_2/CO[0]}, {dcom0/v[addr][30] dcom0/r_reg[addr][30]_i_2/O[3]}, {dcom0/v[addr][29] dcom0/r_reg[addr][30]_i_2/O[2]}, {dcom0/v[addr][28] dcom0/r_reg[addr][30]_i_2/O[1]}, {dcom0/v[addr][27] dcom0/r_reg[addr][30]_i_2/O[0]}, {dcom0/r_reg[addr][26]_i_2_n_0 dcom0/r_reg[addr][30]_i_2/CI}, {<const0> dcom0/r_reg[addr][30]_i_2/CYINIT}, {<const0> dcom0/r_reg[addr][30]_i_2/DI[3]}, {<const0> dcom0/r_reg[addr][30]_i_2/DI[2]}, {<const0> dcom0/r_reg[addr][30]_i_2/DI[1]}, {<const0> dcom0/r_reg[addr][30]_i_2/DI[0]}, {ahbo[haddr][30] dcom0/r_reg[addr][30]_i_2/S[3]}, {ahbo[haddr][29] dcom0/r_reg[addr][30]_i_2/S[2]}, {ahbo[haddr][28] dcom0/r_reg[addr][30]_i_2/S[1]}, {ahbo[haddr][27] dcom0/r_reg[addr][30]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom0/r_reg[addr][31] - 
nets: {ahbo[haddr][31] dcom0/r_reg[addr][31]/Q}, {clk dcom0/r_reg[addr][31]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][31]/CE}, {r[addr][31]_i_2_n_0 dcom0/r_reg[addr][31]/D}, {<const0> dcom0/r_reg[addr][31]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][31]_i_5 - 
nets: { dcom0/r_reg[addr][31]_i_5/CO[3]}, { dcom0/r_reg[addr][31]_i_5/CO[2]}, { dcom0/r_reg[addr][31]_i_5/CO[1]}, { dcom0/r_reg[addr][31]_i_5/CO[0]}, { dcom0/r_reg[addr][31]_i_5/O[3]}, { dcom0/r_reg[addr][31]_i_5/O[2]}, { dcom0/r_reg[addr][31]_i_5/O[1]}, {dcom0/v[addr][31] dcom0/r_reg[addr][31]_i_5/O[0]}, {dcom0/r_reg[addr][30]_i_2_n_0 dcom0/r_reg[addr][31]_i_5/CI}, {<const0> dcom0/r_reg[addr][31]_i_5/CYINIT}, {<const0> dcom0/r_reg[addr][31]_i_5/DI[3]}, {<const0> dcom0/r_reg[addr][31]_i_5/DI[2]}, {<const0> dcom0/r_reg[addr][31]_i_5/DI[1]}, {<const0> dcom0/r_reg[addr][31]_i_5/DI[0]}, {<const0> dcom0/r_reg[addr][31]_i_5/S[3]}, {<const0> dcom0/r_reg[addr][31]_i_5/S[2]}, {<const0> dcom0/r_reg[addr][31]_i_5/S[1]}, {ahbo[haddr][31] dcom0/r_reg[addr][31]_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y75, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom0/r_reg[addr][3] - 
nets: {ahbo[haddr][3] dcom0/r_reg[addr][3]/Q}, {clk dcom0/r_reg[addr][3]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][3]/CE}, {r[addr][3]_i_1_n_0 dcom0/r_reg[addr][3]/D}, {<const0> dcom0/r_reg[addr][3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][4] - 
nets: {ahbo[haddr][4] dcom0/r_reg[addr][4]/Q}, {clk dcom0/r_reg[addr][4]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][4]/CE}, {r[addr][4]_i_1_n_0 dcom0/r_reg[addr][4]/D}, {<const0> dcom0/r_reg[addr][4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][5] - 
nets: {ahbo[haddr][5] dcom0/r_reg[addr][5]/Q}, {clk dcom0/r_reg[addr][5]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][5]/CE}, {r[addr][5]_i_1_n_0 dcom0/r_reg[addr][5]/D}, {<const0> dcom0/r_reg[addr][5]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][6] - 
nets: {ahbo[haddr][6] dcom0/r_reg[addr][6]/Q}, {clk dcom0/r_reg[addr][6]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][6]/CE}, {r[addr][6]_i_1_n_0 dcom0/r_reg[addr][6]/D}, {<const0> dcom0/r_reg[addr][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][6]_i_2 - 
nets: {dcom0/r_reg[addr][6]_i_2_n_0 dcom0/r_reg[addr][6]_i_2/CO[3]}, { dcom0/r_reg[addr][6]_i_2/CO[2]}, { dcom0/r_reg[addr][6]_i_2/CO[1]}, { dcom0/r_reg[addr][6]_i_2/CO[0]}, {dcom0/v[addr][6] dcom0/r_reg[addr][6]_i_2/O[3]}, {dcom0/v[addr][5] dcom0/r_reg[addr][6]_i_2/O[2]}, {dcom0/v[addr][4] dcom0/r_reg[addr][6]_i_2/O[1]}, {dcom0/v[addr][3] dcom0/r_reg[addr][6]_i_2/O[0]}, {<const0> dcom0/r_reg[addr][6]_i_2/CI}, {ahbo[haddr][2] dcom0/r_reg[addr][6]_i_2/CYINIT}, {<const0> dcom0/r_reg[addr][6]_i_2/DI[3]}, {<const0> dcom0/r_reg[addr][6]_i_2/DI[2]}, {<const0> dcom0/r_reg[addr][6]_i_2/DI[1]}, {<const0> dcom0/r_reg[addr][6]_i_2/DI[0]}, {ahbo[haddr][6] dcom0/r_reg[addr][6]_i_2/S[3]}, {ahbo[haddr][5] dcom0/r_reg[addr][6]_i_2/S[2]}, {ahbo[haddr][4] dcom0/r_reg[addr][6]_i_2/S[1]}, {ahbo[haddr][3] dcom0/r_reg[addr][6]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom0/r_reg[addr][7] - 
nets: {ahbo[haddr][7] dcom0/r_reg[addr][7]/Q}, {clk dcom0/r_reg[addr][7]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][7]/CE}, {r[addr][7]_i_1_n_0 dcom0/r_reg[addr][7]/D}, {<const0> dcom0/r_reg[addr][7]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][8] - 
nets: {ahbo[haddr][8] dcom0/r_reg[addr][8]/Q}, {clk dcom0/r_reg[addr][8]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][8]/CE}, {r[addr][8]_i_1_n_0 dcom0/r_reg[addr][8]/D}, {<const0> dcom0/r_reg[addr][8]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[addr][9] - 
nets: {ahbo[haddr][9] dcom0/r_reg[addr][9]/Q}, {clk dcom0/r_reg[addr][9]/C}, {r[addr][31]_i_1_n_0 dcom0/r_reg[addr][9]/CE}, {r[addr][9]_i_1_n_0 dcom0/r_reg[addr][9]/D}, {<const0> dcom0/r_reg[addr][9]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[clen][0] - 
nets: {dcom0/r_reg[clen_n_0_][0] dcom0/r_reg[clen][0]/Q}, {clk dcom0/r_reg[clen][0]/C}, {<const1> dcom0/r_reg[clen][0]/CE}, {dcom0/r[clen][0]_i_1_n_0 dcom0/r_reg[clen][0]/D}, {<const0> dcom0/r_reg[clen][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[clen][1] - 
nets: {dcom0/p_1_in dcom0/r_reg[clen][1]/Q}, {clk dcom0/r_reg[clen][1]/C}, {<const1> dcom0/r_reg[clen][1]/CE}, {dcom0/r[clen][1]_i_1_n_0 dcom0/r_reg[clen][1]/D}, {<const0> dcom0/r_reg[clen][1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][0] - 
nets: {ahbo[hwdata][0] dcom0/r_reg[data][0]/Q}, {clk dcom0/r_reg[data][0]/C}, {dcom0/v[data] dcom0/r_reg[data][0]/CE}, {r[data][0]_i_1_n_0 dcom0/r_reg[data][0]/D}, {<const0> dcom0/r_reg[data][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][10] - 
nets: {ahbo[hwdata][10] dcom0/r_reg[data][10]/Q}, {clk dcom0/r_reg[data][10]/C}, {dcom0/v[data] dcom0/r_reg[data][10]/CE}, {r[data][10]_i_1_n_0 dcom0/r_reg[data][10]/D}, {<const0> dcom0/r_reg[data][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][11] - 
nets: {ahbo[hwdata][11] dcom0/r_reg[data][11]/Q}, {clk dcom0/r_reg[data][11]/C}, {dcom0/v[data] dcom0/r_reg[data][11]/CE}, {r[data][11]_i_1_n_0 dcom0/r_reg[data][11]/D}, {<const0> dcom0/r_reg[data][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][12] - 
nets: {ahbo[hwdata][12] dcom0/r_reg[data][12]/Q}, {clk dcom0/r_reg[data][12]/C}, {dcom0/v[data] dcom0/r_reg[data][12]/CE}, {r[data][12]_i_1_n_0 dcom0/r_reg[data][12]/D}, {<const0> dcom0/r_reg[data][12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][13] - 
nets: {ahbo[hwdata][13] dcom0/r_reg[data][13]/Q}, {clk dcom0/r_reg[data][13]/C}, {dcom0/v[data] dcom0/r_reg[data][13]/CE}, {r[data][13]_i_1_n_0 dcom0/r_reg[data][13]/D}, {<const0> dcom0/r_reg[data][13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][14] - 
nets: {ahbo[hwdata][14] dcom0/r_reg[data][14]/Q}, {clk dcom0/r_reg[data][14]/C}, {dcom0/v[data] dcom0/r_reg[data][14]/CE}, {r[data][14]_i_1_n_0 dcom0/r_reg[data][14]/D}, {<const0> dcom0/r_reg[data][14]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][15] - 
nets: {ahbo[hwdata][15] dcom0/r_reg[data][15]/Q}, {clk dcom0/r_reg[data][15]/C}, {dcom0/v[data] dcom0/r_reg[data][15]/CE}, {r[data][15]_i_1_n_0 dcom0/r_reg[data][15]/D}, {<const0> dcom0/r_reg[data][15]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][16] - 
nets: {ahbo[hwdata][16] dcom0/r_reg[data][16]/Q}, {clk dcom0/r_reg[data][16]/C}, {dcom0/v[data] dcom0/r_reg[data][16]/CE}, {r[data][16]_i_1_n_0 dcom0/r_reg[data][16]/D}, {<const0> dcom0/r_reg[data][16]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][17] - 
nets: {ahbo[hwdata][17] dcom0/r_reg[data][17]/Q}, {clk dcom0/r_reg[data][17]/C}, {dcom0/v[data] dcom0/r_reg[data][17]/CE}, {r[data][17]_i_1_n_0 dcom0/r_reg[data][17]/D}, {<const0> dcom0/r_reg[data][17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][18] - 
nets: {ahbo[hwdata][18] dcom0/r_reg[data][18]/Q}, {clk dcom0/r_reg[data][18]/C}, {dcom0/v[data] dcom0/r_reg[data][18]/CE}, {r[data][18]_i_1_n_0 dcom0/r_reg[data][18]/D}, {<const0> dcom0/r_reg[data][18]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][19] - 
nets: {ahbo[hwdata][19] dcom0/r_reg[data][19]/Q}, {clk dcom0/r_reg[data][19]/C}, {dcom0/v[data] dcom0/r_reg[data][19]/CE}, {r[data][19]_i_1_n_0 dcom0/r_reg[data][19]/D}, {<const0> dcom0/r_reg[data][19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][1] - 
nets: {ahbo[hwdata][1] dcom0/r_reg[data][1]/Q}, {clk dcom0/r_reg[data][1]/C}, {dcom0/v[data] dcom0/r_reg[data][1]/CE}, {r[data][1]_i_1_n_0 dcom0/r_reg[data][1]/D}, {<const0> dcom0/r_reg[data][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][20] - 
nets: {ahbo[hwdata][20] dcom0/r_reg[data][20]/Q}, {clk dcom0/r_reg[data][20]/C}, {dcom0/v[data] dcom0/r_reg[data][20]/CE}, {r[data][20]_i_1_n_0 dcom0/r_reg[data][20]/D}, {<const0> dcom0/r_reg[data][20]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][21] - 
nets: {ahbo[hwdata][21] dcom0/r_reg[data][21]/Q}, {clk dcom0/r_reg[data][21]/C}, {dcom0/v[data] dcom0/r_reg[data][21]/CE}, {r[data][21]_i_1_n_0 dcom0/r_reg[data][21]/D}, {<const0> dcom0/r_reg[data][21]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][22] - 
nets: {ahbo[hwdata][22] dcom0/r_reg[data][22]/Q}, {clk dcom0/r_reg[data][22]/C}, {dcom0/v[data] dcom0/r_reg[data][22]/CE}, {r[data][22]_i_1_n_0 dcom0/r_reg[data][22]/D}, {<const0> dcom0/r_reg[data][22]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][23] - 
nets: {ahbo[hwdata][23] dcom0/r_reg[data][23]/Q}, {clk dcom0/r_reg[data][23]/C}, {dcom0/v[data] dcom0/r_reg[data][23]/CE}, {r[data][23]_i_1_n_0 dcom0/r_reg[data][23]/D}, {<const0> dcom0/r_reg[data][23]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][24] - 
nets: {ahbo[hwdata][24] dcom0/r_reg[data][24]/Q}, {clk dcom0/r_reg[data][24]/C}, {dcom0/v[data] dcom0/r_reg[data][24]/CE}, {r[data][24]_i_1_n_0 dcom0/r_reg[data][24]/D}, {<const0> dcom0/r_reg[data][24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][25] - 
nets: {ahbo[hwdata][25] dcom0/r_reg[data][25]/Q}, {clk dcom0/r_reg[data][25]/C}, {dcom0/v[data] dcom0/r_reg[data][25]/CE}, {r[data][25]_i_1_n_0 dcom0/r_reg[data][25]/D}, {<const0> dcom0/r_reg[data][25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][26] - 
nets: {ahbo[hwdata][26] dcom0/r_reg[data][26]/Q}, {clk dcom0/r_reg[data][26]/C}, {dcom0/v[data] dcom0/r_reg[data][26]/CE}, {r[data][26]_i_1_n_0 dcom0/r_reg[data][26]/D}, {<const0> dcom0/r_reg[data][26]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][27] - 
nets: {ahbo[hwdata][27] dcom0/r_reg[data][27]/Q}, {clk dcom0/r_reg[data][27]/C}, {dcom0/v[data] dcom0/r_reg[data][27]/CE}, {r[data][27]_i_1_n_0 dcom0/r_reg[data][27]/D}, {<const0> dcom0/r_reg[data][27]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][28] - 
nets: {ahbo[hwdata][28] dcom0/r_reg[data][28]/Q}, {clk dcom0/r_reg[data][28]/C}, {dcom0/v[data] dcom0/r_reg[data][28]/CE}, {r[data][28]_i_1_n_0 dcom0/r_reg[data][28]/D}, {<const0> dcom0/r_reg[data][28]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][29] - 
nets: {ahbo[hwdata][29] dcom0/r_reg[data][29]/Q}, {clk dcom0/r_reg[data][29]/C}, {dcom0/v[data] dcom0/r_reg[data][29]/CE}, {r[data][29]_i_1_n_0 dcom0/r_reg[data][29]/D}, {<const0> dcom0/r_reg[data][29]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][2] - 
nets: {ahbo[hwdata][2] dcom0/r_reg[data][2]/Q}, {clk dcom0/r_reg[data][2]/C}, {dcom0/v[data] dcom0/r_reg[data][2]/CE}, {r[data][2]_i_1_n_0 dcom0/r_reg[data][2]/D}, {<const0> dcom0/r_reg[data][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][30] - 
nets: {ahbo[hwdata][30] dcom0/r_reg[data][30]/Q}, {clk dcom0/r_reg[data][30]/C}, {dcom0/v[data] dcom0/r_reg[data][30]/CE}, {r[data][30]_i_1_n_0 dcom0/r_reg[data][30]/D}, {<const0> dcom0/r_reg[data][30]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][31] - 
nets: {ahbo[hwdata][31] dcom0/r_reg[data][31]/Q}, {clk dcom0/r_reg[data][31]/C}, {dcom0/v[data] dcom0/r_reg[data][31]/CE}, {r[data][31]_i_2_n_0 dcom0/r_reg[data][31]/D}, {<const0> dcom0/r_reg[data][31]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][3] - 
nets: {ahbo[hwdata][3] dcom0/r_reg[data][3]/Q}, {clk dcom0/r_reg[data][3]/C}, {dcom0/v[data] dcom0/r_reg[data][3]/CE}, {r[data][3]_i_1_n_0 dcom0/r_reg[data][3]/D}, {<const0> dcom0/r_reg[data][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][4] - 
nets: {ahbo[hwdata][4] dcom0/r_reg[data][4]/Q}, {clk dcom0/r_reg[data][4]/C}, {dcom0/v[data] dcom0/r_reg[data][4]/CE}, {r[data][4]_i_1_n_0 dcom0/r_reg[data][4]/D}, {<const0> dcom0/r_reg[data][4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][5] - 
nets: {ahbo[hwdata][5] dcom0/r_reg[data][5]/Q}, {clk dcom0/r_reg[data][5]/C}, {dcom0/v[data] dcom0/r_reg[data][5]/CE}, {r[data][5]_i_1_n_0 dcom0/r_reg[data][5]/D}, {<const0> dcom0/r_reg[data][5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][6] - 
nets: {ahbo[hwdata][6] dcom0/r_reg[data][6]/Q}, {clk dcom0/r_reg[data][6]/C}, {dcom0/v[data] dcom0/r_reg[data][6]/CE}, {r[data][6]_i_1_n_0 dcom0/r_reg[data][6]/D}, {<const0> dcom0/r_reg[data][6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][7] - 
nets: {ahbo[hwdata][7] dcom0/r_reg[data][7]/Q}, {clk dcom0/r_reg[data][7]/C}, {dcom0/v[data] dcom0/r_reg[data][7]/CE}, {r[data][7]_i_1_n_0 dcom0/r_reg[data][7]/D}, {<const0> dcom0/r_reg[data][7]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][8] - 
nets: {ahbo[hwdata][8] dcom0/r_reg[data][8]/Q}, {clk dcom0/r_reg[data][8]/C}, {dcom0/v[data] dcom0/r_reg[data][8]/CE}, {r[data][8]_i_1_n_0 dcom0/r_reg[data][8]/D}, {<const0> dcom0/r_reg[data][8]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[data][9] - 
nets: {ahbo[hwdata][9] dcom0/r_reg[data][9]/Q}, {clk dcom0/r_reg[data][9]/C}, {dcom0/v[data] dcom0/r_reg[data][9]/CE}, {r[data][9]_i_1_n_0 dcom0/r_reg[data][9]/D}, {<const0> dcom0/r_reg[data][9]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[len][0] - 
nets: {dcom0/r_reg[len_n_0_][0] dcom0/r_reg[len][0]/Q}, {clk dcom0/r_reg[len][0]/C}, {dcom0/v[len] dcom0/r_reg[len][0]/CE}, {r[len][0]_i_1_n_0 dcom0/r_reg[len][0]/D}, {<const0> dcom0/r_reg[len][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[len][1] - 
nets: {dcom0/r_reg[len_n_0_][1] dcom0/r_reg[len][1]/Q}, {clk dcom0/r_reg[len][1]/C}, {dcom0/v[len] dcom0/r_reg[len][1]/CE}, {r[len][1]_i_1_n_0 dcom0/r_reg[len][1]/D}, {<const0> dcom0/r_reg[len][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[len][2] - 
nets: {dcom0/r_reg[len_n_0_][2] dcom0/r_reg[len][2]/Q}, {clk dcom0/r_reg[len][2]/C}, {dcom0/v[len] dcom0/r_reg[len][2]/CE}, {r[len][2]_i_1_n_0 dcom0/r_reg[len][2]/D}, {<const0> dcom0/r_reg[len][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[len][3] - 
nets: {dcom0/r_reg[len_n_0_][3] dcom0/r_reg[len][3]/Q}, {clk dcom0/r_reg[len][3]/C}, {dcom0/v[len] dcom0/r_reg[len][3]/CE}, {r[len][3]_i_1_n_0 dcom0/r_reg[len][3]/D}, {<const0> dcom0/r_reg[len][3]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[len][4] - 
nets: {dcom0/r_reg[len_n_0_][4] dcom0/r_reg[len][4]/Q}, {clk dcom0/r_reg[len][4]/C}, {dcom0/v[len] dcom0/r_reg[len][4]/CE}, {r[len][4]_i_1_n_0 dcom0/r_reg[len][4]/D}, {<const0> dcom0/r_reg[len][4]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[len][5] - 
nets: {dcom0/r_reg[len_n_0_][5] dcom0/r_reg[len][5]/Q}, {clk dcom0/r_reg[len][5]/C}, {dcom0/v[len] dcom0/r_reg[len][5]/CE}, {r[len][5]_i_2_n_0 dcom0/r_reg[len][5]/D}, {<const0> dcom0/r_reg[len][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom0/r_reg[write] - 
nets: {ahbo[hwrite] dcom0/r_reg[write]/Q}, {clk dcom0/r_reg[write]/C}, {<const1> dcom0/r_reg[write]/CE}, {r[write]_i_1_n_0 dcom0/r_reg[write]/D}, {<const0> dcom0/r_reg[write]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/ - 
nets: {dcom_uart0/rin[rxdb][0] dcom_uart0//O}, {dcom_uart0/p_2_in30_in dcom_uart0//I0}, {dcom_uart0/p_0_in28_in dcom_uart0//I1}, {dcom_uart0/p_1_in29_in dcom_uart0//I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X8Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

dcom_uart0/_carry - 
nets: {dcom_uart0/_carry_n_0 dcom_uart0/_carry/CO[3]}, { dcom_uart0/_carry/CO[2]}, { dcom_uart0/_carry/CO[1]}, { dcom_uart0/_carry/CO[0]}, {dcom_uart0/_carry_n_4 dcom_uart0/_carry/O[3]}, {dcom_uart0/_carry_n_5 dcom_uart0/_carry/O[2]}, {dcom_uart0/_carry_n_6 dcom_uart0/_carry/O[1]}, {dcom_uart0/_carry_n_7 dcom_uart0/_carry/O[0]}, {<const0> dcom_uart0/_carry/CI}, {dcom_uart0/r_reg[scaler_n_0_][0] dcom_uart0/_carry/CYINIT}, {dcom_uart0/r_reg[scaler_n_0_][3] dcom_uart0/_carry/DI[3]}, {dcom_uart0/r_reg[scaler_n_0_][2] dcom_uart0/_carry/DI[2]}, {dcom_uart0/r_reg[scaler_n_0_][1] dcom_uart0/_carry/DI[1]}, {_carry_i_1_n_0 dcom_uart0/_carry/DI[0]}, {_carry_i_2_n_0 dcom_uart0/_carry/S[3]}, {_carry_i_3_n_0 dcom_uart0/_carry/S[2]}, {_carry_i_4_n_0 dcom_uart0/_carry/S[1]}, {_carry_i_5_n_0 dcom_uart0/_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y64, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom_uart0/_carry__0 - 
nets: {dcom_uart0/_carry__0_n_0 dcom_uart0/_carry__0/CO[3]}, { dcom_uart0/_carry__0/CO[2]}, { dcom_uart0/_carry__0/CO[1]}, { dcom_uart0/_carry__0/CO[0]}, {dcom_uart0/_carry__0_n_4 dcom_uart0/_carry__0/O[3]}, {dcom_uart0/_carry__0_n_5 dcom_uart0/_carry__0/O[2]}, {dcom_uart0/_carry__0_n_6 dcom_uart0/_carry__0/O[1]}, {dcom_uart0/_carry__0_n_7 dcom_uart0/_carry__0/O[0]}, {dcom_uart0/_carry_n_0 dcom_uart0/_carry__0/CI}, {<const0> dcom_uart0/_carry__0/CYINIT}, {dcom_uart0/r_reg[scaler_n_0_][7] dcom_uart0/_carry__0/DI[3]}, {dcom_uart0/r_reg[scaler_n_0_][6] dcom_uart0/_carry__0/DI[2]}, {dcom_uart0/r_reg[scaler_n_0_][5] dcom_uart0/_carry__0/DI[1]}, {dcom_uart0/r_reg[scaler_n_0_][4] dcom_uart0/_carry__0/DI[0]}, {_carry__0_i_1_n_0 dcom_uart0/_carry__0/S[3]}, {_carry__0_i_2_n_0 dcom_uart0/_carry__0/S[2]}, {_carry__0_i_3_n_0 dcom_uart0/_carry__0/S[1]}, {_carry__0_i_4_n_0 dcom_uart0/_carry__0/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y65, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom_uart0/_carry__1 - 
nets: {dcom_uart0/_carry__1_n_0 dcom_uart0/_carry__1/CO[3]}, { dcom_uart0/_carry__1/CO[2]}, { dcom_uart0/_carry__1/CO[1]}, { dcom_uart0/_carry__1/CO[0]}, {dcom_uart0/_carry__1_n_4 dcom_uart0/_carry__1/O[3]}, {dcom_uart0/_carry__1_n_5 dcom_uart0/_carry__1/O[2]}, {dcom_uart0/_carry__1_n_6 dcom_uart0/_carry__1/O[1]}, {dcom_uart0/_carry__1_n_7 dcom_uart0/_carry__1/O[0]}, {dcom_uart0/_carry__0_n_0 dcom_uart0/_carry__1/CI}, {<const0> dcom_uart0/_carry__1/CYINIT}, {dcom_uart0/r_reg[scaler_n_0_][11] dcom_uart0/_carry__1/DI[3]}, {dcom_uart0/r_reg[scaler_n_0_][10] dcom_uart0/_carry__1/DI[2]}, {dcom_uart0/r_reg[scaler_n_0_][9] dcom_uart0/_carry__1/DI[1]}, {dcom_uart0/r_reg[scaler_n_0_][8] dcom_uart0/_carry__1/DI[0]}, {_carry__1_i_1_n_0 dcom_uart0/_carry__1/S[3]}, {_carry__1_i_2_n_0 dcom_uart0/_carry__1/S[2]}, {_carry__1_i_3_n_0 dcom_uart0/_carry__1/S[1]}, {_carry__1_i_4_n_0 dcom_uart0/_carry__1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y66, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom_uart0/_carry__2 - 
nets: {dcom_uart0/_carry__2_n_0 dcom_uart0/_carry__2/CO[3]}, { dcom_uart0/_carry__2/CO[2]}, { dcom_uart0/_carry__2/CO[1]}, { dcom_uart0/_carry__2/CO[0]}, {dcom_uart0/_carry__2_n_4 dcom_uart0/_carry__2/O[3]}, {dcom_uart0/scaler[15] dcom_uart0/_carry__2/O[2]}, {dcom_uart0/_carry__2_n_6 dcom_uart0/_carry__2/O[1]}, {dcom_uart0/_carry__2_n_7 dcom_uart0/_carry__2/O[0]}, {dcom_uart0/_carry__1_n_0 dcom_uart0/_carry__2/CI}, {<const0> dcom_uart0/_carry__2/CYINIT}, {dcom_uart0/p_0_in[11] dcom_uart0/_carry__2/DI[3]}, {dcom_uart0/r_reg[scaler_n_0_][14] dcom_uart0/_carry__2/DI[2]}, {dcom_uart0/r_reg[scaler_n_0_][13] dcom_uart0/_carry__2/DI[1]}, {dcom_uart0/r_reg[scaler_n_0_][12] dcom_uart0/_carry__2/DI[0]}, {_carry__2_i_1_n_0 dcom_uart0/_carry__2/S[3]}, {_carry__2_i_2_n_0 dcom_uart0/_carry__2/S[2]}, {_carry__2_i_3_n_0 dcom_uart0/_carry__2/S[1]}, {_carry__2_i_4_n_0 dcom_uart0/_carry__2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y67, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom_uart0/_carry__3 - 
nets: { dcom_uart0/_carry__3/CO[3]}, { dcom_uart0/_carry__3/CO[2]}, { dcom_uart0/_carry__3/CO[1]}, { dcom_uart0/_carry__3/CO[0]}, { dcom_uart0/_carry__3/O[3]}, { dcom_uart0/_carry__3/O[2]}, { dcom_uart0/_carry__3/O[1]}, {dcom_uart0/scaler[17] dcom_uart0/_carry__3/O[0]}, {dcom_uart0/_carry__2_n_0 dcom_uart0/_carry__3/CI}, {<const0> dcom_uart0/_carry__3/CYINIT}, {<const0> dcom_uart0/_carry__3/DI[3]}, {<const0> dcom_uart0/_carry__3/DI[2]}, {<const0> dcom_uart0/_carry__3/DI[1]}, {<const0> dcom_uart0/_carry__3/DI[0]}, {<const0> dcom_uart0/_carry__3/S[3]}, {<const0> dcom_uart0/_carry__3/S[2]}, {<const0> dcom_uart0/_carry__3/S[1]}, {_carry__3_i_1_n_0 dcom_uart0/_carry__3/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y68, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom_uart0/r[rxclk][0]_i_1 - 
nets: {dcom_uart0/r[rxclk][0]_i_1_n_0 dcom_uart0/r[rxclk][0]_i_1/O}, {dcom_uart0/r_reg[tick]__0 dcom_uart0/r[rxclk][0]_i_1/I0}, {r[rxclk][0]_i_2_n_0 dcom_uart0/r[rxclk][0]_i_1/I1}, {dcom_uart0/p_1_in24_in dcom_uart0/r[rxclk][0]_i_1/I2}, {dcom_uart0/r_reg[rxdb_n_0_][0] dcom_uart0/r[rxclk][0]_i_1/I3}, {duarto[enable] dcom_uart0/r[rxclk][0]_i_1/I4}, {dcom_uart0/r_reg[rxclk_n_0_][0] dcom_uart0/r[rxclk][0]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h55455555AA8AAAAA, 
LOC: SLICE_X8Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dcom_uart0/r[rxclk][1]_i_1 - 
nets: {dcom_uart0/r[rxclk][1]_i_1_n_0 dcom_uart0/r[rxclk][1]_i_1/O}, {dcom_uart0/r_reg[rxclk_n_0_][0] dcom_uart0/r[rxclk][1]_i_1/I0}, {dcom_uart0/r_reg[tick]__0 dcom_uart0/r[rxclk][1]_i_1/I1}, {r[rxclk][2]_i_2_n_0 dcom_uart0/r[rxclk][1]_i_1/I2}, {dcom_uart0/r_reg[rxclk_n_0_][1] dcom_uart0/r[rxclk][1]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h7080, 
LOC: SLICE_X8Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

dcom_uart0/r[rxclk][2]_i_1 - 
nets: {dcom_uart0/r[rxclk][2]_i_1_n_0 dcom_uart0/r[rxclk][2]_i_1/O}, {dcom_uart0/r_reg[rxclk_n_0_][0] dcom_uart0/r[rxclk][2]_i_1/I0}, {dcom_uart0/r_reg[rxclk_n_0_][1] dcom_uart0/r[rxclk][2]_i_1/I1}, {dcom_uart0/r_reg[tick]__0 dcom_uart0/r[rxclk][2]_i_1/I2}, {r[rxclk][2]_i_2_n_0 dcom_uart0/r[rxclk][2]_i_1/I3}, {dcom_uart0/p_1_in13_in dcom_uart0/r[rxclk][2]_i_1/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h7FFF80FF, 
LOC: SLICE_X8Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

dcom_uart0/r[rxf][2]_i_1 - 
nets: {dcom_uart0/r[rxf][2]_i_1_n_0 dcom_uart0/r[rxf][2]_i_1/O}, {rin[rxf][2] dcom_uart0/r[rxf][2]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][0] dcom_uart0/r[rxf][2]_i_1/I1}, {dcom_uart0/r_reg[tcnt_n_0_][0] dcom_uart0/r[rxf][2]_i_1/I2}, {dcom_uart0/p_0_in39_in dcom_uart0/r[rxf][2]_i_1/I3}, {dcom_uart0/r_reg[tick]__0 dcom_uart0/r[rxf][2]_i_1/I4}, {dcom_uart0/p_0_in28_in dcom_uart0/r[rxf][2]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hABBBFBBBA8880888, 
LOC: SLICE_X8Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dcom_uart0/r[rxf][3]_i_1 - 
nets: {dcom_uart0/r[rxf][3]_i_1_n_0 dcom_uart0/r[rxf][3]_i_1/O}, {dcom_uart0/p_0_in28_in dcom_uart0/r[rxf][3]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][0] dcom_uart0/r[rxf][3]_i_1/I1}, {dcom_uart0/r_reg[tcnt_n_0_][0] dcom_uart0/r[rxf][3]_i_1/I2}, {dcom_uart0/p_0_in39_in dcom_uart0/r[rxf][3]_i_1/I3}, {dcom_uart0/r_reg[tick]__0 dcom_uart0/r[rxf][3]_i_1/I4}, {dcom_uart0/p_1_in29_in dcom_uart0/r[rxf][3]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hABBBFBBBA8880888, 
LOC: SLICE_X8Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dcom_uart0/r[rxf][4]_i_1 - 
nets: {dcom_uart0/r[rxf][4]_i_1_n_0 dcom_uart0/r[rxf][4]_i_1/O}, {dcom_uart0/p_1_in29_in dcom_uart0/r[rxf][4]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][0] dcom_uart0/r[rxf][4]_i_1/I1}, {dcom_uart0/r_reg[tcnt_n_0_][0] dcom_uart0/r[rxf][4]_i_1/I2}, {dcom_uart0/p_0_in39_in dcom_uart0/r[rxf][4]_i_1/I3}, {dcom_uart0/r_reg[tick]__0 dcom_uart0/r[rxf][4]_i_1/I4}, {dcom_uart0/p_2_in30_in dcom_uart0/r[rxf][4]_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hABBBFBBBA8880888, 
LOC: SLICE_X8Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dcom_uart0/r[rxstate][0]_i_1 - 
nets: {dcom_uart0/r[rxstate][0]_i_1_n_0 dcom_uart0/r[rxstate][0]_i_1/O}, {r[rxclk][2]_i_2_n_0 dcom_uart0/r[rxstate][0]_i_1/I0}, {dcom_uart0/r_reg[rxstate_n_0_][1] dcom_uart0/r[rxstate][0]_i_1/I1}, {dcom_uart0/r_reg[rshift_n_0_][0] dcom_uart0/r[rxstate][0]_i_1/I2}, {dcom_uart0/r_reg[rxstate_n_0_][0] dcom_uart0/r[rxstate][0]_i_1/I3}, {dcom_uart0/r_reg[rxtick_n_0_] dcom_uart0/r[rxstate][0]_i_1/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h005DAA11, 
LOC: SLICE_X9Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

dcom_uart0/r[rxstate][1]_i_1 - 
nets: {dcom_uart0/r[rxstate][1]_i_1_n_0 dcom_uart0/r[rxstate][1]_i_1/O}, {dcom_uart0/r_reg[rxdb_n_0_][0] dcom_uart0/r[rxstate][1]_i_1/I0}, {r[rxclk][2]_i_2_n_0 dcom_uart0/r[rxstate][1]_i_1/I1}, {dcom_uart0/r_reg[rxstate_n_0_][1] dcom_uart0/r[rxstate][1]_i_1/I2}, {dcom_uart0/r_reg[rxstate_n_0_][0] dcom_uart0/r[rxstate][1]_i_1/I3}, {dcom_uart0/r_reg[rxtick_n_0_] dcom_uart0/r[rxstate][1]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h05F0C1C0, 
LOC: SLICE_X9Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

dcom_uart0/r[tcnt][0]_i_1 - 
nets: {dcom_uart0/r[tcnt][0]_i_1_n_0 dcom_uart0/r[tcnt][0]_i_1/O}, {apbi[pwdata][1] dcom_uart0/r[tcnt][0]_i_1/I0}, {r[tcnt][1]_i_2_n_0 dcom_uart0/r[tcnt][0]_i_1/I1}, {dcom_uart0/v[rxen]0__4 dcom_uart0/r[tcnt][0]_i_1/I2}, {r[brate][17]_i_6_n_0 dcom_uart0/r[tcnt][0]_i_1/I3}, {r[tcnt][1]_i_4_n_0 dcom_uart0/r[tcnt][0]_i_1/I4}, {dcom_uart0/r_reg[tcnt_n_0_][0] dcom_uart0/r[tcnt][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2222FFFF22E20000, 
LOC: SLICE_X7Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dcom_uart0/r[tcnt][1]_i_1 - 
nets: {dcom_uart0/r[tcnt][1]_i_1_n_0 dcom_uart0/r[tcnt][1]_i_1/O}, {apbi[pwdata][1] dcom_uart0/r[tcnt][1]_i_1/I0}, {r[tcnt][1]_i_2_n_0 dcom_uart0/r[tcnt][1]_i_1/I1}, {r[tcnt][1]_i_3_n_0 dcom_uart0/r[tcnt][1]_i_1/I2}, {r[tcnt][1]_i_4_n_0 dcom_uart0/r[tcnt][1]_i_1/I3}, {dcom_uart0/p_0_in39_in dcom_uart0/r[tcnt][1]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hE2FFE200, 
LOC: SLICE_X7Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

dcom_uart0/r[tshift][0]_i_2 - 
nets: {dcom_uart0/r[tshift][0]_i_2_n_0 dcom_uart0/r[tshift][0]_i_2/O}, {sel0[0] dcom_uart0/r[tshift][0]_i_2/I0}, {r[tshift][0]_i_3_n_0 dcom_uart0/r[tshift][0]_i_2/I1}, {r[tshift][0]_i_4_n_0 dcom_uart0/r[tshift][0]_i_2/I2}, {dcom_uart0/r_reg[txstate_n_0_] dcom_uart0/r[tshift][0]_i_2/I3}, {r[tshift][9]_i_1_n_0 dcom_uart0/r[tshift][0]_i_2/I4}, {uarto[txd] dcom_uart0/r[tshift][0]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hEA00FFFFEA000000, 
LOC: SLICE_X4Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dcom_uart0/r[txclk][0]_i_1 - 
nets: {dcom_uart0/r[txclk][0]_i_1_n_0 dcom_uart0/r[txclk][0]_i_1/O}, {dcom_uart0/r_reg[tick]__0 dcom_uart0/r[txclk][0]_i_1/I0}, {dcom_uart0/r_reg[txstate_n_0_] dcom_uart0/r[txclk][0]_i_1/I1}, {duarto[enable] dcom_uart0/r[txclk][0]_i_1/I2}, {duarto[thempty] dcom_uart0/r[txclk][0]_i_1/I3}, {dcom_uart0/r_reg[txtick]__0 dcom_uart0/r[txclk][0]_i_1/I4}, {dcom_uart0/r_reg[txclk_n_0_][0] dcom_uart0/r[txclk][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h55655555AAAAAAAA, 
LOC: SLICE_X5Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dcom_uart0/r[txclk][1]_i_1 - 
nets: {dcom_uart0/r[txclk][1]_i_1_n_0 dcom_uart0/r[txclk][1]_i_1/O}, {dcom_uart0/r_reg[txclk_n_0_][1] dcom_uart0/r[txclk][1]_i_1/I0}, {dcom_uart0/r_reg[tick]__0 dcom_uart0/r[txclk][1]_i_1/I1}, {dcom_uart0/r_reg[txclk_n_0_][0] dcom_uart0/r[txclk][1]_i_1/I2}, {rst dcom_uart0/r[txclk][1]_i_1/I3}, {r[txclk][2]_i_2_n_0 dcom_uart0/r[txclk][1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h6A000000, 
LOC: SLICE_X4Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

dcom_uart0/r[txclk][2]_i_1 - 
nets: {dcom_uart0/r[txclk][2]_i_1_n_0 dcom_uart0/r[txclk][2]_i_1/O}, {dcom_uart0/r_reg[txclk_n_0_][2] dcom_uart0/r[txclk][2]_i_1/I0}, {dcom_uart0/r_reg[tick]__0 dcom_uart0/r[txclk][2]_i_1/I1}, {dcom_uart0/r_reg[txclk_n_0_][0] dcom_uart0/r[txclk][2]_i_1/I2}, {dcom_uart0/r_reg[txclk_n_0_][1] dcom_uart0/r[txclk][2]_i_1/I3}, {rst dcom_uart0/r[txclk][2]_i_1/I4}, {r[txclk][2]_i_2_n_0 dcom_uart0/r[txclk][2]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h6AAA000000000000, 
LOC: SLICE_X4Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dcom_uart0/r_reg[brate][0] - 
nets: {uarto[scaler][0] dcom_uart0/r_reg[brate][0]/Q}, {clk dcom_uart0/r_reg[brate][0]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][0]/CE}, {p_2_in[0] dcom_uart0/r_reg[brate][0]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][0]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][10] - 
nets: {uarto[scaler][10] dcom_uart0/r_reg[brate][10]/Q}, {clk dcom_uart0/r_reg[brate][10]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][10]/CE}, {p_2_in[10] dcom_uart0/r_reg[brate][10]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][10]/S}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X2Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][11] - 
nets: {uarto[scaler][11] dcom_uart0/r_reg[brate][11]/Q}, {clk dcom_uart0/r_reg[brate][11]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][11]/CE}, {p_2_in[11] dcom_uart0/r_reg[brate][11]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][11]/S}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X2Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][12] - 
nets: {uarto[scaler][12] dcom_uart0/r_reg[brate][12]/Q}, {clk dcom_uart0/r_reg[brate][12]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][12]/CE}, {p_2_in[12] dcom_uart0/r_reg[brate][12]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][12]/S}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X2Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][13] - 
nets: {uarto[scaler][13] dcom_uart0/r_reg[brate][13]/Q}, {clk dcom_uart0/r_reg[brate][13]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][13]/CE}, {p_2_in[13] dcom_uart0/r_reg[brate][13]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][13]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][14] - 
nets: {uarto[scaler][14] dcom_uart0/r_reg[brate][14]/Q}, {clk dcom_uart0/r_reg[brate][14]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][14]/CE}, {p_2_in[14] dcom_uart0/r_reg[brate][14]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][14]/S}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X2Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][15] - 
nets: {uarto[scaler][15] dcom_uart0/r_reg[brate][15]/Q}, {clk dcom_uart0/r_reg[brate][15]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][15]/CE}, {p_2_in[15] dcom_uart0/r_reg[brate][15]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][15]/S}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X2Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][16] - 
nets: {uarto[scaler][16] dcom_uart0/r_reg[brate][16]/Q}, {clk dcom_uart0/r_reg[brate][16]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][16]/CE}, {p_2_in[16] dcom_uart0/r_reg[brate][16]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][16]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][17] - 
nets: {uarto[scaler][17] dcom_uart0/r_reg[brate][17]/Q}, {clk dcom_uart0/r_reg[brate][17]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][17]/CE}, {p_2_in[17] dcom_uart0/r_reg[brate][17]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][17]/S}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X2Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][1] - 
nets: {uarto[scaler][1] dcom_uart0/r_reg[brate][1]/Q}, {clk dcom_uart0/r_reg[brate][1]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][1]/CE}, {p_2_in[1] dcom_uart0/r_reg[brate][1]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][1]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][2] - 
nets: {uarto[scaler][2] dcom_uart0/r_reg[brate][2]/Q}, {clk dcom_uart0/r_reg[brate][2]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][2]/CE}, {p_2_in[2] dcom_uart0/r_reg[brate][2]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][2]/S}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X2Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][3] - 
nets: {uarto[scaler][3] dcom_uart0/r_reg[brate][3]/Q}, {clk dcom_uart0/r_reg[brate][3]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][3]/CE}, {p_2_in[3] dcom_uart0/r_reg[brate][3]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][3]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][4] - 
nets: {uarto[scaler][4] dcom_uart0/r_reg[brate][4]/Q}, {clk dcom_uart0/r_reg[brate][4]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][4]/CE}, {p_2_in[4] dcom_uart0/r_reg[brate][4]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][4]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X1Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][5] - 
nets: {uarto[scaler][5] dcom_uart0/r_reg[brate][5]/Q}, {clk dcom_uart0/r_reg[brate][5]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][5]/CE}, {p_2_in[5] dcom_uart0/r_reg[brate][5]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][5]/S}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X2Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][6] - 
nets: {uarto[scaler][6] dcom_uart0/r_reg[brate][6]/Q}, {clk dcom_uart0/r_reg[brate][6]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][6]/CE}, {p_2_in[6] dcom_uart0/r_reg[brate][6]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][6]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][7] - 
nets: {uarto[scaler][7] dcom_uart0/r_reg[brate][7]/Q}, {clk dcom_uart0/r_reg[brate][7]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][7]/CE}, {p_2_in[7] dcom_uart0/r_reg[brate][7]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][7]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][8] - 
nets: {uarto[scaler][8] dcom_uart0/r_reg[brate][8]/Q}, {clk dcom_uart0/r_reg[brate][8]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][8]/CE}, {p_2_in[8] dcom_uart0/r_reg[brate][8]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][8]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X1Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[brate][9] - 
nets: {uarto[scaler][9] dcom_uart0/r_reg[brate][9]/Q}, {clk dcom_uart0/r_reg[brate][9]/C}, {r[brate][17]_i_1_n_0 dcom_uart0/r_reg[brate][9]/CE}, {p_2_in[9] dcom_uart0/r_reg[brate][9]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[brate][9]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[break] - 
nets: {dcom_uart0/r_reg[break]__0 dcom_uart0/r_reg[break]/Q}, {clk dcom_uart0/r_reg[break]/C}, {<const1> dcom_uart0/r_reg[break]/CE}, {r[break]_i_1_n_0 dcom_uart0/r_reg[break]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[break]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[dready] - 
nets: {duarto[dready] dcom_uart0/r_reg[dready]/Q}, {clk dcom_uart0/r_reg[dready]/C}, {<const1> dcom_uart0/r_reg[dready]/CE}, {r[dready]_i_1_n_0 dcom_uart0/r_reg[dready]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[dready]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[fedge] - 
nets: {dcom_uart0/r_reg[fedge]__0 dcom_uart0/r_reg[fedge]/Q}, {clk dcom_uart0/r_reg[fedge]/C}, {<const1> dcom_uart0/r_reg[fedge]/CE}, {r[fedge]_i_1_n_0 dcom_uart0/r_reg[fedge]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[fedge]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[frame] - 
nets: {r_reg[frame] dcom_uart0/r_reg[frame]/Q}, {clk dcom_uart0/r_reg[frame]/C}, {<const1> dcom_uart0/r_reg[frame]/CE}, {r[frame]_i_1_n_0 dcom_uart0/r_reg[frame]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[frame]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[ovf] - 
nets: {r_reg[ovf] dcom_uart0/r_reg[ovf]/Q}, {clk dcom_uart0/r_reg[ovf]/C}, {<const1> dcom_uart0/r_reg[ovf]/CE}, {r[ovf]_i_1_n_0 dcom_uart0/r_reg[ovf]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[ovf]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rhold][0] - 
nets: {duarto[data][0] dcom_uart0/r_reg[rhold][0]/Q}, {clk dcom_uart0/r_reg[rhold][0]/C}, {r[rhold][7]_i_1_n_0 dcom_uart0/r_reg[rhold][0]/CE}, {dcom_uart0/r_reg[rshift_n_0_][0] dcom_uart0/r_reg[rhold][0]/D}, {<const0> dcom_uart0/r_reg[rhold][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rhold][1] - 
nets: {duarto[data][1] dcom_uart0/r_reg[rhold][1]/Q}, {clk dcom_uart0/r_reg[rhold][1]/C}, {r[rhold][7]_i_1_n_0 dcom_uart0/r_reg[rhold][1]/CE}, {dcom_uart0/r_reg[rshift_n_0_][1] dcom_uart0/r_reg[rhold][1]/D}, {<const0> dcom_uart0/r_reg[rhold][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rhold][2] - 
nets: {duarto[data][2] dcom_uart0/r_reg[rhold][2]/Q}, {clk dcom_uart0/r_reg[rhold][2]/C}, {r[rhold][7]_i_1_n_0 dcom_uart0/r_reg[rhold][2]/CE}, {dcom_uart0/r_reg[rshift_n_0_][2] dcom_uart0/r_reg[rhold][2]/D}, {<const0> dcom_uart0/r_reg[rhold][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rhold][3] - 
nets: {duarto[data][3] dcom_uart0/r_reg[rhold][3]/Q}, {clk dcom_uart0/r_reg[rhold][3]/C}, {r[rhold][7]_i_1_n_0 dcom_uart0/r_reg[rhold][3]/CE}, {dcom_uart0/r_reg[rshift_n_0_][3] dcom_uart0/r_reg[rhold][3]/D}, {<const0> dcom_uart0/r_reg[rhold][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rhold][4] - 
nets: {duarto[data][4] dcom_uart0/r_reg[rhold][4]/Q}, {clk dcom_uart0/r_reg[rhold][4]/C}, {r[rhold][7]_i_1_n_0 dcom_uart0/r_reg[rhold][4]/CE}, {dcom_uart0/r_reg[rshift_n_0_][4] dcom_uart0/r_reg[rhold][4]/D}, {<const0> dcom_uart0/r_reg[rhold][4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rhold][5] - 
nets: {duarto[data][5] dcom_uart0/r_reg[rhold][5]/Q}, {clk dcom_uart0/r_reg[rhold][5]/C}, {r[rhold][7]_i_1_n_0 dcom_uart0/r_reg[rhold][5]/CE}, {dcom_uart0/r_reg[rshift_n_0_][5] dcom_uart0/r_reg[rhold][5]/D}, {<const0> dcom_uart0/r_reg[rhold][5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rhold][6] - 
nets: {duarto[data][6] dcom_uart0/r_reg[rhold][6]/Q}, {clk dcom_uart0/r_reg[rhold][6]/C}, {r[rhold][7]_i_1_n_0 dcom_uart0/r_reg[rhold][6]/CE}, {dcom_uart0/r_reg[rshift_n_0_][6] dcom_uart0/r_reg[rhold][6]/D}, {<const0> dcom_uart0/r_reg[rhold][6]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rhold][7] - 
nets: {duarto[data][7] dcom_uart0/r_reg[rhold][7]/Q}, {clk dcom_uart0/r_reg[rhold][7]/C}, {r[rhold][7]_i_1_n_0 dcom_uart0/r_reg[rhold][7]/CE}, {dcom_uart0/r_reg[rshift_n_0_][7] dcom_uart0/r_reg[rhold][7]/D}, {<const0> dcom_uart0/r_reg[rhold][7]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rsempty] - 
nets: {dcom_uart0/r_reg[rsempty_n_0_] dcom_uart0/r_reg[rsempty]/Q}, {clk dcom_uart0/r_reg[rsempty]/C}, {<const1> dcom_uart0/r_reg[rsempty]/CE}, {r[rsempty]_i_1_n_0 dcom_uart0/r_reg[rsempty]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[rsempty]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X9Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[rshift][0] - 
nets: {dcom_uart0/r_reg[rshift_n_0_][0] dcom_uart0/r_reg[rshift][0]/Q}, {clk dcom_uart0/r_reg[rshift][0]/C}, {r[rshift][7]_i_2_n_0 dcom_uart0/r_reg[rshift][0]/CE}, {r[rshift][0]_i_1_n_0 dcom_uart0/r_reg[rshift][0]/D}, {r[rshift][7]_i_1_n_0 dcom_uart0/r_reg[rshift][0]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X11Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[rshift][1] - 
nets: {dcom_uart0/r_reg[rshift_n_0_][1] dcom_uart0/r_reg[rshift][1]/Q}, {clk dcom_uart0/r_reg[rshift][1]/C}, {r[rshift][7]_i_2_n_0 dcom_uart0/r_reg[rshift][1]/CE}, {r[rshift][1]_i_1_n_0 dcom_uart0/r_reg[rshift][1]/D}, {r[rshift][7]_i_1_n_0 dcom_uart0/r_reg[rshift][1]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X11Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[rshift][2] - 
nets: {dcom_uart0/r_reg[rshift_n_0_][2] dcom_uart0/r_reg[rshift][2]/Q}, {clk dcom_uart0/r_reg[rshift][2]/C}, {r[rshift][7]_i_2_n_0 dcom_uart0/r_reg[rshift][2]/CE}, {r[rshift][2]_i_1_n_0 dcom_uart0/r_reg[rshift][2]/D}, {r[rshift][7]_i_1_n_0 dcom_uart0/r_reg[rshift][2]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X11Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[rshift][3] - 
nets: {dcom_uart0/r_reg[rshift_n_0_][3] dcom_uart0/r_reg[rshift][3]/Q}, {clk dcom_uart0/r_reg[rshift][3]/C}, {r[rshift][7]_i_2_n_0 dcom_uart0/r_reg[rshift][3]/CE}, {r[rshift][3]_i_1_n_0 dcom_uart0/r_reg[rshift][3]/D}, {r[rshift][7]_i_1_n_0 dcom_uart0/r_reg[rshift][3]/S}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X11Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[rshift][4] - 
nets: {dcom_uart0/r_reg[rshift_n_0_][4] dcom_uart0/r_reg[rshift][4]/Q}, {clk dcom_uart0/r_reg[rshift][4]/C}, {r[rshift][7]_i_2_n_0 dcom_uart0/r_reg[rshift][4]/CE}, {r[rshift][4]_i_1_n_0 dcom_uart0/r_reg[rshift][4]/D}, {r[rshift][7]_i_1_n_0 dcom_uart0/r_reg[rshift][4]/S}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X11Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[rshift][5] - 
nets: {dcom_uart0/r_reg[rshift_n_0_][5] dcom_uart0/r_reg[rshift][5]/Q}, {clk dcom_uart0/r_reg[rshift][5]/C}, {r[rshift][7]_i_2_n_0 dcom_uart0/r_reg[rshift][5]/CE}, {r[rshift][5]_i_1_n_0 dcom_uart0/r_reg[rshift][5]/D}, {r[rshift][7]_i_1_n_0 dcom_uart0/r_reg[rshift][5]/S}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X11Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[rshift][6] - 
nets: {dcom_uart0/r_reg[rshift_n_0_][6] dcom_uart0/r_reg[rshift][6]/Q}, {clk dcom_uart0/r_reg[rshift][6]/C}, {r[rshift][7]_i_2_n_0 dcom_uart0/r_reg[rshift][6]/CE}, {r[rshift][6]_i_1_n_0 dcom_uart0/r_reg[rshift][6]/D}, {r[rshift][7]_i_1_n_0 dcom_uart0/r_reg[rshift][6]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X11Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[rshift][7] - 
nets: {dcom_uart0/r_reg[rshift_n_0_][7] dcom_uart0/r_reg[rshift][7]/Q}, {clk dcom_uart0/r_reg[rshift][7]/C}, {r[rshift][7]_i_2_n_0 dcom_uart0/r_reg[rshift][7]/CE}, {r[rshift][7]_i_3_n_0 dcom_uart0/r_reg[rshift][7]/D}, {r[rshift][7]_i_1_n_0 dcom_uart0/r_reg[rshift][7]/S}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X11Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[rxclk][0] - 
nets: {dcom_uart0/r_reg[rxclk_n_0_][0] dcom_uart0/r_reg[rxclk][0]/Q}, {clk dcom_uart0/r_reg[rxclk][0]/C}, {<const1> dcom_uart0/r_reg[rxclk][0]/CE}, {dcom_uart0/r[rxclk][0]_i_1_n_0 dcom_uart0/r_reg[rxclk][0]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[rxclk][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rxclk][1] - 
nets: {dcom_uart0/r_reg[rxclk_n_0_][1] dcom_uart0/r_reg[rxclk][1]/Q}, {clk dcom_uart0/r_reg[rxclk][1]/C}, {<const1> dcom_uart0/r_reg[rxclk][1]/CE}, {dcom_uart0/r[rxclk][1]_i_1_n_0 dcom_uart0/r_reg[rxclk][1]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[rxclk][1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rxclk][2] - 
nets: {dcom_uart0/p_1_in13_in dcom_uart0/r_reg[rxclk][2]/Q}, {clk dcom_uart0/r_reg[rxclk][2]/C}, {<const1> dcom_uart0/r_reg[rxclk][2]/CE}, {dcom_uart0/r[rxclk][2]_i_1_n_0 dcom_uart0/r_reg[rxclk][2]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[rxclk][2]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rxdb][0] - 
nets: {dcom_uart0/r_reg[rxdb_n_0_][0] dcom_uart0/r_reg[rxdb][0]/Q}, {clk dcom_uart0/r_reg[rxdb][0]/C}, {<const1> dcom_uart0/r_reg[rxdb][0]/CE}, {dcom_uart0/rin[rxdb][0] dcom_uart0/r_reg[rxdb][0]/D}, {<const0> dcom_uart0/r_reg[rxdb][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rxdb][1] - 
nets: {dcom_uart0/p_1_in24_in dcom_uart0/r_reg[rxdb][1]/Q}, {clk dcom_uart0/r_reg[rxdb][1]/C}, {<const1> dcom_uart0/r_reg[rxdb][1]/CE}, {dcom_uart0/r_reg[rxdb_n_0_][0] dcom_uart0/r_reg[rxdb][1]/D}, {<const0> dcom_uart0/r_reg[rxdb][1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rxen] - 
nets: {duarto[enable] dcom_uart0/r_reg[rxen]/Q}, {clk dcom_uart0/r_reg[rxen]/C}, {<const1> dcom_uart0/r_reg[rxen]/CE}, {r[rxen]_i_1_n_0 dcom_uart0/r_reg[rxen]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[rxen]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rxf][0] - 
nets: {rin[rxf][1] dcom_uart0/r_reg[rxf][0]/Q}, {clk dcom_uart0/r_reg[rxf][0]/C}, {<const1> dcom_uart0/r_reg[rxf][0]/CE}, {uarti[rxd] dcom_uart0/r_reg[rxf][0]/D}, {<const0> dcom_uart0/r_reg[rxf][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rxf][1] - 
nets: {rin[rxf][2] dcom_uart0/r_reg[rxf][1]/Q}, {clk dcom_uart0/r_reg[rxf][1]/C}, {<const1> dcom_uart0/r_reg[rxf][1]/CE}, {rin[rxf][1] dcom_uart0/r_reg[rxf][1]/D}, {<const0> dcom_uart0/r_reg[rxf][1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rxf][2] - 
nets: {dcom_uart0/p_0_in28_in dcom_uart0/r_reg[rxf][2]/Q}, {clk dcom_uart0/r_reg[rxf][2]/C}, {<const1> dcom_uart0/r_reg[rxf][2]/CE}, {dcom_uart0/r[rxf][2]_i_1_n_0 dcom_uart0/r_reg[rxf][2]/D}, {<const0> dcom_uart0/r_reg[rxf][2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rxf][3] - 
nets: {dcom_uart0/p_1_in29_in dcom_uart0/r_reg[rxf][3]/Q}, {clk dcom_uart0/r_reg[rxf][3]/C}, {<const1> dcom_uart0/r_reg[rxf][3]/CE}, {dcom_uart0/r[rxf][3]_i_1_n_0 dcom_uart0/r_reg[rxf][3]/D}, {<const0> dcom_uart0/r_reg[rxf][3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rxf][4] - 
nets: {dcom_uart0/p_2_in30_in dcom_uart0/r_reg[rxf][4]/Q}, {clk dcom_uart0/r_reg[rxf][4]/C}, {<const1> dcom_uart0/r_reg[rxf][4]/CE}, {dcom_uart0/r[rxf][4]_i_1_n_0 dcom_uart0/r_reg[rxf][4]/D}, {<const0> dcom_uart0/r_reg[rxf][4]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rxstate][0] - 
nets: {dcom_uart0/r_reg[rxstate_n_0_][0] dcom_uart0/r_reg[rxstate][0]/Q}, {clk dcom_uart0/r_reg[rxstate][0]/C}, {<const1> dcom_uart0/r_reg[rxstate][0]/CE}, {dcom_uart0/r[rxstate][0]_i_1_n_0 dcom_uart0/r_reg[rxstate][0]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[rxstate][0]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rxstate][1] - 
nets: {dcom_uart0/r_reg[rxstate_n_0_][1] dcom_uart0/r_reg[rxstate][1]/Q}, {clk dcom_uart0/r_reg[rxstate][1]/C}, {<const1> dcom_uart0/r_reg[rxstate][1]/CE}, {dcom_uart0/r[rxstate][1]_i_1_n_0 dcom_uart0/r_reg[rxstate][1]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[rxstate][1]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[rxtick] - 
nets: {dcom_uart0/r_reg[rxtick_n_0_] dcom_uart0/r_reg[rxtick]/Q}, {clk dcom_uart0/r_reg[rxtick]/C}, {<const1> dcom_uart0/r_reg[rxtick]/CE}, {dcom_uart0/rin[rxtick] dcom_uart0/r_reg[rxtick]/D}, {<const0> dcom_uart0/r_reg[rxtick]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[scaler][0] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][0] dcom_uart0/r_reg[scaler][0]/Q}, {clk dcom_uart0/r_reg[scaler][0]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][0]/CE}, {r[scaler][0]_i_1_n_0 dcom_uart0/r_reg[scaler][0]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][0]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][10] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][10] dcom_uart0/r_reg[scaler][10]/Q}, {clk dcom_uart0/r_reg[scaler][10]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][10]/CE}, {r[scaler][10]_i_1_n_0 dcom_uart0/r_reg[scaler][10]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][10]/S}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X2Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][11] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][11] dcom_uart0/r_reg[scaler][11]/Q}, {clk dcom_uart0/r_reg[scaler][11]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][11]/CE}, {r[scaler][11]_i_1_n_0 dcom_uart0/r_reg[scaler][11]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][11]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X1Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][12] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][12] dcom_uart0/r_reg[scaler][12]/Q}, {clk dcom_uart0/r_reg[scaler][12]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][12]/CE}, {r[scaler][12]_i_1_n_0 dcom_uart0/r_reg[scaler][12]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][12]/S}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X2Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][13] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][13] dcom_uart0/r_reg[scaler][13]/Q}, {clk dcom_uart0/r_reg[scaler][13]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][13]/CE}, {r[scaler][13]_i_1_n_0 dcom_uart0/r_reg[scaler][13]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][13]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][14] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][14] dcom_uart0/r_reg[scaler][14]/Q}, {clk dcom_uart0/r_reg[scaler][14]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][14]/CE}, {r[scaler][14]_i_1_n_0 dcom_uart0/r_reg[scaler][14]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][14]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][15] - 
nets: {dcom_uart0/p_0_in[11] dcom_uart0/r_reg[scaler][15]/Q}, {clk dcom_uart0/r_reg[scaler][15]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][15]/CE}, {r[scaler][15]_i_1_n_0 dcom_uart0/r_reg[scaler][15]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][15]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][16] - 
nets: {dcom_uart0/p_0_in[12] dcom_uart0/r_reg[scaler][16]/Q}, {clk dcom_uart0/r_reg[scaler][16]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][16]/CE}, {r[scaler][16]_i_1_n_0 dcom_uart0/r_reg[scaler][16]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][16]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][17] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][17] dcom_uart0/r_reg[scaler][17]/Q}, {clk dcom_uart0/r_reg[scaler][17]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][17]/CE}, {r[scaler][17]_i_2_n_0 dcom_uart0/r_reg[scaler][17]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][17]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][1] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][1] dcom_uart0/r_reg[scaler][1]/Q}, {clk dcom_uart0/r_reg[scaler][1]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][1]/CE}, {r[scaler][1]_i_1_n_0 dcom_uart0/r_reg[scaler][1]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][1]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][2] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][2] dcom_uart0/r_reg[scaler][2]/Q}, {clk dcom_uart0/r_reg[scaler][2]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][2]/CE}, {r[scaler][2]_i_1_n_0 dcom_uart0/r_reg[scaler][2]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[scaler][3] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][3] dcom_uart0/r_reg[scaler][3]/Q}, {clk dcom_uart0/r_reg[scaler][3]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][3]/CE}, {r[scaler][3]_i_1_n_0 dcom_uart0/r_reg[scaler][3]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][3]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][4] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][4] dcom_uart0/r_reg[scaler][4]/Q}, {clk dcom_uart0/r_reg[scaler][4]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][4]/CE}, {r[scaler][4]_i_1_n_0 dcom_uart0/r_reg[scaler][4]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][4]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][5] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][5] dcom_uart0/r_reg[scaler][5]/Q}, {clk dcom_uart0/r_reg[scaler][5]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][5]/CE}, {r[scaler][5]_i_1_n_0 dcom_uart0/r_reg[scaler][5]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][5]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][6] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][6] dcom_uart0/r_reg[scaler][6]/Q}, {clk dcom_uart0/r_reg[scaler][6]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][6]/CE}, {r[scaler][6]_i_1_n_0 dcom_uart0/r_reg[scaler][6]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][6]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][7] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][7] dcom_uart0/r_reg[scaler][7]/Q}, {clk dcom_uart0/r_reg[scaler][7]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][7]/CE}, {r[scaler][7]_i_1_n_0 dcom_uart0/r_reg[scaler][7]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][7]/S}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X2Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][8] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][8] dcom_uart0/r_reg[scaler][8]/Q}, {clk dcom_uart0/r_reg[scaler][8]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][8]/CE}, {r[scaler][8]_i_1_n_0 dcom_uart0/r_reg[scaler][8]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][8]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X1Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[scaler][9] - 
nets: {dcom_uart0/r_reg[scaler_n_0_][9] dcom_uart0/r_reg[scaler][9]/Q}, {clk dcom_uart0/r_reg[scaler][9]/C}, {r[scaler][17]_i_1_n_0 dcom_uart0/r_reg[scaler][9]/CE}, {r[scaler][9]_i_1_n_0 dcom_uart0/r_reg[scaler][9]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[scaler][9]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[tcnt][0] - 
nets: {dcom_uart0/r_reg[tcnt_n_0_][0] dcom_uart0/r_reg[tcnt][0]/Q}, {clk dcom_uart0/r_reg[tcnt][0]/C}, {<const1> dcom_uart0/r_reg[tcnt][0]/CE}, {dcom_uart0/r[tcnt][0]_i_1_n_0 dcom_uart0/r_reg[tcnt][0]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[tcnt][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[tcnt][1] - 
nets: {dcom_uart0/p_0_in39_in dcom_uart0/r_reg[tcnt][1]/Q}, {clk dcom_uart0/r_reg[tcnt][1]/C}, {<const1> dcom_uart0/r_reg[tcnt][1]/CE}, {dcom_uart0/r[tcnt][1]_i_1_n_0 dcom_uart0/r_reg[tcnt][1]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[tcnt][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[thempty] - 
nets: {duarto[thempty] dcom_uart0/r_reg[thempty]/Q}, {clk dcom_uart0/r_reg[thempty]/C}, {<const1> dcom_uart0/r_reg[thempty]/CE}, {r[thempty]_i_1_n_0 dcom_uart0/r_reg[thempty]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[thempty]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X5Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[thold][0] - 
nets: {r_reg[thold][0] dcom_uart0/r_reg[thold][0]/Q}, {clk dcom_uart0/r_reg[thold][0]/C}, {r[thold][7]_i_1_n_0 dcom_uart0/r_reg[thold][0]/CE}, {ahbo[hwdata][24] dcom_uart0/r_reg[thold][0]/D}, {<const0> dcom_uart0/r_reg[thold][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[thold][1] - 
nets: {r_reg[thold][1] dcom_uart0/r_reg[thold][1]/Q}, {clk dcom_uart0/r_reg[thold][1]/C}, {r[thold][7]_i_1_n_0 dcom_uart0/r_reg[thold][1]/CE}, {ahbo[hwdata][25] dcom_uart0/r_reg[thold][1]/D}, {<const0> dcom_uart0/r_reg[thold][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[thold][2] - 
nets: {r_reg[thold][2] dcom_uart0/r_reg[thold][2]/Q}, {clk dcom_uart0/r_reg[thold][2]/C}, {r[thold][7]_i_1_n_0 dcom_uart0/r_reg[thold][2]/CE}, {ahbo[hwdata][26] dcom_uart0/r_reg[thold][2]/D}, {<const0> dcom_uart0/r_reg[thold][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[thold][3] - 
nets: {r_reg[thold][3] dcom_uart0/r_reg[thold][3]/Q}, {clk dcom_uart0/r_reg[thold][3]/C}, {r[thold][7]_i_1_n_0 dcom_uart0/r_reg[thold][3]/CE}, {ahbo[hwdata][27] dcom_uart0/r_reg[thold][3]/D}, {<const0> dcom_uart0/r_reg[thold][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[thold][4] - 
nets: {r_reg[thold][4] dcom_uart0/r_reg[thold][4]/Q}, {clk dcom_uart0/r_reg[thold][4]/C}, {r[thold][7]_i_1_n_0 dcom_uart0/r_reg[thold][4]/CE}, {ahbo[hwdata][28] dcom_uart0/r_reg[thold][4]/D}, {<const0> dcom_uart0/r_reg[thold][4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[thold][5] - 
nets: {r_reg[thold][5] dcom_uart0/r_reg[thold][5]/Q}, {clk dcom_uart0/r_reg[thold][5]/C}, {r[thold][7]_i_1_n_0 dcom_uart0/r_reg[thold][5]/CE}, {ahbo[hwdata][29] dcom_uart0/r_reg[thold][5]/D}, {<const0> dcom_uart0/r_reg[thold][5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[thold][6] - 
nets: {r_reg[thold][6] dcom_uart0/r_reg[thold][6]/Q}, {clk dcom_uart0/r_reg[thold][6]/C}, {r[thold][7]_i_1_n_0 dcom_uart0/r_reg[thold][6]/CE}, {ahbo[hwdata][30] dcom_uart0/r_reg[thold][6]/D}, {<const0> dcom_uart0/r_reg[thold][6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[thold][7] - 
nets: {r_reg[thold][7] dcom_uart0/r_reg[thold][7]/Q}, {clk dcom_uart0/r_reg[thold][7]/C}, {r[thold][7]_i_1_n_0 dcom_uart0/r_reg[thold][7]/CE}, {ahbo[hwdata][31] dcom_uart0/r_reg[thold][7]/D}, {<const0> dcom_uart0/r_reg[thold][7]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[tick] - 
nets: {dcom_uart0/r_reg[tick]__0 dcom_uart0/r_reg[tick]/Q}, {clk dcom_uart0/r_reg[tick]/C}, {<const1> dcom_uart0/r_reg[tick]/CE}, {r[tick]_i_1_n_0 dcom_uart0/r_reg[tick]/D}, {<const0> dcom_uart0/r_reg[tick]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[tsempty] - 
nets: {r_reg[tsempty] dcom_uart0/r_reg[tsempty]/Q}, {clk dcom_uart0/r_reg[tsempty]/C}, {<const1> dcom_uart0/r_reg[tsempty]/CE}, {r[tsempty]_i_1_n_0 dcom_uart0/r_reg[tsempty]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[tsempty]/S}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X5Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[tshift][0] - 
nets: {uarto[txd] dcom_uart0/r_reg[tshift][0]/Q}, {clk dcom_uart0/r_reg[tshift][0]/C}, {<const1> dcom_uart0/r_reg[tshift][0]/CE}, {dcom_uart0/r[tshift][0]_i_2_n_0 dcom_uart0/r_reg[tshift][0]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[tshift][0]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

dcom_uart0/r_reg[tshift][1] - 
nets: {sel0[0] dcom_uart0/r_reg[tshift][1]/Q}, {clk dcom_uart0/r_reg[tshift][1]/C}, {r[tshift][9]_i_1_n_0 dcom_uart0/r_reg[tshift][1]/CE}, {rin[tshift]1_in[1] dcom_uart0/r_reg[tshift][1]/D}, {<const0> dcom_uart0/r_reg[tshift][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[tshift][2] - 
nets: {sel0[1] dcom_uart0/r_reg[tshift][2]/Q}, {clk dcom_uart0/r_reg[tshift][2]/C}, {r[tshift][9]_i_1_n_0 dcom_uart0/r_reg[tshift][2]/CE}, {rin[tshift]1_in[2] dcom_uart0/r_reg[tshift][2]/D}, {<const0> dcom_uart0/r_reg[tshift][2]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[tshift][3] - 
nets: {sel0[2] dcom_uart0/r_reg[tshift][3]/Q}, {clk dcom_uart0/r_reg[tshift][3]/C}, {r[tshift][9]_i_1_n_0 dcom_uart0/r_reg[tshift][3]/CE}, {rin[tshift]1_in[3] dcom_uart0/r_reg[tshift][3]/D}, {<const0> dcom_uart0/r_reg[tshift][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[tshift][4] - 
nets: {sel0[3] dcom_uart0/r_reg[tshift][4]/Q}, {clk dcom_uart0/r_reg[tshift][4]/C}, {r[tshift][9]_i_1_n_0 dcom_uart0/r_reg[tshift][4]/CE}, {rin[tshift]1_in[4] dcom_uart0/r_reg[tshift][4]/D}, {<const0> dcom_uart0/r_reg[tshift][4]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[tshift][5] - 
nets: {sel0[4] dcom_uart0/r_reg[tshift][5]/Q}, {clk dcom_uart0/r_reg[tshift][5]/C}, {r[tshift][9]_i_1_n_0 dcom_uart0/r_reg[tshift][5]/CE}, {rin[tshift]1_in[5] dcom_uart0/r_reg[tshift][5]/D}, {<const0> dcom_uart0/r_reg[tshift][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[tshift][6] - 
nets: {sel0[5] dcom_uart0/r_reg[tshift][6]/Q}, {clk dcom_uart0/r_reg[tshift][6]/C}, {r[tshift][9]_i_1_n_0 dcom_uart0/r_reg[tshift][6]/CE}, {rin[tshift]1_in[6] dcom_uart0/r_reg[tshift][6]/D}, {<const0> dcom_uart0/r_reg[tshift][6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[tshift][7] - 
nets: {sel0[6] dcom_uart0/r_reg[tshift][7]/Q}, {clk dcom_uart0/r_reg[tshift][7]/C}, {r[tshift][9]_i_1_n_0 dcom_uart0/r_reg[tshift][7]/CE}, {rin[tshift]1_in[7] dcom_uart0/r_reg[tshift][7]/D}, {<const0> dcom_uart0/r_reg[tshift][7]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[tshift][8] - 
nets: {sel0[7] dcom_uart0/r_reg[tshift][8]/Q}, {clk dcom_uart0/r_reg[tshift][8]/C}, {r[tshift][9]_i_1_n_0 dcom_uart0/r_reg[tshift][8]/CE}, {rin[tshift]1_in[8] dcom_uart0/r_reg[tshift][8]/D}, {<const0> dcom_uart0/r_reg[tshift][8]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[tshift][9] - 
nets: {sel0[8] dcom_uart0/r_reg[tshift][9]/Q}, {clk dcom_uart0/r_reg[tshift][9]/C}, {r[tshift][9]_i_1_n_0 dcom_uart0/r_reg[tshift][9]/CE}, {dcom_uart0/r_reg[txstate_n_0_] dcom_uart0/r_reg[tshift][9]/D}, {<const0> dcom_uart0/r_reg[tshift][9]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[txclk][0] - 
nets: {dcom_uart0/r_reg[txclk_n_0_][0] dcom_uart0/r_reg[txclk][0]/Q}, {clk dcom_uart0/r_reg[txclk][0]/C}, {<const1> dcom_uart0/r_reg[txclk][0]/CE}, {dcom_uart0/r[txclk][0]_i_1_n_0 dcom_uart0/r_reg[txclk][0]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[txclk][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[txclk][1] - 
nets: {dcom_uart0/r_reg[txclk_n_0_][1] dcom_uart0/r_reg[txclk][1]/Q}, {clk dcom_uart0/r_reg[txclk][1]/C}, {<const1> dcom_uart0/r_reg[txclk][1]/CE}, {dcom_uart0/r[txclk][1]_i_1_n_0 dcom_uart0/r_reg[txclk][1]/D}, {<const0> dcom_uart0/r_reg[txclk][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[txclk][2] - 
nets: {dcom_uart0/r_reg[txclk_n_0_][2] dcom_uart0/r_reg[txclk][2]/Q}, {clk dcom_uart0/r_reg[txclk][2]/C}, {<const1> dcom_uart0/r_reg[txclk][2]/CE}, {dcom_uart0/r[txclk][2]_i_1_n_0 dcom_uart0/r_reg[txclk][2]/D}, {<const0> dcom_uart0/r_reg[txclk][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[txstate] - 
nets: {dcom_uart0/r_reg[txstate_n_0_] dcom_uart0/r_reg[txstate]/Q}, {clk dcom_uart0/r_reg[txstate]/C}, {<const1> dcom_uart0/r_reg[txstate]/CE}, {r[txstate]_i_1_n_0 dcom_uart0/r_reg[txstate]/D}, {r_reg[tshift]0 dcom_uart0/r_reg[txstate]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/r_reg[txtick] - 
nets: {dcom_uart0/r_reg[txtick]__0 dcom_uart0/r_reg[txtick]/Q}, {clk dcom_uart0/r_reg[txtick]/C}, {<const1> dcom_uart0/r_reg[txtick]/CE}, {r[txtick]_i_1_n_0 dcom_uart0/r_reg[txtick]/D}, {<const0> dcom_uart0/r_reg[txtick]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

dcom_uart0/v[brate]0_carry - 
nets: {dcom_uart0/v[brate]0_carry_n_0 dcom_uart0/v[brate]0_carry/CO[3]}, { dcom_uart0/v[brate]0_carry/CO[2]}, { dcom_uart0/v[brate]0_carry/CO[1]}, { dcom_uart0/v[brate]0_carry/CO[0]}, { dcom_uart0/v[brate]0_carry/O[3]}, { dcom_uart0/v[brate]0_carry/O[2]}, { dcom_uart0/v[brate]0_carry/O[1]}, { dcom_uart0/v[brate]0_carry/O[0]}, {<const0> dcom_uart0/v[brate]0_carry/CI}, {<const0> dcom_uart0/v[brate]0_carry/CYINIT}, {v[brate]0_carry_i_1_n_0 dcom_uart0/v[brate]0_carry/DI[3]}, {v[brate]0_carry_i_2_n_0 dcom_uart0/v[brate]0_carry/DI[2]}, {v[brate]0_carry_i_3_n_0 dcom_uart0/v[brate]0_carry/DI[1]}, {v[brate]0_carry_i_4__0_n_0 dcom_uart0/v[brate]0_carry/DI[0]}, {v[brate]0_carry_i_5_n_0 dcom_uart0/v[brate]0_carry/S[3]}, {v[brate]0_carry_i_6_n_0 dcom_uart0/v[brate]0_carry/S[2]}, {v[brate]0_carry_i_7_n_0 dcom_uart0/v[brate]0_carry/S[1]}, {v[brate]0_carry_i_8_n_0 dcom_uart0/v[brate]0_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y66, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom_uart0/v[brate]0_carry__0 - 
nets: { dcom_uart0/v[brate]0_carry__0/CO[3]}, {dcom_uart0/v[brate]0_carry__0_n_1 dcom_uart0/v[brate]0_carry__0/CO[2]}, { dcom_uart0/v[brate]0_carry__0/CO[1]}, { dcom_uart0/v[brate]0_carry__0/CO[0]}, { dcom_uart0/v[brate]0_carry__0/O[3]}, { dcom_uart0/v[brate]0_carry__0/O[2]}, { dcom_uart0/v[brate]0_carry__0/O[1]}, { dcom_uart0/v[brate]0_carry__0/O[0]}, {dcom_uart0/v[brate]0_carry_n_0 dcom_uart0/v[brate]0_carry__0/CI}, {<const0> dcom_uart0/v[brate]0_carry__0/CYINIT}, {<const0> dcom_uart0/v[brate]0_carry__0/DI[3]}, {v[brate]0_carry_i_1__0_n_0 dcom_uart0/v[brate]0_carry__0/DI[2]}, {v[brate]0_carry_i_2__0_n_0 dcom_uart0/v[brate]0_carry__0/DI[1]}, {v[brate]0_carry_i_3__0_n_0 dcom_uart0/v[brate]0_carry__0/DI[0]}, {<const0> dcom_uart0/v[brate]0_carry__0/S[3]}, {v[brate]0_carry_i_4_n_0 dcom_uart0/v[brate]0_carry__0/S[2]}, {v[brate]0_carry_i_5__0_n_0 dcom_uart0/v[brate]0_carry__0/S[1]}, {v[brate]0_carry_i_6__0_n_0 dcom_uart0/v[brate]0_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y67, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom_uart0/v[rxen]0_carry - 
nets: {dcom_uart0/v[rxen]0_carry_n_0 dcom_uart0/v[rxen]0_carry/CO[3]}, { dcom_uart0/v[rxen]0_carry/CO[2]}, { dcom_uart0/v[rxen]0_carry/CO[1]}, { dcom_uart0/v[rxen]0_carry/CO[0]}, { dcom_uart0/v[rxen]0_carry/O[3]}, { dcom_uart0/v[rxen]0_carry/O[2]}, { dcom_uart0/v[rxen]0_carry/O[1]}, { dcom_uart0/v[rxen]0_carry/O[0]}, {<const0> dcom_uart0/v[rxen]0_carry/CI}, {<const1> dcom_uart0/v[rxen]0_carry/CYINIT}, {<const0> dcom_uart0/v[rxen]0_carry/DI[3]}, {<const0> dcom_uart0/v[rxen]0_carry/DI[2]}, {<const0> dcom_uart0/v[rxen]0_carry/DI[1]}, {<const0> dcom_uart0/v[rxen]0_carry/DI[0]}, {v[rxen]0_carry_i_1_n_0 dcom_uart0/v[rxen]0_carry/S[3]}, {v[rxen]0_carry_i_2_n_0 dcom_uart0/v[rxen]0_carry/S[2]}, {v[rxen]0_carry_i_3_n_0 dcom_uart0/v[rxen]0_carry/S[1]}, {v[rxen]0_carry_i_4_n_0 dcom_uart0/v[rxen]0_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X5Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

dcom_uart0/v[rxen]0_carry__0 - 
nets: { dcom_uart0/v[rxen]0_carry__0/CO[3]}, { dcom_uart0/v[rxen]0_carry__0/CO[2]}, { dcom_uart0/v[rxen]0_carry__0/CO[1]}, {dcom_uart0/v[rxen]0__4 dcom_uart0/v[rxen]0_carry__0/CO[0]}, { dcom_uart0/v[rxen]0_carry__0/O[3]}, { dcom_uart0/v[rxen]0_carry__0/O[2]}, { dcom_uart0/v[rxen]0_carry__0/O[1]}, { dcom_uart0/v[rxen]0_carry__0/O[0]}, {dcom_uart0/v[rxen]0_carry_n_0 dcom_uart0/v[rxen]0_carry__0/CI}, {<const0> dcom_uart0/v[rxen]0_carry__0/CYINIT}, {<const0> dcom_uart0/v[rxen]0_carry__0/DI[3]}, {<const0> dcom_uart0/v[rxen]0_carry__0/DI[2]}, {<const0> dcom_uart0/v[rxen]0_carry__0/DI[1]}, {<const0> dcom_uart0/v[rxen]0_carry__0/DI[0]}, {<const0> dcom_uart0/v[rxen]0_carry__0/S[3]}, {<const0> dcom_uart0/v[rxen]0_carry__0/S[2]}, {<const0> dcom_uart0/v[rxen]0_carry__0/S[1]}, {v[rxen]0_carry__0_i_1_n_0 dcom_uart0/v[rxen]0_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X5Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r[active]_i_1 - 
nets: {r[active]_i_1_n_0 r[active]_i_1/O}, {ahbmst0/r_reg[grant]__0 r[active]_i_1/I0}, {ahbo[htrans][1] r[active]_i_1/I1}, {ahbi[hready] r[active]_i_1/I2}, {dmao[active] r[active]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X10Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][10]_i_1 - 
nets: {r[addr][10]_i_1_n_0 r[addr][10]_i_1/O}, {dcom0/r_reg[state][1] r[addr][10]_i_1/I0}, {dcom0/v[addr][10] r[addr][10]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][10]_i_1/I2}, {ahbo[haddr][2] r[addr][10]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][11]_i_1 - 
nets: {r[addr][11]_i_1_n_0 r[addr][11]_i_1/O}, {dcom0/r_reg[state][1] r[addr][11]_i_1/I0}, {dcom0/v[addr][11] r[addr][11]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][11]_i_1/I2}, {ahbo[haddr][3] r[addr][11]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][12]_i_1 - 
nets: {r[addr][12]_i_1_n_0 r[addr][12]_i_1/O}, {dcom0/r_reg[state][1] r[addr][12]_i_1/I0}, {dcom0/v[addr][12] r[addr][12]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][12]_i_1/I2}, {ahbo[haddr][4] r[addr][12]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][13]_i_1 - 
nets: {r[addr][13]_i_1_n_0 r[addr][13]_i_1/O}, {dcom0/r_reg[state][1] r[addr][13]_i_1/I0}, {dcom0/v[addr][13] r[addr][13]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][13]_i_1/I2}, {ahbo[haddr][5] r[addr][13]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][14]_i_1 - 
nets: {r[addr][14]_i_1_n_0 r[addr][14]_i_1/O}, {dcom0/r_reg[state][1] r[addr][14]_i_1/I0}, {dcom0/v[addr][14] r[addr][14]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][14]_i_1/I2}, {ahbo[haddr][6] r[addr][14]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][15]_i_1 - 
nets: {r[addr][15]_i_1_n_0 r[addr][15]_i_1/O}, {dcom0/r_reg[state][1] r[addr][15]_i_1/I0}, {dcom0/v[addr][15] r[addr][15]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][15]_i_1/I2}, {ahbo[haddr][7] r[addr][15]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][16]_i_1 - 
nets: {r[addr][16]_i_1_n_0 r[addr][16]_i_1/O}, {dcom0/r_reg[state][1] r[addr][16]_i_1/I0}, {dcom0/v[addr][16] r[addr][16]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][16]_i_1/I2}, {ahbo[haddr][8] r[addr][16]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][17]_i_1 - 
nets: {r[addr][17]_i_1_n_0 r[addr][17]_i_1/O}, {dcom0/r_reg[state][1] r[addr][17]_i_1/I0}, {dcom0/v[addr][17] r[addr][17]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][17]_i_1/I2}, {ahbo[haddr][9] r[addr][17]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X5Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][18]_i_1 - 
nets: {r[addr][18]_i_1_n_0 r[addr][18]_i_1/O}, {dcom0/r_reg[state][1] r[addr][18]_i_1/I0}, {dcom0/v[addr][18] r[addr][18]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][18]_i_1/I2}, {ahbo[haddr][10] r[addr][18]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][19]_i_1 - 
nets: {r[addr][19]_i_1_n_0 r[addr][19]_i_1/O}, {dcom0/r_reg[state][1] r[addr][19]_i_1/I0}, {dcom0/v[addr][19] r[addr][19]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][19]_i_1/I2}, {ahbo[haddr][11] r[addr][19]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][20]_i_1 - 
nets: {r[addr][20]_i_1_n_0 r[addr][20]_i_1/O}, {dcom0/r_reg[state][1] r[addr][20]_i_1/I0}, {dcom0/v[addr][20] r[addr][20]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][20]_i_1/I2}, {ahbo[haddr][12] r[addr][20]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][21]_i_1 - 
nets: {r[addr][21]_i_1_n_0 r[addr][21]_i_1/O}, {dcom0/r_reg[state][1] r[addr][21]_i_1/I0}, {dcom0/v[addr][21] r[addr][21]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][21]_i_1/I2}, {ahbo[haddr][13] r[addr][21]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][22]_i_1 - 
nets: {r[addr][22]_i_1_n_0 r[addr][22]_i_1/O}, {dcom0/r_reg[state][1] r[addr][22]_i_1/I0}, {dcom0/v[addr][22] r[addr][22]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][22]_i_1/I2}, {ahbo[haddr][14] r[addr][22]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][23]_i_1 - 
nets: {r[addr][23]_i_1_n_0 r[addr][23]_i_1/O}, {dcom0/r_reg[state][1] r[addr][23]_i_1/I0}, {dcom0/v[addr][23] r[addr][23]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][23]_i_1/I2}, {ahbo[haddr][15] r[addr][23]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][24]_i_1 - 
nets: {r[addr][24]_i_1_n_0 r[addr][24]_i_1/O}, {dcom0/r_reg[state][1] r[addr][24]_i_1/I0}, {dcom0/v[addr][24] r[addr][24]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][24]_i_1/I2}, {ahbo[haddr][16] r[addr][24]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][25]_i_1 - 
nets: {r[addr][25]_i_1_n_0 r[addr][25]_i_1/O}, {dcom0/r_reg[state][1] r[addr][25]_i_1/I0}, {dcom0/v[addr][25] r[addr][25]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][25]_i_1/I2}, {ahbo[haddr][17] r[addr][25]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X5Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][26]_i_1 - 
nets: {r[addr][26]_i_1_n_0 r[addr][26]_i_1/O}, {dcom0/r_reg[state][1] r[addr][26]_i_1/I0}, {dcom0/v[addr][26] r[addr][26]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][26]_i_1/I2}, {ahbo[haddr][18] r[addr][26]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][27]_i_1 - 
nets: {r[addr][27]_i_1_n_0 r[addr][27]_i_1/O}, {dcom0/r_reg[state][1] r[addr][27]_i_1/I0}, {dcom0/v[addr][27] r[addr][27]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][27]_i_1/I2}, {ahbo[haddr][19] r[addr][27]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][28]_i_1 - 
nets: {r[addr][28]_i_1_n_0 r[addr][28]_i_1/O}, {dcom0/r_reg[state][1] r[addr][28]_i_1/I0}, {dcom0/v[addr][28] r[addr][28]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][28]_i_1/I2}, {ahbo[haddr][20] r[addr][28]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][29]_i_1 - 
nets: {r[addr][29]_i_1_n_0 r[addr][29]_i_1/O}, {dcom0/r_reg[state][1] r[addr][29]_i_1/I0}, {dcom0/v[addr][29] r[addr][29]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][29]_i_1/I2}, {ahbo[haddr][21] r[addr][29]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][2]_i_1 - 
nets: {r[addr][2]_i_1_n_0 r[addr][2]_i_1/O}, {dcom0/r_reg[state][1] r[addr][2]_i_1/I0}, {ahbo[haddr][2] r[addr][2]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][2]_i_1/I2}, {duarto[data][2] r[addr][2]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h1712, 
LOC: SLICE_X8Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][30]_i_1 - 
nets: {r[addr][30]_i_1_n_0 r[addr][30]_i_1/O}, {dcom0/r_reg[state][1] r[addr][30]_i_1/I0}, {dcom0/v[addr][30] r[addr][30]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][30]_i_1/I2}, {ahbo[haddr][22] r[addr][30]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][31]_i_1 - 
nets: {r[addr][31]_i_1_n_0 r[addr][31]_i_1/O}, {duarto[dready] r[addr][31]_i_1/I0}, {dcom0/r_reg[state][2] r[addr][31]_i_1/I1}, {dcom0/p_1_out[31] r[addr][31]_i_1/I2}, {dcom0/r_reg[state][1] r[addr][31]_i_1/I3}, {r[addr][31]_i_4_n_0 r[addr][31]_i_1/I4}, {dcom0/r_reg[state][0] r[addr][31]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFE200E200000000, 
LOC: SLICE_X10Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[addr][31]_i_2 - 
nets: {r[addr][31]_i_2_n_0 r[addr][31]_i_2/O}, {dcom0/r_reg[state][1] r[addr][31]_i_2/I0}, {dcom0/v[addr][31] r[addr][31]_i_2/I1}, {dcom0/r_reg[state][2] r[addr][31]_i_2/I2}, {ahbo[haddr][23] r[addr][31]_i_2/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][31]_i_3 - 
nets: {dcom0/p_1_out[31] r[addr][31]_i_3/O}, {duarto[thempty] r[addr][31]_i_3/I0}, {dcom0/p_1_in r[addr][31]_i_3/I1}, {dcom0/r_reg[clen_n_0_][0] r[addr][31]_i_3/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X10Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[addr][31]_i_4 - 
nets: {r[addr][31]_i_4_n_0 r[addr][31]_i_4/O}, {ahbi[hresp][1] r[addr][31]_i_4/I0}, {dmao[active] r[addr][31]_i_4/I1}, {ahbi[hready] r[addr][31]_i_4/I2}, {dcom0/r_reg[state][2] r[addr][31]_i_4/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h0040, 
LOC: SLICE_X10Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][3]_i_1 - 
nets: {r[addr][3]_i_1_n_0 r[addr][3]_i_1/O}, {dcom0/r_reg[state][1] r[addr][3]_i_1/I0}, {dcom0/v[addr][3] r[addr][3]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][3]_i_1/I2}, {duarto[data][3] r[addr][3]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X8Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][4]_i_1 - 
nets: {r[addr][4]_i_1_n_0 r[addr][4]_i_1/O}, {dcom0/r_reg[state][1] r[addr][4]_i_1/I0}, {dcom0/v[addr][4] r[addr][4]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][4]_i_1/I2}, {duarto[data][4] r[addr][4]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X8Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][5]_i_1 - 
nets: {r[addr][5]_i_1_n_0 r[addr][5]_i_1/O}, {dcom0/r_reg[state][1] r[addr][5]_i_1/I0}, {dcom0/v[addr][5] r[addr][5]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][5]_i_1/I2}, {duarto[data][5] r[addr][5]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X8Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][6]_i_1 - 
nets: {r[addr][6]_i_1_n_0 r[addr][6]_i_1/O}, {dcom0/r_reg[state][1] r[addr][6]_i_1/I0}, {dcom0/v[addr][6] r[addr][6]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][6]_i_1/I2}, {duarto[data][6] r[addr][6]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X5Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][7]_i_1 - 
nets: {r[addr][7]_i_1_n_0 r[addr][7]_i_1/O}, {dcom0/r_reg[state][1] r[addr][7]_i_1/I0}, {dcom0/v[addr][7] r[addr][7]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][7]_i_1/I2}, {duarto[data][7] r[addr][7]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][8]_i_1 - 
nets: {r[addr][8]_i_1_n_0 r[addr][8]_i_1/O}, {dcom0/r_reg[state][1] r[addr][8]_i_1/I0}, {dcom0/v[addr][8] r[addr][8]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][8]_i_1/I2}, {ahbo[haddr][0] r[addr][8]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[addr][9]_i_1 - 
nets: {r[addr][9]_i_1_n_0 r[addr][9]_i_1/O}, {dcom0/r_reg[state][1] r[addr][9]_i_1/I0}, {dcom0/v[addr][9] r[addr][9]_i_1/I1}, {dcom0/r_reg[state][2] r[addr][9]_i_1/I2}, {ahbo[haddr][1] r[addr][9]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h4D48, 
LOC: SLICE_X6Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[brate][0]_i_1 - 
nets: {p_2_in[0] r[brate][0]_i_1/O}, {r[brate][0]_i_2_n_0 r[brate][0]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][0] r[brate][0]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][0]_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][4] r[brate][0]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][0]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X3Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][0]_i_2 - 
nets: {r[brate][0]_i_2_n_0 r[brate][0]_i_2/O}, {apbi[pwdata][0] r[brate][0]_i_2/I0}, {apbi[paddr][2] r[brate][0]_i_2/I1}, {apbi[psel][4] r[brate][0]_i_2/I2}, {apbi[pwrite] r[brate][0]_i_2/I3}, {apbi[penable] r[brate][0]_i_2/I4}, {apbi[paddr][3] r[brate][0]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X3Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][10]_i_1 - 
nets: {p_2_in[10] r[brate][10]_i_1/O}, {r[brate][10]_i_2_n_0 r[brate][10]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][10] r[brate][10]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][10]_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][14] r[brate][10]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][10]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][10]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X2Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][10]_i_2 - 
nets: {r[brate][10]_i_2_n_0 r[brate][10]_i_2/O}, {apbi[pwdata][10] r[brate][10]_i_2/I0}, {apbi[paddr][2] r[brate][10]_i_2/I1}, {apbi[psel][4] r[brate][10]_i_2/I2}, {apbi[pwrite] r[brate][10]_i_2/I3}, {apbi[penable] r[brate][10]_i_2/I4}, {apbi[paddr][3] r[brate][10]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X1Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][11]_i_1 - 
nets: {p_2_in[11] r[brate][11]_i_1/O}, {r[brate][11]_i_2_n_0 r[brate][11]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][11] r[brate][11]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][11]_i_1/I2}, {dcom_uart0/p_0_in[11] r[brate][11]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][11]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][11]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X2Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][11]_i_2 - 
nets: {r[brate][11]_i_2_n_0 r[brate][11]_i_2/O}, {apbi[pwdata][11] r[brate][11]_i_2/I0}, {apbi[paddr][2] r[brate][11]_i_2/I1}, {apbi[psel][4] r[brate][11]_i_2/I2}, {apbi[pwrite] r[brate][11]_i_2/I3}, {apbi[penable] r[brate][11]_i_2/I4}, {apbi[paddr][3] r[brate][11]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X1Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][12]_i_1 - 
nets: {p_2_in[12] r[brate][12]_i_1/O}, {r[brate][12]_i_2_n_0 r[brate][12]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][12] r[brate][12]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][12]_i_1/I2}, {dcom_uart0/p_0_in[12] r[brate][12]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][12]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][12]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X2Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][12]_i_2 - 
nets: {r[brate][12]_i_2_n_0 r[brate][12]_i_2/O}, {apbi[pwdata][12] r[brate][12]_i_2/I0}, {apbi[paddr][2] r[brate][12]_i_2/I1}, {apbi[psel][4] r[brate][12]_i_2/I2}, {apbi[pwrite] r[brate][12]_i_2/I3}, {apbi[penable] r[brate][12]_i_2/I4}, {apbi[paddr][3] r[brate][12]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X0Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][13]_i_1 - 
nets: {p_2_in[13] r[brate][13]_i_1/O}, {r[brate][13]_i_2_n_0 r[brate][13]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][13] r[brate][13]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][13]_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][17] r[brate][13]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][13]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][13]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X4Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][13]_i_2 - 
nets: {r[brate][13]_i_2_n_0 r[brate][13]_i_2/O}, {apbi[pwdata][13] r[brate][13]_i_2/I0}, {apbi[paddr][2] r[brate][13]_i_2/I1}, {apbi[psel][4] r[brate][13]_i_2/I2}, {apbi[pwrite] r[brate][13]_i_2/I3}, {apbi[penable] r[brate][13]_i_2/I4}, {apbi[paddr][3] r[brate][13]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X3Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][13]_i_3 - 
nets: {r[brate][13]_i_3_n_0 r[brate][13]_i_3/O}, {dcom_uart0/r_reg[tcnt_n_0_][0] r[brate][13]_i_3/I0}, {dcom_uart0/p_0_in39_in r[brate][13]_i_3/I1}, {dcom_uart0/v[rxen]0__4 r[brate][13]_i_3/I2}, {r[brate][17]_i_3_n_0 r[brate][13]_i_3/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h4000, 
LOC: SLICE_X3Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[brate][14]_i_1 - 
nets: {p_2_in[14] r[brate][14]_i_1/O}, {r[brate][17]_i_8_n_0 r[brate][14]_i_1/I0}, {apbi[pwdata][14] r[brate][14]_i_1/I1}, {r[brate][17]_i_3_n_0 r[brate][14]_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][14] r[brate][14]_i_1/I3}, {r[brate][17]_i_9_n_0 r[brate][14]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFFAEAEAE, 
LOC: SLICE_X2Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[brate][15]_i_1 - 
nets: {p_2_in[15] r[brate][15]_i_1/O}, {r[brate][17]_i_8_n_0 r[brate][15]_i_1/I0}, {apbi[pwdata][15] r[brate][15]_i_1/I1}, {r[brate][17]_i_3_n_0 r[brate][15]_i_1/I2}, {dcom_uart0/p_0_in[11] r[brate][15]_i_1/I3}, {r[brate][17]_i_9_n_0 r[brate][15]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFFAEAEAE, 
LOC: SLICE_X2Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[brate][16]_i_1 - 
nets: {p_2_in[16] r[brate][16]_i_1/O}, {r[brate][17]_i_8_n_0 r[brate][16]_i_1/I0}, {apbi[pwdata][16] r[brate][16]_i_1/I1}, {r[brate][17]_i_3_n_0 r[brate][16]_i_1/I2}, {dcom_uart0/p_0_in[12] r[brate][16]_i_1/I3}, {r[brate][17]_i_9_n_0 r[brate][16]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFAEAEAE, 
LOC: SLICE_X3Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[brate][17]_i_1 - 
nets: {r[brate][17]_i_1_n_0 r[brate][17]_i_1/O}, {r[brate][17]_i_3_n_0 r[brate][17]_i_1/I0}, {r[brate][17]_i_4_n_0 r[brate][17]_i_1/I1}, {dcom_uart0/v[brate]0_carry__0_n_1 r[brate][17]_i_1/I2}, {r[brate][17]_i_5_n_0 r[brate][17]_i_1/I3}, {r[brate][17]_i_6_n_0 r[brate][17]_i_1/I4}, {r[brate][17]_i_7_n_0 r[brate][17]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFF55FFFFFF55FFD5, 
LOC: SLICE_X7Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][17]_i_2 - 
nets: {p_2_in[17] r[brate][17]_i_2/O}, {r[brate][17]_i_8_n_0 r[brate][17]_i_2/I0}, {apbi[pwdata][17] r[brate][17]_i_2/I1}, {r[brate][17]_i_3_n_0 r[brate][17]_i_2/I2}, {dcom_uart0/r_reg[scaler_n_0_][17] r[brate][17]_i_2/I3}, {r[brate][17]_i_9_n_0 r[brate][17]_i_2/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFFAEAEAE, 
LOC: SLICE_X2Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[brate][17]_i_3 - 
nets: {r[brate][17]_i_3_n_0 r[brate][17]_i_3/O}, {apbi[paddr][3] r[brate][17]_i_3/I0}, {apbi[penable] r[brate][17]_i_3/I1}, {apbi[pwrite] r[brate][17]_i_3/I2}, {apbi[psel][4] r[brate][17]_i_3/I3}, {apbi[paddr][2] r[brate][17]_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h7FFFFFFF, 
LOC: SLICE_X2Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[brate][17]_i_4 - 
nets: {r[brate][17]_i_4_n_0 r[brate][17]_i_4/O}, {dcom_uart0/r_reg[tcnt_n_0_][0] r[brate][17]_i_4/I0}, {dcom_uart0/p_0_in39_in r[brate][17]_i_4/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X7Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[brate][17]_i_5 - 
nets: {r[brate][17]_i_5_n_0 r[brate][17]_i_5/O}, {dcom_uart0/p_1_in24_in r[brate][17]_i_5/I0}, {dcom_uart0/r_reg[break]__0 r[brate][17]_i_5/I1}, {dcom_uart0/p_0_in39_in r[brate][17]_i_5/I2}, {dcom_uart0/r_reg[tcnt_n_0_][0] r[brate][17]_i_5/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X7Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[brate][17]_i_6 - 
nets: {r[brate][17]_i_6_n_0 r[brate][17]_i_6/O}, {dcom_uart0/p_1_in24_in r[brate][17]_i_6/I0}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[brate][17]_i_6/I1}, {dcom_uart0/r_reg[fedge]__0 r[brate][17]_i_6/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hDF, 
LOC: SLICE_X5Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[brate][17]_i_7 - 
nets: {r[brate][17]_i_7_n_0 r[brate][17]_i_7/O}, {dcom_uart0/v[rxen]0__4 r[brate][17]_i_7/I0}, {dcom_uart0/p_0_in39_in r[brate][17]_i_7/I1}, {dcom_uart0/r_reg[tcnt_n_0_][0] r[brate][17]_i_7/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X6Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[brate][17]_i_8 - 
nets: {r[brate][17]_i_8_n_0 r[brate][17]_i_8/O}, {dcom_uart0/r_reg[tcnt_n_0_][0] r[brate][17]_i_8/I0}, {dcom_uart0/p_0_in39_in r[brate][17]_i_8/I1}, {dcom_uart0/r_reg[break]__0 r[brate][17]_i_8/I2}, {dcom_uart0/p_1_in24_in r[brate][17]_i_8/I3}, {r[brate][17]_i_3_n_0 r[brate][17]_i_8/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X7Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[brate][17]_i_9 - 
nets: {r[brate][17]_i_9_n_0 r[brate][17]_i_9/O}, {dcom_uart0/p_0_in39_in r[brate][17]_i_9/I0}, {dcom_uart0/r_reg[tcnt_n_0_][0] r[brate][17]_i_9/I1}, {dcom_uart0/v[rxen]0__4 r[brate][17]_i_9/I2}, {r[brate][17]_i_3_n_0 r[brate][17]_i_9/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h5700, 
LOC: SLICE_X3Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[brate][1]_i_1 - 
nets: {p_2_in[1] r[brate][1]_i_1/O}, {r[brate][1]_i_2_n_0 r[brate][1]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][1] r[brate][1]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][1]_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][5] r[brate][1]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][1]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X4Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][1]_i_2 - 
nets: {r[brate][1]_i_2_n_0 r[brate][1]_i_2/O}, {apbi[pwdata][1] r[brate][1]_i_2/I0}, {apbi[paddr][2] r[brate][1]_i_2/I1}, {apbi[psel][4] r[brate][1]_i_2/I2}, {apbi[pwrite] r[brate][1]_i_2/I3}, {apbi[penable] r[brate][1]_i_2/I4}, {apbi[paddr][3] r[brate][1]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X3Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][2]_i_1 - 
nets: {p_2_in[2] r[brate][2]_i_1/O}, {r[brate][2]_i_2_n_0 r[brate][2]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][2] r[brate][2]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][2]_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][6] r[brate][2]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][2]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][2]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X2Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][2]_i_2 - 
nets: {r[brate][2]_i_2_n_0 r[brate][2]_i_2/O}, {apbi[pwdata][2] r[brate][2]_i_2/I0}, {apbi[paddr][2] r[brate][2]_i_2/I1}, {apbi[psel][4] r[brate][2]_i_2/I2}, {apbi[pwrite] r[brate][2]_i_2/I3}, {apbi[penable] r[brate][2]_i_2/I4}, {apbi[paddr][3] r[brate][2]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X2Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][3]_i_1 - 
nets: {p_2_in[3] r[brate][3]_i_1/O}, {r[brate][3]_i_2_n_0 r[brate][3]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][3] r[brate][3]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][3]_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][7] r[brate][3]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][3]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][3]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X4Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][3]_i_2 - 
nets: {r[brate][3]_i_2_n_0 r[brate][3]_i_2/O}, {apbi[pwdata][3] r[brate][3]_i_2/I0}, {apbi[paddr][2] r[brate][3]_i_2/I1}, {apbi[psel][4] r[brate][3]_i_2/I2}, {apbi[pwrite] r[brate][3]_i_2/I3}, {apbi[penable] r[brate][3]_i_2/I4}, {apbi[paddr][3] r[brate][3]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X2Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][4]_i_1 - 
nets: {p_2_in[4] r[brate][4]_i_1/O}, {r[brate][4]_i_2_n_0 r[brate][4]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][4] r[brate][4]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][4]_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][8] r[brate][4]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][4]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][4]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X1Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][4]_i_2 - 
nets: {r[brate][4]_i_2_n_0 r[brate][4]_i_2/O}, {apbi[pwdata][4] r[brate][4]_i_2/I0}, {apbi[paddr][2] r[brate][4]_i_2/I1}, {apbi[psel][4] r[brate][4]_i_2/I2}, {apbi[pwrite] r[brate][4]_i_2/I3}, {apbi[penable] r[brate][4]_i_2/I4}, {apbi[paddr][3] r[brate][4]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X1Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][5]_i_1 - 
nets: {p_2_in[5] r[brate][5]_i_1/O}, {r[brate][5]_i_2_n_0 r[brate][5]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][5] r[brate][5]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][5]_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][9] r[brate][5]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][5]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][5]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X2Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][5]_i_2 - 
nets: {r[brate][5]_i_2_n_0 r[brate][5]_i_2/O}, {apbi[pwdata][5] r[brate][5]_i_2/I0}, {apbi[paddr][2] r[brate][5]_i_2/I1}, {apbi[psel][4] r[brate][5]_i_2/I2}, {apbi[pwrite] r[brate][5]_i_2/I3}, {apbi[penable] r[brate][5]_i_2/I4}, {apbi[paddr][3] r[brate][5]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X3Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][6]_i_1 - 
nets: {p_2_in[6] r[brate][6]_i_1/O}, {r[brate][6]_i_2_n_0 r[brate][6]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][6] r[brate][6]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][6]_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][10] r[brate][6]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][6]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][6]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X3Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][6]_i_2 - 
nets: {r[brate][6]_i_2_n_0 r[brate][6]_i_2/O}, {apbi[pwdata][6] r[brate][6]_i_2/I0}, {apbi[paddr][2] r[brate][6]_i_2/I1}, {apbi[psel][4] r[brate][6]_i_2/I2}, {apbi[pwrite] r[brate][6]_i_2/I3}, {apbi[penable] r[brate][6]_i_2/I4}, {apbi[paddr][3] r[brate][6]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X2Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][7]_i_1 - 
nets: {p_2_in[7] r[brate][7]_i_1/O}, {r[brate][7]_i_2_n_0 r[brate][7]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][7] r[brate][7]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][7]_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][11] r[brate][7]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][7]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][7]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X4Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][7]_i_2 - 
nets: {r[brate][7]_i_2_n_0 r[brate][7]_i_2/O}, {apbi[pwdata][7] r[brate][7]_i_2/I0}, {apbi[paddr][2] r[brate][7]_i_2/I1}, {apbi[psel][4] r[brate][7]_i_2/I2}, {apbi[pwrite] r[brate][7]_i_2/I3}, {apbi[penable] r[brate][7]_i_2/I4}, {apbi[paddr][3] r[brate][7]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X2Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][8]_i_1 - 
nets: {p_2_in[8] r[brate][8]_i_1/O}, {r[brate][8]_i_2_n_0 r[brate][8]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][8] r[brate][8]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][8]_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][12] r[brate][8]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][8]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][8]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X1Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][8]_i_2 - 
nets: {r[brate][8]_i_2_n_0 r[brate][8]_i_2/O}, {apbi[pwdata][8] r[brate][8]_i_2/I0}, {apbi[paddr][2] r[brate][8]_i_2/I1}, {apbi[psel][4] r[brate][8]_i_2/I2}, {apbi[pwrite] r[brate][8]_i_2/I3}, {apbi[penable] r[brate][8]_i_2/I4}, {apbi[paddr][3] r[brate][8]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X0Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][9]_i_1 - 
nets: {p_2_in[9] r[brate][9]_i_1/O}, {r[brate][9]_i_2_n_0 r[brate][9]_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][9] r[brate][9]_i_1/I1}, {r[brate][17]_i_9_n_0 r[brate][9]_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][13] r[brate][9]_i_1/I3}, {r[brate][13]_i_3_n_0 r[brate][9]_i_1/I4}, {r[brate][17]_i_8_n_0 r[brate][9]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X4Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[brate][9]_i_2 - 
nets: {r[brate][9]_i_2_n_0 r[brate][9]_i_2/O}, {apbi[pwdata][9] r[brate][9]_i_2/I0}, {apbi[paddr][2] r[brate][9]_i_2/I1}, {apbi[psel][4] r[brate][9]_i_2/I2}, {apbi[pwrite] r[brate][9]_i_2/I3}, {apbi[penable] r[brate][9]_i_2/I4}, {apbi[paddr][3] r[brate][9]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X2Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[break]_i_1 - 
nets: {r[break]_i_1_n_0 r[break]_i_1/O}, {apbi[pwdata][3] r[break]_i_1/I0}, {dcom_uart0/p_1_in24_in r[break]_i_1/I1}, {dcom_uart0/r_reg[break]__0 r[break]_i_1/I2}, {r[brate][17]_i_4_n_0 r[break]_i_1/I3}, {r[break]_i_2_n_0 r[break]_i_1/I4}, {r[break]_i_3_n_0 r[break]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFAAAAF030, 
LOC: SLICE_X5Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[break]_i_2 - 
nets: {r[break]_i_2_n_0 r[break]_i_2/O}, {apbi[paddr][3] r[break]_i_2/I0}, {apbi[paddr][2] r[break]_i_2/I1}, {apbi[psel][4] r[break]_i_2/I2}, {apbi[pwrite] r[break]_i_2/I3}, {apbi[penable] r[break]_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h40000000, 
LOC: SLICE_X3Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[break]_i_3 - 
nets: {r[break]_i_3_n_0 r[break]_i_3/O}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[break]_i_3/I0}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[break]_i_3/I1}, {dcom_uart0/r_reg[rxtick_n_0_] r[break]_i_3/I2}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[break]_i_3/I3}, {r[break]_i_4_n_0 r[break]_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00004000, 
LOC: SLICE_X10Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[break]_i_4 - 
nets: {r[break]_i_4_n_0 r[break]_i_4/O}, {dcom_uart0/r_reg[rshift_n_0_][2] r[break]_i_4/I0}, {dcom_uart0/r_reg[rshift_n_0_][3] r[break]_i_4/I1}, {dcom_uart0/r_reg[rshift_n_0_][0] r[break]_i_4/I2}, {dcom_uart0/r_reg[rshift_n_0_][1] r[break]_i_4/I3}, {r[break]_i_5_n_0 r[break]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X11Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[break]_i_5 - 
nets: {r[break]_i_5_n_0 r[break]_i_5/O}, {dcom_uart0/r_reg[rshift_n_0_][5] r[break]_i_5/I0}, {dcom_uart0/r_reg[rshift_n_0_][4] r[break]_i_5/I1}, {dcom_uart0/r_reg[rshift_n_0_][7] r[break]_i_5/I2}, {dcom_uart0/r_reg[rshift_n_0_][6] r[break]_i_5/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X11Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[clen][1]_i_2 - 
nets: {r[clen][1]_i_2_n_0 r[clen][1]_i_2/O}, {dcom0/r_reg[state][0] r[clen][1]_i_2/I0}, {dcom0/r_reg[state][2] r[clen][1]_i_2/I1}, {dcom0/r_reg[state][1] r[clen][1]_i_2/I2}, {duarto[dready] r[clen][1]_i_2/I3}, {dcom0/r_reg[clen_n_0_][0] r[clen][1]_i_2/I4}, {dcom0/p_1_in r[clen][1]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h00121A1A1A080000, 
LOC: SLICE_X10Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[data][0]_i_1 - 
nets: {r[data][0]_i_1_n_0 r[data][0]_i_1/O}, {dcom0/r_reg[state][0] r[data][0]_i_1/I0}, {ahbi[hrdata][0] r[data][0]_i_1/I1}, {duarto[data][0] r[data][0]_i_1/I2}, {dcom0/r_reg[state][2] r[data][0]_i_1/I3}, {dcom0/r_reg[state][1] r[data][0]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X8Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][10]_i_1 - 
nets: {r[data][10]_i_1_n_0 r[data][10]_i_1/O}, {dcom0/r_reg[state][0] r[data][10]_i_1/I0}, {ahbi[hrdata][10] r[data][10]_i_1/I1}, {ahbo[hwdata][2] r[data][10]_i_1/I2}, {dcom0/r_reg[state][2] r[data][10]_i_1/I3}, {dcom0/r_reg[state][1] r[data][10]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X11Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][11]_i_1 - 
nets: {r[data][11]_i_1_n_0 r[data][11]_i_1/O}, {dcom0/r_reg[state][0] r[data][11]_i_1/I0}, {ahbi[hrdata][11] r[data][11]_i_1/I1}, {ahbo[hwdata][3] r[data][11]_i_1/I2}, {dcom0/r_reg[state][2] r[data][11]_i_1/I3}, {dcom0/r_reg[state][1] r[data][11]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X11Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][12]_i_1 - 
nets: {r[data][12]_i_1_n_0 r[data][12]_i_1/O}, {dcom0/r_reg[state][0] r[data][12]_i_1/I0}, {ahbi[hrdata][12] r[data][12]_i_1/I1}, {ahbo[hwdata][4] r[data][12]_i_1/I2}, {dcom0/r_reg[state][2] r[data][12]_i_1/I3}, {dcom0/r_reg[state][1] r[data][12]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X10Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][13]_i_1 - 
nets: {r[data][13]_i_1_n_0 r[data][13]_i_1/O}, {dcom0/r_reg[state][0] r[data][13]_i_1/I0}, {ahbi[hrdata][13] r[data][13]_i_1/I1}, {ahbo[hwdata][5] r[data][13]_i_1/I2}, {dcom0/r_reg[state][2] r[data][13]_i_1/I3}, {dcom0/r_reg[state][1] r[data][13]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X10Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][14]_i_1 - 
nets: {r[data][14]_i_1_n_0 r[data][14]_i_1/O}, {dcom0/r_reg[state][0] r[data][14]_i_1/I0}, {ahbi[hrdata][14] r[data][14]_i_1/I1}, {ahbo[hwdata][6] r[data][14]_i_1/I2}, {dcom0/r_reg[state][2] r[data][14]_i_1/I3}, {dcom0/r_reg[state][1] r[data][14]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X10Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][15]_i_1 - 
nets: {r[data][15]_i_1_n_0 r[data][15]_i_1/O}, {dcom0/r_reg[state][0] r[data][15]_i_1/I0}, {ahbi[hrdata][15] r[data][15]_i_1/I1}, {ahbo[hwdata][7] r[data][15]_i_1/I2}, {dcom0/r_reg[state][2] r[data][15]_i_1/I3}, {dcom0/r_reg[state][1] r[data][15]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X10Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][16]_i_1 - 
nets: {r[data][16]_i_1_n_0 r[data][16]_i_1/O}, {dcom0/r_reg[state][0] r[data][16]_i_1/I0}, {ahbi[hrdata][16] r[data][16]_i_1/I1}, {ahbo[hwdata][8] r[data][16]_i_1/I2}, {dcom0/r_reg[state][2] r[data][16]_i_1/I3}, {dcom0/r_reg[state][1] r[data][16]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X8Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][17]_i_1 - 
nets: {r[data][17]_i_1_n_0 r[data][17]_i_1/O}, {dcom0/r_reg[state][0] r[data][17]_i_1/I0}, {ahbi[hrdata][17] r[data][17]_i_1/I1}, {ahbo[hwdata][9] r[data][17]_i_1/I2}, {dcom0/r_reg[state][2] r[data][17]_i_1/I3}, {dcom0/r_reg[state][1] r[data][17]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X9Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][18]_i_1 - 
nets: {r[data][18]_i_1_n_0 r[data][18]_i_1/O}, {dcom0/r_reg[state][0] r[data][18]_i_1/I0}, {ahbi[hrdata][18] r[data][18]_i_1/I1}, {ahbo[hwdata][10] r[data][18]_i_1/I2}, {dcom0/r_reg[state][2] r[data][18]_i_1/I3}, {dcom0/r_reg[state][1] r[data][18]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X11Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][19]_i_1 - 
nets: {r[data][19]_i_1_n_0 r[data][19]_i_1/O}, {dcom0/r_reg[state][0] r[data][19]_i_1/I0}, {ahbi[hrdata][19] r[data][19]_i_1/I1}, {ahbo[hwdata][11] r[data][19]_i_1/I2}, {dcom0/r_reg[state][2] r[data][19]_i_1/I3}, {dcom0/r_reg[state][1] r[data][19]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X11Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][1]_i_1 - 
nets: {r[data][1]_i_1_n_0 r[data][1]_i_1/O}, {dcom0/r_reg[state][0] r[data][1]_i_1/I0}, {ahbi[hrdata][1] r[data][1]_i_1/I1}, {duarto[data][1] r[data][1]_i_1/I2}, {dcom0/r_reg[state][2] r[data][1]_i_1/I3}, {dcom0/r_reg[state][1] r[data][1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X9Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][20]_i_1 - 
nets: {r[data][20]_i_1_n_0 r[data][20]_i_1/O}, {dcom0/r_reg[state][0] r[data][20]_i_1/I0}, {ahbi[hrdata][20] r[data][20]_i_1/I1}, {ahbo[hwdata][12] r[data][20]_i_1/I2}, {dcom0/r_reg[state][2] r[data][20]_i_1/I3}, {dcom0/r_reg[state][1] r[data][20]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X10Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][21]_i_1 - 
nets: {r[data][21]_i_1_n_0 r[data][21]_i_1/O}, {dcom0/r_reg[state][0] r[data][21]_i_1/I0}, {ahbi[hrdata][21] r[data][21]_i_1/I1}, {ahbo[hwdata][13] r[data][21]_i_1/I2}, {dcom0/r_reg[state][2] r[data][21]_i_1/I3}, {dcom0/r_reg[state][1] r[data][21]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X10Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][22]_i_1 - 
nets: {r[data][22]_i_1_n_0 r[data][22]_i_1/O}, {dcom0/r_reg[state][0] r[data][22]_i_1/I0}, {ahbi[hrdata][22] r[data][22]_i_1/I1}, {ahbo[hwdata][14] r[data][22]_i_1/I2}, {dcom0/r_reg[state][2] r[data][22]_i_1/I3}, {dcom0/r_reg[state][1] r[data][22]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X10Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][23]_i_1 - 
nets: {r[data][23]_i_1_n_0 r[data][23]_i_1/O}, {dcom0/r_reg[state][0] r[data][23]_i_1/I0}, {ahbi[hrdata][23] r[data][23]_i_1/I1}, {ahbo[hwdata][15] r[data][23]_i_1/I2}, {dcom0/r_reg[state][2] r[data][23]_i_1/I3}, {dcom0/r_reg[state][1] r[data][23]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X10Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][24]_i_1 - 
nets: {r[data][24]_i_1_n_0 r[data][24]_i_1/O}, {dcom0/r_reg[state][0] r[data][24]_i_1/I0}, {ahbi[hrdata][24] r[data][24]_i_1/I1}, {ahbo[hwdata][16] r[data][24]_i_1/I2}, {dcom0/r_reg[state][2] r[data][24]_i_1/I3}, {dcom0/r_reg[state][1] r[data][24]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X9Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][25]_i_1 - 
nets: {r[data][25]_i_1_n_0 r[data][25]_i_1/O}, {dcom0/r_reg[state][0] r[data][25]_i_1/I0}, {ahbi[hrdata][25] r[data][25]_i_1/I1}, {ahbo[hwdata][17] r[data][25]_i_1/I2}, {dcom0/r_reg[state][2] r[data][25]_i_1/I3}, {dcom0/r_reg[state][1] r[data][25]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X9Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][26]_i_1 - 
nets: {r[data][26]_i_1_n_0 r[data][26]_i_1/O}, {dcom0/r_reg[state][0] r[data][26]_i_1/I0}, {ahbi[hrdata][26] r[data][26]_i_1/I1}, {ahbo[hwdata][18] r[data][26]_i_1/I2}, {dcom0/r_reg[state][2] r[data][26]_i_1/I3}, {dcom0/r_reg[state][1] r[data][26]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X9Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][27]_i_1 - 
nets: {r[data][27]_i_1_n_0 r[data][27]_i_1/O}, {dcom0/r_reg[state][0] r[data][27]_i_1/I0}, {ahbi[hrdata][27] r[data][27]_i_1/I1}, {ahbo[hwdata][19] r[data][27]_i_1/I2}, {dcom0/r_reg[state][2] r[data][27]_i_1/I3}, {dcom0/r_reg[state][1] r[data][27]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X11Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][28]_i_1 - 
nets: {r[data][28]_i_1_n_0 r[data][28]_i_1/O}, {dcom0/r_reg[state][0] r[data][28]_i_1/I0}, {ahbi[hrdata][28] r[data][28]_i_1/I1}, {ahbo[hwdata][20] r[data][28]_i_1/I2}, {dcom0/r_reg[state][2] r[data][28]_i_1/I3}, {dcom0/r_reg[state][1] r[data][28]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X8Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][29]_i_1 - 
nets: {r[data][29]_i_1_n_0 r[data][29]_i_1/O}, {dcom0/r_reg[state][0] r[data][29]_i_1/I0}, {ahbi[hrdata][29] r[data][29]_i_1/I1}, {ahbo[hwdata][21] r[data][29]_i_1/I2}, {dcom0/r_reg[state][2] r[data][29]_i_1/I3}, {dcom0/r_reg[state][1] r[data][29]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X10Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][2]_i_1 - 
nets: {r[data][2]_i_1_n_0 r[data][2]_i_1/O}, {dcom0/r_reg[state][0] r[data][2]_i_1/I0}, {ahbi[hrdata][2] r[data][2]_i_1/I1}, {duarto[data][2] r[data][2]_i_1/I2}, {dcom0/r_reg[state][2] r[data][2]_i_1/I3}, {dcom0/r_reg[state][1] r[data][2]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X11Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][30]_i_1 - 
nets: {r[data][30]_i_1_n_0 r[data][30]_i_1/O}, {dcom0/r_reg[state][0] r[data][30]_i_1/I0}, {ahbi[hrdata][30] r[data][30]_i_1/I1}, {ahbo[hwdata][22] r[data][30]_i_1/I2}, {dcom0/r_reg[state][2] r[data][30]_i_1/I3}, {dcom0/r_reg[state][1] r[data][30]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X9Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][31]_i_1 - 
nets: {dcom0/v[data] r[data][31]_i_1/O}, {duarto[thempty] r[data][31]_i_1/I0}, {dcom0/r_reg[state][0] r[data][31]_i_1/I1}, {duarto[dready] r[data][31]_i_1/I2}, {dcom0/r_reg[state][1] r[data][31]_i_1/I3}, {dcom0/r_reg[state][2] r[data][31]_i_1/I4}, {r[data][31]_i_3_n_0 r[data][31]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00BB300000883000, 
LOC: SLICE_X9Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[data][31]_i_2 - 
nets: {r[data][31]_i_2_n_0 r[data][31]_i_2/O}, {dcom0/r_reg[state][0] r[data][31]_i_2/I0}, {ahbi[hrdata][31] r[data][31]_i_2/I1}, {ahbo[hwdata][23] r[data][31]_i_2/I2}, {dcom0/r_reg[state][2] r[data][31]_i_2/I3}, {dcom0/r_reg[state][1] r[data][31]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X9Y73, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][31]_i_3 - 
nets: {r[data][31]_i_3_n_0 r[data][31]_i_3/O}, {ahbi[hready] r[data][31]_i_3/I0}, {dmao[active] r[data][31]_i_3/I1}, {ahbi[hresp][1] r[data][31]_i_3/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X10Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[data][3]_i_1 - 
nets: {r[data][3]_i_1_n_0 r[data][3]_i_1/O}, {dcom0/r_reg[state][0] r[data][3]_i_1/I0}, {ahbi[hrdata][3] r[data][3]_i_1/I1}, {duarto[data][3] r[data][3]_i_1/I2}, {dcom0/r_reg[state][2] r[data][3]_i_1/I3}, {dcom0/r_reg[state][1] r[data][3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X11Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][4]_i_1 - 
nets: {r[data][4]_i_1_n_0 r[data][4]_i_1/O}, {dcom0/r_reg[state][0] r[data][4]_i_1/I0}, {ahbi[hrdata][4] r[data][4]_i_1/I1}, {duarto[data][4] r[data][4]_i_1/I2}, {dcom0/r_reg[state][2] r[data][4]_i_1/I3}, {dcom0/r_reg[state][1] r[data][4]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X10Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][5]_i_1 - 
nets: {r[data][5]_i_1_n_0 r[data][5]_i_1/O}, {dcom0/r_reg[state][0] r[data][5]_i_1/I0}, {ahbi[hrdata][5] r[data][5]_i_1/I1}, {duarto[data][5] r[data][5]_i_1/I2}, {dcom0/r_reg[state][2] r[data][5]_i_1/I3}, {dcom0/r_reg[state][1] r[data][5]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X10Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][6]_i_1 - 
nets: {r[data][6]_i_1_n_0 r[data][6]_i_1/O}, {dcom0/r_reg[state][0] r[data][6]_i_1/I0}, {ahbi[hrdata][6] r[data][6]_i_1/I1}, {duarto[data][6] r[data][6]_i_1/I2}, {dcom0/r_reg[state][2] r[data][6]_i_1/I3}, {dcom0/r_reg[state][1] r[data][6]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X10Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][7]_i_1 - 
nets: {r[data][7]_i_1_n_0 r[data][7]_i_1/O}, {dcom0/r_reg[state][0] r[data][7]_i_1/I0}, {ahbi[hrdata][7] r[data][7]_i_1/I1}, {duarto[data][7] r[data][7]_i_1/I2}, {dcom0/r_reg[state][2] r[data][7]_i_1/I3}, {dcom0/r_reg[state][1] r[data][7]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X10Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][8]_i_1 - 
nets: {r[data][8]_i_1_n_0 r[data][8]_i_1/O}, {dcom0/r_reg[state][0] r[data][8]_i_1/I0}, {ahbi[hrdata][8] r[data][8]_i_1/I1}, {ahbo[hwdata][0] r[data][8]_i_1/I2}, {dcom0/r_reg[state][2] r[data][8]_i_1/I3}, {dcom0/r_reg[state][1] r[data][8]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X8Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[data][9]_i_1 - 
nets: {r[data][9]_i_1_n_0 r[data][9]_i_1/O}, {dcom0/r_reg[state][0] r[data][9]_i_1/I0}, {ahbi[hrdata][9] r[data][9]_i_1/I1}, {ahbo[hwdata][1] r[data][9]_i_1/I2}, {dcom0/r_reg[state][2] r[data][9]_i_1/I3}, {dcom0/r_reg[state][1] r[data][9]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00F0E4E4, 
LOC: SLICE_X9Y74, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[dready]_i_1 - 
nets: {r[dready]_i_1_n_0 r[dready]_i_1/O}, {r[dready]_i_2_n_0 r[dready]_i_1/I0}, {dcom_uart0/r_reg[rsempty_n_0_] r[dready]_i_1/I1}, {duarto[dready] r[dready]_i_1/I2}, {r[rxclk][0]_i_2_n_0 r[dready]_i_1/I3}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[dready]_i_1/I4}, {r[dready]_i_3_n_0 r[dready]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF555755575557, 
LOC: SLICE_X8Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[dready]_i_2 - 
nets: {r[dready]_i_2_n_0 r[dready]_i_2/O}, {dcom0/r_reg[state][1] r[dready]_i_2/I0}, {dcom0/r_reg[state][0] r[dready]_i_2/I1}, {dcom0/r_reg[state][2] r[dready]_i_2/I2}, {duarto[dready] r[dready]_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h07FF, 
LOC: SLICE_X9Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[dready]_i_3 - 
nets: {r[dready]_i_3_n_0 r[dready]_i_3/O}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[dready]_i_3/I0}, {dcom_uart0/r_reg[rxtick_n_0_] r[dready]_i_3/I1}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[dready]_i_3/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X9Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[fedge]_i_1 - 
nets: {r[fedge]_i_1_n_0 r[fedge]_i_1/O}, {dcom_uart0/scaler[17] r[fedge]_i_1/I0}, {dcom_uart0/p_0_in[12] r[fedge]_i_1/I1}, {dcom_uart0/r_reg[fedge]__0 r[fedge]_i_1/I2}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[fedge]_i_1/I3}, {dcom_uart0/p_1_in24_in r[fedge]_i_1/I4}, {r[brate][17]_i_4_n_0 r[fedge]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD0DFD0D0F0F0F0F0, 
LOC: SLICE_X7Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[frame]_i_1 - 
nets: {r[frame]_i_1_n_0 r[frame]_i_1/O}, {apbi[pwdata][6] r[frame]_i_1/I0}, {r[frame]_i_2_n_0 r[frame]_i_1/I1}, {r[break]_i_2_n_0 r[frame]_i_1/I2}, {r_reg[frame] r[frame]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hEFEC, 
LOC: SLICE_X7Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[frame]_i_2 - 
nets: {r[frame]_i_2_n_0 r[frame]_i_2/O}, {r[break]_i_4_n_0 r[frame]_i_2/I0}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[frame]_i_2/I1}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[frame]_i_2/I2}, {dcom_uart0/r_reg[rxtick_n_0_] r[frame]_i_2/I3}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[frame]_i_2/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h20000000, 
LOC: SLICE_X10Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[grant]_i_1 - 
nets: {r[grant]_i_1_n_0 r[grant]_i_1/O}, {ahbi[hgrant][4] r[grant]_i_1/I0}, {ahbi[hready] r[grant]_i_1/I1}, {ahbmst0/r_reg[grant]__0 r[grant]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X9Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[len][0]_i_1 - 
nets: {r[len][0]_i_1_n_0 r[len][0]_i_1/O}, {dcom0/r_reg[state][1] r[len][0]_i_1/I0}, {dcom0/r_reg[len_n_0_][0] r[len][0]_i_1/I1}, {dcom0/r_reg[state][2] r[len][0]_i_1/I2}, {duarto[data][0] r[len][0]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h1712, 
LOC: SLICE_X8Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[len][1]_i_1 - 
nets: {r[len][1]_i_1_n_0 r[len][1]_i_1/O}, {dcom0/r_reg[state][1] r[len][1]_i_1/I0}, {dcom0/r_reg[len_n_0_][1] r[len][1]_i_1/I1}, {dcom0/r_reg[len_n_0_][0] r[len][1]_i_1/I2}, {dcom0/r_reg[state][2] r[len][1]_i_1/I3}, {duarto[data][1] r[len][1]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h41D74182, 
LOC: SLICE_X9Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[len][2]_i_1 - 
nets: {r[len][2]_i_1_n_0 r[len][2]_i_1/O}, {dcom0/r_reg[state][1] r[len][2]_i_1/I0}, {dcom0/r_reg[len_n_0_][2] r[len][2]_i_1/I1}, {dcom0/r_reg[len_n_0_][0] r[len][2]_i_1/I2}, {dcom0/r_reg[len_n_0_][1] r[len][2]_i_1/I3}, {dcom0/r_reg[state][2] r[len][2]_i_1/I4}, {duarto[data][2] r[len][2]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h4441DDD744418882, 
LOC: SLICE_X9Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[len][3]_i_1 - 
nets: {r[len][3]_i_1_n_0 r[len][3]_i_1/O}, {dcom0/r_reg[state][1] r[len][3]_i_1/I0}, {dcom0/r[len][3]_i_2_n_0 r[len][3]_i_1/I1}, {dcom0/r_reg[state][2] r[len][3]_i_1/I2}, {duarto[data][3] r[len][3]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h1712, 
LOC: SLICE_X10Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[len][4]_i_1 - 
nets: {r[len][4]_i_1_n_0 r[len][4]_i_1/O}, {dcom0/r_reg[state][1] r[len][4]_i_1/I0}, {dcom0/r[len][4]_i_2_n_0 r[len][4]_i_1/I1}, {dcom0/r_reg[state][2] r[len][4]_i_1/I2}, {duarto[data][4] r[len][4]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h1712, 
LOC: SLICE_X10Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[len][5]_i_1 - 
nets: {dcom0/v[len] r[len][5]_i_1/O}, {r[addr][31]_i_4_n_0 r[len][5]_i_1/I0}, {dcom0/p_1_out[31] r[len][5]_i_1/I1}, {dcom0/r_reg[state][0] r[len][5]_i_1/I2}, {duarto[dready] r[len][5]_i_1/I3}, {dcom0/r_reg[state][1] r[len][5]_i_1/I4}, {dcom0/r_reg[state][2] r[len][5]_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hA0A0C0C0A0A00F00, 
LOC: SLICE_X10Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[len][5]_i_2 - 
nets: {r[len][5]_i_2_n_0 r[len][5]_i_2/O}, {dcom0/r_reg[state][1] r[len][5]_i_2/I0}, {dcom0/r[len][5]_i_3_n_0 r[len][5]_i_2/I1}, {dcom0/r_reg[state][2] r[len][5]_i_2/I2}, {duarto[data][5] r[len][5]_i_2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h1712, 
LOC: SLICE_X9Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ovf]_i_1 - 
nets: {r[ovf]_i_1_n_0 r[ovf]_i_1/O}, {apbi[pwdata][4] r[ovf]_i_1/I0}, {r[rxclk][2]_i_2_n_0 r[ovf]_i_1/I1}, {duarto[dready] r[ovf]_i_1/I2}, {dcom_uart0/r_reg[rsempty_n_0_] r[ovf]_i_1/I3}, {r[break]_i_2_n_0 r[ovf]_i_1/I4}, {r_reg[ovf] r[ovf]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAABAFFFFAABA0030, 
LOC: SLICE_X5Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[retry]_i_1 - 
nets: {r[retry]_i_1_n_0 r[retry]_i_1/O}, {r_reg[retry] r[retry]_i_1/I0}, {ahbi[hready] r[retry]_i_1/I1}, {rst r[retry]_i_1/I2}, {dmao[active] r[retry]_i_1/I3}, {ahbi[hresp][1] r[retry]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h30A000A0, 
LOC: SLICE_X10Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[rhold][7]_i_1 - 
nets: {r[rhold][7]_i_1_n_0 r[rhold][7]_i_1/O}, {r[rxclk][0]_i_2_n_0 r[rhold][7]_i_1/I0}, {duarto[dready] r[rhold][7]_i_1/I1}, {dcom_uart0/r_reg[rsempty_n_0_] r[rhold][7]_i_1/I2}, {r[dready]_i_3_n_0 r[rhold][7]_i_1/I3}, {r[dready]_i_2_n_0 r[rhold][7]_i_1/I4}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[rhold][7]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFF01010101010101, 
LOC: SLICE_X9Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[rsempty]_i_1 - 
nets: {r[rsempty]_i_1_n_0 r[rsempty]_i_1/O}, {duarti[read] r[rsempty]_i_1/I0}, {r[rsempty]_i_3_n_0 r[rsempty]_i_1/I1}, {dcom_uart0/r_reg[rxtick_n_0_] r[rsempty]_i_1/I2}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rsempty]_i_1/I3}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[rsempty]_i_1/I4}, {dcom_uart0/r_reg[rsempty_n_0_] r[rsempty]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hEFFFFFCCE00000CC, 
LOC: SLICE_X9Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[rsempty]_i_2 - 
nets: {duarti[read] r[rsempty]_i_2/O}, {dcom0/r_reg[state][2] r[rsempty]_i_2/I0}, {dcom0/r_reg[state][0] r[rsempty]_i_2/I1}, {dcom0/r_reg[state][1] r[rsempty]_i_2/I2}, {duarto[dready] r[rsempty]_i_2/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h1500, 
LOC: SLICE_X9Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[rsempty]_i_3 - 
nets: {r[rsempty]_i_3_n_0 r[rsempty]_i_3/O}, {duarto[dready] r[rsempty]_i_3/I0}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[rsempty]_i_3/I1}, {dcom_uart0/r_reg[rsempty_n_0_] r[rsempty]_i_3/I2}, {dcom_uart0/p_1_in24_in r[rsempty]_i_3/I3}, {duarto[enable] r[rsempty]_i_3/I4}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rsempty]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h77777777C4F5F5F5, 
LOC: SLICE_X9Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[rshift][0]_i_1 - 
nets: {r[rshift][0]_i_1_n_0 r[rshift][0]_i_1/O}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rshift][0]_i_1/I0}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[rshift][0]_i_1/I1}, {dcom_uart0/r_reg[rshift_n_0_][1] r[rshift][0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hE0, 
LOC: SLICE_X11Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[rshift][1]_i_1 - 
nets: {r[rshift][1]_i_1_n_0 r[rshift][1]_i_1/O}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rshift][1]_i_1/I0}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[rshift][1]_i_1/I1}, {dcom_uart0/r_reg[rshift_n_0_][2] r[rshift][1]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hE0, 
LOC: SLICE_X11Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[rshift][2]_i_1 - 
nets: {r[rshift][2]_i_1_n_0 r[rshift][2]_i_1/O}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rshift][2]_i_1/I0}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[rshift][2]_i_1/I1}, {dcom_uart0/r_reg[rshift_n_0_][3] r[rshift][2]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hE0, 
LOC: SLICE_X11Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[rshift][3]_i_1 - 
nets: {r[rshift][3]_i_1_n_0 r[rshift][3]_i_1/O}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rshift][3]_i_1/I0}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[rshift][3]_i_1/I1}, {dcom_uart0/r_reg[rshift_n_0_][4] r[rshift][3]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hE0, 
LOC: SLICE_X11Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[rshift][4]_i_1 - 
nets: {r[rshift][4]_i_1_n_0 r[rshift][4]_i_1/O}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rshift][4]_i_1/I0}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[rshift][4]_i_1/I1}, {dcom_uart0/r_reg[rshift_n_0_][5] r[rshift][4]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hE0, 
LOC: SLICE_X11Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[rshift][5]_i_1 - 
nets: {r[rshift][5]_i_1_n_0 r[rshift][5]_i_1/O}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rshift][5]_i_1/I0}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[rshift][5]_i_1/I1}, {dcom_uart0/r_reg[rshift_n_0_][6] r[rshift][5]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hE0, 
LOC: SLICE_X11Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[rshift][6]_i_1 - 
nets: {r[rshift][6]_i_1_n_0 r[rshift][6]_i_1/O}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rshift][6]_i_1/I0}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[rshift][6]_i_1/I1}, {dcom_uart0/r_reg[rshift_n_0_][7] r[rshift][6]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hE0, 
LOC: SLICE_X11Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[rshift][7]_i_1 - 
nets: {r[rshift][7]_i_1_n_0 r[rshift][7]_i_1/O}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[rshift][7]_i_1/I0}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rshift][7]_i_1/I1}, {dcom_uart0/p_1_in24_in r[rshift][7]_i_1/I2}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[rshift][7]_i_1/I3}, {duarto[enable] r[rshift][7]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00100000, 
LOC: SLICE_X10Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[rshift][7]_i_2 - 
nets: {r[rshift][7]_i_2_n_0 r[rshift][7]_i_2/O}, {duarto[enable] r[rshift][7]_i_2/I0}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[rshift][7]_i_2/I1}, {dcom_uart0/p_1_in24_in r[rshift][7]_i_2/I2}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[rshift][7]_i_2/I3}, {dcom_uart0/r_reg[rxtick_n_0_] r[rshift][7]_i_2/I4}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rshift][7]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h00FF000033200020, 
LOC: SLICE_X10Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[rshift][7]_i_3 - 
nets: {r[rshift][7]_i_3_n_0 r[rshift][7]_i_3/O}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[rshift][7]_i_3/I0}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rshift][7]_i_3/I1}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[rshift][7]_i_3/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X10Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[rxclk][0]_i_2 - 
nets: {r[rxclk][0]_i_2_n_0 r[rxclk][0]_i_2/O}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[rxclk][0]_i_2/I0}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rxclk][0]_i_2/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X9Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[rxclk][2]_i_2 - 
nets: {r[rxclk][2]_i_2_n_0 r[rxclk][2]_i_2/O}, {duarto[enable] r[rxclk][2]_i_2/I0}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[rxclk][2]_i_2/I1}, {dcom_uart0/p_1_in24_in r[rxclk][2]_i_2/I2}, {dcom_uart0/r_reg[rxstate_n_0_][1] r[rxclk][2]_i_2/I3}, {dcom_uart0/r_reg[rxstate_n_0_][0] r[rxclk][2]_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFDF, 
LOC: SLICE_X10Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[rxen]_i_1 - 
nets: {r[rxen]_i_1_n_0 r[rxen]_i_1/O}, {apbi[pwdata][0] r[rxen]_i_1/I0}, {r[brate][17]_i_4_n_0 r[rxen]_i_1/I1}, {dcom_uart0/v[rxen]0__4 r[rxen]_i_1/I2}, {r[rxen]_i_2_n_0 r[rxen]_i_1/I3}, {r[tcnt][1]_i_2_n_0 r[rxen]_i_1/I4}, {duarto[enable] r[rxen]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hC0FFAAAAC000AAAA, 
LOC: SLICE_X5Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[rxen]_i_2 - 
nets: {r[rxen]_i_2_n_0 r[rxen]_i_2/O}, {r[brate][17]_i_6_n_0 r[rxen]_i_2/I0}, {dcom_uart0/v[rxen]0__4 r[rxen]_i_2/I1}, {dcom_uart0/r_reg[tcnt_n_0_][0] r[rxen]_i_2/I2}, {dcom_uart0/p_0_in39_in r[rxen]_i_2/I3}, {dcom_uart0/r_reg[break]__0 r[rxen]_i_2/I4}, {dcom_uart0/p_1_in24_in r[rxen]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hF400040004000400, 
LOC: SLICE_X6Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[rxtick]_i_1 - 
nets: {dcom_uart0/rin[rxtick] r[rxtick]_i_1/O}, {dcom_uart0/r_reg[rxclk_n_0_][0] r[rxtick]_i_1/I0}, {dcom_uart0/r_reg[rxclk_n_0_][1] r[rxtick]_i_1/I1}, {dcom_uart0/p_1_in13_in r[rxtick]_i_1/I2}, {dcom_uart0/r_reg[tick]__0 r[rxtick]_i_1/I3}, {r[rxclk][2]_i_2_n_0 r[rxtick]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X9Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[scaler][0]_i_1 - 
nets: {r[scaler][0]_i_1_n_0 r[scaler][0]_i_1/O}, {r[scaler][16]_i_3_n_0 r[scaler][0]_i_1/I0}, {apbi[pwdata][0] r[scaler][0]_i_1/I1}, {r[brate][17]_i_3_n_0 r[scaler][0]_i_1/I2}, {r[scaler][0]_i_2_n_0 r[scaler][0]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFAE, 
LOC: SLICE_X3Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][0]_i_2 - 
nets: {r[scaler][0]_i_2_n_0 r[scaler][0]_i_2/O}, {r[scaler][17]_i_7_n_0 r[scaler][0]_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][4] r[scaler][0]_i_2/I1}, {r[scaler][17]_i_5_n_0 r[scaler][0]_i_2/I2}, {uarto[scaler][0] r[scaler][0]_i_2/I3}, {dcom_uart0/r_reg[scaler_n_0_][0] r[scaler][0]_i_2/I4}, {r[scaler][17]_i_4_n_0 r[scaler][0]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF888FFFFF888F888, 
LOC: SLICE_X3Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][10]_i_1 - 
nets: {r[scaler][10]_i_1_n_0 r[scaler][10]_i_1/O}, {r[scaler][16]_i_3_n_0 r[scaler][10]_i_1/I0}, {apbi[pwdata][10] r[scaler][10]_i_1/I1}, {r[brate][17]_i_3_n_0 r[scaler][10]_i_1/I2}, {r[scaler][10]_i_2_n_0 r[scaler][10]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFFAE, 
LOC: SLICE_X2Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][10]_i_2 - 
nets: {r[scaler][10]_i_2_n_0 r[scaler][10]_i_2/O}, {r[scaler][17]_i_7_n_0 r[scaler][10]_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][14] r[scaler][10]_i_2/I1}, {r[scaler][17]_i_5_n_0 r[scaler][10]_i_2/I2}, {uarto[scaler][10] r[scaler][10]_i_2/I3}, {dcom_uart0/_carry__1_n_6 r[scaler][10]_i_2/I4}, {r[scaler][17]_i_4_n_0 r[scaler][10]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X5Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][11]_i_1 - 
nets: {r[scaler][11]_i_1_n_0 r[scaler][11]_i_1/O}, {r[scaler][16]_i_3_n_0 r[scaler][11]_i_1/I0}, {r[scaler][11]_i_2_n_0 r[scaler][11]_i_1/I1}, {r[scaler][11]_i_3_n_0 r[scaler][11]_i_1/I2}, {apbi[pwdata][11] r[scaler][11]_i_1/I3}, {r[brate][17]_i_3_n_0 r[scaler][11]_i_1/I4}, {r[scaler][11]_i_4_n_0 r[scaler][11]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFEFEFFFE, 
LOC: SLICE_X1Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][11]_i_2 - 
nets: {r[scaler][11]_i_2_n_0 r[scaler][11]_i_2/O}, {dcom_uart0/_carry__1_n_5 r[scaler][11]_i_2/I0}, {dcom_uart0/p_1_in24_in r[scaler][11]_i_2/I1}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[scaler][11]_i_2/I2}, {dcom_uart0/r_reg[fedge]__0 r[scaler][11]_i_2/I3}, {r[brate][17]_i_3_n_0 r[scaler][11]_i_2/I4}, {duarto[enable] r[scaler][11]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000A2AA0000, 
LOC: SLICE_X4Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][11]_i_3 - 
nets: {r[scaler][11]_i_3_n_0 r[scaler][11]_i_3/O}, {dcom_uart0/scaler[15] r[scaler][11]_i_3/I0}, {dcom_uart0/_carry__1_n_5 r[scaler][11]_i_3/I1}, {duarto[enable] r[scaler][11]_i_3/I2}, {r[brate][17]_i_3_n_0 r[scaler][11]_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h4000, 
LOC: SLICE_X1Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][11]_i_4 - 
nets: {r[scaler][11]_i_4_n_0 r[scaler][11]_i_4/O}, {dcom_uart0/_carry__1_n_5 r[scaler][11]_i_4/I0}, {dcom_uart0/p_0_in[11] r[scaler][11]_i_4/I1}, {r[brate][17]_i_3_n_0 r[scaler][11]_i_4/I2}, {r[scaler][17]_i_7_n_0 r[scaler][11]_i_4/I3}, {uarto[scaler][11] r[scaler][11]_i_4/I4}, {r[scaler][17]_i_5_n_0 r[scaler][11]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFCC80CC80CC80, 
LOC: SLICE_X2Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][12]_i_1 - 
nets: {r[scaler][12]_i_1_n_0 r[scaler][12]_i_1/O}, {r[scaler][16]_i_3_n_0 r[scaler][12]_i_1/I0}, {apbi[pwdata][12] r[scaler][12]_i_1/I1}, {r[brate][17]_i_3_n_0 r[scaler][12]_i_1/I2}, {r[scaler][12]_i_2_n_0 r[scaler][12]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hFFAE, 
LOC: SLICE_X2Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][12]_i_2 - 
nets: {r[scaler][12]_i_2_n_0 r[scaler][12]_i_2/O}, {r[scaler][17]_i_7_n_0 r[scaler][12]_i_2/I0}, {dcom_uart0/p_0_in[12] r[scaler][12]_i_2/I1}, {r[scaler][17]_i_5_n_0 r[scaler][12]_i_2/I2}, {uarto[scaler][12] r[scaler][12]_i_2/I3}, {dcom_uart0/_carry__1_n_4 r[scaler][12]_i_2/I4}, {r[scaler][17]_i_4_n_0 r[scaler][12]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X3Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][13]_i_1 - 
nets: {r[scaler][13]_i_1_n_0 r[scaler][13]_i_1/O}, {r[scaler][16]_i_3_n_0 r[scaler][13]_i_1/I0}, {apbi[pwdata][13] r[scaler][13]_i_1/I1}, {r[brate][17]_i_3_n_0 r[scaler][13]_i_1/I2}, {r[scaler][13]_i_2_n_0 r[scaler][13]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFAE, 
LOC: SLICE_X3Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][13]_i_2 - 
nets: {r[scaler][13]_i_2_n_0 r[scaler][13]_i_2/O}, {r[scaler][17]_i_7_n_0 r[scaler][13]_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][17] r[scaler][13]_i_2/I1}, {r[scaler][17]_i_5_n_0 r[scaler][13]_i_2/I2}, {uarto[scaler][13] r[scaler][13]_i_2/I3}, {dcom_uart0/_carry__2_n_7 r[scaler][13]_i_2/I4}, {r[scaler][17]_i_4_n_0 r[scaler][13]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X5Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][14]_i_1 - 
nets: {r[scaler][14]_i_1_n_0 r[scaler][14]_i_1/O}, {r[scaler][14]_i_2_n_0 r[scaler][14]_i_1/I0}, {uarto[scaler][14] r[scaler][14]_i_1/I1}, {r[scaler][17]_i_5_n_0 r[scaler][14]_i_1/I2}, {dcom_uart0/_carry__2_n_6 r[scaler][14]_i_1/I3}, {r[scaler][17]_i_4_n_0 r[scaler][14]_i_1/I4}, {r[scaler][16]_i_3_n_0 r[scaler][14]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X4Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][14]_i_2 - 
nets: {r[scaler][14]_i_2_n_0 r[scaler][14]_i_2/O}, {apbi[pwdata][14] r[scaler][14]_i_2/I0}, {apbi[paddr][2] r[scaler][14]_i_2/I1}, {apbi[psel][4] r[scaler][14]_i_2/I2}, {apbi[pwrite] r[scaler][14]_i_2/I3}, {apbi[penable] r[scaler][14]_i_2/I4}, {apbi[paddr][3] r[scaler][14]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X1Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][15]_i_1 - 
nets: {r[scaler][15]_i_1_n_0 r[scaler][15]_i_1/O}, {r[scaler][15]_i_2_n_0 r[scaler][15]_i_1/I0}, {r[scaler][15]_i_3_n_0 r[scaler][15]_i_1/I1}, {r[scaler][15]_i_4_n_0 r[scaler][15]_i_1/I2}, {r[brate][17]_i_6_n_0 r[scaler][15]_i_1/I3}, {dcom_uart0/scaler[15] r[scaler][15]_i_1/I4}, {r[scaler][16]_i_3_n_0 r[scaler][15]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEFEEEEEE, 
LOC: SLICE_X4Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][15]_i_2 - 
nets: {r[scaler][15]_i_2_n_0 r[scaler][15]_i_2/O}, {apbi[pwdata][15] r[scaler][15]_i_2/I0}, {apbi[paddr][2] r[scaler][15]_i_2/I1}, {apbi[psel][4] r[scaler][15]_i_2/I2}, {apbi[pwrite] r[scaler][15]_i_2/I3}, {apbi[penable] r[scaler][15]_i_2/I4}, {apbi[paddr][3] r[scaler][15]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X2Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][15]_i_3 - 
nets: {r[scaler][15]_i_3_n_0 r[scaler][15]_i_3/O}, {dcom_uart0/scaler[15] r[scaler][15]_i_3/I0}, {dcom_uart0/p_0_in[11] r[scaler][15]_i_3/I1}, {uarto[scaler][15] r[scaler][15]_i_3/I2}, {duarto[enable] r[scaler][15]_i_3/I3}, {r[brate][17]_i_3_n_0 r[scaler][15]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA8000000, 
LOC: SLICE_X5Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[scaler][15]_i_4 - 
nets: {r[scaler][15]_i_4_n_0 r[scaler][15]_i_4/O}, {duarto[enable] r[scaler][15]_i_4/I0}, {apbi[paddr][2] r[scaler][15]_i_4/I1}, {apbi[psel][4] r[scaler][15]_i_4/I2}, {apbi[pwrite] r[scaler][15]_i_4/I3}, {apbi[penable] r[scaler][15]_i_4/I4}, {apbi[paddr][3] r[scaler][15]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hEAAAAAAAAAAAAAAA, 
LOC: SLICE_X2Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][16]_i_1 - 
nets: {r[scaler][16]_i_1_n_0 r[scaler][16]_i_1/O}, {r[scaler][16]_i_2_n_0 r[scaler][16]_i_1/I0}, {uarto[scaler][16] r[scaler][16]_i_1/I1}, {r[scaler][17]_i_5_n_0 r[scaler][16]_i_1/I2}, {dcom_uart0/_carry__2_n_4 r[scaler][16]_i_1/I3}, {r[scaler][17]_i_4_n_0 r[scaler][16]_i_1/I4}, {r[scaler][16]_i_3_n_0 r[scaler][16]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X3Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][16]_i_2 - 
nets: {r[scaler][16]_i_2_n_0 r[scaler][16]_i_2/O}, {apbi[pwdata][16] r[scaler][16]_i_2/I0}, {apbi[paddr][2] r[scaler][16]_i_2/I1}, {apbi[psel][4] r[scaler][16]_i_2/I2}, {apbi[pwrite] r[scaler][16]_i_2/I3}, {apbi[penable] r[scaler][16]_i_2/I4}, {apbi[paddr][3] r[scaler][16]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X3Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][16]_i_3 - 
nets: {r[scaler][16]_i_3_n_0 r[scaler][16]_i_3/O}, {r[scaler][16]_i_4_n_0 r[scaler][16]_i_3/I0}, {r[brate][17]_i_6_n_0 r[scaler][16]_i_3/I1}, {dcom_uart0/p_0_in39_in r[scaler][16]_i_3/I2}, {dcom_uart0/r_reg[tcnt_n_0_][0] r[scaler][16]_i_3/I3}, {dcom_uart0/v[rxen]0__4 r[scaler][16]_i_3/I4}, {r[scaler][15]_i_4_n_0 r[scaler][16]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000F747F777, 
LOC: SLICE_X3Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][16]_i_4 - 
nets: {r[scaler][16]_i_4_n_0 r[scaler][16]_i_4/O}, {dcom_uart0/p_0_in[12] r[scaler][16]_i_4/I0}, {dcom_uart0/scaler[17] r[scaler][16]_i_4/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X2Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[scaler][17]_i_1 - 
nets: {r[scaler][17]_i_1_n_0 r[scaler][17]_i_1/O}, {dcom_uart0/p_1_in24_in r[scaler][17]_i_1/I0}, {dcom_uart0/r_reg[break]__0 r[scaler][17]_i_1/I1}, {r[brate][17]_i_4_n_0 r[scaler][17]_i_1/I2}, {dcom_uart0/r_reg[fedge]__0 r[scaler][17]_i_1/I3}, {r[brate][17]_i_3_n_0 r[scaler][17]_i_1/I4}, {duarto[enable] r[scaler][17]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFF808FFFF, 
LOC: SLICE_X4Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][17]_i_2 - 
nets: {r[scaler][17]_i_2_n_0 r[scaler][17]_i_2/O}, {r[scaler][17]_i_3_n_0 r[scaler][17]_i_2/I0}, {dcom_uart0/scaler[17] r[scaler][17]_i_2/I1}, {r[scaler][17]_i_4_n_0 r[scaler][17]_i_2/I2}, {r[scaler][17]_i_5_n_0 r[scaler][17]_i_2/I3}, {uarto[scaler][17] r[scaler][17]_i_2/I4}, {r[scaler][17]_i_6_n_0 r[scaler][17]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X3Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][17]_i_3 - 
nets: {r[scaler][17]_i_3_n_0 r[scaler][17]_i_3/O}, {duarto[enable] r[scaler][17]_i_3/I0}, {r[brate][17]_i_3_n_0 r[scaler][17]_i_3/I1}, {dcom_uart0/r_reg[tcnt_n_0_][0] r[scaler][17]_i_3/I2}, {dcom_uart0/p_0_in39_in r[scaler][17]_i_3/I3}, {dcom_uart0/v[rxen]0__4 r[scaler][17]_i_3/I4}, {r[scaler][17]_i_7_n_0 r[scaler][17]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h40FFFFFF40004000, 
LOC: SLICE_X3Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][17]_i_4 - 
nets: {r[scaler][17]_i_4_n_0 r[scaler][17]_i_4/O}, {dcom_uart0/p_0_in[11] r[scaler][17]_i_4/I0}, {dcom_uart0/scaler[15] r[scaler][17]_i_4/I1}, {duarto[enable] r[scaler][17]_i_4/I2}, {r[brate][17]_i_3_n_0 r[scaler][17]_i_4/I3}, {r[brate][17]_i_6_n_0 r[scaler][17]_i_4/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'hBF00B000, 
LOC: SLICE_X3Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[scaler][17]_i_5 - 
nets: {r[scaler][17]_i_5_n_0 r[scaler][17]_i_5/O}, {duarto[enable] r[scaler][17]_i_5/I0}, {r[brate][17]_i_3_n_0 r[scaler][17]_i_5/I1}, {dcom_uart0/scaler[15] r[scaler][17]_i_5/I2}, {dcom_uart0/p_0_in[11] r[scaler][17]_i_5/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0080, 
LOC: SLICE_X3Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][17]_i_6 - 
nets: {r[scaler][17]_i_6_n_0 r[scaler][17]_i_6/O}, {apbi[pwdata][17] r[scaler][17]_i_6/I0}, {apbi[paddr][2] r[scaler][17]_i_6/I1}, {apbi[psel][4] r[scaler][17]_i_6/I2}, {apbi[pwrite] r[scaler][17]_i_6/I3}, {apbi[penable] r[scaler][17]_i_6/I4}, {apbi[paddr][3] r[scaler][17]_i_6/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X2Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][17]_i_7 - 
nets: {r[scaler][17]_i_7_n_0 r[scaler][17]_i_7/O}, {r[brate][17]_i_3_n_0 r[scaler][17]_i_7/I0}, {duarto[enable] r[scaler][17]_i_7/I1}, {dcom_uart0/r_reg[fedge]__0 r[scaler][17]_i_7/I2}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[scaler][17]_i_7/I3}, {dcom_uart0/p_1_in24_in r[scaler][17]_i_7/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00200000, 
LOC: SLICE_X5Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[scaler][1]_i_1 - 
nets: {r[scaler][1]_i_1_n_0 r[scaler][1]_i_1/O}, {r[scaler][16]_i_3_n_0 r[scaler][1]_i_1/I0}, {apbi[pwdata][1] r[scaler][1]_i_1/I1}, {r[brate][17]_i_3_n_0 r[scaler][1]_i_1/I2}, {r[scaler][1]_i_2_n_0 r[scaler][1]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFAE, 
LOC: SLICE_X4Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][1]_i_2 - 
nets: {r[scaler][1]_i_2_n_0 r[scaler][1]_i_2/O}, {r[scaler][17]_i_7_n_0 r[scaler][1]_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][5] r[scaler][1]_i_2/I1}, {r[scaler][17]_i_5_n_0 r[scaler][1]_i_2/I2}, {uarto[scaler][1] r[scaler][1]_i_2/I3}, {dcom_uart0/_carry_n_7 r[scaler][1]_i_2/I4}, {r[scaler][17]_i_4_n_0 r[scaler][1]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X4Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][2]_i_1 - 
nets: {r[scaler][2]_i_1_n_0 r[scaler][2]_i_1/O}, {r[scaler][2]_i_2_n_0 r[scaler][2]_i_1/I0}, {r[scaler][17]_i_5_n_0 r[scaler][2]_i_1/I1}, {uarto[scaler][2] r[scaler][2]_i_1/I2}, {r[scaler][2]_i_3_n_0 r[scaler][2]_i_1/I3}, {apbi[pwdata][2] r[scaler][2]_i_1/I4}, {r[brate][17]_i_3_n_0 r[scaler][2]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFEAFFEAFFFFFFEA, 
LOC: SLICE_X3Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][2]_i_2 - 
nets: {r[scaler][2]_i_2_n_0 r[scaler][2]_i_2/O}, {r[scaler][2]_i_4_n_0 r[scaler][2]_i_2/I0}, {r[scaler][2]_i_5_n_0 r[scaler][2]_i_2/I1}, {dcom_uart0/_carry_n_6 r[scaler][2]_i_2/I2}, {r[scaler][17]_i_7_n_0 r[scaler][2]_i_2/I3}, {r[brate][17]_i_7_n_0 r[scaler][2]_i_2/I4}, {dcom_uart0/r_reg[scaler_n_0_][6] r[scaler][2]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFF80808080808080, 
LOC: SLICE_X3Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][2]_i_3 - 
nets: {r[scaler][2]_i_3_n_0 r[scaler][2]_i_3/O}, {r[brate][17]_i_6_n_0 r[scaler][2]_i_3/I0}, {dcom_uart0/_carry_n_6 r[scaler][2]_i_3/I1}, {r[brate][17]_i_4_n_0 r[scaler][2]_i_3/I2}, {dcom_uart0/scaler[17] r[scaler][2]_i_3/I3}, {dcom_uart0/p_0_in[12] r[scaler][2]_i_3/I4}, {r[scaler][15]_i_4_n_0 r[scaler][2]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000080800080, 
LOC: SLICE_X3Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][2]_i_4 - 
nets: {r[scaler][2]_i_4_n_0 r[scaler][2]_i_4/O}, {apbi[paddr][2] r[scaler][2]_i_4/I0}, {apbi[psel][4] r[scaler][2]_i_4/I1}, {apbi[pwrite] r[scaler][2]_i_4/I2}, {apbi[penable] r[scaler][2]_i_4/I3}, {apbi[paddr][3] r[scaler][2]_i_4/I4}, {duarto[enable] r[scaler][2]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h7FFFFFFF00000000, 
LOC: SLICE_X0Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][2]_i_5 - 
nets: {r[scaler][2]_i_5_n_0 r[scaler][2]_i_5/O}, {dcom_uart0/p_0_in[11] r[scaler][2]_i_5/I0}, {dcom_uart0/scaler[15] r[scaler][2]_i_5/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X1Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[scaler][3]_i_1 - 
nets: {r[scaler][3]_i_1_n_0 r[scaler][3]_i_1/O}, {r[scaler][16]_i_3_n_0 r[scaler][3]_i_1/I0}, {apbi[pwdata][3] r[scaler][3]_i_1/I1}, {r[brate][17]_i_3_n_0 r[scaler][3]_i_1/I2}, {r[scaler][3]_i_2_n_0 r[scaler][3]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFAE, 
LOC: SLICE_X4Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][3]_i_2 - 
nets: {r[scaler][3]_i_2_n_0 r[scaler][3]_i_2/O}, {r[scaler][17]_i_7_n_0 r[scaler][3]_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][7] r[scaler][3]_i_2/I1}, {r[scaler][17]_i_5_n_0 r[scaler][3]_i_2/I2}, {uarto[scaler][3] r[scaler][3]_i_2/I3}, {dcom_uart0/_carry_n_5 r[scaler][3]_i_2/I4}, {r[scaler][17]_i_4_n_0 r[scaler][3]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X4Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][4]_i_1 - 
nets: {r[scaler][4]_i_1_n_0 r[scaler][4]_i_1/O}, {r[scaler][16]_i_3_n_0 r[scaler][4]_i_1/I0}, {apbi[pwdata][4] r[scaler][4]_i_1/I1}, {r[brate][17]_i_3_n_0 r[scaler][4]_i_1/I2}, {r[scaler][4]_i_2_n_0 r[scaler][4]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hFFAE, 
LOC: SLICE_X4Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][4]_i_2 - 
nets: {r[scaler][4]_i_2_n_0 r[scaler][4]_i_2/O}, {r[scaler][17]_i_7_n_0 r[scaler][4]_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][8] r[scaler][4]_i_2/I1}, {r[scaler][17]_i_5_n_0 r[scaler][4]_i_2/I2}, {uarto[scaler][4] r[scaler][4]_i_2/I3}, {dcom_uart0/_carry_n_4 r[scaler][4]_i_2/I4}, {r[scaler][17]_i_4_n_0 r[scaler][4]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X5Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][5]_i_1 - 
nets: {r[scaler][5]_i_1_n_0 r[scaler][5]_i_1/O}, {r[scaler][16]_i_3_n_0 r[scaler][5]_i_1/I0}, {apbi[pwdata][5] r[scaler][5]_i_1/I1}, {r[brate][17]_i_3_n_0 r[scaler][5]_i_1/I2}, {r[scaler][5]_i_2_n_0 r[scaler][5]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFAE, 
LOC: SLICE_X3Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][5]_i_2 - 
nets: {r[scaler][5]_i_2_n_0 r[scaler][5]_i_2/O}, {r[scaler][17]_i_7_n_0 r[scaler][5]_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][9] r[scaler][5]_i_2/I1}, {r[scaler][17]_i_5_n_0 r[scaler][5]_i_2/I2}, {uarto[scaler][5] r[scaler][5]_i_2/I3}, {dcom_uart0/_carry__0_n_7 r[scaler][5]_i_2/I4}, {r[scaler][17]_i_4_n_0 r[scaler][5]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X5Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][6]_i_1 - 
nets: {r[scaler][6]_i_1_n_0 r[scaler][6]_i_1/O}, {r[scaler][16]_i_3_n_0 r[scaler][6]_i_1/I0}, {apbi[pwdata][6] r[scaler][6]_i_1/I1}, {r[brate][17]_i_3_n_0 r[scaler][6]_i_1/I2}, {r[scaler][6]_i_2_n_0 r[scaler][6]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFAE, 
LOC: SLICE_X4Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][6]_i_2 - 
nets: {r[scaler][6]_i_2_n_0 r[scaler][6]_i_2/O}, {r[scaler][17]_i_7_n_0 r[scaler][6]_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][10] r[scaler][6]_i_2/I1}, {r[scaler][17]_i_5_n_0 r[scaler][6]_i_2/I2}, {uarto[scaler][6] r[scaler][6]_i_2/I3}, {dcom_uart0/_carry__0_n_6 r[scaler][6]_i_2/I4}, {r[scaler][17]_i_4_n_0 r[scaler][6]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X4Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][7]_i_1 - 
nets: {r[scaler][7]_i_1_n_0 r[scaler][7]_i_1/O}, {r[scaler][16]_i_3_n_0 r[scaler][7]_i_1/I0}, {apbi[pwdata][7] r[scaler][7]_i_1/I1}, {r[brate][17]_i_3_n_0 r[scaler][7]_i_1/I2}, {r[scaler][7]_i_2_n_0 r[scaler][7]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFFAE, 
LOC: SLICE_X2Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][7]_i_2 - 
nets: {r[scaler][7]_i_2_n_0 r[scaler][7]_i_2/O}, {r[scaler][17]_i_7_n_0 r[scaler][7]_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][11] r[scaler][7]_i_2/I1}, {r[scaler][17]_i_5_n_0 r[scaler][7]_i_2/I2}, {uarto[scaler][7] r[scaler][7]_i_2/I3}, {dcom_uart0/_carry__0_n_5 r[scaler][7]_i_2/I4}, {r[scaler][17]_i_4_n_0 r[scaler][7]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X5Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][8]_i_1 - 
nets: {r[scaler][8]_i_1_n_0 r[scaler][8]_i_1/O}, {r[scaler][16]_i_3_n_0 r[scaler][8]_i_1/I0}, {apbi[pwdata][8] r[scaler][8]_i_1/I1}, {r[brate][17]_i_3_n_0 r[scaler][8]_i_1/I2}, {r[scaler][8]_i_2_n_0 r[scaler][8]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFAE, 
LOC: SLICE_X1Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][8]_i_2 - 
nets: {r[scaler][8]_i_2_n_0 r[scaler][8]_i_2/O}, {r[scaler][17]_i_7_n_0 r[scaler][8]_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][12] r[scaler][8]_i_2/I1}, {r[scaler][17]_i_5_n_0 r[scaler][8]_i_2/I2}, {uarto[scaler][8] r[scaler][8]_i_2/I3}, {dcom_uart0/_carry__0_n_4 r[scaler][8]_i_2/I4}, {r[scaler][17]_i_4_n_0 r[scaler][8]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X4Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[scaler][9]_i_1 - 
nets: {r[scaler][9]_i_1_n_0 r[scaler][9]_i_1/O}, {r[scaler][16]_i_3_n_0 r[scaler][9]_i_1/I0}, {apbi[pwdata][9] r[scaler][9]_i_1/I1}, {r[brate][17]_i_3_n_0 r[scaler][9]_i_1/I2}, {r[scaler][9]_i_2_n_0 r[scaler][9]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hFFAE, 
LOC: SLICE_X3Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[scaler][9]_i_2 - 
nets: {r[scaler][9]_i_2_n_0 r[scaler][9]_i_2/O}, {r[scaler][17]_i_7_n_0 r[scaler][9]_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][13] r[scaler][9]_i_2/I1}, {r[scaler][17]_i_5_n_0 r[scaler][9]_i_2/I2}, {uarto[scaler][9] r[scaler][9]_i_2/I3}, {dcom_uart0/_carry__1_n_7 r[scaler][9]_i_2/I4}, {r[scaler][17]_i_4_n_0 r[scaler][9]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X5Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[tcnt][1]_i_2 - 
nets: {r[tcnt][1]_i_2_n_0 r[tcnt][1]_i_2/O}, {apbi[paddr][3] r[tcnt][1]_i_2/I0}, {apbi[penable] r[tcnt][1]_i_2/I1}, {apbi[pwrite] r[tcnt][1]_i_2/I2}, {apbi[psel][4] r[tcnt][1]_i_2/I3}, {apbi[paddr][2] r[tcnt][1]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFF7FFF, 
LOC: SLICE_X3Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[tcnt][1]_i_3 - 
nets: {r[tcnt][1]_i_3_n_0 r[tcnt][1]_i_3/O}, {dcom_uart0/v[rxen]0__4 r[tcnt][1]_i_3/I0}, {dcom_uart0/p_0_in39_in r[tcnt][1]_i_3/I1}, {dcom_uart0/r_reg[tcnt_n_0_][0] r[tcnt][1]_i_3/I2}, {dcom_uart0/r_reg[fedge]__0 r[tcnt][1]_i_3/I3}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[tcnt][1]_i_3/I4}, {dcom_uart0/p_1_in24_in r[tcnt][1]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000280000000000, 
LOC: SLICE_X7Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[tcnt][1]_i_4 - 
nets: {r[tcnt][1]_i_4_n_0 r[tcnt][1]_i_4/O}, {dcom_uart0/v[rxen]0__4 r[tcnt][1]_i_4/I0}, {r[brate][17]_i_4_n_0 r[tcnt][1]_i_4/I1}, {r[brate][17]_i_6_n_0 r[tcnt][1]_i_4/I2}, {r[tcnt][1]_i_5_n_0 r[tcnt][1]_i_4/I3}, {r[tcnt][1]_i_2_n_0 r[tcnt][1]_i_4/I4}, {r[tcnt][1]_i_6_n_0 r[tcnt][1]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFF08FFFF, 
LOC: SLICE_X7Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[tcnt][1]_i_5 - 
nets: {r[tcnt][1]_i_5_n_0 r[tcnt][1]_i_5/O}, {dcom_uart0/p_0_in39_in r[tcnt][1]_i_5/I0}, {dcom_uart0/r_reg[tcnt_n_0_][0] r[tcnt][1]_i_5/I1}, {dcom_uart0/r_reg[fedge]__0 r[tcnt][1]_i_5/I2}, {dcom_uart0/p_0_in[12] r[tcnt][1]_i_5/I3}, {dcom_uart0/scaler[17] r[tcnt][1]_i_5/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00700000, 
LOC: SLICE_X7Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[tcnt][1]_i_6 - 
nets: {r[tcnt][1]_i_6_n_0 r[tcnt][1]_i_6/O}, {dcom_uart0/r_reg[rxdb_n_0_][0] r[tcnt][1]_i_6/I0}, {dcom_uart0/r_reg[fedge]__0 r[tcnt][1]_i_6/I1}, {dcom_uart0/v[brate]0_carry__0_n_1 r[tcnt][1]_i_6/I2}, {r[brate][17]_i_4_n_0 r[tcnt][1]_i_6/I3}, {dcom_uart0/r_reg[break]__0 r[tcnt][1]_i_6/I4}, {dcom_uart0/p_1_in24_in r[tcnt][1]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h40FF400000000000, 
LOC: SLICE_X7Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[thempty]_i_1 - 
nets: {r[thempty]_i_1_n_0 r[thempty]_i_1/O}, {r[thold][7]_i_1_n_0 r[thempty]_i_1/I0}, {dcom_uart0/r_reg[txstate_n_0_] r[thempty]_i_1/I1}, {duarto[enable] r[thempty]_i_1/I2}, {duarto[thempty] r[thempty]_i_1/I3}, {dcom_uart0/r_reg[txtick]__0 r[thempty]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h55105500, 
LOC: SLICE_X5Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[thold][7]_i_1 - 
nets: {r[thold][7]_i_1_n_0 r[thold][7]_i_1/O}, {dcom0/r_reg[state][1] r[thold][7]_i_1/I0}, {dcom0/r_reg[state][2] r[thold][7]_i_1/I1}, {dcom0/r_reg[state][0] r[thold][7]_i_1/I2}, {duarto[thempty] r[thold][7]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h4000, 
LOC: SLICE_X9Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[tick]_i_1 - 
nets: {r[tick]_i_1_n_0 r[tick]_i_1/O}, {duarto[enable] r[tick]_i_1/I0}, {dcom_uart0/scaler[15] r[tick]_i_1/I1}, {dcom_uart0/p_0_in[11] r[tick]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X5Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[tsempty]_i_1 - 
nets: {r[tsempty]_i_1_n_0 r[tsempty]_i_1/O}, {dcom_uart0/r_reg[txstate_n_0_] r[tsempty]_i_1/I0}, {dcom_uart0/r_reg[txtick]__0 r[tsempty]_i_1/I1}, {duarto[thempty] r[tsempty]_i_1/I2}, {duarto[enable] r[tsempty]_i_1/I3}, {r_reg[tsempty] r[tsempty]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFBFF4044, 
LOC: SLICE_X5Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[tshift][0]_i_1 - 
nets: {r_reg[tshift]0 r[tshift][0]_i_1/O}, {rst r[tshift][0]_i_1/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X8Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

r[tshift][0]_i_3 - 
nets: {r[tshift][0]_i_3_n_0 r[tshift][0]_i_3/O}, {sel0[5] r[tshift][0]_i_3/I0}, {sel0[6] r[tshift][0]_i_3/I1}, {sel0[3] r[tshift][0]_i_3/I2}, {sel0[4] r[tshift][0]_i_3/I3}, {sel0[8] r[tshift][0]_i_3/I4}, {sel0[7] r[tshift][0]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X4Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[tshift][0]_i_4 - 
nets: {r[tshift][0]_i_4_n_0 r[tshift][0]_i_4/O}, {sel0[1] r[tshift][0]_i_4/I0}, {sel0[2] r[tshift][0]_i_4/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X4Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[tshift][1]_i_1 - 
nets: {rin[tshift]1_in[1] r[tshift][1]_i_1/O}, {sel0[1] r[tshift][1]_i_1/I0}, {dcom_uart0/r_reg[txstate_n_0_] r[tshift][1]_i_1/I1}, {r_reg[thold][0] r[tshift][1]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X4Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[tshift][2]_i_1 - 
nets: {rin[tshift]1_in[2] r[tshift][2]_i_1/O}, {sel0[2] r[tshift][2]_i_1/I0}, {dcom_uart0/r_reg[txstate_n_0_] r[tshift][2]_i_1/I1}, {r_reg[thold][1] r[tshift][2]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X4Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[tshift][3]_i_1 - 
nets: {rin[tshift]1_in[3] r[tshift][3]_i_1/O}, {sel0[3] r[tshift][3]_i_1/I0}, {dcom_uart0/r_reg[txstate_n_0_] r[tshift][3]_i_1/I1}, {r_reg[thold][2] r[tshift][3]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X4Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[tshift][4]_i_1 - 
nets: {rin[tshift]1_in[4] r[tshift][4]_i_1/O}, {sel0[4] r[tshift][4]_i_1/I0}, {dcom_uart0/r_reg[txstate_n_0_] r[tshift][4]_i_1/I1}, {r_reg[thold][3] r[tshift][4]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X4Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[tshift][5]_i_1 - 
nets: {rin[tshift]1_in[5] r[tshift][5]_i_1/O}, {sel0[5] r[tshift][5]_i_1/I0}, {dcom_uart0/r_reg[txstate_n_0_] r[tshift][5]_i_1/I1}, {r_reg[thold][4] r[tshift][5]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X4Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[tshift][6]_i_1 - 
nets: {rin[tshift]1_in[6] r[tshift][6]_i_1/O}, {sel0[6] r[tshift][6]_i_1/I0}, {dcom_uart0/r_reg[txstate_n_0_] r[tshift][6]_i_1/I1}, {r_reg[thold][5] r[tshift][6]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X4Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[tshift][7]_i_1 - 
nets: {rin[tshift]1_in[7] r[tshift][7]_i_1/O}, {sel0[7] r[tshift][7]_i_1/I0}, {dcom_uart0/r_reg[txstate_n_0_] r[tshift][7]_i_1/I1}, {r_reg[thold][6] r[tshift][7]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X4Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[tshift][8]_i_1 - 
nets: {rin[tshift]1_in[8] r[tshift][8]_i_1/O}, {sel0[8] r[tshift][8]_i_1/I0}, {dcom_uart0/r_reg[txstate_n_0_] r[tshift][8]_i_1/I1}, {r_reg[thold][7] r[tshift][8]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X4Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[tshift][9]_i_1 - 
nets: {r[tshift][9]_i_1_n_0 r[tshift][9]_i_1/O}, {dcom_uart0/r_reg[txstate_n_0_] r[tshift][9]_i_1/I0}, {dcom_uart0/r_reg[txtick]__0 r[tshift][9]_i_1/I1}, {duarto[thempty] r[tshift][9]_i_1/I2}, {duarto[enable] r[tshift][9]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h8C88, 
LOC: SLICE_X4Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[txclk][2]_i_2 - 
nets: {r[txclk][2]_i_2_n_0 r[txclk][2]_i_2/O}, {dcom_uart0/r_reg[txtick]__0 r[txclk][2]_i_2/I0}, {duarto[thempty] r[txclk][2]_i_2/I1}, {duarto[enable] r[txclk][2]_i_2/I2}, {dcom_uart0/r_reg[txstate_n_0_] r[txclk][2]_i_2/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hFFDF, 
LOC: SLICE_X5Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[txstate]_i_1 - 
nets: {r[txstate]_i_1_n_0 r[txstate]_i_1/O}, {r[txstate]_i_2_n_0 r[txstate]_i_1/I0}, {r[txstate]_i_3_n_0 r[txstate]_i_1/I1}, {dcom_uart0/r_reg[txstate_n_0_] r[txstate]_i_1/I2}, {duarto[enable] r[txstate]_i_1/I3}, {duarto[thempty] r[txstate]_i_1/I4}, {dcom_uart0/r_reg[txtick]__0 r[txstate]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h70707F7070707070, 
LOC: SLICE_X4Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[txstate]_i_2 - 
nets: {r[txstate]_i_2_n_0 r[txstate]_i_2/O}, {sel0[7] r[txstate]_i_2/I0}, {sel0[8] r[txstate]_i_2/I1}, {sel0[5] r[txstate]_i_2/I2}, {sel0[6] r[txstate]_i_2/I3}, {dcom_uart0/r_reg[txtick]__0 r[txstate]_i_2/I4}, {dcom_uart0/r_reg[txstate_n_0_] r[txstate]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X4Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[txstate]_i_3 - 
nets: {r[txstate]_i_3_n_0 r[txstate]_i_3/O}, {sel0[0] r[txstate]_i_3/I0}, {sel0[1] r[txstate]_i_3/I1}, {sel0[2] r[txstate]_i_3/I2}, {sel0[4] r[txstate]_i_3/I3}, {sel0[3] r[txstate]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h40000000, 
LOC: SLICE_X4Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[txtick]_i_1 - 
nets: {r[txtick]_i_1_n_0 r[txtick]_i_1/O}, {r[txclk][2]_i_2_n_0 r[txtick]_i_1/I0}, {dcom_uart0/r_reg[txclk_n_0_][0] r[txtick]_i_1/I1}, {dcom_uart0/r_reg[txclk_n_0_][1] r[txtick]_i_1/I2}, {dcom_uart0/r_reg[txclk_n_0_][2] r[txtick]_i_1/I3}, {dcom_uart0/r_reg[tick]__0 r[txtick]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X4Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[write]_i_1 - 
nets: {r[write]_i_1_n_0 r[write]_i_1/O}, {r[write]_i_2_n_0 r[write]_i_1/I0}, {rst r[write]_i_1/I1}, {dcom_uart0/r_reg[tcnt_n_0_][0] r[write]_i_1/I2}, {dcom_uart0/p_0_in39_in r[write]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X10Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[write]_i_2 - 
nets: {r[write]_i_2_n_0 r[write]_i_2/O}, {duarto[data][6] r[write]_i_2/I0}, {dcom0/r_reg[state][0] r[write]_i_2/I1}, {dcom0/r_reg[state][2] r[write]_i_2/I2}, {duarto[dready] r[write]_i_2/I3}, {dcom0/r_reg[state][1] r[write]_i_2/I4}, {ahbo[hwrite] r[write]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFEFF00000200, 
LOC: SLICE_X10Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

uarto[rxen]_INST_0 - 
nets: {uarto[rxen] uarto[rxen]_INST_0/O}, {dcom_uart0/p_0_in39_in uarto[rxen]_INST_0/I0}, {dcom_uart0/r_reg[tcnt_n_0_][0] uarto[rxen]_INST_0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

v[brate]0_carry_i_1 - 
nets: {v[brate]0_carry_i_1_n_0 v[brate]0_carry_i_1/O}, {uarto[scaler][11] v[brate]0_carry_i_1/I0}, {dcom_uart0/r_reg[scaler_n_0_][11] v[brate]0_carry_i_1/I1}, {uarto[scaler][10] v[brate]0_carry_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][10] v[brate]0_carry_i_1/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'h22B2, 
LOC: SLICE_X7Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[brate]0_carry_i_1__0 - 
nets: {v[brate]0_carry_i_1__0_n_0 v[brate]0_carry_i_1__0/O}, {uarto[scaler][17] v[brate]0_carry_i_1__0/I0}, {dcom_uart0/r_reg[scaler_n_0_][17] v[brate]0_carry_i_1__0/I1}, {uarto[scaler][16] v[brate]0_carry_i_1__0/I2}, {dcom_uart0/p_0_in[12] v[brate]0_carry_i_1__0/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h22B2, 
LOC: SLICE_X7Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[brate]0_carry_i_2 - 
nets: {v[brate]0_carry_i_2_n_0 v[brate]0_carry_i_2/O}, {uarto[scaler][9] v[brate]0_carry_i_2/I0}, {dcom_uart0/r_reg[scaler_n_0_][9] v[brate]0_carry_i_2/I1}, {uarto[scaler][8] v[brate]0_carry_i_2/I2}, {dcom_uart0/r_reg[scaler_n_0_][8] v[brate]0_carry_i_2/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h22B2, 
LOC: SLICE_X7Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[brate]0_carry_i_2__0 - 
nets: {v[brate]0_carry_i_2__0_n_0 v[brate]0_carry_i_2__0/O}, {uarto[scaler][15] v[brate]0_carry_i_2__0/I0}, {dcom_uart0/p_0_in[11] v[brate]0_carry_i_2__0/I1}, {uarto[scaler][14] v[brate]0_carry_i_2__0/I2}, {dcom_uart0/r_reg[scaler_n_0_][14] v[brate]0_carry_i_2__0/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h22B2, 
LOC: SLICE_X7Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[brate]0_carry_i_3 - 
nets: {v[brate]0_carry_i_3_n_0 v[brate]0_carry_i_3/O}, {uarto[scaler][7] v[brate]0_carry_i_3/I0}, {dcom_uart0/r_reg[scaler_n_0_][7] v[brate]0_carry_i_3/I1}, {uarto[scaler][6] v[brate]0_carry_i_3/I2}, {dcom_uart0/r_reg[scaler_n_0_][6] v[brate]0_carry_i_3/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h22B2, 
LOC: SLICE_X7Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[brate]0_carry_i_3__0 - 
nets: {v[brate]0_carry_i_3__0_n_0 v[brate]0_carry_i_3__0/O}, {uarto[scaler][13] v[brate]0_carry_i_3__0/I0}, {dcom_uart0/r_reg[scaler_n_0_][13] v[brate]0_carry_i_3__0/I1}, {uarto[scaler][12] v[brate]0_carry_i_3__0/I2}, {dcom_uart0/r_reg[scaler_n_0_][12] v[brate]0_carry_i_3__0/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h22B2, 
LOC: SLICE_X7Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[brate]0_carry_i_4 - 
nets: {v[brate]0_carry_i_4_n_0 v[brate]0_carry_i_4/O}, {uarto[scaler][16] v[brate]0_carry_i_4/I0}, {dcom_uart0/p_0_in[12] v[brate]0_carry_i_4/I1}, {uarto[scaler][17] v[brate]0_carry_i_4/I2}, {dcom_uart0/r_reg[scaler_n_0_][17] v[brate]0_carry_i_4/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X7Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[brate]0_carry_i_4__0 - 
nets: {v[brate]0_carry_i_4__0_n_0 v[brate]0_carry_i_4__0/O}, {uarto[scaler][5] v[brate]0_carry_i_4__0/I0}, {dcom_uart0/r_reg[scaler_n_0_][5] v[brate]0_carry_i_4__0/I1}, {uarto[scaler][4] v[brate]0_carry_i_4__0/I2}, {dcom_uart0/r_reg[scaler_n_0_][4] v[brate]0_carry_i_4__0/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h22B2, 
LOC: SLICE_X7Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[brate]0_carry_i_5 - 
nets: {v[brate]0_carry_i_5_n_0 v[brate]0_carry_i_5/O}, {uarto[scaler][10] v[brate]0_carry_i_5/I0}, {dcom_uart0/r_reg[scaler_n_0_][10] v[brate]0_carry_i_5/I1}, {uarto[scaler][11] v[brate]0_carry_i_5/I2}, {dcom_uart0/r_reg[scaler_n_0_][11] v[brate]0_carry_i_5/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X7Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[brate]0_carry_i_5__0 - 
nets: {v[brate]0_carry_i_5__0_n_0 v[brate]0_carry_i_5__0/O}, {uarto[scaler][14] v[brate]0_carry_i_5__0/I0}, {dcom_uart0/r_reg[scaler_n_0_][14] v[brate]0_carry_i_5__0/I1}, {uarto[scaler][15] v[brate]0_carry_i_5__0/I2}, {dcom_uart0/p_0_in[11] v[brate]0_carry_i_5__0/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X7Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[brate]0_carry_i_6 - 
nets: {v[brate]0_carry_i_6_n_0 v[brate]0_carry_i_6/O}, {uarto[scaler][8] v[brate]0_carry_i_6/I0}, {dcom_uart0/r_reg[scaler_n_0_][8] v[brate]0_carry_i_6/I1}, {uarto[scaler][9] v[brate]0_carry_i_6/I2}, {dcom_uart0/r_reg[scaler_n_0_][9] v[brate]0_carry_i_6/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X7Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[brate]0_carry_i_6__0 - 
nets: {v[brate]0_carry_i_6__0_n_0 v[brate]0_carry_i_6__0/O}, {uarto[scaler][13] v[brate]0_carry_i_6__0/I0}, {dcom_uart0/r_reg[scaler_n_0_][13] v[brate]0_carry_i_6__0/I1}, {uarto[scaler][12] v[brate]0_carry_i_6__0/I2}, {dcom_uart0/r_reg[scaler_n_0_][12] v[brate]0_carry_i_6__0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X7Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[brate]0_carry_i_7 - 
nets: {v[brate]0_carry_i_7_n_0 v[brate]0_carry_i_7/O}, {uarto[scaler][7] v[brate]0_carry_i_7/I0}, {dcom_uart0/r_reg[scaler_n_0_][7] v[brate]0_carry_i_7/I1}, {uarto[scaler][6] v[brate]0_carry_i_7/I2}, {dcom_uart0/r_reg[scaler_n_0_][6] v[brate]0_carry_i_7/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X7Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[brate]0_carry_i_8 - 
nets: {v[brate]0_carry_i_8_n_0 v[brate]0_carry_i_8/O}, {uarto[scaler][4] v[brate]0_carry_i_8/I0}, {dcom_uart0/r_reg[scaler_n_0_][4] v[brate]0_carry_i_8/I1}, {uarto[scaler][5] v[brate]0_carry_i_8/I2}, {dcom_uart0/r_reg[scaler_n_0_][5] v[brate]0_carry_i_8/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X7Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[rxen]0_carry__0_i_1 - 
nets: {v[rxen]0_carry__0_i_1_n_0 v[rxen]0_carry__0_i_1/O}, {uarto[scaler][16] v[rxen]0_carry__0_i_1/I0}, {dcom_uart0/p_0_in[12] v[rxen]0_carry__0_i_1/I1}, {uarto[scaler][17] v[rxen]0_carry__0_i_1/I2}, {dcom_uart0/r_reg[scaler_n_0_][17] v[rxen]0_carry__0_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X5Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

v[rxen]0_carry_i_1 - 
nets: {v[rxen]0_carry_i_1_n_0 v[rxen]0_carry_i_1/O}, {dcom_uart0/p_0_in[11] v[rxen]0_carry_i_1/I0}, {uarto[scaler][15] v[rxen]0_carry_i_1/I1}, {dcom_uart0/r_reg[scaler_n_0_][14] v[rxen]0_carry_i_1/I2}, {uarto[scaler][14] v[rxen]0_carry_i_1/I3}, {uarto[scaler][13] v[rxen]0_carry_i_1/I4}, {dcom_uart0/r_reg[scaler_n_0_][13] v[rxen]0_carry_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h9009000000009009, 
LOC: SLICE_X5Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v[rxen]0_carry_i_2 - 
nets: {v[rxen]0_carry_i_2_n_0 v[rxen]0_carry_i_2/O}, {dcom_uart0/r_reg[scaler_n_0_][12] v[rxen]0_carry_i_2/I0}, {uarto[scaler][12] v[rxen]0_carry_i_2/I1}, {dcom_uart0/r_reg[scaler_n_0_][11] v[rxen]0_carry_i_2/I2}, {uarto[scaler][11] v[rxen]0_carry_i_2/I3}, {uarto[scaler][10] v[rxen]0_carry_i_2/I4}, {dcom_uart0/r_reg[scaler_n_0_][10] v[rxen]0_carry_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h9009000000009009, 
LOC: SLICE_X5Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v[rxen]0_carry_i_3 - 
nets: {v[rxen]0_carry_i_3_n_0 v[rxen]0_carry_i_3/O}, {dcom_uart0/r_reg[scaler_n_0_][9] v[rxen]0_carry_i_3/I0}, {uarto[scaler][9] v[rxen]0_carry_i_3/I1}, {dcom_uart0/r_reg[scaler_n_0_][8] v[rxen]0_carry_i_3/I2}, {uarto[scaler][8] v[rxen]0_carry_i_3/I3}, {uarto[scaler][7] v[rxen]0_carry_i_3/I4}, {dcom_uart0/r_reg[scaler_n_0_][7] v[rxen]0_carry_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h9009000000009009, 
LOC: SLICE_X5Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

v[rxen]0_carry_i_4 - 
nets: {v[rxen]0_carry_i_4_n_0 v[rxen]0_carry_i_4/O}, {dcom_uart0/r_reg[scaler_n_0_][6] v[rxen]0_carry_i_4/I0}, {uarto[scaler][6] v[rxen]0_carry_i_4/I1}, {dcom_uart0/r_reg[scaler_n_0_][5] v[rxen]0_carry_i_4/I2}, {uarto[scaler][5] v[rxen]0_carry_i_4/I3}, {uarto[scaler][4] v[rxen]0_carry_i_4/I4}, {dcom_uart0/r_reg[scaler_n_0_][4] v[rxen]0_carry_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h9009000000009009, 
LOC: SLICE_X5Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 


####################################################
# Nets
Boundary Nets - 
<const0>, 
<const1>, 
ahbi[hgrant][4], 
ahbi[hrdata][0], 
ahbi[hrdata][10], 
ahbi[hrdata][11], 
ahbi[hrdata][12], 
ahbi[hrdata][13], 
ahbi[hrdata][14], 
ahbi[hrdata][15], 
ahbi[hrdata][16], 
ahbi[hrdata][17], 
ahbi[hrdata][18], 
ahbi[hrdata][19], 
ahbi[hrdata][1], 
ahbi[hrdata][20], 
ahbi[hrdata][21], 
ahbi[hrdata][22], 
ahbi[hrdata][23], 
ahbi[hrdata][24], 
ahbi[hrdata][25], 
ahbi[hrdata][26], 
ahbi[hrdata][27], 
ahbi[hrdata][28], 
ahbi[hrdata][29], 
ahbi[hrdata][2], 
ahbi[hrdata][30], 
ahbi[hrdata][31], 
ahbi[hrdata][3], 
ahbi[hrdata][4], 
ahbi[hrdata][5], 
ahbi[hrdata][6], 
ahbi[hrdata][7], 
ahbi[hrdata][8], 
ahbi[hrdata][9], 
ahbi[hready], 
ahbi[hresp][1], 
ahbo[haddr][0], 
ahbo[haddr][10], 
ahbo[haddr][11], 
ahbo[haddr][12], 
ahbo[haddr][13], 
ahbo[haddr][14], 
ahbo[haddr][15], 
ahbo[haddr][16], 
ahbo[haddr][17], 
ahbo[haddr][18], 
ahbo[haddr][19], 
ahbo[haddr][1], 
ahbo[haddr][20], 
ahbo[haddr][21], 
ahbo[haddr][22], 
ahbo[haddr][23], 
ahbo[haddr][24], 
ahbo[haddr][25], 
ahbo[haddr][26], 
ahbo[haddr][27], 
ahbo[haddr][28], 
ahbo[haddr][29], 
ahbo[haddr][2], 
ahbo[haddr][30], 
ahbo[haddr][31], 
ahbo[haddr][3], 
ahbo[haddr][4], 
ahbo[haddr][5], 
ahbo[haddr][6], 
ahbo[haddr][7], 
ahbo[haddr][8], 
ahbo[haddr][9], 
ahbo[hbusreq], 
ahbo[htrans][1], 
ahbo[hwdata][0], 
ahbo[hwdata][10], 
ahbo[hwdata][11], 
ahbo[hwdata][12], 
ahbo[hwdata][13], 
ahbo[hwdata][14], 
ahbo[hwdata][15], 
ahbo[hwdata][16], 
ahbo[hwdata][17], 
ahbo[hwdata][18], 
ahbo[hwdata][19], 
ahbo[hwdata][1], 
ahbo[hwdata][20], 
ahbo[hwdata][21], 
ahbo[hwdata][22], 
ahbo[hwdata][23], 
ahbo[hwdata][24], 
ahbo[hwdata][25], 
ahbo[hwdata][26], 
ahbo[hwdata][27], 
ahbo[hwdata][28], 
ahbo[hwdata][29], 
ahbo[hwdata][2], 
ahbo[hwdata][30], 
ahbo[hwdata][31], 
ahbo[hwdata][3], 
ahbo[hwdata][4], 
ahbo[hwdata][5], 
ahbo[hwdata][6], 
ahbo[hwdata][7], 
ahbo[hwdata][8], 
ahbo[hwdata][9], 
ahbo[hwrite], 
apbi[paddr][2], 
apbi[paddr][3], 
apbi[penable], 
apbi[psel][4], 
apbi[pwdata][0], 
apbi[pwdata][10], 
apbi[pwdata][11], 
apbi[pwdata][12], 
apbi[pwdata][13], 
apbi[pwdata][14], 
apbi[pwdata][15], 
apbi[pwdata][16], 
apbi[pwdata][17], 
apbi[pwdata][1], 
apbi[pwdata][2], 
apbi[pwdata][3], 
apbi[pwdata][4], 
apbi[pwdata][5], 
apbi[pwdata][6], 
apbi[pwdata][7], 
apbi[pwdata][8], 
apbi[pwdata][9], 
apbi[pwrite], 
apbo[prdata][0], 
apbo[prdata][10], 
apbo[prdata][11], 
apbo[prdata][12], 
apbo[prdata][13], 
apbo[prdata][14], 
apbo[prdata][15], 
apbo[prdata][16], 
apbo[prdata][17], 
apbo[prdata][1], 
apbo[prdata][2], 
apbo[prdata][3], 
apbo[prdata][4], 
apbo[prdata][5], 
apbo[prdata][6], 
apbo[prdata][7], 
apbo[prdata][8], 
apbo[prdata][9], 
clk, 
rst, 
uarti[rxd], 
uarto[rxen], 
uarto[scaler][0], 
uarto[scaler][10], 
uarto[scaler][11], 
uarto[scaler][12], 
uarto[scaler][13], 
uarto[scaler][14], 
uarto[scaler][15], 
uarto[scaler][16], 
uarto[scaler][17], 
uarto[scaler][1], 
uarto[scaler][2], 
uarto[scaler][3], 
uarto[scaler][4], 
uarto[scaler][5], 
uarto[scaler][6], 
uarto[scaler][7], 
uarto[scaler][8], 
uarto[scaler][9], 
uarto[txd], 

FSM_sequential_r[state][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/r_reg[state][0] - 
wires: CLBLM_L_X8Y63/CLBLM_SW2A1 CLBLM_L_X8Y64/CLBLM_IMUX11 CLBLM_L_X8Y64/CLBLM_IMUX18 CLBLM_L_X8Y64/CLBLM_IMUX35 CLBLM_L_X8Y64/CLBLM_M_A4 CLBLM_L_X8Y64/CLBLM_M_B2 CLBLM_L_X8Y64/CLBLM_M_C6 CLBLM_L_X8Y65/CLBLM_IMUX3 CLBLM_L_X8Y65/CLBLM_IMUX43 CLBLM_L_X8Y65/CLBLM_L_A2 CLBLM_L_X8Y65/CLBLM_M_D6 CLBLM_L_X8Y66/CLBLM_IMUX28 CLBLM_L_X8Y66/CLBLM_M_C4 CLBLM_L_X8Y66/CLBLM_WL1END0 CLBLM_L_X8Y67/CLBLM_IMUX1 CLBLM_L_X8Y67/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y67/CLBLM_M_A3 CLBLM_L_X8Y67/CLBLM_M_AQ CLBLM_L_X8Y67/CLBLM_WR1END1 CLBLM_L_X8Y68/CLBLM_IMUX24 CLBLM_L_X8Y68/CLBLM_IMUX31 CLBLM_L_X8Y68/CLBLM_IMUX38 CLBLM_L_X8Y68/CLBLM_IMUX8 CLBLM_L_X8Y68/CLBLM_M_A5 CLBLM_L_X8Y68/CLBLM_M_B5 CLBLM_L_X8Y68/CLBLM_M_C5 CLBLM_L_X8Y68/CLBLM_M_D3 CLBLM_L_X8Y68/CLBLM_WR1END1 CLBLM_L_X8Y69/CLBLM_IMUX6 CLBLM_L_X8Y69/CLBLM_IMUX7 CLBLM_L_X8Y69/CLBLM_L_A1 CLBLM_L_X8Y69/CLBLM_M_A1 CLBLM_L_X8Y70/CLBLM_IMUX0 CLBLM_L_X8Y70/CLBLM_L_A3 CLBLM_L_X8Y70/CLBLM_NE2A3 CLBLM_L_X8Y71/CLBLM_IMUX11 CLBLM_L_X8Y71/CLBLM_IMUX19 CLBLM_L_X8Y71/CLBLM_IMUX27 CLBLM_L_X8Y71/CLBLM_IMUX3 CLBLM_L_X8Y71/CLBLM_L_A2 CLBLM_L_X8Y71/CLBLM_L_B2 CLBLM_L_X8Y71/CLBLM_M_A4 CLBLM_L_X8Y71/CLBLM_M_B4 CLBLM_L_X8Y72/CLBLM_IMUX17 CLBLM_L_X8Y72/CLBLM_IMUX2 CLBLM_L_X8Y72/CLBLM_IMUX28 CLBLM_L_X8Y72/CLBLM_IMUX44 CLBLM_L_X8Y72/CLBLM_M_A2 CLBLM_L_X8Y72/CLBLM_M_B3 CLBLM_L_X8Y72/CLBLM_M_C4 CLBLM_L_X8Y72/CLBLM_M_D4 CLBLM_L_X8Y72/CLBLM_WR1END3 CLBLM_L_X8Y73/CLBLM_IMUX18 CLBLM_L_X8Y73/CLBLM_IMUX2 CLBLM_L_X8Y73/CLBLM_IMUX21 CLBLM_L_X8Y73/CLBLM_IMUX26 CLBLM_L_X8Y73/CLBLM_IMUX28 CLBLM_L_X8Y73/CLBLM_IMUX9 CLBLM_L_X8Y73/CLBLM_L_A5 CLBLM_L_X8Y73/CLBLM_L_B4 CLBLM_L_X8Y73/CLBLM_L_C4 CLBLM_L_X8Y73/CLBLM_M_A2 CLBLM_L_X8Y73/CLBLM_M_B2 CLBLM_L_X8Y73/CLBLM_M_C4 CLBLM_L_X8Y74/CLBLM_IMUX2 CLBLM_L_X8Y74/CLBLM_M_A2 CLBLM_R_X7Y63/CLBLM_IMUX34 CLBLM_R_X7Y63/CLBLM_IMUX42 CLBLM_R_X7Y63/CLBLM_L_C6 CLBLM_R_X7Y63/CLBLM_L_D6 CLBLM_R_X7Y63/CLBLM_SW2A1 CLBLM_R_X7Y66/CLBLM_BYP0 CLBLM_R_X7Y66/CLBLM_L_AX CLBLM_R_X7Y66/CLBLM_WL1END0 CLBLM_R_X7Y67/CLBLM_IMUX33 CLBLM_R_X7Y67/CLBLM_L_C1 CLBLM_R_X7Y67/CLBLM_WR1END1 CLBLM_R_X7Y68/CLBLM_IMUX19 CLBLM_R_X7Y68/CLBLM_IMUX33 CLBLM_R_X7Y68/CLBLM_L_B2 CLBLM_R_X7Y68/CLBLM_L_C1 CLBLM_R_X7Y68/CLBLM_WR1END1 CLBLM_R_X7Y69/CLBLM_IMUX0 CLBLM_R_X7Y69/CLBLM_IMUX14 CLBLM_R_X7Y69/CLBLM_IMUX24 CLBLM_R_X7Y69/CLBLM_IMUX30 CLBLM_R_X7Y69/CLBLM_IMUX8 CLBLM_R_X7Y69/CLBLM_L_A3 CLBLM_R_X7Y69/CLBLM_L_B1 CLBLM_R_X7Y69/CLBLM_L_C5 CLBLM_R_X7Y69/CLBLM_M_A5 CLBLM_R_X7Y69/CLBLM_M_B5 CLBLM_R_X7Y70/CLBLM_NE2A3 CLBLM_R_X7Y72/CLBLM_IMUX2 CLBLM_R_X7Y72/CLBLM_M_A2 CLBLM_R_X7Y72/CLBLM_WR1END3 CLBLM_R_X7Y73/CLBLM_IMUX19 CLBLM_R_X7Y73/CLBLM_IMUX23 CLBLM_R_X7Y73/CLBLM_IMUX3 CLBLM_R_X7Y73/CLBLM_IMUX36 CLBLM_R_X7Y73/CLBLM_IMUX4 CLBLM_R_X7Y73/CLBLM_L_A2 CLBLM_R_X7Y73/CLBLM_L_B2 CLBLM_R_X7Y73/CLBLM_L_C3 CLBLM_R_X7Y73/CLBLM_L_D2 CLBLM_R_X7Y73/CLBLM_M_A6 CLBLM_R_X7Y74/CLBLM_IMUX18 CLBLM_R_X7Y74/CLBLM_IMUX2 CLBLM_R_X7Y74/CLBLM_IMUX25 CLBLM_R_X7Y74/CLBLM_IMUX9 CLBLM_R_X7Y74/CLBLM_L_A5 CLBLM_R_X7Y74/CLBLM_L_B5 CLBLM_R_X7Y74/CLBLM_M_A2 CLBLM_R_X7Y74/CLBLM_M_B2 INT_L_X8Y63/SW2A1 INT_L_X8Y64/IMUX_L11 INT_L_X8Y64/IMUX_L18 INT_L_X8Y64/IMUX_L35 INT_L_X8Y64/SL1END1 INT_L_X8Y64/SW2BEG1 INT_L_X8Y65/IMUX_L3 INT_L_X8Y65/IMUX_L43 INT_L_X8Y65/SL1BEG1 INT_L_X8Y65/SL1END1 INT_L_X8Y66/IMUX_L28 INT_L_X8Y66/SL1BEG1 INT_L_X8Y66/SR1END1 INT_L_X8Y66/WL1BEG0 INT_L_X8Y67/IMUX_L1 INT_L_X8Y67/LOGIC_OUTS_L4 INT_L_X8Y67/NR1BEG0 INT_L_X8Y67/SR1BEG1 INT_L_X8Y67/WR1BEG1 INT_L_X8Y68/IMUX_L24 INT_L_X8Y68/IMUX_L31 INT_L_X8Y68/IMUX_L38 INT_L_X8Y68/IMUX_L8 INT_L_X8Y68/NN2BEG0 INT_L_X8Y68/NR1END0 INT_L_X8Y68/SL1END3 INT_L_X8Y68/WR1BEG1 INT_L_X8Y69/IMUX_L6 INT_L_X8Y69/IMUX_L7 INT_L_X8Y69/NN2A0 INT_L_X8Y69/NN2END_S2_0 INT_L_X8Y69/SL1BEG3 INT_L_X8Y69/SL1END3 INT_L_X8Y70/IMUX_L0 INT_L_X8Y70/NE2END3 INT_L_X8Y70/NL1BEG2 INT_L_X8Y70/NN2END0 INT_L_X8Y70/SL1BEG3 INT_L_X8Y71/IMUX_L11 INT_L_X8Y71/IMUX_L19 INT_L_X8Y71/IMUX_L27 INT_L_X8Y71/IMUX_L3 INT_L_X8Y71/NL1BEG1 INT_L_X8Y71/NL1END2 INT_L_X8Y71/NR1BEG2 INT_L_X8Y72/IMUX_L17 INT_L_X8Y72/IMUX_L2 INT_L_X8Y72/IMUX_L28 INT_L_X8Y72/IMUX_L44 INT_L_X8Y72/NL1BEG1 INT_L_X8Y72/NL1END1 INT_L_X8Y72/NR1BEG2 INT_L_X8Y72/NR1END2 INT_L_X8Y72/WR1BEG3 INT_L_X8Y73/IMUX_L18 INT_L_X8Y73/IMUX_L2 INT_L_X8Y73/IMUX_L21 INT_L_X8Y73/IMUX_L26 INT_L_X8Y73/IMUX_L28 INT_L_X8Y73/IMUX_L9 INT_L_X8Y73/NL1BEG1 INT_L_X8Y73/NL1END1 INT_L_X8Y73/NR1END2 INT_L_X8Y74/IMUX_L2 INT_L_X8Y74/NL1END1 INT_R_X7Y63/IMUX34 INT_R_X7Y63/IMUX42 INT_R_X7Y63/SW2END1 INT_R_X7Y66/BYP0 INT_R_X7Y66/BYP_ALT0 INT_R_X7Y66/WL1END0 INT_R_X7Y67/IMUX33 INT_R_X7Y67/WR1END1 INT_R_X7Y68/IMUX19 INT_R_X7Y68/IMUX33 INT_R_X7Y68/NL1BEG0 INT_R_X7Y68/NL1END_S3_0 INT_R_X7Y68/WR1END1 INT_R_X7Y69/IMUX0 INT_R_X7Y69/IMUX14 INT_R_X7Y69/IMUX24 INT_R_X7Y69/IMUX30 INT_R_X7Y69/IMUX8 INT_R_X7Y69/NE2BEG3 INT_R_X7Y69/NL1BEG_N3 INT_R_X7Y69/NL1END0 INT_R_X7Y70/NE2A3 INT_R_X7Y72/FAN_ALT1 INT_R_X7Y72/FAN_BOUNCE1 INT_R_X7Y72/IMUX2 INT_R_X7Y72/NL1BEG2 INT_R_X7Y72/WR1END3 INT_R_X7Y73/BYP_ALT5 INT_R_X7Y73/BYP_BOUNCE5 INT_R_X7Y73/IMUX19 INT_R_X7Y73/IMUX23 INT_R_X7Y73/IMUX3 INT_R_X7Y73/IMUX36 INT_R_X7Y73/IMUX4 INT_R_X7Y73/NL1BEG1 INT_R_X7Y73/NL1END2 INT_R_X7Y74/IMUX18 INT_R_X7Y74/IMUX2 INT_R_X7Y74/IMUX25 INT_R_X7Y74/IMUX9 INT_R_X7Y74/NL1END1 
pips: CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y66/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y67/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y67/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y69/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y69/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y70/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y72/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y72/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y72/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y72/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y74/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y66/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y72/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y74/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y74/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y74/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y74/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y64/INT_L.SL1END1->>IMUX_L11 INT_L_X8Y64/INT_L.SL1END1->>IMUX_L18 INT_L_X8Y64/INT_L.SL1END1->>IMUX_L35 INT_L_X8Y64/INT_L.SL1END1->>SW2BEG1 INT_L_X8Y65/INT_L.SL1END1->>IMUX_L3 INT_L_X8Y65/INT_L.SL1END1->>IMUX_L43 INT_L_X8Y65/INT_L.SL1END1->>SL1BEG1 INT_L_X8Y66/INT_L.SR1END1->>IMUX_L28 INT_L_X8Y66/INT_L.SR1END1->>SL1BEG1 INT_L_X8Y66/INT_L.SR1END1->>WL1BEG0 INT_L_X8Y67/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X8Y67/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X8Y67/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_L_X8Y67/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X8Y68/INT_L.NR1END0->>IMUX_L24 INT_L_X8Y68/INT_L.NR1END0->>IMUX_L8 INT_L_X8Y68/INT_L.NR1END0->>NN2BEG0 INT_L_X8Y68/INT_L.NR1END0->>WR1BEG1 INT_L_X8Y68/INT_L.SL1END3->>IMUX_L31 INT_L_X8Y68/INT_L.SL1END3->>IMUX_L38 INT_L_X8Y69/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y69/INT_L.SL1END3->>IMUX_L7 INT_L_X8Y69/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y70/INT_L.NE2END3->>NL1BEG2 INT_L_X8Y70/INT_L.NE2END3->>SL1BEG3 INT_L_X8Y70/INT_L.NN2END0->>IMUX_L0 INT_L_X8Y71/INT_L.NL1END2->>IMUX_L11 INT_L_X8Y71/INT_L.NL1END2->>IMUX_L19 INT_L_X8Y71/INT_L.NL1END2->>IMUX_L27 INT_L_X8Y71/INT_L.NL1END2->>IMUX_L3 INT_L_X8Y71/INT_L.NL1END2->>NL1BEG1 INT_L_X8Y71/INT_L.NL1END2->>NR1BEG2 INT_L_X8Y72/INT_L.NL1END1->>IMUX_L17 INT_L_X8Y72/INT_L.NL1END1->>IMUX_L2 INT_L_X8Y72/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y72/INT_L.NR1END2->>IMUX_L44 INT_L_X8Y72/INT_L.NR1END2->>NL1BEG1 INT_L_X8Y72/INT_L.NR1END2->>NR1BEG2 INT_L_X8Y72/INT_L.NR1END2->>WR1BEG3 INT_L_X8Y73/INT_L.NL1END1->>IMUX_L18 INT_L_X8Y73/INT_L.NL1END1->>IMUX_L2 INT_L_X8Y73/INT_L.NL1END1->>IMUX_L26 INT_L_X8Y73/INT_L.NL1END1->>IMUX_L9 INT_L_X8Y73/INT_L.NR1END2->>IMUX_L21 INT_L_X8Y73/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y73/INT_L.NR1END2->>NL1BEG1 INT_L_X8Y74/INT_L.NL1END1->>IMUX_L2 INT_R_X7Y63/INT_R.SW2END1->>IMUX34 INT_R_X7Y63/INT_R.SW2END1->>IMUX42 INT_R_X7Y66/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y66/INT_R.WL1END0->>BYP_ALT0 INT_R_X7Y67/INT_R.WR1END1->>IMUX33 INT_R_X7Y68/INT_R.WR1END1->>IMUX19 INT_R_X7Y68/INT_R.WR1END1->>IMUX33 INT_R_X7Y68/INT_R.WR1END1->>NL1BEG0 INT_R_X7Y69/INT_R.NL1BEG_N3->>IMUX14 INT_R_X7Y69/INT_R.NL1BEG_N3->>IMUX30 INT_R_X7Y69/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X7Y69/INT_R.NL1END0->>IMUX0 INT_R_X7Y69/INT_R.NL1END0->>IMUX24 INT_R_X7Y69/INT_R.NL1END0->>IMUX8 INT_R_X7Y69/INT_R.NL1END0->>NL1BEG_N3 INT_R_X7Y72/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y72/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X7Y72/INT_R.WR1END3->>FAN_ALT1 INT_R_X7Y72/INT_R.WR1END3->>NL1BEG2 INT_R_X7Y73/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y73/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X7Y73/INT_R.NL1END2->>BYP_ALT5 INT_R_X7Y73/INT_R.NL1END2->>IMUX19 INT_R_X7Y73/INT_R.NL1END2->>IMUX3 INT_R_X7Y73/INT_R.NL1END2->>IMUX36 INT_R_X7Y73/INT_R.NL1END2->>IMUX4 INT_R_X7Y73/INT_R.NL1END2->>NL1BEG1 INT_R_X7Y74/INT_R.NL1END1->>IMUX18 INT_R_X7Y74/INT_R.NL1END1->>IMUX2 INT_R_X7Y74/INT_R.NL1END1->>IMUX25 INT_R_X7Y74/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 51, 

FSM_sequential_r_reg[state][2]_i_2_n_0 - 
wires: CLBLM_L_X8Y67/CLBLM_IMUX4 CLBLM_L_X8Y67/CLBLM_M_A6 CLBLM_L_X8Y67/CLBLM_NE2A2 CLBLM_R_X7Y66/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y66/CLBLM_L_AMUX CLBLM_R_X7Y67/CLBLM_IMUX13 CLBLM_R_X7Y67/CLBLM_IMUX5 CLBLM_R_X7Y67/CLBLM_L_A6 CLBLM_R_X7Y67/CLBLM_L_B6 CLBLM_R_X7Y67/CLBLM_NE2A2 INT_L_X8Y67/IMUX_L4 INT_L_X8Y67/NE2END2 INT_R_X7Y66/LOGIC_OUTS16 INT_R_X7Y66/NE2BEG2 INT_R_X7Y66/NR1BEG2 INT_R_X7Y67/IMUX13 INT_R_X7Y67/IMUX5 INT_R_X7Y67/NE2A2 INT_R_X7Y67/NR1END2 
pips: CLBLM_L_X8Y67/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y66/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X8Y67/INT_L.NE2END2->>IMUX_L4 INT_R_X7Y66/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X7Y66/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X7Y67/INT_R.NR1END2->>IMUX13 INT_R_X7Y67/INT_R.NR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom0/r_reg[state][1] - 
wires: BRAM_INT_INTERFACE_L_X6Y68/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X6Y69/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X6Y71/INT_INTERFACE_WW2END3 BRAM_L_X6Y65/BRAM_WW2A1_3 BRAM_L_X6Y65/BRAM_WW2END3_4 BRAM_L_X6Y70/BRAM_WW2END3_1 CLBLL_L_X4Y68/CLBLL_IMUX3 CLBLL_L_X4Y68/CLBLL_L_A2 CLBLL_L_X4Y71/CLBLL_IMUX5 CLBLL_L_X4Y71/CLBLL_L_A6 CLBLL_L_X4Y73/CLBLL_IMUX6 CLBLL_L_X4Y73/CLBLL_L_A1 CLBLM_L_X8Y63/CLBLM_SW2A3 CLBLM_L_X8Y64/CLBLM_IMUX15 CLBLM_L_X8Y64/CLBLM_IMUX22 CLBLM_L_X8Y64/CLBLM_IMUX7 CLBLM_L_X8Y64/CLBLM_M_A1 CLBLM_L_X8Y64/CLBLM_M_B1 CLBLM_L_X8Y64/CLBLM_M_C3 CLBLM_L_X8Y65/CLBLM_IMUX0 CLBLM_L_X8Y65/CLBLM_IMUX47 CLBLM_L_X8Y65/CLBLM_L_A3 CLBLM_L_X8Y65/CLBLM_M_D5 CLBLM_L_X8Y66/CLBLM_ER1BEG3 CLBLM_L_X8Y66/CLBLM_IMUX31 CLBLM_L_X8Y66/CLBLM_M_C5 CLBLM_L_X8Y67/CLBLM_IMUX8 CLBLM_L_X8Y67/CLBLM_M_A5 CLBLM_L_X8Y68/CLBLM_EL1BEG0 CLBLM_L_X8Y68/CLBLM_IMUX1 CLBLM_L_X8Y68/CLBLM_IMUX17 CLBLM_L_X8Y68/CLBLM_IMUX32 CLBLM_L_X8Y68/CLBLM_IMUX40 CLBLM_L_X8Y68/CLBLM_M_A3 CLBLM_L_X8Y68/CLBLM_M_B3 CLBLM_L_X8Y68/CLBLM_M_C1 CLBLM_L_X8Y68/CLBLM_M_D1 CLBLM_L_X8Y69/CLBLM_IMUX1 CLBLM_L_X8Y69/CLBLM_IMUX9 CLBLM_L_X8Y69/CLBLM_L_A5 CLBLM_L_X8Y69/CLBLM_M_A3 CLBLM_L_X8Y70/CLBLM_EL1BEG2 CLBLM_L_X8Y70/CLBLM_IMUX15 CLBLM_L_X8Y70/CLBLM_IMUX5 CLBLM_L_X8Y70/CLBLM_IMUX7 CLBLM_L_X8Y70/CLBLM_L_A6 CLBLM_L_X8Y70/CLBLM_M_A1 CLBLM_L_X8Y70/CLBLM_M_B1 CLBLM_L_X8Y70/CLBLM_NW2A3 CLBLM_L_X8Y70/CLBLM_WR1END0 CLBLM_L_X8Y71/CLBLM_IMUX14 CLBLM_L_X8Y71/CLBLM_IMUX15 CLBLM_L_X8Y71/CLBLM_IMUX6 CLBLM_L_X8Y71/CLBLM_IMUX7 CLBLM_L_X8Y71/CLBLM_L_A1 CLBLM_L_X8Y71/CLBLM_L_B1 CLBLM_L_X8Y71/CLBLM_M_A1 CLBLM_L_X8Y71/CLBLM_M_B1 CLBLM_L_X8Y72/CLBLM_IMUX27 CLBLM_L_X8Y72/CLBLM_IMUX29 CLBLM_L_X8Y72/CLBLM_IMUX45 CLBLM_L_X8Y72/CLBLM_IMUX7 CLBLM_L_X8Y72/CLBLM_M_A1 CLBLM_L_X8Y72/CLBLM_M_B4 CLBLM_L_X8Y72/CLBLM_M_C2 CLBLM_L_X8Y72/CLBLM_M_D2 CLBLM_L_X8Y72/CLBLM_WR1END0 CLBLM_L_X8Y73/CLBLM_IMUX19 CLBLM_L_X8Y73/CLBLM_IMUX20 CLBLM_L_X8Y73/CLBLM_IMUX22 CLBLM_L_X8Y73/CLBLM_IMUX27 CLBLM_L_X8Y73/CLBLM_IMUX3 CLBLM_L_X8Y73/CLBLM_IMUX4 CLBLM_L_X8Y73/CLBLM_L_A2 CLBLM_L_X8Y73/CLBLM_L_B2 CLBLM_L_X8Y73/CLBLM_L_C2 CLBLM_L_X8Y73/CLBLM_M_A6 CLBLM_L_X8Y73/CLBLM_M_B4 CLBLM_L_X8Y73/CLBLM_M_C3 CLBLM_L_X8Y73/CLBLM_WR1END0 CLBLM_L_X8Y74/CLBLM_IMUX4 CLBLM_L_X8Y74/CLBLM_M_A6 CLBLM_R_X5Y68/CLBLM_WW2A1 CLBLM_R_X5Y69/CLBLM_IMUX27 CLBLM_R_X5Y69/CLBLM_IMUX31 CLBLM_R_X5Y69/CLBLM_IMUX47 CLBLM_R_X5Y69/CLBLM_IMUX7 CLBLM_R_X5Y69/CLBLM_M_A1 CLBLM_R_X5Y69/CLBLM_M_B4 CLBLM_R_X5Y69/CLBLM_M_C5 CLBLM_R_X5Y69/CLBLM_M_D5 CLBLM_R_X5Y69/CLBLM_WW2END3 CLBLM_R_X5Y70/CLBLM_IMUX24 CLBLM_R_X5Y70/CLBLM_IMUX32 CLBLM_R_X5Y70/CLBLM_IMUX40 CLBLM_R_X5Y70/CLBLM_IMUX8 CLBLM_R_X5Y70/CLBLM_M_A5 CLBLM_R_X5Y70/CLBLM_M_B5 CLBLM_R_X5Y70/CLBLM_M_C1 CLBLM_R_X5Y70/CLBLM_M_D1 CLBLM_R_X5Y71/CLBLM_IMUX15 CLBLM_R_X5Y71/CLBLM_IMUX31 CLBLM_R_X5Y71/CLBLM_IMUX7 CLBLM_R_X5Y71/CLBLM_M_A1 CLBLM_R_X5Y71/CLBLM_M_B1 CLBLM_R_X5Y71/CLBLM_M_C5 CLBLM_R_X5Y71/CLBLM_WW2END3 CLBLM_R_X5Y72/CLBLM_IMUX24 CLBLM_R_X5Y72/CLBLM_IMUX32 CLBLM_R_X5Y72/CLBLM_IMUX40 CLBLM_R_X5Y72/CLBLM_IMUX8 CLBLM_R_X5Y72/CLBLM_M_A5 CLBLM_R_X5Y72/CLBLM_M_B5 CLBLM_R_X5Y72/CLBLM_M_C1 CLBLM_R_X5Y72/CLBLM_M_D1 CLBLM_R_X5Y73/CLBLM_IMUX12 CLBLM_R_X5Y73/CLBLM_IMUX35 CLBLM_R_X5Y73/CLBLM_IMUX4 CLBLM_R_X5Y73/CLBLM_IMUX43 CLBLM_R_X5Y73/CLBLM_M_A6 CLBLM_R_X5Y73/CLBLM_M_B6 CLBLM_R_X5Y73/CLBLM_M_C6 CLBLM_R_X5Y73/CLBLM_M_D6 CLBLM_R_X5Y74/CLBLM_IMUX15 CLBLM_R_X5Y74/CLBLM_IMUX22 CLBLM_R_X5Y74/CLBLM_IMUX38 CLBLM_R_X5Y74/CLBLM_IMUX7 CLBLM_R_X5Y74/CLBLM_M_A1 CLBLM_R_X5Y74/CLBLM_M_B1 CLBLM_R_X5Y74/CLBLM_M_C3 CLBLM_R_X5Y74/CLBLM_M_D3 CLBLM_R_X7Y63/CLBLM_IMUX30 CLBLM_R_X7Y63/CLBLM_IMUX46 CLBLM_R_X7Y63/CLBLM_L_C5 CLBLM_R_X7Y63/CLBLM_L_D5 CLBLM_R_X7Y63/CLBLM_SW2A3 CLBLM_R_X7Y66/CLBLM_ER1BEG3 CLBLM_R_X7Y66/CLBLM_IMUX13 CLBLM_R_X7Y66/CLBLM_IMUX5 CLBLM_R_X7Y66/CLBLM_L_A6 CLBLM_R_X7Y66/CLBLM_L_B6 CLBLM_R_X7Y67/CLBLM_IMUX21 CLBLM_R_X7Y67/CLBLM_IMUX25 CLBLM_R_X7Y67/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y67/CLBLM_L_B5 CLBLM_R_X7Y67/CLBLM_L_BQ CLBLM_R_X7Y67/CLBLM_L_C4 CLBLM_R_X7Y68/CLBLM_EL1BEG0 CLBLM_R_X7Y68/CLBLM_IMUX0 CLBLM_R_X7Y68/CLBLM_IMUX11 CLBLM_R_X7Y68/CLBLM_IMUX24 CLBLM_R_X7Y68/CLBLM_IMUX26 CLBLM_R_X7Y68/CLBLM_IMUX34 CLBLM_R_X7Y68/CLBLM_IMUX35 CLBLM_R_X7Y68/CLBLM_IMUX45 CLBLM_R_X7Y68/CLBLM_L_A3 CLBLM_R_X7Y68/CLBLM_L_B4 CLBLM_R_X7Y68/CLBLM_L_C6 CLBLM_R_X7Y68/CLBLM_M_A4 CLBLM_R_X7Y68/CLBLM_M_B5 CLBLM_R_X7Y68/CLBLM_M_C6 CLBLM_R_X7Y68/CLBLM_M_D2 CLBLM_R_X7Y69/CLBLM_IMUX16 CLBLM_R_X7Y69/CLBLM_IMUX17 CLBLM_R_X7Y69/CLBLM_IMUX33 CLBLM_R_X7Y69/CLBLM_IMUX7 CLBLM_R_X7Y69/CLBLM_IMUX9 CLBLM_R_X7Y69/CLBLM_L_A5 CLBLM_R_X7Y69/CLBLM_L_B3 CLBLM_R_X7Y69/CLBLM_L_C1 CLBLM_R_X7Y69/CLBLM_M_A1 CLBLM_R_X7Y69/CLBLM_M_B3 CLBLM_R_X7Y70/CLBLM_EL1BEG2 CLBLM_R_X7Y70/CLBLM_IMUX14 CLBLM_R_X7Y70/CLBLM_IMUX30 CLBLM_R_X7Y70/CLBLM_IMUX8 CLBLM_R_X7Y70/CLBLM_L_B1 CLBLM_R_X7Y70/CLBLM_L_C5 CLBLM_R_X7Y70/CLBLM_M_A5 CLBLM_R_X7Y70/CLBLM_NW2A3 CLBLM_R_X7Y70/CLBLM_WR1END0 CLBLM_R_X7Y72/CLBLM_IMUX1 CLBLM_R_X7Y72/CLBLM_M_A3 CLBLM_R_X7Y72/CLBLM_WR1END0 CLBLM_R_X7Y73/CLBLM_IMUX0 CLBLM_R_X7Y73/CLBLM_IMUX13 CLBLM_R_X7Y73/CLBLM_IMUX30 CLBLM_R_X7Y73/CLBLM_IMUX46 CLBLM_R_X7Y73/CLBLM_IMUX8 CLBLM_R_X7Y73/CLBLM_L_A3 CLBLM_R_X7Y73/CLBLM_L_B6 CLBLM_R_X7Y73/CLBLM_L_C5 CLBLM_R_X7Y73/CLBLM_L_D5 CLBLM_R_X7Y73/CLBLM_M_A5 CLBLM_R_X7Y73/CLBLM_WR1END0 CLBLM_R_X7Y74/CLBLM_IMUX11 CLBLM_R_X7Y74/CLBLM_IMUX19 CLBLM_R_X7Y74/CLBLM_IMUX27 CLBLM_R_X7Y74/CLBLM_IMUX6 CLBLM_R_X7Y74/CLBLM_L_A1 CLBLM_R_X7Y74/CLBLM_L_B2 CLBLM_R_X7Y74/CLBLM_M_A4 CLBLM_R_X7Y74/CLBLM_M_B4 INT_L_X4Y68/IMUX_L3 INT_L_X4Y68/WW2END1 INT_L_X4Y71/IMUX_L5 INT_L_X4Y71/NN2BEG3 INT_L_X4Y71/WL1END2 INT_L_X4Y72/NN2A3 INT_L_X4Y73/EL1BEG2 INT_L_X4Y73/IMUX_L6 INT_L_X4Y73/NE2BEG3 INT_L_X4Y73/NN2END3 INT_L_X4Y74/NE2A3 INT_L_X6Y68/WR1END2 INT_L_X6Y68/WW2BEG1 INT_L_X6Y69/WW2A3 INT_L_X6Y71/WW2A3 INT_L_X8Y63/SW2A3 INT_L_X8Y64/BYP_ALT6 INT_L_X8Y64/BYP_BOUNCE6 INT_L_X8Y64/IMUX_L15 INT_L_X8Y64/IMUX_L22 INT_L_X8Y64/IMUX_L7 INT_L_X8Y64/SL1END3 INT_L_X8Y64/SW2BEG3 INT_L_X8Y65/BYP_BOUNCE_N3_6 INT_L_X8Y65/IMUX_L0 INT_L_X8Y65/IMUX_L47 INT_L_X8Y65/SL1BEG3 INT_L_X8Y65/SL1END3 INT_L_X8Y66/ER1END3 INT_L_X8Y66/IMUX_L31 INT_L_X8Y66/SL1BEG3 INT_L_X8Y67/EL1END_S3_0 INT_L_X8Y67/ER1END_N3_3 INT_L_X8Y67/IMUX_L8 INT_L_X8Y68/EL1END0 INT_L_X8Y68/IMUX_L1 INT_L_X8Y68/IMUX_L17 INT_L_X8Y68/IMUX_L32 INT_L_X8Y68/IMUX_L40 INT_L_X8Y68/NR1BEG0 INT_L_X8Y69/IMUX_L1 INT_L_X8Y69/IMUX_L9 INT_L_X8Y69/NL1BEG_N3 INT_L_X8Y69/NR1BEG3 INT_L_X8Y69/NR1END0 INT_L_X8Y69/NW2BEG3 INT_L_X8Y69/WR1BEG_S0 INT_L_X8Y70/EL1END2 INT_L_X8Y70/IMUX_L15 INT_L_X8Y70/IMUX_L5 INT_L_X8Y70/IMUX_L7 INT_L_X8Y70/NN2BEG3 INT_L_X8Y70/NR1BEG3 INT_L_X8Y70/NR1END3 INT_L_X8Y70/NW2A3 INT_L_X8Y70/WR1BEG0 INT_L_X8Y71/IMUX_L14 INT_L_X8Y71/IMUX_L15 INT_L_X8Y71/IMUX_L6 INT_L_X8Y71/IMUX_L7 INT_L_X8Y71/NN2A3 INT_L_X8Y71/NR1END3 INT_L_X8Y71/WR1BEG_S0 INT_L_X8Y72/FAN_ALT3 INT_L_X8Y72/FAN_BOUNCE3 INT_L_X8Y72/IMUX_L27 INT_L_X8Y72/IMUX_L29 INT_L_X8Y72/IMUX_L45 INT_L_X8Y72/IMUX_L7 INT_L_X8Y72/NL1BEG2 INT_L_X8Y72/NN2END3 INT_L_X8Y72/NR1BEG3 INT_L_X8Y72/WR1BEG0 INT_L_X8Y72/WR1BEG_S0 INT_L_X8Y73/IMUX_L19 INT_L_X8Y73/IMUX_L20 INT_L_X8Y73/IMUX_L22 INT_L_X8Y73/IMUX_L27 INT_L_X8Y73/IMUX_L3 INT_L_X8Y73/IMUX_L4 INT_L_X8Y73/NL1END2 INT_L_X8Y73/NR1BEG2 INT_L_X8Y73/NR1END3 INT_L_X8Y73/WR1BEG0 INT_L_X8Y74/IMUX_L4 INT_L_X8Y74/NR1END2 INT_R_X5Y68/WW2A1 INT_R_X5Y69/FAN_ALT3 INT_R_X5Y69/FAN_BOUNCE3 INT_R_X5Y69/IMUX27 INT_R_X5Y69/IMUX31 INT_R_X5Y69/IMUX47 INT_R_X5Y69/IMUX7 INT_R_X5Y69/WW2END3 INT_R_X5Y70/IMUX24 INT_R_X5Y70/IMUX32 INT_R_X5Y70/IMUX40 INT_R_X5Y70/IMUX8 INT_R_X5Y70/WW2END_N0_3 INT_R_X5Y71/IMUX15 INT_R_X5Y71/IMUX31 INT_R_X5Y71/IMUX7 INT_R_X5Y71/WL1BEG2 INT_R_X5Y71/WW2END3 INT_R_X5Y72/IMUX24 INT_R_X5Y72/IMUX32 INT_R_X5Y72/IMUX40 INT_R_X5Y72/IMUX8 INT_R_X5Y72/WW2END_N0_3 INT_R_X5Y73/EL1END2 INT_R_X5Y73/IMUX12 INT_R_X5Y73/IMUX35 INT_R_X5Y73/IMUX4 INT_R_X5Y73/IMUX43 INT_R_X5Y74/IMUX15 INT_R_X5Y74/IMUX22 INT_R_X5Y74/IMUX38 INT_R_X5Y74/IMUX7 INT_R_X5Y74/NE2END3 INT_R_X7Y63/IMUX30 INT_R_X7Y63/IMUX46 INT_R_X7Y63/SW2END3 INT_R_X7Y64/SW2END_N0_3 INT_R_X7Y66/ER1BEG3 INT_R_X7Y66/IMUX13 INT_R_X7Y66/IMUX5 INT_R_X7Y66/SR1END2 INT_R_X7Y67/BYP_ALT5 INT_R_X7Y67/BYP_BOUNCE5 INT_R_X7Y67/FAN_ALT5 INT_R_X7Y67/FAN_BOUNCE5 INT_R_X7Y67/IMUX21 INT_R_X7Y67/IMUX25 INT_R_X7Y67/LOGIC_OUTS1 INT_R_X7Y67/NL1BEG0 INT_R_X7Y67/NL1END_S3_0 INT_R_X7Y67/NR1BEG1 INT_R_X7Y67/SR1BEG2 INT_R_X7Y68/EL1BEG0 INT_R_X7Y68/GFAN1 INT_R_X7Y68/IMUX0 INT_R_X7Y68/IMUX11 INT_R_X7Y68/IMUX24 INT_R_X7Y68/IMUX26 INT_R_X7Y68/IMUX34 INT_R_X7Y68/IMUX35 INT_R_X7Y68/IMUX45 INT_R_X7Y68/NL1END0 INT_R_X7Y68/NR1BEG0 INT_R_X7Y68/NR1END1 INT_R_X7Y68/WR1BEG2 INT_R_X7Y69/IMUX16 INT_R_X7Y69/IMUX17 INT_R_X7Y69/IMUX33 INT_R_X7Y69/IMUX7 INT_R_X7Y69/IMUX9 INT_R_X7Y69/NR1END0 INT_R_X7Y69/SR1END3 INT_R_X7Y69/WR1END_S1_0 INT_R_X7Y69/WW2BEG3 INT_R_X7Y70/EL1BEG2 INT_R_X7Y70/IMUX14 INT_R_X7Y70/IMUX30 INT_R_X7Y70/IMUX8 INT_R_X7Y70/NW2END3 INT_R_X7Y70/SR1BEG3 INT_R_X7Y70/SR1END_N3_3 INT_R_X7Y70/WR1END0 INT_R_X7Y71/WR1END_S1_0 INT_R_X7Y71/WW2BEG3 INT_R_X7Y72/IMUX1 INT_R_X7Y72/WR1END0 INT_R_X7Y72/WR1END_S1_0 INT_R_X7Y73/IMUX0 INT_R_X7Y73/IMUX13 INT_R_X7Y73/IMUX30 INT_R_X7Y73/IMUX46 INT_R_X7Y73/IMUX8 INT_R_X7Y73/NL1BEG2 INT_R_X7Y73/NL1BEG_N3 INT_R_X7Y73/NR1BEG3 INT_R_X7Y73/WR1END0 INT_R_X7Y74/IMUX11 INT_R_X7Y74/IMUX19 INT_R_X7Y74/IMUX27 INT_R_X7Y74/IMUX6 INT_R_X7Y74/NL1END2 INT_R_X7Y74/NR1END3 VBRK_X18Y71/VBRK_WW2A1 VBRK_X18Y72/VBRK_WW2END3 VBRK_X18Y74/VBRK_WW2END3 
pips: CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y73/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y66/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y67/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y69/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y69/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y70/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y70/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y70/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y72/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y72/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y72/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y72/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y74/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y69/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y69/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y69/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X5Y69/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y70/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y70/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y70/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X5Y70/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y71/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y71/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y71/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y72/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y72/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y72/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X5Y72/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y73/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y73/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y73/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y73/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y74/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y74/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y74/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X5Y74/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y67/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y72/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y74/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y74/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y74/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y74/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X4Y68/INT_L.WW2END1->>IMUX_L3 INT_L_X4Y71/INT_L.WL1END2->>IMUX_L5 INT_L_X4Y71/INT_L.WL1END2->>NN2BEG3 INT_L_X4Y73/INT_L.NN2END3->>EL1BEG2 INT_L_X4Y73/INT_L.NN2END3->>IMUX_L6 INT_L_X4Y73/INT_L.NN2END3->>NE2BEG3 INT_L_X6Y68/INT_L.WR1END2->>WW2BEG1 INT_L_X8Y64/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X8Y64/INT_L.SL1END3->>BYP_ALT6 INT_L_X8Y64/INT_L.SL1END3->>IMUX_L15 INT_L_X8Y64/INT_L.SL1END3->>IMUX_L22 INT_L_X8Y64/INT_L.SL1END3->>IMUX_L7 INT_L_X8Y64/INT_L.SL1END3->>SW2BEG3 INT_L_X8Y65/INT_L.BYP_BOUNCE_N3_6->>IMUX_L0 INT_L_X8Y65/INT_L.SL1END3->>IMUX_L47 INT_L_X8Y65/INT_L.SL1END3->>SL1BEG3 INT_L_X8Y66/INT_L.ER1END3->>IMUX_L31 INT_L_X8Y66/INT_L.ER1END3->>SL1BEG3 INT_L_X8Y67/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X8Y68/INT_L.EL1END0->>IMUX_L1 INT_L_X8Y68/INT_L.EL1END0->>IMUX_L17 INT_L_X8Y68/INT_L.EL1END0->>IMUX_L32 INT_L_X8Y68/INT_L.EL1END0->>IMUX_L40 INT_L_X8Y68/INT_L.EL1END0->>NR1BEG0 INT_L_X8Y69/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X8Y69/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X8Y69/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X8Y69/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y69/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y69/INT_L.NR1END0->>NL1BEG_N3 INT_L_X8Y70/INT_L.EL1END2->>IMUX_L5 INT_L_X8Y70/INT_L.NR1END3->>IMUX_L15 INT_L_X8Y70/INT_L.NR1END3->>IMUX_L7 INT_L_X8Y70/INT_L.NR1END3->>NN2BEG3 INT_L_X8Y70/INT_L.NR1END3->>NR1BEG3 INT_L_X8Y71/INT_L.NR1END3->>IMUX_L14 INT_L_X8Y71/INT_L.NR1END3->>IMUX_L15 INT_L_X8Y71/INT_L.NR1END3->>IMUX_L6 INT_L_X8Y71/INT_L.NR1END3->>IMUX_L7 INT_L_X8Y71/INT_L.NR1END3->>WR1BEG_S0 INT_L_X8Y72/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y72/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X8Y72/INT_L.NN2END3->>FAN_ALT3 INT_L_X8Y72/INT_L.NN2END3->>IMUX_L29 INT_L_X8Y72/INT_L.NN2END3->>IMUX_L45 INT_L_X8Y72/INT_L.NN2END3->>IMUX_L7 INT_L_X8Y72/INT_L.NN2END3->>NL1BEG2 INT_L_X8Y72/INT_L.NN2END3->>NR1BEG3 INT_L_X8Y72/INT_L.NN2END3->>WR1BEG_S0 INT_L_X8Y73/INT_L.NL1END2->>IMUX_L19 INT_L_X8Y73/INT_L.NL1END2->>IMUX_L20 INT_L_X8Y73/INT_L.NL1END2->>IMUX_L27 INT_L_X8Y73/INT_L.NL1END2->>IMUX_L3 INT_L_X8Y73/INT_L.NL1END2->>IMUX_L4 INT_L_X8Y73/INT_L.NL1END2->>NR1BEG2 INT_L_X8Y73/INT_L.NR1END3->>IMUX_L22 INT_L_X8Y74/INT_L.NR1END2->>IMUX_L4 INT_R_X5Y69/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y69/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X5Y69/INT_R.WW2END3->>FAN_ALT3 INT_R_X5Y69/INT_R.WW2END3->>IMUX31 INT_R_X5Y69/INT_R.WW2END3->>IMUX47 INT_R_X5Y69/INT_R.WW2END3->>IMUX7 INT_R_X5Y70/INT_R.WW2END_N0_3->>IMUX24 INT_R_X5Y70/INT_R.WW2END_N0_3->>IMUX32 INT_R_X5Y70/INT_R.WW2END_N0_3->>IMUX40 INT_R_X5Y70/INT_R.WW2END_N0_3->>IMUX8 INT_R_X5Y71/INT_R.WW2END3->>IMUX15 INT_R_X5Y71/INT_R.WW2END3->>IMUX31 INT_R_X5Y71/INT_R.WW2END3->>IMUX7 INT_R_X5Y71/INT_R.WW2END3->>WL1BEG2 INT_R_X5Y72/INT_R.WW2END_N0_3->>IMUX24 INT_R_X5Y72/INT_R.WW2END_N0_3->>IMUX32 INT_R_X5Y72/INT_R.WW2END_N0_3->>IMUX40 INT_R_X5Y72/INT_R.WW2END_N0_3->>IMUX8 INT_R_X5Y73/INT_R.EL1END2->>IMUX12 INT_R_X5Y73/INT_R.EL1END2->>IMUX35 INT_R_X5Y73/INT_R.EL1END2->>IMUX4 INT_R_X5Y73/INT_R.EL1END2->>IMUX43 INT_R_X5Y74/INT_R.NE2END3->>IMUX15 INT_R_X5Y74/INT_R.NE2END3->>IMUX22 INT_R_X5Y74/INT_R.NE2END3->>IMUX38 INT_R_X5Y74/INT_R.NE2END3->>IMUX7 INT_R_X7Y63/INT_R.SW2END3->>IMUX30 INT_R_X7Y63/INT_R.SW2END3->>IMUX46 INT_R_X7Y66/INT_R.SR1END2->>ER1BEG3 INT_R_X7Y66/INT_R.SR1END2->>IMUX13 INT_R_X7Y66/INT_R.SR1END2->>IMUX5 INT_R_X7Y67/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y67/INT_R.BYP_BOUNCE5->>FAN_ALT5 INT_R_X7Y67/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X7Y67/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y67/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X7Y67/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X7Y67/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X7Y67/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X7Y67/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X7Y68/INT_R.GFAN1->>IMUX45 INT_R_X7Y68/INT_R.NL1END0->>IMUX0 INT_R_X7Y68/INT_R.NL1END0->>IMUX24 INT_R_X7Y68/INT_R.NL1END0->>NR1BEG0 INT_R_X7Y68/INT_R.NR1END1->>EL1BEG0 INT_R_X7Y68/INT_R.NR1END1->>GFAN1 INT_R_X7Y68/INT_R.NR1END1->>IMUX11 INT_R_X7Y68/INT_R.NR1END1->>IMUX26 INT_R_X7Y68/INT_R.NR1END1->>IMUX34 INT_R_X7Y68/INT_R.NR1END1->>IMUX35 INT_R_X7Y68/INT_R.NR1END1->>WR1BEG2 INT_R_X7Y69/INT_R.NR1END0->>IMUX16 INT_R_X7Y69/INT_R.NR1END0->>IMUX17 INT_R_X7Y69/INT_R.NR1END0->>IMUX33 INT_R_X7Y69/INT_R.NR1END0->>IMUX9 INT_R_X7Y69/INT_R.SR1END3->>IMUX7 INT_R_X7Y69/INT_R.WR1END_S1_0->>WW2BEG3 INT_R_X7Y70/INT_R.NW2END3->>EL1BEG2 INT_R_X7Y70/INT_R.NW2END3->>IMUX14 INT_R_X7Y70/INT_R.NW2END3->>IMUX30 INT_R_X7Y70/INT_R.NW2END3->>SR1BEG3 INT_R_X7Y70/INT_R.WR1END0->>IMUX8 INT_R_X7Y71/INT_R.WR1END_S1_0->>WW2BEG3 INT_R_X7Y72/INT_R.WR1END0->>IMUX1 INT_R_X7Y73/INT_R.NL1BEG_N3->>IMUX13 INT_R_X7Y73/INT_R.NL1BEG_N3->>IMUX30 INT_R_X7Y73/INT_R.NL1BEG_N3->>IMUX46 INT_R_X7Y73/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X7Y73/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X7Y73/INT_R.WR1END0->>IMUX0 INT_R_X7Y73/INT_R.WR1END0->>IMUX8 INT_R_X7Y73/INT_R.WR1END0->>NL1BEG_N3 INT_R_X7Y74/INT_R.NL1END2->>IMUX11 INT_R_X7Y74/INT_R.NL1END2->>IMUX19 INT_R_X7Y74/INT_R.NL1END2->>IMUX27 INT_R_X7Y74/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 89, 

dcom0/r_reg[state][2] - 
wires: BRAM_INT_INTERFACE_L_X6Y69/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X6Y70/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X6Y72/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X6Y73/INT_INTERFACE_WW2END3 BRAM_L_X6Y65/BRAM_WL1END0_4 BRAM_L_X6Y70/BRAM_WW2END1_0 BRAM_L_X6Y70/BRAM_WW2END1_2 BRAM_L_X6Y70/BRAM_WW2END3_3 CLBLL_L_X4Y68/CLBLL_IMUX5 CLBLL_L_X4Y68/CLBLL_L_A6 CLBLL_L_X4Y71/CLBLL_IMUX3 CLBLL_L_X4Y71/CLBLL_L_A2 CLBLL_L_X4Y73/CLBLL_IMUX5 CLBLL_L_X4Y73/CLBLL_L_A6 CLBLM_L_X8Y63/CLBLM_SW2A2 CLBLM_L_X8Y64/CLBLM_IMUX27 CLBLM_L_X8Y64/CLBLM_IMUX28 CLBLM_L_X8Y64/CLBLM_IMUX4 CLBLM_L_X8Y64/CLBLM_M_A6 CLBLM_L_X8Y64/CLBLM_M_B4 CLBLM_L_X8Y64/CLBLM_M_C4 CLBLM_L_X8Y65/CLBLM_IMUX22 CLBLM_L_X8Y65/CLBLM_IMUX38 CLBLM_L_X8Y65/CLBLM_IMUX6 CLBLM_L_X8Y65/CLBLM_L_A1 CLBLM_L_X8Y65/CLBLM_M_C3 CLBLM_L_X8Y65/CLBLM_M_D3 CLBLM_L_X8Y66/CLBLM_IMUX35 CLBLM_L_X8Y66/CLBLM_IMUX43 CLBLM_L_X8Y66/CLBLM_M_C6 CLBLM_L_X8Y66/CLBLM_M_D6 CLBLM_L_X8Y67/CLBLM_ER1BEG1 CLBLM_L_X8Y67/CLBLM_IMUX11 CLBLM_L_X8Y67/CLBLM_M_A4 CLBLM_L_X8Y68/CLBLM_IMUX11 CLBLM_L_X8Y68/CLBLM_IMUX18 CLBLM_L_X8Y68/CLBLM_IMUX35 CLBLM_L_X8Y68/CLBLM_IMUX47 CLBLM_L_X8Y68/CLBLM_M_A4 CLBLM_L_X8Y68/CLBLM_M_B2 CLBLM_L_X8Y68/CLBLM_M_C6 CLBLM_L_X8Y68/CLBLM_M_D5 CLBLM_L_X8Y69/CLBLM_IMUX0 CLBLM_L_X8Y69/CLBLM_IMUX8 CLBLM_L_X8Y69/CLBLM_L_A3 CLBLM_L_X8Y69/CLBLM_M_A5 CLBLM_L_X8Y70/CLBLM_IMUX11 CLBLM_L_X8Y70/CLBLM_IMUX18 CLBLM_L_X8Y70/CLBLM_IMUX3 CLBLM_L_X8Y70/CLBLM_L_A2 CLBLM_L_X8Y70/CLBLM_M_A4 CLBLM_L_X8Y70/CLBLM_M_B2 CLBLM_L_X8Y70/CLBLM_WR1END2 CLBLM_L_X8Y71/CLBLM_IMUX0 CLBLM_L_X8Y71/CLBLM_IMUX24 CLBLM_L_X8Y71/CLBLM_IMUX26 CLBLM_L_X8Y71/CLBLM_IMUX8 CLBLM_L_X8Y71/CLBLM_L_A3 CLBLM_L_X8Y71/CLBLM_L_B4 CLBLM_L_X8Y71/CLBLM_M_A5 CLBLM_L_X8Y71/CLBLM_M_B5 CLBLM_L_X8Y72/CLBLM_IMUX11 CLBLM_L_X8Y72/CLBLM_IMUX15 CLBLM_L_X8Y72/CLBLM_IMUX32 CLBLM_L_X8Y72/CLBLM_IMUX47 CLBLM_L_X8Y72/CLBLM_M_A4 CLBLM_L_X8Y72/CLBLM_M_B1 CLBLM_L_X8Y72/CLBLM_M_C1 CLBLM_L_X8Y72/CLBLM_M_D5 CLBLM_L_X8Y73/CLBLM_IMUX14 CLBLM_L_X8Y73/CLBLM_IMUX24 CLBLM_L_X8Y73/CLBLM_IMUX29 CLBLM_L_X8Y73/CLBLM_IMUX30 CLBLM_L_X8Y73/CLBLM_IMUX5 CLBLM_L_X8Y73/CLBLM_IMUX8 CLBLM_L_X8Y73/CLBLM_L_A6 CLBLM_L_X8Y73/CLBLM_L_B1 CLBLM_L_X8Y73/CLBLM_L_C5 CLBLM_L_X8Y73/CLBLM_M_A5 CLBLM_L_X8Y73/CLBLM_M_B5 CLBLM_L_X8Y73/CLBLM_M_C2 CLBLM_L_X8Y73/CLBLM_WR1END1 CLBLM_L_X8Y74/CLBLM_IMUX7 CLBLM_L_X8Y74/CLBLM_M_A1 CLBLM_L_X8Y74/CLBLM_WR1END0 CLBLM_R_X5Y69/CLBLM_IMUX1 CLBLM_R_X5Y69/CLBLM_IMUX18 CLBLM_R_X5Y69/CLBLM_IMUX32 CLBLM_R_X5Y69/CLBLM_IMUX40 CLBLM_R_X5Y69/CLBLM_M_A3 CLBLM_R_X5Y69/CLBLM_M_B2 CLBLM_R_X5Y69/CLBLM_M_C1 CLBLM_R_X5Y69/CLBLM_M_D1 CLBLM_R_X5Y69/CLBLM_WL1END0 CLBLM_R_X5Y70/CLBLM_IMUX11 CLBLM_R_X5Y70/CLBLM_IMUX27 CLBLM_R_X5Y70/CLBLM_IMUX28 CLBLM_R_X5Y70/CLBLM_IMUX44 CLBLM_R_X5Y70/CLBLM_M_A4 CLBLM_R_X5Y70/CLBLM_M_B4 CLBLM_R_X5Y70/CLBLM_M_C4 CLBLM_R_X5Y70/CLBLM_M_D4 CLBLM_R_X5Y70/CLBLM_WW2END1 CLBLM_R_X5Y71/CLBLM_IMUX17 CLBLM_R_X5Y71/CLBLM_IMUX22 CLBLM_R_X5Y71/CLBLM_IMUX8 CLBLM_R_X5Y71/CLBLM_M_A5 CLBLM_R_X5Y71/CLBLM_M_B3 CLBLM_R_X5Y71/CLBLM_M_C3 CLBLM_R_X5Y72/CLBLM_IMUX11 CLBLM_R_X5Y72/CLBLM_IMUX27 CLBLM_R_X5Y72/CLBLM_IMUX35 CLBLM_R_X5Y72/CLBLM_IMUX43 CLBLM_R_X5Y72/CLBLM_M_A4 CLBLM_R_X5Y72/CLBLM_M_B4 CLBLM_R_X5Y72/CLBLM_M_C6 CLBLM_R_X5Y72/CLBLM_M_D6 CLBLM_R_X5Y72/CLBLM_WW2END1 CLBLM_R_X5Y73/CLBLM_IMUX15 CLBLM_R_X5Y73/CLBLM_IMUX2 CLBLM_R_X5Y73/CLBLM_IMUX31 CLBLM_R_X5Y73/CLBLM_IMUX47 CLBLM_R_X5Y73/CLBLM_M_A2 CLBLM_R_X5Y73/CLBLM_M_B1 CLBLM_R_X5Y73/CLBLM_M_C5 CLBLM_R_X5Y73/CLBLM_M_D5 CLBLM_R_X5Y73/CLBLM_WW2END3 CLBLM_R_X5Y74/CLBLM_IMUX24 CLBLM_R_X5Y74/CLBLM_IMUX32 CLBLM_R_X5Y74/CLBLM_IMUX40 CLBLM_R_X5Y74/CLBLM_IMUX8 CLBLM_R_X5Y74/CLBLM_M_A5 CLBLM_R_X5Y74/CLBLM_M_B5 CLBLM_R_X5Y74/CLBLM_M_C1 CLBLM_R_X5Y74/CLBLM_M_D1 CLBLM_R_X7Y63/CLBLM_IMUX21 CLBLM_R_X7Y63/CLBLM_IMUX37 CLBLM_R_X7Y63/CLBLM_L_C4 CLBLM_R_X7Y63/CLBLM_L_D4 CLBLM_R_X7Y63/CLBLM_SW2A2 CLBLM_R_X7Y66/CLBLM_IMUX0 CLBLM_R_X7Y66/CLBLM_IMUX25 CLBLM_R_X7Y66/CLBLM_L_A3 CLBLM_R_X7Y66/CLBLM_L_B5 CLBLM_R_X7Y67/CLBLM_ER1BEG1 CLBLM_R_X7Y67/CLBLM_IMUX0 CLBLM_R_X7Y67/CLBLM_IMUX30 CLBLM_R_X7Y67/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y67/CLBLM_L_A3 CLBLM_R_X7Y67/CLBLM_L_AQ CLBLM_R_X7Y67/CLBLM_L_C5 CLBLM_R_X7Y68/CLBLM_IMUX17 CLBLM_R_X7Y68/CLBLM_IMUX25 CLBLM_R_X7Y68/CLBLM_IMUX30 CLBLM_R_X7Y68/CLBLM_IMUX32 CLBLM_R_X7Y68/CLBLM_IMUX38 CLBLM_R_X7Y68/CLBLM_IMUX4 CLBLM_R_X7Y68/CLBLM_IMUX9 CLBLM_R_X7Y68/CLBLM_L_A5 CLBLM_R_X7Y68/CLBLM_L_B5 CLBLM_R_X7Y68/CLBLM_L_C5 CLBLM_R_X7Y68/CLBLM_M_A6 CLBLM_R_X7Y68/CLBLM_M_B3 CLBLM_R_X7Y68/CLBLM_M_C1 CLBLM_R_X7Y68/CLBLM_M_D3 CLBLM_R_X7Y69/CLBLM_IMUX10 CLBLM_R_X7Y69/CLBLM_IMUX18 CLBLM_R_X7Y69/CLBLM_IMUX2 CLBLM_R_X7Y69/CLBLM_IMUX21 CLBLM_R_X7Y69/CLBLM_IMUX25 CLBLM_R_X7Y69/CLBLM_L_A4 CLBLM_R_X7Y69/CLBLM_L_B5 CLBLM_R_X7Y69/CLBLM_L_C4 CLBLM_R_X7Y69/CLBLM_M_A2 CLBLM_R_X7Y69/CLBLM_M_B2 CLBLM_R_X7Y70/CLBLM_IMUX13 CLBLM_R_X7Y70/CLBLM_IMUX21 CLBLM_R_X7Y70/CLBLM_IMUX4 CLBLM_R_X7Y70/CLBLM_L_B6 CLBLM_R_X7Y70/CLBLM_L_C4 CLBLM_R_X7Y70/CLBLM_M_A6 CLBLM_R_X7Y70/CLBLM_WR1END2 CLBLM_R_X7Y72/CLBLM_IMUX4 CLBLM_R_X7Y72/CLBLM_M_A6 CLBLM_R_X7Y73/CLBLM_IMUX11 CLBLM_R_X7Y73/CLBLM_IMUX25 CLBLM_R_X7Y73/CLBLM_IMUX34 CLBLM_R_X7Y73/CLBLM_IMUX42 CLBLM_R_X7Y73/CLBLM_IMUX5 CLBLM_R_X7Y73/CLBLM_L_A6 CLBLM_R_X7Y73/CLBLM_L_B5 CLBLM_R_X7Y73/CLBLM_L_C6 CLBLM_R_X7Y73/CLBLM_L_D6 CLBLM_R_X7Y73/CLBLM_M_A4 CLBLM_R_X7Y73/CLBLM_WR1END1 CLBLM_R_X7Y74/CLBLM_IMUX0 CLBLM_R_X7Y74/CLBLM_IMUX16 CLBLM_R_X7Y74/CLBLM_IMUX24 CLBLM_R_X7Y74/CLBLM_IMUX8 CLBLM_R_X7Y74/CLBLM_L_A3 CLBLM_R_X7Y74/CLBLM_L_B3 CLBLM_R_X7Y74/CLBLM_M_A5 CLBLM_R_X7Y74/CLBLM_M_B5 CLBLM_R_X7Y74/CLBLM_WR1END0 INT_L_X4Y68/IMUX_L5 INT_L_X4Y68/SR1END2 INT_L_X4Y69/SR1BEG2 INT_L_X4Y69/WR1END2 INT_L_X4Y71/IMUX_L3 INT_L_X4Y71/WL1END1 INT_L_X4Y73/IMUX_L5 INT_L_X4Y73/WL1END2 INT_L_X6Y69/WL1BEG0 INT_L_X6Y69/WR1END2 INT_L_X6Y70/WW2A1 INT_L_X6Y72/WW2A1 INT_L_X6Y73/WW2A3 INT_L_X8Y63/SW2A2 INT_L_X8Y64/IMUX_L27 INT_L_X8Y64/IMUX_L28 INT_L_X8Y64/IMUX_L4 INT_L_X8Y64/SL1END2 INT_L_X8Y64/SS2END1 INT_L_X8Y64/SW2BEG2 INT_L_X8Y65/IMUX_L22 INT_L_X8Y65/IMUX_L38 INT_L_X8Y65/IMUX_L6 INT_L_X8Y65/SL1BEG2 INT_L_X8Y65/SR1END2 INT_L_X8Y65/SS2A1 INT_L_X8Y66/IMUX_L35 INT_L_X8Y66/IMUX_L43 INT_L_X8Y66/SL1END1 INT_L_X8Y66/SR1BEG2 INT_L_X8Y66/SS2BEG1 INT_L_X8Y67/ER1END1 INT_L_X8Y67/IMUX_L11 INT_L_X8Y67/NR1BEG1 INT_L_X8Y67/SL1BEG1 INT_L_X8Y68/IMUX_L11 INT_L_X8Y68/IMUX_L18 INT_L_X8Y68/IMUX_L35 INT_L_X8Y68/IMUX_L47 INT_L_X8Y68/NL1BEG0 INT_L_X8Y68/NL1END_S3_0 INT_L_X8Y68/NN2BEG1 INT_L_X8Y68/NR1END1 INT_L_X8Y69/IMUX_L0 INT_L_X8Y69/IMUX_L8 INT_L_X8Y69/NL1END0 INT_L_X8Y69/NN2A1 INT_L_X8Y70/IMUX_L11 INT_L_X8Y70/IMUX_L18 INT_L_X8Y70/IMUX_L3 INT_L_X8Y70/NL1BEG0 INT_L_X8Y70/NL1END_S3_0 INT_L_X8Y70/NN2BEG1 INT_L_X8Y70/NN2END1 INT_L_X8Y70/WR1BEG2 INT_L_X8Y71/BYP_ALT0 INT_L_X8Y71/BYP_BOUNCE0 INT_L_X8Y71/FAN_BOUNCE_S3_2 INT_L_X8Y71/IMUX_L0 INT_L_X8Y71/IMUX_L24 INT_L_X8Y71/IMUX_L26 INT_L_X8Y71/IMUX_L8 INT_L_X8Y71/NL1END0 INT_L_X8Y71/NN2A1 INT_L_X8Y72/FAN_ALT2 INT_L_X8Y72/FAN_BOUNCE2 INT_L_X8Y72/IMUX_L11 INT_L_X8Y72/IMUX_L15 INT_L_X8Y72/IMUX_L32 INT_L_X8Y72/IMUX_L47 INT_L_X8Y72/NL1BEG0 INT_L_X8Y72/NL1END_S3_0 INT_L_X8Y72/NN2END1 INT_L_X8Y73/IMUX_L14 INT_L_X8Y73/IMUX_L24 INT_L_X8Y73/IMUX_L29 INT_L_X8Y73/IMUX_L30 INT_L_X8Y73/IMUX_L5 INT_L_X8Y73/IMUX_L8 INT_L_X8Y73/NL1BEG_N3 INT_L_X8Y73/NL1END0 INT_L_X8Y73/NR1BEG3 INT_L_X8Y73/WR1BEG1 INT_L_X8Y73/WR1BEG_S0 INT_L_X8Y74/IMUX_L7 INT_L_X8Y74/NR1END3 INT_L_X8Y74/WR1BEG0 INT_R_X5Y69/IMUX1 INT_R_X5Y69/IMUX18 INT_R_X5Y69/IMUX32 INT_R_X5Y69/IMUX40 INT_R_X5Y69/NL1BEG0 INT_R_X5Y69/NL1END_S3_0 INT_R_X5Y69/WL1END0 INT_R_X5Y69/WR1BEG2 INT_R_X5Y70/IMUX11 INT_R_X5Y70/IMUX27 INT_R_X5Y70/IMUX28 INT_R_X5Y70/IMUX44 INT_R_X5Y70/NL1END0 INT_R_X5Y70/NR1BEG0 INT_R_X5Y70/WW2END1 INT_R_X5Y71/IMUX17 INT_R_X5Y71/IMUX22 INT_R_X5Y71/IMUX8 INT_R_X5Y71/NR1END0 INT_R_X5Y71/SR1END2 INT_R_X5Y71/WL1BEG1 INT_R_X5Y72/IMUX11 INT_R_X5Y72/IMUX27 INT_R_X5Y72/IMUX35 INT_R_X5Y72/IMUX43 INT_R_X5Y72/NL1BEG1 INT_R_X5Y72/SR1BEG2 INT_R_X5Y72/WW2END1 INT_R_X5Y73/IMUX15 INT_R_X5Y73/IMUX2 INT_R_X5Y73/IMUX31 INT_R_X5Y73/IMUX47 INT_R_X5Y73/NL1END1 INT_R_X5Y73/WL1BEG2 INT_R_X5Y73/WW2END3 INT_R_X5Y74/IMUX24 INT_R_X5Y74/IMUX32 INT_R_X5Y74/IMUX40 INT_R_X5Y74/IMUX8 INT_R_X5Y74/WW2END_N0_3 INT_R_X7Y63/IMUX21 INT_R_X7Y63/IMUX37 INT_R_X7Y63/SW2END2 INT_R_X7Y66/IMUX0 INT_R_X7Y66/IMUX25 INT_R_X7Y66/SL1END0 INT_R_X7Y67/ER1BEG1 INT_R_X7Y67/IMUX0 INT_R_X7Y67/IMUX30 INT_R_X7Y67/LOGIC_OUTS0 INT_R_X7Y67/NL1BEG2 INT_R_X7Y67/NL1BEG_N3 INT_R_X7Y67/NR1BEG0 INT_R_X7Y67/NR1BEG3 INT_R_X7Y67/SL1BEG0 INT_R_X7Y68/IMUX17 INT_R_X7Y68/IMUX25 INT_R_X7Y68/IMUX30 INT_R_X7Y68/IMUX32 INT_R_X7Y68/IMUX38 INT_R_X7Y68/IMUX4 INT_R_X7Y68/IMUX9 INT_R_X7Y68/NL1BEG1 INT_R_X7Y68/NL1END2 INT_R_X7Y68/NR1END0 INT_R_X7Y68/NR1END3 INT_R_X7Y69/IMUX10 INT_R_X7Y69/IMUX18 INT_R_X7Y69/IMUX2 INT_R_X7Y69/IMUX21 INT_R_X7Y69/IMUX25 INT_R_X7Y69/NL1END1 INT_R_X7Y69/SR1END2 INT_R_X7Y69/WR1BEG2 INT_R_X7Y70/IMUX13 INT_R_X7Y70/IMUX21 INT_R_X7Y70/IMUX4 INT_R_X7Y70/NN2BEG2 INT_R_X7Y70/SR1BEG2 INT_R_X7Y70/WR1END2 INT_R_X7Y70/WW2BEG1 INT_R_X7Y71/NN2A2 INT_R_X7Y72/IMUX4 INT_R_X7Y72/NL1BEG1 INT_R_X7Y72/NN2END2 INT_R_X7Y72/WW2BEG1 INT_R_X7Y73/BYP_ALT1 INT_R_X7Y73/BYP_BOUNCE1 INT_R_X7Y73/IMUX11 INT_R_X7Y73/IMUX25 INT_R_X7Y73/IMUX34 INT_R_X7Y73/IMUX42 INT_R_X7Y73/IMUX5 INT_R_X7Y73/NL1END1 INT_R_X7Y73/WR1END1 INT_R_X7Y73/WR1END_S1_0 INT_R_X7Y73/WW2BEG3 INT_R_X7Y74/IMUX0 INT_R_X7Y74/IMUX16 INT_R_X7Y74/IMUX24 INT_R_X7Y74/IMUX8 INT_R_X7Y74/WR1END0 VBRK_X18Y72/VBRK_WL1END0 VBRK_X18Y73/VBRK_WW2END1 VBRK_X18Y75/VBRK_WW2END1 VBRK_X18Y76/VBRK_WW2END3 
pips: CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y73/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y66/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y66/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y67/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y69/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y69/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y70/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y70/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y70/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y72/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y72/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y72/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y72/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y74/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y69/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y69/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y69/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y69/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X5Y70/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y70/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y70/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y70/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X5Y71/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y71/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y71/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y72/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y72/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y72/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y72/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y73/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y73/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y73/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y73/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X5Y74/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y74/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y74/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X5Y74/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y67/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y72/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y73/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y74/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y74/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y74/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y74/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X4Y68/INT_L.SR1END2->>IMUX_L5 INT_L_X4Y69/INT_L.WR1END2->>SR1BEG2 INT_L_X4Y71/INT_L.WL1END1->>IMUX_L3 INT_L_X4Y73/INT_L.WL1END2->>IMUX_L5 INT_L_X6Y69/INT_L.WR1END2->>WL1BEG0 INT_L_X8Y64/INT_L.SL1END2->>IMUX_L28 INT_L_X8Y64/INT_L.SL1END2->>SW2BEG2 INT_L_X8Y64/INT_L.SS2END1->>IMUX_L27 INT_L_X8Y64/INT_L.SS2END1->>IMUX_L4 INT_L_X8Y65/INT_L.SR1END2->>IMUX_L22 INT_L_X8Y65/INT_L.SR1END2->>IMUX_L38 INT_L_X8Y65/INT_L.SR1END2->>IMUX_L6 INT_L_X8Y65/INT_L.SR1END2->>SL1BEG2 INT_L_X8Y66/INT_L.SL1END1->>IMUX_L35 INT_L_X8Y66/INT_L.SL1END1->>IMUX_L43 INT_L_X8Y66/INT_L.SL1END1->>SR1BEG2 INT_L_X8Y66/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y67/INT_L.ER1END1->>IMUX_L11 INT_L_X8Y67/INT_L.ER1END1->>NR1BEG1 INT_L_X8Y67/INT_L.ER1END1->>SL1BEG1 INT_L_X8Y68/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X8Y68/INT_L.NR1END1->>IMUX_L11 INT_L_X8Y68/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y68/INT_L.NR1END1->>IMUX_L35 INT_L_X8Y68/INT_L.NR1END1->>NL1BEG0 INT_L_X8Y68/INT_L.NR1END1->>NN2BEG1 INT_L_X8Y69/INT_L.NL1END0->>IMUX_L0 INT_L_X8Y69/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y70/INT_L.NN2END1->>IMUX_L11 INT_L_X8Y70/INT_L.NN2END1->>IMUX_L18 INT_L_X8Y70/INT_L.NN2END1->>IMUX_L3 INT_L_X8Y70/INT_L.NN2END1->>NL1BEG0 INT_L_X8Y70/INT_L.NN2END1->>NN2BEG1 INT_L_X8Y70/INT_L.NN2END1->>WR1BEG2 INT_L_X8Y71/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y71/INT_L.BYP_BOUNCE0->>IMUX_L26 INT_L_X8Y71/INT_L.NL1END0->>BYP_ALT0 INT_L_X8Y71/INT_L.NL1END0->>IMUX_L0 INT_L_X8Y71/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y71/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y72/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y72/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X8Y72/INT_L.NL1END_S3_0->>IMUX_L15 INT_L_X8Y72/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X8Y72/INT_L.NN2END1->>FAN_ALT2 INT_L_X8Y72/INT_L.NN2END1->>IMUX_L11 INT_L_X8Y72/INT_L.NN2END1->>NL1BEG0 INT_L_X8Y73/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X8Y73/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X8Y73/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X8Y73/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X8Y73/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X8Y73/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X8Y73/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y73/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y73/INT_L.NL1END0->>NL1BEG_N3 INT_L_X8Y73/INT_L.NL1END0->>WR1BEG1 INT_L_X8Y74/INT_L.NR1END3->>IMUX_L7 INT_R_X5Y69/INT_R.WL1END0->>IMUX1 INT_R_X5Y69/INT_R.WL1END0->>IMUX18 INT_R_X5Y69/INT_R.WL1END0->>IMUX32 INT_R_X5Y69/INT_R.WL1END0->>IMUX40 INT_R_X5Y69/INT_R.WL1END0->>NL1BEG0 INT_R_X5Y69/INT_R.WL1END0->>WR1BEG2 INT_R_X5Y70/INT_R.NL1END0->>NR1BEG0 INT_R_X5Y70/INT_R.WW2END1->>IMUX11 INT_R_X5Y70/INT_R.WW2END1->>IMUX27 INT_R_X5Y70/INT_R.WW2END1->>IMUX28 INT_R_X5Y70/INT_R.WW2END1->>IMUX44 INT_R_X5Y71/INT_R.NR1END0->>IMUX17 INT_R_X5Y71/INT_R.NR1END0->>IMUX8 INT_R_X5Y71/INT_R.SR1END2->>IMUX22 INT_R_X5Y71/INT_R.SR1END2->>WL1BEG1 INT_R_X5Y72/INT_R.WW2END1->>IMUX11 INT_R_X5Y72/INT_R.WW2END1->>IMUX27 INT_R_X5Y72/INT_R.WW2END1->>IMUX35 INT_R_X5Y72/INT_R.WW2END1->>IMUX43 INT_R_X5Y72/INT_R.WW2END1->>NL1BEG1 INT_R_X5Y72/INT_R.WW2END1->>SR1BEG2 INT_R_X5Y73/INT_R.NL1END1->>IMUX2 INT_R_X5Y73/INT_R.WW2END3->>IMUX15 INT_R_X5Y73/INT_R.WW2END3->>IMUX31 INT_R_X5Y73/INT_R.WW2END3->>IMUX47 INT_R_X5Y73/INT_R.WW2END3->>WL1BEG2 INT_R_X5Y74/INT_R.WW2END_N0_3->>IMUX24 INT_R_X5Y74/INT_R.WW2END_N0_3->>IMUX32 INT_R_X5Y74/INT_R.WW2END_N0_3->>IMUX40 INT_R_X5Y74/INT_R.WW2END_N0_3->>IMUX8 INT_R_X7Y63/INT_R.SW2END2->>IMUX21 INT_R_X7Y63/INT_R.SW2END2->>IMUX37 INT_R_X7Y66/INT_R.SL1END0->>IMUX0 INT_R_X7Y66/INT_R.SL1END0->>IMUX25 INT_R_X7Y67/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X7Y67/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X7Y67/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X7Y67/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X7Y67/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X7Y67/INT_R.NL1BEG_N3->>IMUX30 INT_R_X7Y67/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X7Y67/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X7Y68/INT_R.NL1END2->>IMUX4 INT_R_X7Y68/INT_R.NL1END2->>NL1BEG1 INT_R_X7Y68/INT_R.NR1END0->>IMUX17 INT_R_X7Y68/INT_R.NR1END0->>IMUX25 INT_R_X7Y68/INT_R.NR1END0->>IMUX32 INT_R_X7Y68/INT_R.NR1END0->>IMUX9 INT_R_X7Y68/INT_R.NR1END3->>IMUX30 INT_R_X7Y68/INT_R.NR1END3->>IMUX38 INT_R_X7Y69/INT_R.NL1END1->>IMUX10 INT_R_X7Y69/INT_R.NL1END1->>IMUX18 INT_R_X7Y69/INT_R.NL1END1->>IMUX2 INT_R_X7Y69/INT_R.NL1END1->>IMUX25 INT_R_X7Y69/INT_R.NL1END1->>WR1BEG2 INT_R_X7Y69/INT_R.SR1END2->>IMUX21 INT_R_X7Y70/INT_R.WR1END2->>IMUX13 INT_R_X7Y70/INT_R.WR1END2->>IMUX21 INT_R_X7Y70/INT_R.WR1END2->>IMUX4 INT_R_X7Y70/INT_R.WR1END2->>NN2BEG2 INT_R_X7Y70/INT_R.WR1END2->>SR1BEG2 INT_R_X7Y70/INT_R.WR1END2->>WW2BEG1 INT_R_X7Y72/INT_R.NN2END2->>IMUX4 INT_R_X7Y72/INT_R.NN2END2->>NL1BEG1 INT_R_X7Y72/INT_R.NN2END2->>WW2BEG1 INT_R_X7Y73/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y73/INT_R.BYP_BOUNCE1->>IMUX5 INT_R_X7Y73/INT_R.NL1END1->>IMUX25 INT_R_X7Y73/INT_R.NL1END1->>IMUX34 INT_R_X7Y73/INT_R.NL1END1->>IMUX42 INT_R_X7Y73/INT_R.WR1END1->>BYP_ALT1 INT_R_X7Y73/INT_R.WR1END1->>IMUX11 INT_R_X7Y73/INT_R.WR1END_S1_0->>WW2BEG3 INT_R_X7Y74/INT_R.WR1END0->>IMUX0 INT_R_X7Y74/INT_R.WR1END0->>IMUX16 INT_R_X7Y74/INT_R.WR1END0->>IMUX24 INT_R_X7Y74/INT_R.WR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 91, 

FSM_sequential_r[state][0]_i_2_n_0 - 
wires: CLBLM_L_X8Y66/CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y66/CLBLM_M_BMUX CLBLM_L_X8Y67/CLBLM_IMUX7 CLBLM_L_X8Y67/CLBLM_M_A1 INT_L_X8Y66/LOGIC_OUTS_L21 INT_L_X8Y66/NR1BEG3 INT_L_X8Y67/IMUX_L7 INT_L_X8Y67/NR1END3 
pips: CLBLM_L_X8Y66/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y67/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y66/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X8Y67/INT_L.NR1END3->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/p_0_in39_in - 
wires: BRAM_INT_INTERFACE_L_X6Y63/INT_INTERFACE_EE2BEG1 BRAM_L_X6Y60/BRAM_EE2BEG1_3 CLBLL_L_X2Y67/CLBLL_IMUX14 CLBLL_L_X2Y67/CLBLL_L_B1 CLBLL_L_X4Y62/CLBLL_IMUX27 CLBLL_L_X4Y62/CLBLL_LL_B4 CLBLL_L_X4Y63/CLBLL_WW2END1 CLBLL_L_X4Y66/CLBLL_WR1END2 CLBLM_L_X8Y63/CLBLM_ER1BEG2 CLBLM_L_X8Y63/CLBLM_IMUX21 CLBLM_L_X8Y63/CLBLM_L_C4 CLBLM_L_X8Y66/CLBLM_IMUX27 CLBLM_L_X8Y66/CLBLM_M_B4 CLBLM_L_X8Y66/CLBLM_WR1END3 CLBLM_R_X3Y63/CLBLM_IMUX20 CLBLM_R_X3Y63/CLBLM_L_C2 CLBLM_R_X3Y63/CLBLM_WW2END1 CLBLM_R_X3Y66/CLBLM_IMUX33 CLBLM_R_X3Y66/CLBLM_IMUX9 CLBLM_R_X3Y66/CLBLM_L_A5 CLBLM_R_X3Y66/CLBLM_L_C1 CLBLM_R_X3Y66/CLBLM_WR1END2 CLBLM_R_X5Y63/CLBLM_EE2BEG1 CLBLM_R_X5Y63/CLBLM_IMUX19 CLBLM_R_X5Y63/CLBLM_IMUX21 CLBLM_R_X5Y63/CLBLM_IMUX27 CLBLM_R_X5Y63/CLBLM_IMUX7 CLBLM_R_X5Y63/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y63/CLBLM_L_B2 CLBLM_R_X5Y63/CLBLM_L_BQ CLBLM_R_X5Y63/CLBLM_L_C4 CLBLM_R_X5Y63/CLBLM_M_A1 CLBLM_R_X5Y63/CLBLM_M_B4 CLBLM_R_X5Y64/CLBLM_IMUX11 CLBLM_R_X5Y64/CLBLM_IMUX26 CLBLM_R_X5Y64/CLBLM_L_B4 CLBLM_R_X5Y64/CLBLM_M_A4 CLBLM_R_X5Y65/CLBLM_IMUX10 CLBLM_R_X5Y65/CLBLM_L_A4 CLBLM_R_X7Y63/CLBLM_ER1BEG2 CLBLM_R_X7Y66/CLBLM_IMUX15 CLBLM_R_X7Y66/CLBLM_IMUX22 CLBLM_R_X7Y66/CLBLM_IMUX38 CLBLM_R_X7Y66/CLBLM_M_B1 CLBLM_R_X7Y66/CLBLM_M_C3 CLBLM_R_X7Y66/CLBLM_M_D3 CLBLM_R_X7Y66/CLBLM_WR1END3 CLBLM_R_X7Y67/CLBLM_IMUX19 CLBLM_R_X7Y67/CLBLM_IMUX3 CLBLM_R_X7Y67/CLBLM_L_A2 CLBLM_R_X7Y67/CLBLM_L_B2 INT_L_X2Y67/BYP_ALT2 INT_L_X2Y67/BYP_BOUNCE2 INT_L_X2Y67/IMUX_L14 INT_L_X2Y67/NW2END2 INT_L_X2Y68/BYP_BOUNCE_N3_2 INT_L_X4Y62/IMUX_L27 INT_L_X4Y62/SR1END1 INT_L_X4Y63/SR1BEG1 INT_L_X4Y63/WL1END0 INT_L_X4Y63/WW2A1 INT_L_X4Y66/NW2END1 INT_L_X4Y66/WR1BEG2 INT_L_X6Y63/EE2A1 INT_L_X8Y63/ER1END2 INT_L_X8Y63/IMUX_L21 INT_L_X8Y63/NR1BEG2 INT_L_X8Y64/NN2BEG2 INT_L_X8Y64/NR1END2 INT_L_X8Y65/NN2A2 INT_L_X8Y66/IMUX_L27 INT_L_X8Y66/NN2END2 INT_L_X8Y66/WR1BEG3 INT_R_X3Y63/IMUX20 INT_R_X3Y63/WW2END1 INT_R_X3Y66/FAN_ALT5 INT_R_X3Y66/FAN_BOUNCE5 INT_R_X3Y66/IMUX33 INT_R_X3Y66/IMUX9 INT_R_X3Y66/NW2BEG2 INT_R_X3Y66/WR1END2 INT_R_X3Y67/NW2A2 INT_R_X5Y63/BYP_ALT5 INT_R_X5Y63/BYP_BOUNCE5 INT_R_X5Y63/EE2BEG1 INT_R_X5Y63/IMUX19 INT_R_X5Y63/IMUX21 INT_R_X5Y63/IMUX27 INT_R_X5Y63/IMUX7 INT_R_X5Y63/LOGIC_OUTS1 INT_R_X5Y63/NR1BEG1 INT_R_X5Y63/WL1BEG0 INT_R_X5Y63/WW2BEG1 INT_R_X5Y64/IMUX11 INT_R_X5Y64/IMUX26 INT_R_X5Y64/NR1BEG1 INT_R_X5Y64/NR1END1 INT_R_X5Y65/IMUX10 INT_R_X5Y65/NR1END1 INT_R_X5Y65/NW2BEG1 INT_R_X5Y66/NW2A1 INT_R_X7Y63/EE2END1 INT_R_X7Y63/ER1BEG2 INT_R_X7Y66/IMUX15 INT_R_X7Y66/IMUX22 INT_R_X7Y66/IMUX38 INT_R_X7Y66/NL1BEG2 INT_R_X7Y66/WR1END3 INT_R_X7Y67/IMUX19 INT_R_X7Y67/IMUX3 INT_R_X7Y67/NL1END2 VBRK_X18Y66/VBRK_EE2BEG1 
pips: CLBLL_L_X2Y67/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y62/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y66/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y63/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X2Y67/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X2Y67/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X2Y67/INT_L.NW2END2->>BYP_ALT2 INT_L_X4Y62/INT_L.SR1END1->>IMUX_L27 INT_L_X4Y63/INT_L.WL1END0->>SR1BEG1 INT_L_X4Y66/INT_L.NW2END1->>WR1BEG2 INT_L_X8Y63/INT_L.ER1END2->>IMUX_L21 INT_L_X8Y63/INT_L.ER1END2->>NR1BEG2 INT_L_X8Y64/INT_L.NR1END2->>NN2BEG2 INT_L_X8Y66/INT_L.NN2END2->>IMUX_L27 INT_L_X8Y66/INT_L.NN2END2->>WR1BEG3 INT_R_X3Y63/INT_R.WW2END1->>IMUX20 INT_R_X3Y66/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y66/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X3Y66/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X3Y66/INT_R.WR1END2->>FAN_ALT5 INT_R_X3Y66/INT_R.WR1END2->>NW2BEG2 INT_R_X5Y63/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y63/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X5Y63/INT_R.BYP_BOUNCE5->>IMUX7 INT_R_X5Y63/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X5Y63/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X5Y63/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X5Y63/INT_R.LOGIC_OUTS1->>IMUX27 INT_R_X5Y63/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X5Y63/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X5Y63/INT_R.LOGIC_OUTS1->>WW2BEG1 INT_R_X5Y64/INT_R.NR1END1->>IMUX11 INT_R_X5Y64/INT_R.NR1END1->>IMUX26 INT_R_X5Y64/INT_R.NR1END1->>NR1BEG1 INT_R_X5Y65/INT_R.NR1END1->>IMUX10 INT_R_X5Y65/INT_R.NR1END1->>NW2BEG1 INT_R_X7Y63/INT_R.EE2END1->>ER1BEG2 INT_R_X7Y66/INT_R.WR1END3->>IMUX15 INT_R_X7Y66/INT_R.WR1END3->>IMUX22 INT_R_X7Y66/INT_R.WR1END3->>IMUX38 INT_R_X7Y66/INT_R.WR1END3->>NL1BEG2 INT_R_X7Y67/INT_R.NL1END2->>IMUX19 INT_R_X7Y67/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

dcom_uart0/r_reg[tcnt_n_0_][0] - 
wires: BRAM_INT_INTERFACE_L_X6Y63/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X6Y66/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y60/BRAM_EE2BEG0_3 BRAM_L_X6Y65/BRAM_EE2BEG0_1 CLBLL_L_X4Y62/CLBLL_IMUX15 CLBLL_L_X4Y62/CLBLL_LL_B1 CLBLL_L_X4Y63/CLBLL_WR1END1 CLBLM_L_X8Y63/CLBLM_ER1BEG1 CLBLM_L_X8Y63/CLBLM_IMUX20 CLBLM_L_X8Y63/CLBLM_L_C2 CLBLM_L_X8Y66/CLBLM_EL1BEG3 CLBLM_L_X8Y66/CLBLM_IMUX15 CLBLM_L_X8Y66/CLBLM_M_B1 CLBLM_R_X3Y63/CLBLM_IMUX33 CLBLM_R_X3Y63/CLBLM_L_C1 CLBLM_R_X3Y63/CLBLM_WR1END1 CLBLM_R_X3Y66/CLBLM_IMUX0 CLBLM_R_X3Y66/CLBLM_IMUX21 CLBLM_R_X3Y66/CLBLM_L_A3 CLBLM_R_X3Y66/CLBLM_L_C4 CLBLM_R_X3Y67/CLBLM_IMUX41 CLBLM_R_X3Y67/CLBLM_L_D1 CLBLM_R_X5Y63/CLBLM_EE2BEG0 CLBLM_R_X5Y63/CLBLM_IMUX0 CLBLM_R_X5Y63/CLBLM_IMUX24 CLBLM_R_X5Y63/CLBLM_IMUX30 CLBLM_R_X5Y63/CLBLM_IMUX8 CLBLM_R_X5Y63/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y63/CLBLM_L_A3 CLBLM_R_X5Y63/CLBLM_L_AQ CLBLM_R_X5Y63/CLBLM_L_C5 CLBLM_R_X5Y63/CLBLM_M_A5 CLBLM_R_X5Y63/CLBLM_M_B5 CLBLM_R_X5Y64/CLBLM_IMUX19 CLBLM_R_X5Y64/CLBLM_IMUX8 CLBLM_R_X5Y64/CLBLM_L_B2 CLBLM_R_X5Y64/CLBLM_M_A5 CLBLM_R_X5Y65/CLBLM_IMUX0 CLBLM_R_X5Y65/CLBLM_L_A3 CLBLM_R_X5Y66/CLBLM_EE2BEG0 CLBLM_R_X7Y63/CLBLM_ER1BEG1 CLBLM_R_X7Y66/CLBLM_EL1BEG3 CLBLM_R_X7Y66/CLBLM_IMUX24 CLBLM_R_X7Y66/CLBLM_IMUX32 CLBLM_R_X7Y66/CLBLM_IMUX40 CLBLM_R_X7Y66/CLBLM_M_B5 CLBLM_R_X7Y66/CLBLM_M_C1 CLBLM_R_X7Y66/CLBLM_M_D1 CLBLM_R_X7Y67/CLBLM_IMUX16 CLBLM_R_X7Y67/CLBLM_IMUX9 CLBLM_R_X7Y67/CLBLM_L_A5 CLBLM_R_X7Y67/CLBLM_L_B3 INT_L_X4Y62/IMUX_L15 INT_L_X4Y62/WL1END3 INT_L_X4Y63/WL1END_N1_3 INT_L_X4Y63/WR1BEG1 INT_L_X6Y63/EE2A0 INT_L_X6Y66/EE2A0 INT_L_X8Y63/ER1END1 INT_L_X8Y63/IMUX_L20 INT_L_X8Y66/EL1END3 INT_L_X8Y66/IMUX_L15 INT_R_X3Y63/IMUX33 INT_R_X3Y63/NL1BEG0 INT_R_X3Y63/NL1END_S3_0 INT_R_X3Y63/WR1END1 INT_R_X3Y64/NL1END0 INT_R_X3Y64/NN2BEG0 INT_R_X3Y65/NN2A0 INT_R_X3Y65/NN2END_S2_0 INT_R_X3Y66/IMUX0 INT_R_X3Y66/IMUX21 INT_R_X3Y66/NL1BEG_N3 INT_R_X3Y66/NN2END0 INT_R_X3Y66/NR1BEG0 INT_R_X3Y67/IMUX41 INT_R_X3Y67/NR1END0 INT_R_X5Y62/WL1BEG3 INT_R_X5Y63/EE2BEG0 INT_R_X5Y63/IMUX0 INT_R_X5Y63/IMUX24 INT_R_X5Y63/IMUX30 INT_R_X5Y63/IMUX8 INT_R_X5Y63/LOGIC_OUTS0 INT_R_X5Y63/NL1BEG2 INT_R_X5Y63/NL1BEG_N3 INT_R_X5Y63/NR1BEG0 INT_R_X5Y63/WL1BEG_N3 INT_R_X5Y64/IMUX19 INT_R_X5Y64/IMUX8 INT_R_X5Y64/NL1END2 INT_R_X5Y64/NR1BEG0 INT_R_X5Y64/NR1END0 INT_R_X5Y65/IMUX0 INT_R_X5Y65/NR1BEG0 INT_R_X5Y65/NR1END0 INT_R_X5Y66/EE2BEG0 INT_R_X5Y66/NR1END0 INT_R_X7Y63/EE2END0 INT_R_X7Y63/ER1BEG1 INT_R_X7Y66/EE2END0 INT_R_X7Y66/EL1BEG3 INT_R_X7Y66/IMUX24 INT_R_X7Y66/IMUX32 INT_R_X7Y66/IMUX40 INT_R_X7Y66/NR1BEG0 INT_R_X7Y67/EL1BEG_N3 INT_R_X7Y67/IMUX16 INT_R_X7Y67/IMUX9 INT_R_X7Y67/NR1END0 VBRK_X18Y66/VBRK_EE2BEG0 VBRK_X18Y69/VBRK_EE2BEG0 
pips: CLBLL_L_X4Y62/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y66/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y63/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X4Y62/INT_L.WL1END3->>IMUX_L15 INT_L_X4Y63/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X8Y63/INT_L.ER1END1->>IMUX_L20 INT_L_X8Y66/INT_L.EL1END3->>IMUX_L15 INT_R_X3Y63/INT_R.WR1END1->>IMUX33 INT_R_X3Y63/INT_R.WR1END1->>NL1BEG0 INT_R_X3Y64/INT_R.NL1END0->>NN2BEG0 INT_R_X3Y66/INT_R.NL1BEG_N3->>IMUX21 INT_R_X3Y66/INT_R.NN2END0->>IMUX0 INT_R_X3Y66/INT_R.NN2END0->>NL1BEG_N3 INT_R_X3Y66/INT_R.NN2END0->>NR1BEG0 INT_R_X3Y67/INT_R.NR1END0->>IMUX41 INT_R_X5Y63/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X5Y63/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X5Y63/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X5Y63/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X5Y63/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X5Y63/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X5Y63/INT_R.LOGIC_OUTS0->>WL1BEG_N3 INT_R_X5Y63/INT_R.NL1BEG_N3->>IMUX30 INT_R_X5Y63/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X5Y64/INT_R.NL1END2->>IMUX19 INT_R_X5Y64/INT_R.NR1END0->>IMUX8 INT_R_X5Y64/INT_R.NR1END0->>NR1BEG0 INT_R_X5Y65/INT_R.NR1END0->>IMUX0 INT_R_X5Y65/INT_R.NR1END0->>NR1BEG0 INT_R_X5Y66/INT_R.NR1END0->>EE2BEG0 INT_R_X7Y63/INT_R.EE2END0->>ER1BEG1 INT_R_X7Y66/INT_R.EE2END0->>IMUX24 INT_R_X7Y66/INT_R.EE2END0->>IMUX32 INT_R_X7Y66/INT_R.EE2END0->>IMUX40 INT_R_X7Y66/INT_R.EE2END0->>NR1BEG0 INT_R_X7Y67/INT_R.NR1END0->>EL1BEG_N3 INT_R_X7Y67/INT_R.NR1END0->>IMUX16 INT_R_X7Y67/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

FSM_sequential_r[state][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_r[state][1]_i_2_n_0 - 
wires: CLBLM_R_X7Y67/CLBLM_IMUX26 CLBLM_R_X7Y67/CLBLM_L_B4 CLBLM_R_X7Y68/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y68/CLBLM_L_B INT_R_X7Y67/IMUX26 INT_R_X7Y67/SL1END1 INT_R_X7Y68/LOGIC_OUTS9 INT_R_X7Y68/SL1BEG1 
pips: CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y68/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y67/INT_R.SL1END1->>IMUX26 INT_R_X7Y68/INT_R.LOGIC_OUTS9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/r_reg[len_n_0_][5] - 
wires: CLBLM_R_X7Y68/CLBLM_IMUX16 CLBLM_R_X7Y68/CLBLM_IMUX20 CLBLM_R_X7Y68/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y68/CLBLM_L_AQ CLBLM_R_X7Y68/CLBLM_L_B3 CLBLM_R_X7Y68/CLBLM_L_C2 CLBLM_R_X7Y70/CLBLM_IMUX46 CLBLM_R_X7Y70/CLBLM_L_D5 INT_R_X7Y68/BYP_ALT0 INT_R_X7Y68/BYP_BOUNCE0 INT_R_X7Y68/IMUX16 INT_R_X7Y68/IMUX20 INT_R_X7Y68/LOGIC_OUTS0 INT_R_X7Y68/NN2BEG0 INT_R_X7Y69/NN2A0 INT_R_X7Y69/NN2END_S2_0 INT_R_X7Y70/IMUX46 INT_R_X7Y70/NL1BEG_N3 INT_R_X7Y70/NN2END0 
pips: CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y68/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X7Y68/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y68/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X7Y68/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X7Y68/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X7Y68/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X7Y70/INT_R.NL1BEG_N3->>IMUX46 INT_R_X7Y70/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom0/r[len][5]_i_3_n_0 - 
wires: CLBLM_R_X7Y68/CLBLM_IMUX14 CLBLM_R_X7Y68/CLBLM_IMUX23 CLBLM_R_X7Y68/CLBLM_IMUX6 CLBLM_R_X7Y68/CLBLM_L_A1 CLBLM_R_X7Y68/CLBLM_L_B1 CLBLM_R_X7Y68/CLBLM_L_C3 CLBLM_R_X7Y70/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y70/CLBLM_L_D INT_R_X7Y68/IMUX14 INT_R_X7Y68/IMUX23 INT_R_X7Y68/IMUX6 INT_R_X7Y68/SL1END3 INT_R_X7Y69/SL1BEG3 INT_R_X7Y69/SL1END3 INT_R_X7Y70/LOGIC_OUTS11 INT_R_X7Y70/SL1BEG3 
pips: CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y70/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X7Y68/INT_R.SL1END3->>IMUX14 INT_R_X7Y68/INT_R.SL1END3->>IMUX23 INT_R_X7Y68/INT_R.SL1END3->>IMUX6 INT_R_X7Y69/INT_R.SL1END3->>SL1BEG3 INT_R_X7Y70/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

FSM_sequential_r[state][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_r[state][2]_i_3_n_0 - 
wires: CLBLM_R_X7Y67/CLBLM_IMUX10 CLBLM_R_X7Y67/CLBLM_L_A4 CLBLM_R_X7Y68/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y68/CLBLM_L_C INT_R_X7Y67/IMUX10 INT_R_X7Y67/SR1BEG_S0 INT_R_X7Y67/SR1END3 INT_R_X7Y68/LOGIC_OUTS10 INT_R_X7Y68/SR1BEG3 INT_R_X7Y68/SR1END_N3_3 
pips: CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y68/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y67/INT_R.SR1BEG_S0->>IMUX10 INT_R_X7Y67/INT_R.SR1END3->>SR1BEG_S0 INT_R_X7Y68/INT_R.LOGIC_OUTS10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_r[state][2]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[state]0 - 
wires: CLBLM_L_X8Y65/CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y65/CLBLM_M_BMUX CLBLM_L_X8Y66/CLBLM_NW2A3 CLBLM_R_X7Y66/CLBLM_IMUX14 CLBLM_R_X7Y66/CLBLM_L_B1 CLBLM_R_X7Y66/CLBLM_NW2A3 INT_L_X8Y65/LOGIC_OUTS_L21 INT_L_X8Y65/NW2BEG3 INT_L_X8Y66/NW2A3 INT_R_X7Y66/IMUX14 INT_R_X7Y66/NW2END3 
pips: CLBLM_L_X8Y65/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X8Y65/INT_L.LOGIC_OUTS_L21->>NW2BEG3 INT_R_X7Y66/INT_R.NW2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][31]_i_3_n_0 - 
wires: CLBLM_L_X8Y66/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y66/CLBLM_M_AMUX CLBLM_L_X8Y66/CLBLM_WL1END1 CLBLM_L_X8Y67/CLBLM_WR1END3 CLBLM_R_X7Y66/CLBLM_IMUX19 CLBLM_R_X7Y66/CLBLM_L_B2 CLBLM_R_X7Y66/CLBLM_WL1END1 CLBLM_R_X7Y67/CLBLM_IMUX23 CLBLM_R_X7Y67/CLBLM_L_C3 CLBLM_R_X7Y67/CLBLM_WR1END3 INT_L_X8Y66/LOGIC_OUTS_L20 INT_L_X8Y66/NR1BEG2 INT_L_X8Y66/WL1BEG1 INT_L_X8Y67/NR1END2 INT_L_X8Y67/WR1BEG3 INT_R_X7Y66/IMUX19 INT_R_X7Y66/WL1END1 INT_R_X7Y67/IMUX23 INT_R_X7Y67/WR1END3 
pips: CLBLM_L_X8Y66/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X8Y66/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X8Y66/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_L_X8Y67/INT_L.NR1END2->>WR1BEG3 INT_R_X7Y66/INT_R.WL1END1->>IMUX19 INT_R_X7Y67/INT_R.WR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

duarto[dready] - 
wires: BRAM_INT_INTERFACE_L_X6Y66/INT_INTERFACE_WW2A0 BRAM_L_X6Y65/BRAM_WW2A0_1 CLBLL_L_X4Y63/CLBLL_IMUX26 CLBLL_L_X4Y63/CLBLL_L_B4 CLBLL_L_X4Y63/CLBLL_SE2A1 CLBLL_L_X4Y65/CLBLL_WL1END3 CLBLM_L_X8Y64/CLBLM_ER1BEG3 CLBLM_L_X8Y64/CLBLM_IMUX31 CLBLM_L_X8Y64/CLBLM_IMUX8 CLBLM_L_X8Y64/CLBLM_M_A5 CLBLM_L_X8Y64/CLBLM_M_C5 CLBLM_L_X8Y64/CLBLM_SE2A0 CLBLM_L_X8Y65/CLBLM_IMUX18 CLBLM_L_X8Y65/CLBLM_IMUX28 CLBLM_L_X8Y65/CLBLM_M_B2 CLBLM_L_X8Y65/CLBLM_M_C4 CLBLM_L_X8Y65/CLBLM_NE2A2 CLBLM_L_X8Y66/CLBLM_IMUX29 CLBLM_L_X8Y66/CLBLM_M_C2 CLBLM_L_X8Y67/CLBLM_NW2A2 CLBLM_L_X8Y68/CLBLM_IMUX28 CLBLM_L_X8Y68/CLBLM_IMUX43 CLBLM_L_X8Y68/CLBLM_M_C4 CLBLM_L_X8Y68/CLBLM_M_D6 CLBLM_R_X3Y63/CLBLM_SE2A1 CLBLM_R_X3Y65/CLBLM_IMUX39 CLBLM_R_X3Y65/CLBLM_L_D3 CLBLM_R_X3Y65/CLBLM_WL1END3 CLBLM_R_X5Y66/CLBLM_WW2A0 CLBLM_R_X7Y63/CLBLM_IMUX13 CLBLM_R_X7Y63/CLBLM_IMUX23 CLBLM_R_X7Y63/CLBLM_IMUX39 CLBLM_R_X7Y63/CLBLM_L_B6 CLBLM_R_X7Y63/CLBLM_L_C3 CLBLM_R_X7Y63/CLBLM_L_D3 CLBLM_R_X7Y64/CLBLM_ER1BEG3 CLBLM_R_X7Y64/CLBLM_IMUX35 CLBLM_R_X7Y64/CLBLM_IMUX37 CLBLM_R_X7Y64/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y64/CLBLM_L_D4 CLBLM_R_X7Y64/CLBLM_M_C6 CLBLM_R_X7Y64/CLBLM_M_CQ CLBLM_R_X7Y64/CLBLM_SE2A0 CLBLM_R_X7Y65/CLBLM_NE2A2 CLBLM_R_X7Y66/CLBLM_IMUX26 CLBLM_R_X7Y66/CLBLM_L_B4 CLBLM_R_X7Y67/CLBLM_IMUX20 CLBLM_R_X7Y67/CLBLM_L_C2 CLBLM_R_X7Y67/CLBLM_NW2A2 CLBLM_R_X7Y69/CLBLM_IMUX12 CLBLM_R_X7Y69/CLBLM_IMUX4 CLBLM_R_X7Y69/CLBLM_M_A6 CLBLM_R_X7Y69/CLBLM_M_B6 INT_L_X4Y63/IMUX_L26 INT_L_X4Y63/SE2END1 INT_L_X4Y65/WL1BEG3 INT_L_X4Y66/WL1BEG_N3 INT_L_X4Y66/WW2END0 INT_L_X6Y66/EL1BEG0 INT_L_X6Y66/NW2END1 INT_L_X6Y66/WW2BEG0 INT_L_X8Y64/ER1END3 INT_L_X8Y64/IMUX_L31 INT_L_X8Y64/IMUX_L8 INT_L_X8Y64/SE2END0 INT_L_X8Y65/ER1END_N3_3 INT_L_X8Y65/FAN_ALT7 INT_L_X8Y65/FAN_BOUNCE7 INT_L_X8Y65/IMUX_L18 INT_L_X8Y65/IMUX_L28 INT_L_X8Y65/NE2END2 INT_L_X8Y65/NR1BEG2 INT_L_X8Y66/IMUX_L29 INT_L_X8Y66/NN2BEG2 INT_L_X8Y66/NR1END2 INT_L_X8Y66/NW2BEG2 INT_L_X8Y67/NN2A2 INT_L_X8Y67/NW2A2 INT_L_X8Y68/IMUX_L28 INT_L_X8Y68/IMUX_L43 INT_L_X8Y68/NN2END2 INT_R_X3Y63/SE2A1 INT_R_X3Y64/SE2BEG1 INT_R_X3Y64/SR1END1 INT_R_X3Y65/IMUX39 INT_R_X3Y65/SR1BEG1 INT_R_X3Y65/SR1BEG_S0 INT_R_X3Y65/WL1END3 INT_R_X3Y66/WL1END_N1_3 INT_R_X5Y66/WW2A0 INT_R_X7Y63/FAN_ALT3 INT_R_X7Y63/FAN_BOUNCE3 INT_R_X7Y63/IMUX13 INT_R_X7Y63/IMUX23 INT_R_X7Y63/IMUX39 INT_R_X7Y63/SR1END3 INT_R_X7Y64/ER1BEG3 INT_R_X7Y64/FAN_ALT5 INT_R_X7Y64/FAN_BOUNCE5 INT_R_X7Y64/IMUX35 INT_R_X7Y64/IMUX37 INT_R_X7Y64/LOGIC_OUTS6 INT_R_X7Y64/NE2BEG2 INT_R_X7Y64/NL1BEG1 INT_R_X7Y64/SE2A0 INT_R_X7Y64/SR1BEG3 INT_R_X7Y64/SR1END_N3_3 INT_R_X7Y65/EL1END_S3_0 INT_R_X7Y65/NE2A2 INT_R_X7Y65/NL1END1 INT_R_X7Y65/NR1BEG1 INT_R_X7Y65/NW2BEG1 INT_R_X7Y65/SE2BEG0 INT_R_X7Y65/SL1END0 INT_R_X7Y66/EL1END0 INT_R_X7Y66/IMUX26 INT_R_X7Y66/NR1END1 INT_R_X7Y66/NW2A1 INT_R_X7Y66/SL1BEG0 INT_R_X7Y67/IMUX20 INT_R_X7Y67/NN2BEG2 INT_R_X7Y67/NW2END2 INT_R_X7Y68/NN2A2 INT_R_X7Y69/IMUX12 INT_R_X7Y69/IMUX4 INT_R_X7Y69/NN2END2 VBRK_X18Y69/VBRK_WW2A0 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y66/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y64/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X4Y63/INT_L.SE2END1->>IMUX_L26 INT_L_X4Y66/INT_L.WW2END0->>WL1BEG_N3 INT_L_X6Y66/INT_L.NW2END1->>EL1BEG0 INT_L_X6Y66/INT_L.NW2END1->>WW2BEG0 INT_L_X8Y64/INT_L.ER1END3->>IMUX_L31 INT_L_X8Y64/INT_L.SE2END0->>IMUX_L8 INT_L_X8Y65/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y65/INT_L.FAN_BOUNCE7->>IMUX_L18 INT_L_X8Y65/INT_L.NE2END2->>FAN_ALT7 INT_L_X8Y65/INT_L.NE2END2->>IMUX_L28 INT_L_X8Y65/INT_L.NE2END2->>NR1BEG2 INT_L_X8Y66/INT_L.NR1END2->>IMUX_L29 INT_L_X8Y66/INT_L.NR1END2->>NN2BEG2 INT_L_X8Y66/INT_L.NR1END2->>NW2BEG2 INT_L_X8Y68/INT_L.NN2END2->>IMUX_L28 INT_L_X8Y68/INT_L.NN2END2->>IMUX_L43 INT_R_X3Y64/INT_R.SR1END1->>SE2BEG1 INT_R_X3Y65/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X3Y65/INT_R.WL1END3->>IMUX39 INT_R_X3Y65/INT_R.WL1END3->>SR1BEG_S0 INT_R_X7Y63/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y63/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X7Y63/INT_R.SR1END3->>FAN_ALT3 INT_R_X7Y63/INT_R.SR1END3->>IMUX23 INT_R_X7Y63/INT_R.SR1END3->>IMUX39 INT_R_X7Y64/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y64/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X7Y64/INT_R.LOGIC_OUTS6->>ER1BEG3 INT_R_X7Y64/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X7Y64/INT_R.LOGIC_OUTS6->>IMUX37 INT_R_X7Y64/INT_R.LOGIC_OUTS6->>NE2BEG2 INT_R_X7Y64/INT_R.LOGIC_OUTS6->>NL1BEG1 INT_R_X7Y64/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X7Y65/INT_R.NL1END1->>NR1BEG1 INT_R_X7Y65/INT_R.NL1END1->>NW2BEG1 INT_R_X7Y65/INT_R.SL1END0->>SE2BEG0 INT_R_X7Y66/INT_R.EL1END0->>SL1BEG0 INT_R_X7Y66/INT_R.NR1END1->>IMUX26 INT_R_X7Y67/INT_R.NW2END2->>IMUX20 INT_R_X7Y67/INT_R.NW2END2->>NN2BEG2 INT_R_X7Y69/INT_R.NN2END2->>IMUX12 INT_R_X7Y69/INT_R.NN2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

duarto[data][7] - 
wires: BRAM_INT_INTERFACE_L_X6Y69/INT_INTERFACE_SW2A3 BRAM_L_X6Y65/BRAM_SW2A3_4 CLBLM_L_X8Y65/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y65/CLBLM_L_CMUX CLBLM_L_X8Y66/CLBLM_NW2A0 CLBLM_L_X8Y70/CLBLM_WW2A3 CLBLM_L_X8Y72/CLBLM_IMUX43 CLBLM_L_X8Y72/CLBLM_M_D6 CLBLM_R_X5Y69/CLBLM_IMUX15 CLBLM_R_X5Y69/CLBLM_M_B1 CLBLM_R_X5Y69/CLBLM_SW2A3 CLBLM_R_X7Y66/CLBLM_IMUX16 CLBLM_R_X7Y66/CLBLM_L_B3 CLBLM_R_X7Y66/CLBLM_NW2A0 CLBLM_R_X7Y70/CLBLM_WW2A3 INT_L_X6Y69/SW2A3 INT_L_X6Y70/SW2BEG3 INT_L_X6Y70/WW2END3 INT_L_X6Y71/WW2END_N0_3 INT_L_X8Y65/LOGIC_OUTS_L18 INT_L_X8Y65/NN6BEG0 INT_L_X8Y65/NW2BEG0 INT_L_X8Y66/NN6A0 INT_L_X8Y66/NW2A0 INT_L_X8Y67/NN6B0 INT_L_X8Y68/NN6C0 INT_L_X8Y69/NN6D0 INT_L_X8Y70/NN6E0 INT_L_X8Y70/NN6END_S1_0 INT_L_X8Y70/WW2BEG3 INT_L_X8Y71/NL1BEG2 INT_L_X8Y71/NL1BEG_N3 INT_L_X8Y71/NN6END0 INT_L_X8Y72/IMUX_L43 INT_L_X8Y72/NL1END2 INT_R_X5Y69/IMUX15 INT_R_X5Y69/SW2END3 INT_R_X5Y70/SW2END_N0_3 INT_R_X7Y65/NW2END_S0_0 INT_R_X7Y66/IMUX16 INT_R_X7Y66/NW2END0 INT_R_X7Y70/WW2A3 VBRK_X18Y72/VBRK_SW2A3 
pips: CLBLM_L_X8Y65/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y72/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y69/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X6Y70/INT_L.WW2END3->>SW2BEG3 INT_L_X8Y65/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X8Y65/INT_L.LOGIC_OUTS_L18->>NW2BEG0 INT_L_X8Y70/INT_L.NN6END_S1_0->>WW2BEG3 INT_L_X8Y71/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X8Y71/INT_L.NN6END0->>NL1BEG_N3 INT_L_X8Y72/INT_L.NL1END2->>IMUX_L43 INT_R_X5Y69/INT_R.SW2END3->>IMUX15 INT_R_X7Y66/INT_R.NW2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

FSM_sequential_r[state][2]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dmao[active] - 
wires: CLBLM_L_X8Y65/CLBLM_IMUX1 CLBLM_L_X8Y65/CLBLM_IMUX45 CLBLM_L_X8Y65/CLBLM_IMUX9 CLBLM_L_X8Y65/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y65/CLBLM_L_A5 CLBLM_L_X8Y65/CLBLM_M_A3 CLBLM_L_X8Y65/CLBLM_M_AQ CLBLM_L_X8Y65/CLBLM_M_D2 CLBLM_L_X8Y66/CLBLM_IMUX2 CLBLM_L_X8Y66/CLBLM_IMUX40 CLBLM_L_X8Y66/CLBLM_M_A2 CLBLM_L_X8Y66/CLBLM_M_D1 CLBLM_L_X8Y66/CLBLM_WR1END0 CLBLM_R_X7Y66/CLBLM_IMUX9 CLBLM_R_X7Y66/CLBLM_L_A5 CLBLM_R_X7Y66/CLBLM_WR1END0 INT_L_X8Y65/IMUX_L1 INT_L_X8Y65/IMUX_L45 INT_L_X8Y65/IMUX_L9 INT_L_X8Y65/LOGIC_OUTS_L4 INT_L_X8Y65/NL1BEG_N3 INT_L_X8Y65/NR1BEG0 INT_L_X8Y65/WR1BEG_S0 INT_L_X8Y66/BYP_ALT0 INT_L_X8Y66/BYP_BOUNCE0 INT_L_X8Y66/IMUX_L2 INT_L_X8Y66/IMUX_L40 INT_L_X8Y66/NR1END0 INT_L_X8Y66/WR1BEG0 INT_R_X7Y65/WR1END_S1_0 INT_R_X7Y66/IMUX9 INT_R_X7Y66/WR1END0 
pips: CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y65/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y66/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y66/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y65/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X8Y65/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X8Y65/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X8Y65/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X8Y65/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X8Y65/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X8Y66/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y66/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y66/INT_L.NR1END0->>BYP_ALT0 INT_L_X8Y66/INT_L.NR1END0->>IMUX_L40 INT_R_X7Y66/INT_R.WR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

FSM_sequential_r[state][2]_i_7_n_0 - 
wires: CLBLM_L_X8Y65/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y65/CLBLM_M_C CLBLM_L_X8Y66/CLBLM_NW2A2 CLBLM_R_X7Y66/CLBLM_IMUX3 CLBLM_R_X7Y66/CLBLM_L_A2 CLBLM_R_X7Y66/CLBLM_NW2A2 INT_L_X8Y65/LOGIC_OUTS_L14 INT_L_X8Y65/NW2BEG2 INT_L_X8Y66/NW2A2 INT_R_X7Y66/IMUX3 INT_R_X7Y66/NW2END2 
pips: CLBLM_L_X8Y65/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X8Y65/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_R_X7Y66/INT_R.NW2END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/p_1_in - 
wires: CLBLM_L_X8Y64/CLBLM_IMUX24 CLBLM_L_X8Y64/CLBLM_IMUX32 CLBLM_L_X8Y64/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y64/CLBLM_M_B5 CLBLM_L_X8Y64/CLBLM_M_BQ CLBLM_L_X8Y64/CLBLM_M_C1 CLBLM_L_X8Y65/CLBLM_IMUX24 CLBLM_L_X8Y65/CLBLM_IMUX32 CLBLM_L_X8Y65/CLBLM_M_B5 CLBLM_L_X8Y65/CLBLM_M_C1 INT_L_X8Y63/FAN_BOUNCE_S3_2 INT_L_X8Y64/FAN_ALT2 INT_L_X8Y64/FAN_BOUNCE2 INT_L_X8Y64/IMUX_L24 INT_L_X8Y64/IMUX_L32 INT_L_X8Y64/LOGIC_OUTS_L5 INT_L_X8Y64/NL1BEG0 INT_L_X8Y64/NL1END_S3_0 INT_L_X8Y65/IMUX_L24 INT_L_X8Y65/IMUX_L32 INT_L_X8Y65/NL1END0 
pips: CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y64/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X8Y64/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y64/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X8Y64/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X8Y64/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X8Y64/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X8Y65/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y65/INT_L.NL1END0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

dcom0/r_reg[clen_n_0_][0] - 
wires: CLBLM_L_X8Y64/CLBLM_IMUX1 CLBLM_L_X8Y64/CLBLM_IMUX29 CLBLM_L_X8Y64/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y64/CLBLM_M_A3 CLBLM_L_X8Y64/CLBLM_M_AQ CLBLM_L_X8Y64/CLBLM_M_C2 CLBLM_L_X8Y65/CLBLM_IMUX27 CLBLM_L_X8Y65/CLBLM_IMUX35 CLBLM_L_X8Y65/CLBLM_M_B4 CLBLM_L_X8Y65/CLBLM_M_C6 INT_L_X8Y64/IMUX_L1 INT_L_X8Y64/IMUX_L29 INT_L_X8Y64/LOGIC_OUTS_L4 INT_L_X8Y64/NL1BEG2 INT_L_X8Y64/NL1BEG_N3 INT_L_X8Y65/IMUX_L27 INT_L_X8Y65/IMUX_L35 INT_L_X8Y65/NL1END2 
pips: CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y64/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X8Y64/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X8Y64/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X8Y64/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X8Y64/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X8Y65/INT_L.NL1END2->>IMUX_L27 INT_L_X8Y65/INT_L.NL1END2->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

duarto[thempty] - 
wires: BRAM_INT_INTERFACE_L_X6Y69/INT_INTERFACE_EE2BEG1 BRAM_L_X6Y65/BRAM_EE2BEG1_4 CLBLL_L_X2Y64/CLBLL_IMUX14 CLBLL_L_X2Y64/CLBLL_L_B1 CLBLL_L_X4Y66/CLBLL_WL1END3 CLBLL_L_X4Y67/CLBLL_IMUX33 CLBLL_L_X4Y67/CLBLL_IMUX9 CLBLL_L_X4Y67/CLBLL_L_A5 CLBLL_L_X4Y67/CLBLL_L_C1 CLBLL_L_X4Y69/CLBLL_IMUX0 CLBLL_L_X4Y69/CLBLL_IMUX24 CLBLL_L_X4Y69/CLBLL_IMUX32 CLBLL_L_X4Y69/CLBLL_LL_B5 CLBLL_L_X4Y69/CLBLL_LL_C1 CLBLL_L_X4Y69/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y69/CLBLL_L_A3 CLBLL_L_X4Y69/CLBLL_L_AQ CLBLM_L_X8Y64/CLBLM_IMUX17 CLBLM_L_X8Y64/CLBLM_IMUX2 CLBLM_L_X8Y64/CLBLM_M_A2 CLBLM_L_X8Y64/CLBLM_M_B3 CLBLM_L_X8Y65/CLBLM_IMUX17 CLBLM_L_X8Y65/CLBLM_IMUX29 CLBLM_L_X8Y65/CLBLM_M_B3 CLBLM_L_X8Y65/CLBLM_M_C2 CLBLM_L_X8Y67/CLBLM_ER1BEG2 CLBLM_R_X3Y66/CLBLM_WL1END3 CLBLM_R_X5Y69/CLBLM_EE2BEG1 CLBLM_R_X7Y67/CLBLM_ER1BEG2 CLBLM_R_X7Y67/CLBLM_IMUX34 CLBLM_R_X7Y67/CLBLM_L_C6 CLBLM_R_X7Y69/CLBLM_IMUX34 CLBLM_R_X7Y69/CLBLM_L_C6 INT_L_X2Y64/IMUX_L14 INT_L_X2Y64/SL1END3 INT_L_X2Y65/SL1BEG3 INT_L_X2Y65/SW2END3 INT_L_X2Y66/SW2END_N0_3 INT_L_X4Y66/WL1BEG3 INT_L_X4Y67/IMUX_L33 INT_L_X4Y67/IMUX_L9 INT_L_X4Y67/SS2END0 INT_L_X4Y67/WL1BEG_N3 INT_L_X4Y68/SS2A0 INT_L_X4Y69/ER1BEG1 INT_L_X4Y69/IMUX_L0 INT_L_X4Y69/IMUX_L24 INT_L_X4Y69/IMUX_L32 INT_L_X4Y69/LOGIC_OUTS_L0 INT_L_X4Y69/SS2BEG0 INT_L_X6Y69/EE2A1 INT_L_X8Y64/IMUX_L17 INT_L_X8Y64/IMUX_L2 INT_L_X8Y64/SR1BEG_S0 INT_L_X8Y64/SR1END3 INT_L_X8Y65/FAN_ALT5 INT_L_X8Y65/FAN_BOUNCE5 INT_L_X8Y65/IMUX_L17 INT_L_X8Y65/IMUX_L29 INT_L_X8Y65/SR1BEG3 INT_L_X8Y65/SR1END_N3_3 INT_L_X8Y65/SS2END2 INT_L_X8Y66/SS2A2 INT_L_X8Y67/ER1END2 INT_L_X8Y67/SS2BEG2 INT_R_X3Y65/SW2A3 INT_R_X3Y66/SW2BEG3 INT_R_X3Y66/WL1END3 INT_R_X3Y67/WL1END_N1_3 INT_R_X5Y69/EE2BEG1 INT_R_X5Y69/ER1END1 INT_R_X7Y67/ER1BEG2 INT_R_X7Y67/IMUX34 INT_R_X7Y67/SS2END1 INT_R_X7Y68/SS2A1 INT_R_X7Y69/EE2END1 INT_R_X7Y69/IMUX34 INT_R_X7Y69/SS2BEG1 VBRK_X18Y72/VBRK_EE2BEG1 
pips: CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y69/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y67/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X2Y64/INT_L.SL1END3->>IMUX_L14 INT_L_X2Y65/INT_L.SW2END3->>SL1BEG3 INT_L_X4Y67/INT_L.SS2END0->>IMUX_L33 INT_L_X4Y67/INT_L.SS2END0->>IMUX_L9 INT_L_X4Y67/INT_L.SS2END0->>WL1BEG_N3 INT_L_X4Y69/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X4Y69/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X4Y69/INT_L.LOGIC_OUTS_L0->>IMUX_L24 INT_L_X4Y69/INT_L.LOGIC_OUTS_L0->>IMUX_L32 INT_L_X4Y69/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_L_X8Y64/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X8Y64/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X8Y64/INT_L.SR1END3->>SR1BEG_S0 INT_L_X8Y65/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y65/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X8Y65/INT_L.SS2END2->>FAN_ALT5 INT_L_X8Y65/INT_L.SS2END2->>IMUX_L29 INT_L_X8Y65/INT_L.SS2END2->>SR1BEG3 INT_L_X8Y67/INT_L.ER1END2->>SS2BEG2 INT_R_X3Y66/INT_R.WL1END3->>SW2BEG3 INT_R_X5Y69/INT_R.ER1END1->>EE2BEG1 INT_R_X7Y67/INT_R.SS2END1->>ER1BEG2 INT_R_X7Y67/INT_R.SS2END1->>IMUX34 INT_R_X7Y69/INT_R.EE2END1->>IMUX34 INT_R_X7Y69/INT_R.EE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

_carry__0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][7] - 
wires: CLBLL_L_X4Y64/CLBLL_EL1BEG3 CLBLL_L_X4Y64/CLBLL_IMUX15 CLBLL_L_X4Y64/CLBLL_IMUX45 CLBLL_L_X4Y64/CLBLL_LL_B1 CLBLL_L_X4Y64/CLBLL_LL_D2 CLBLL_L_X4Y65/CLBLL_ER1BEG1 CLBLL_L_X4Y65/CLBLL_IMUX11 CLBLL_L_X4Y65/CLBLL_IMUX26 CLBLL_L_X4Y65/CLBLL_LL_A4 CLBLL_L_X4Y65/CLBLL_L_B4 CLBLM_R_X3Y64/CLBLM_EL1BEG3 CLBLM_R_X3Y65/CLBLM_ER1BEG1 CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y65/CLBLM_M_AQ CLBLM_R_X5Y65/CLBLM_BYP6 CLBLM_R_X5Y65/CLBLM_IMUX22 CLBLM_R_X5Y65/CLBLM_IMUX44 CLBLM_R_X5Y65/CLBLM_M_C3 CLBLM_R_X5Y65/CLBLM_M_D4 CLBLM_R_X5Y65/CLBLM_M_DX CLBLM_R_X5Y66/CLBLM_IMUX14 CLBLM_R_X5Y66/CLBLM_L_B1 INT_L_X4Y64/EL1END3 INT_L_X4Y64/IMUX_L15 INT_L_X4Y64/IMUX_L45 INT_L_X4Y64/NE2BEG3 INT_L_X4Y65/ER1BEG2 INT_L_X4Y65/ER1END1 INT_L_X4Y65/IMUX_L11 INT_L_X4Y65/IMUX_L26 INT_L_X4Y65/NE2A3 INT_R_X3Y64/EL1BEG3 INT_R_X3Y65/EL1BEG_N3 INT_R_X3Y65/ER1BEG1 INT_R_X3Y65/LOGIC_OUTS4 INT_R_X5Y65/BYP6 INT_R_X5Y65/BYP_ALT6 INT_R_X5Y65/ER1END2 INT_R_X5Y65/IMUX22 INT_R_X5Y65/IMUX44 INT_R_X5Y65/NE2END3 INT_R_X5Y65/NR1BEG3 INT_R_X5Y66/IMUX14 INT_R_X5Y66/NR1END3 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X3Y65/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y65/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X4Y64/INT_L.EL1END3->>IMUX_L15 INT_L_X4Y64/INT_L.EL1END3->>IMUX_L45 INT_L_X4Y64/INT_L.EL1END3->>NE2BEG3 INT_L_X4Y65/INT_L.ER1END1->>ER1BEG2 INT_L_X4Y65/INT_L.ER1END1->>IMUX_L11 INT_L_X4Y65/INT_L.ER1END1->>IMUX_L26 INT_R_X3Y65/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X3Y65/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X5Y65/INT_R.BYP_ALT6->>BYP6 INT_R_X5Y65/INT_R.ER1END2->>IMUX44 INT_R_X5Y65/INT_R.NE2END3->>BYP_ALT6 INT_R_X5Y65/INT_R.NE2END3->>IMUX22 INT_R_X5Y65/INT_R.NE2END3->>NR1BEG3 INT_R_X5Y66/INT_R.NR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

dcom_uart0/r_reg[scaler_n_0_][8] - 
wires: CLBLL_L_X2Y64/CLBLL_IMUX3 CLBLL_L_X2Y64/CLBLL_L_A2 CLBLL_L_X2Y65/CLBLL_LOGIC_OUTS2 CLBLL_L_X2Y65/CLBLL_L_CQ CLBLL_L_X2Y66/CLBLL_IMUX5 CLBLL_L_X2Y66/CLBLL_L_A6 CLBLL_L_X4Y64/CLBLL_IMUX3 CLBLL_L_X4Y64/CLBLL_L_A2 CLBLL_L_X4Y65/CLBLL_EE2BEG1 CLBLL_L_X4Y65/CLBLL_IMUX13 CLBLL_L_X4Y65/CLBLL_L_B6 CLBLL_L_X4Y66/CLBLL_EL1BEG1 CLBLM_R_X3Y65/CLBLM_EE2BEG1 CLBLM_R_X3Y66/CLBLM_EL1BEG1 CLBLM_R_X5Y65/CLBLM_IMUX43 CLBLM_R_X5Y65/CLBLM_M_D6 CLBLM_R_X5Y66/CLBLM_BYP1 CLBLM_R_X5Y66/CLBLM_IMUX11 CLBLM_R_X5Y66/CLBLM_IMUX33 CLBLM_R_X5Y66/CLBLM_L_C1 CLBLM_R_X5Y66/CLBLM_M_A4 CLBLM_R_X5Y66/CLBLM_M_AX INT_L_X2Y64/FAN_ALT3 INT_L_X2Y64/FAN_BOUNCE3 INT_L_X2Y64/IMUX_L3 INT_L_X2Y64/SR1END3 INT_L_X2Y65/EL1BEG1 INT_L_X2Y65/LOGIC_OUTS_L2 INT_L_X2Y65/NE2BEG2 INT_L_X2Y65/NR1BEG2 INT_L_X2Y65/SR1BEG3 INT_L_X2Y65/SR1END_N3_3 INT_L_X2Y66/IMUX_L5 INT_L_X2Y66/NE2A2 INT_L_X2Y66/NR1END2 INT_L_X4Y64/IMUX_L3 INT_L_X4Y64/SS2END1 INT_L_X4Y65/EE2A1 INT_L_X4Y65/IMUX_L13 INT_L_X4Y65/SS2A1 INT_L_X4Y65/WR1END2 INT_L_X4Y66/EL1END1 INT_L_X4Y66/SS2BEG1 INT_R_X3Y65/EE2BEG1 INT_R_X3Y65/EL1END1 INT_R_X3Y66/EL1BEG1 INT_R_X3Y66/NE2END2 INT_R_X5Y65/EE2END1 INT_R_X5Y65/IMUX43 INT_R_X5Y65/NR1BEG1 INT_R_X5Y65/WR1BEG2 INT_R_X5Y66/BYP1 INT_R_X5Y66/BYP_ALT1 INT_R_X5Y66/GFAN0 INT_R_X5Y66/IMUX11 INT_R_X5Y66/IMUX33 INT_R_X5Y66/NR1END1 
pips: CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X2Y65/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X2Y66/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y66/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X2Y64/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X2Y64/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X2Y64/INT_L.SR1END3->>FAN_ALT3 INT_L_X2Y65/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_L_X2Y65/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_L_X2Y65/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X2Y65/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X2Y66/INT_L.NR1END2->>IMUX_L5 INT_L_X4Y64/INT_L.SS2END1->>IMUX_L3 INT_L_X4Y65/INT_L.WR1END2->>IMUX_L13 INT_L_X4Y66/INT_L.EL1END1->>SS2BEG1 INT_R_X3Y65/INT_R.EL1END1->>EE2BEG1 INT_R_X3Y66/INT_R.NE2END2->>EL1BEG1 INT_R_X5Y65/INT_R.EE2END1->>IMUX43 INT_R_X5Y65/INT_R.EE2END1->>NR1BEG1 INT_R_X5Y65/INT_R.EE2END1->>WR1BEG2 INT_R_X5Y66/INT_R.BYP_ALT1->>BYP1 INT_R_X5Y66/INT_R.GFAN0->>BYP_ALT1 INT_R_X5Y66/INT_R.GFAN0->>IMUX33 INT_R_X5Y66/INT_R.NR1END1->>GFAN0 INT_R_X5Y66/INT_R.NR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

_carry__0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][6] - 
wires: CLBLL_L_X4Y64/CLBLL_SW2A2 CLBLL_L_X4Y65/CLBLL_IMUX5 CLBLL_L_X4Y65/CLBLL_L_A6 CLBLL_L_X4Y66/CLBLL_LL_CQ CLBLL_L_X4Y66/CLBLL_LOGIC_OUTS6 CLBLM_R_X3Y64/CLBLM_IMUX21 CLBLM_R_X3Y64/CLBLM_IMUX4 CLBLM_R_X3Y64/CLBLM_L_C4 CLBLM_R_X3Y64/CLBLM_M_A6 CLBLM_R_X3Y64/CLBLM_SW2A2 CLBLM_R_X3Y66/CLBLM_IMUX14 CLBLM_R_X3Y66/CLBLM_L_B1 CLBLM_R_X5Y65/CLBLM_BYP3 CLBLM_R_X5Y65/CLBLM_IMUX12 CLBLM_R_X5Y65/CLBLM_IMUX29 CLBLM_R_X5Y65/CLBLM_M_B6 CLBLM_R_X5Y65/CLBLM_M_C2 CLBLM_R_X5Y65/CLBLM_M_CX CLBLM_R_X5Y66/CLBLM_IMUX16 CLBLM_R_X5Y66/CLBLM_L_B3 INT_L_X2Y65/NE2BEG3 INT_L_X2Y65/NW2END3 INT_L_X2Y66/NE2A3 INT_L_X4Y64/SW2A2 INT_L_X4Y65/ER1BEG3 INT_L_X4Y65/IMUX_L5 INT_L_X4Y65/SE2A2 INT_L_X4Y65/SL1END2 INT_L_X4Y65/SW2BEG2 INT_L_X4Y66/LOGIC_OUTS_L6 INT_L_X4Y66/SE2BEG2 INT_L_X4Y66/SL1BEG2 INT_R_X3Y64/FAN_ALT1 INT_R_X3Y64/FAN_BOUNCE1 INT_R_X3Y64/IMUX21 INT_R_X3Y64/IMUX4 INT_R_X3Y64/NW2BEG3 INT_R_X3Y64/SW2END2 INT_R_X3Y65/NW2A3 INT_R_X3Y66/IMUX14 INT_R_X3Y66/NE2END3 INT_R_X5Y65/BYP3 INT_R_X5Y65/BYP_ALT3 INT_R_X5Y65/ER1END3 INT_R_X5Y65/IMUX12 INT_R_X5Y65/IMUX29 INT_R_X5Y65/SE2END2 INT_R_X5Y66/ER1END_N3_3 INT_R_X5Y66/IMUX16 
pips: CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y66/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y65/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X2Y65/INT_L.NW2END3->>NE2BEG3 INT_L_X4Y65/INT_L.SL1END2->>ER1BEG3 INT_L_X4Y65/INT_L.SL1END2->>IMUX_L5 INT_L_X4Y65/INT_L.SL1END2->>SW2BEG2 INT_L_X4Y66/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_L_X4Y66/INT_L.LOGIC_OUTS_L6->>SL1BEG2 INT_R_X3Y64/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y64/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X3Y64/INT_R.SW2END2->>FAN_ALT1 INT_R_X3Y64/INT_R.SW2END2->>IMUX21 INT_R_X3Y64/INT_R.SW2END2->>NW2BEG3 INT_R_X3Y66/INT_R.NE2END3->>IMUX14 INT_R_X5Y65/INT_R.BYP_ALT3->>BYP3 INT_R_X5Y65/INT_R.SE2END2->>BYP_ALT3 INT_R_X5Y65/INT_R.SE2END2->>IMUX12 INT_R_X5Y65/INT_R.SE2END2->>IMUX29 INT_R_X5Y66/INT_R.ER1END_N3_3->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

_carry__0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][5] - 
wires: CLBLL_L_X4Y62/CLBLL_NE4BEG0 CLBLL_L_X4Y64/CLBLL_EE2BEG3 CLBLL_L_X4Y64/CLBLL_EL1BEG2 CLBLL_L_X4Y64/CLBLL_IMUX28 CLBLL_L_X4Y64/CLBLL_IMUX7 CLBLL_L_X4Y64/CLBLL_LL_A1 CLBLL_L_X4Y64/CLBLL_LL_C4 CLBLL_L_X4Y65/CLBLL_IMUX6 CLBLL_L_X4Y65/CLBLL_L_A1 CLBLL_L_X4Y65/CLBLL_NE2A3 CLBLM_R_X3Y62/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y62/CLBLM_L_AQ CLBLM_R_X3Y62/CLBLM_NE4BEG0 CLBLM_R_X3Y64/CLBLM_EE2BEG3 CLBLM_R_X3Y64/CLBLM_EL1BEG2 CLBLM_R_X3Y64/CLBLM_IMUX17 CLBLM_R_X3Y64/CLBLM_M_B3 CLBLM_R_X3Y65/CLBLM_NE2A3 CLBLM_R_X5Y65/CLBLM_BYP4 CLBLM_R_X5Y65/CLBLM_IMUX1 CLBLM_R_X5Y65/CLBLM_IMUX17 CLBLM_R_X5Y65/CLBLM_M_A3 CLBLM_R_X5Y65/CLBLM_M_B3 CLBLM_R_X5Y65/CLBLM_M_BX CLBLM_R_X5Y66/CLBLM_IMUX6 CLBLM_R_X5Y66/CLBLM_L_A1 INT_L_X2Y62/NW2END_S0_0 INT_L_X2Y63/NE2BEG0 INT_L_X2Y63/NW2END0 INT_L_X2Y64/NE2A0 INT_L_X4Y62/NE6A0 INT_L_X4Y63/NE6B0 INT_L_X4Y64/BYP_ALT5 INT_L_X4Y64/BYP_BOUNCE5 INT_L_X4Y64/EE2A3 INT_L_X4Y64/EL1END2 INT_L_X4Y64/IMUX_L28 INT_L_X4Y64/IMUX_L7 INT_L_X4Y64/NE6C0 INT_L_X4Y65/IMUX_L6 INT_L_X4Y65/NE2END3 INT_L_X4Y65/NE6D0 INT_L_X4Y66/NE6E0 INT_R_X3Y62/LOGIC_OUTS0 INT_R_X3Y62/NE6BEG0 INT_R_X3Y62/NW2BEG0 INT_R_X3Y63/NE2END_S3_0 INT_R_X3Y63/NW2A0 INT_R_X3Y64/EE2BEG3 INT_R_X3Y64/EL1BEG2 INT_R_X3Y64/IMUX17 INT_R_X3Y64/NE2BEG3 INT_R_X3Y64/NE2END0 INT_R_X3Y64/NL1BEG_N3 INT_R_X3Y65/NE2A3 INT_R_X5Y64/EE2END3 INT_R_X5Y64/NN2BEG3 INT_R_X5Y65/BYP4 INT_R_X5Y65/BYP_ALT4 INT_R_X5Y65/IMUX1 INT_R_X5Y65/IMUX17 INT_R_X5Y65/NN2A3 INT_R_X5Y65/SL1END0 INT_R_X5Y65/SR1BEG_S0 INT_R_X5Y65/SR1END3 INT_R_X5Y66/IMUX6 INT_R_X5Y66/NE6END0 INT_R_X5Y66/NN2END3 INT_R_X5Y66/SL1BEG0 INT_R_X5Y66/SR1BEG3 INT_R_X5Y66/SR1END_N3_3 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X3Y62/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y65/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X2Y63/INT_L.NW2END0->>NE2BEG0 INT_L_X4Y64/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X4Y64/INT_L.BYP_BOUNCE5->>IMUX_L7 INT_L_X4Y64/INT_L.EL1END2->>BYP_ALT5 INT_L_X4Y64/INT_L.EL1END2->>IMUX_L28 INT_L_X4Y65/INT_L.NE2END3->>IMUX_L6 INT_R_X3Y62/INT_R.LOGIC_OUTS0->>NE6BEG0 INT_R_X3Y62/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X3Y64/INT_R.NE2END0->>IMUX17 INT_R_X3Y64/INT_R.NE2END0->>NL1BEG_N3 INT_R_X3Y64/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X3Y64/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X3Y64/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X5Y64/INT_R.EE2END3->>NN2BEG3 INT_R_X5Y65/INT_R.BYP_ALT4->>BYP4 INT_R_X5Y65/INT_R.SL1END0->>IMUX1 INT_R_X5Y65/INT_R.SL1END0->>IMUX17 INT_R_X5Y65/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X5Y65/INT_R.SR1END3->>SR1BEG_S0 INT_R_X5Y66/INT_R.NE6END0->>SL1BEG0 INT_R_X5Y66/INT_R.NN2END3->>IMUX6 INT_R_X5Y66/INT_R.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

_carry__0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][4] - 
wires: CLBLL_L_X2Y64/CLBLL_IMUX10 CLBLL_L_X2Y64/CLBLL_L_A4 CLBLL_L_X4Y63/CLBLL_LL_BQ CLBLL_L_X4Y63/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y63/CLBLL_WL1END0 CLBLL_L_X4Y65/CLBLL_IMUX10 CLBLL_L_X4Y65/CLBLL_L_A4 CLBLM_R_X3Y63/CLBLM_WL1END0 CLBLM_R_X3Y65/CLBLM_IMUX3 CLBLM_R_X3Y65/CLBLM_IMUX33 CLBLM_R_X3Y65/CLBLM_L_A2 CLBLM_R_X3Y65/CLBLM_L_C1 CLBLM_R_X5Y64/CLBLM_IMUX43 CLBLM_R_X5Y64/CLBLM_M_D6 CLBLM_R_X5Y65/CLBLM_BYP1 CLBLM_R_X5Y65/CLBLM_IMUX11 CLBLM_R_X5Y65/CLBLM_M_A4 CLBLM_R_X5Y65/CLBLM_M_AX CLBLM_R_X5Y66/CLBLM_IMUX0 CLBLM_R_X5Y66/CLBLM_L_A3 INT_L_X2Y64/IMUX_L10 INT_L_X2Y64/NE2BEG1 INT_L_X2Y64/NW2END1 INT_L_X2Y65/NE2A1 INT_L_X4Y63/LOGIC_OUTS_L5 INT_L_X4Y63/NR1BEG1 INT_L_X4Y63/WL1BEG0 INT_L_X4Y64/NE2BEG1 INT_L_X4Y64/NR1BEG1 INT_L_X4Y64/NR1END1 INT_L_X4Y65/IMUX_L10 INT_L_X4Y65/NE2A1 INT_L_X4Y65/NR1END1 INT_R_X3Y63/NW2BEG1 INT_R_X3Y63/WL1END0 INT_R_X3Y64/NW2A1 INT_R_X3Y65/IMUX3 INT_R_X3Y65/IMUX33 INT_R_X3Y65/NE2END1 INT_R_X5Y64/IMUX43 INT_R_X5Y64/SL1END1 INT_R_X5Y65/BYP1 INT_R_X5Y65/BYP_ALT1 INT_R_X5Y65/IMUX11 INT_R_X5Y65/NE2END1 INT_R_X5Y65/NL1BEG0 INT_R_X5Y65/NL1END_S3_0 INT_R_X5Y65/SL1BEG1 INT_R_X5Y66/IMUX0 INT_R_X5Y66/NL1END0 
pips: CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y63/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y65/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X2Y64/INT_L.NW2END1->>IMUX_L10 INT_L_X2Y64/INT_L.NW2END1->>NE2BEG1 INT_L_X4Y63/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X4Y63/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X4Y64/INT_L.NR1END1->>NE2BEG1 INT_L_X4Y64/INT_L.NR1END1->>NR1BEG1 INT_L_X4Y65/INT_L.NR1END1->>IMUX_L10 INT_R_X3Y63/INT_R.WL1END0->>NW2BEG1 INT_R_X3Y65/INT_R.NE2END1->>IMUX3 INT_R_X3Y65/INT_R.NE2END1->>IMUX33 INT_R_X5Y64/INT_R.SL1END1->>IMUX43 INT_R_X5Y65/INT_R.BYP_ALT1->>BYP1 INT_R_X5Y65/INT_R.NE2END1->>BYP_ALT1 INT_R_X5Y65/INT_R.NE2END1->>IMUX11 INT_R_X5Y65/INT_R.NE2END1->>NL1BEG0 INT_R_X5Y65/INT_R.NE2END1->>SL1BEG1 INT_R_X5Y66/INT_R.NL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

_carry__1_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][11] - 
wires: CLBLL_L_X2Y65/CLBLL_LOGIC_OUTS0 CLBLL_L_X2Y65/CLBLL_L_AQ CLBLL_L_X4Y64/CLBLL_IMUX33 CLBLL_L_X4Y64/CLBLL_L_C1 CLBLL_L_X4Y65/CLBLL_EL1BEG3 CLBLL_L_X4Y65/CLBLL_IMUX23 CLBLL_L_X4Y65/CLBLL_IMUX7 CLBLL_L_X4Y65/CLBLL_LL_A1 CLBLL_L_X4Y65/CLBLL_L_C3 CLBLL_L_X4Y66/CLBLL_EE2BEG0 CLBLM_R_X3Y65/CLBLM_EL1BEG3 CLBLM_R_X3Y66/CLBLM_EE2BEG0 CLBLM_R_X3Y66/CLBLM_IMUX4 CLBLM_R_X3Y66/CLBLM_M_A6 CLBLM_R_X5Y66/CLBLM_BYP6 CLBLM_R_X5Y66/CLBLM_IMUX32 CLBLM_R_X5Y66/CLBLM_IMUX40 CLBLM_R_X5Y66/CLBLM_IMUX41 CLBLM_R_X5Y66/CLBLM_L_D1 CLBLM_R_X5Y66/CLBLM_M_C1 CLBLM_R_X5Y66/CLBLM_M_D1 CLBLM_R_X5Y66/CLBLM_M_DX INT_L_X2Y65/LOGIC_OUTS_L0 INT_L_X2Y65/NE2BEG0 INT_L_X2Y66/NE2A0 INT_L_X4Y64/IMUX_L33 INT_L_X4Y64/SL1END3 INT_L_X4Y64/SR1BEG_S0 INT_L_X4Y65/EL1END3 INT_L_X4Y65/IMUX_L23 INT_L_X4Y65/IMUX_L7 INT_L_X4Y65/SL1BEG3 INT_L_X4Y66/EE2A0 INT_R_X3Y65/EL1BEG3 INT_R_X3Y65/NE2END_S3_0 INT_R_X3Y66/BYP_ALT0 INT_R_X3Y66/BYP_BOUNCE0 INT_R_X3Y66/EE2BEG0 INT_R_X3Y66/EL1BEG_N3 INT_R_X3Y66/IMUX4 INT_R_X3Y66/NE2END0 INT_R_X5Y66/BYP6 INT_R_X5Y66/BYP_ALT0 INT_R_X5Y66/BYP_ALT5 INT_R_X5Y66/BYP_ALT6 INT_R_X5Y66/BYP_BOUNCE0 INT_R_X5Y66/BYP_BOUNCE5 INT_R_X5Y66/EE2END0 INT_R_X5Y66/IMUX32 INT_R_X5Y66/IMUX40 INT_R_X5Y66/IMUX41 
pips: CLBLL_L_X2Y65/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y66/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X2Y65/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X4Y64/INT_L.SL1END3->>SR1BEG_S0 INT_L_X4Y64/INT_L.SR1BEG_S0->>IMUX_L33 INT_L_X4Y65/INT_L.EL1END3->>IMUX_L23 INT_L_X4Y65/INT_L.EL1END3->>IMUX_L7 INT_L_X4Y65/INT_L.EL1END3->>SL1BEG3 INT_R_X3Y66/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y66/INT_R.BYP_BOUNCE0->>IMUX4 INT_R_X3Y66/INT_R.NE2END0->>BYP_ALT0 INT_R_X3Y66/INT_R.NE2END0->>EE2BEG0 INT_R_X3Y66/INT_R.NE2END0->>EL1BEG_N3 INT_R_X5Y66/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y66/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y66/INT_R.BYP_ALT6->>BYP6 INT_R_X5Y66/INT_R.BYP_BOUNCE0->>BYP_ALT5 INT_R_X5Y66/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X5Y66/INT_R.EE2END0->>BYP_ALT0 INT_R_X5Y66/INT_R.EE2END0->>IMUX32 INT_R_X5Y66/INT_R.EE2END0->>IMUX40 INT_R_X5Y66/INT_R.EE2END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

dcom_uart0/r_reg[scaler_n_0_][12] - 
wires: CLBLL_L_X2Y66/CLBLL_IMUX3 CLBLL_L_X2Y66/CLBLL_L_A2 CLBLL_L_X4Y65/CLBLL_IMUX33 CLBLL_L_X4Y65/CLBLL_L_C1 CLBLL_L_X4Y67/CLBLL_EL1BEG0 CLBLL_L_X4Y67/CLBLL_ER1BEG2 CLBLL_L_X4Y67/CLBLL_IMUX45 CLBLL_L_X4Y67/CLBLL_LL_D2 CLBLM_R_X3Y67/CLBLM_EL1BEG0 CLBLM_R_X3Y67/CLBLM_ER1BEG2 CLBLM_R_X3Y67/CLBLM_LOGIC_OUTS5 CLBLM_R_X3Y67/CLBLM_M_BQ CLBLM_R_X3Y68/CLBLM_IMUX31 CLBLM_R_X3Y68/CLBLM_M_C5 CLBLM_R_X5Y66/CLBLM_IMUX38 CLBLM_R_X5Y66/CLBLM_M_D3 CLBLM_R_X5Y67/CLBLM_BYP1 CLBLM_R_X5Y67/CLBLM_IMUX11 CLBLM_R_X5Y67/CLBLM_IMUX3 CLBLM_R_X5Y67/CLBLM_L_A2 CLBLM_R_X5Y67/CLBLM_M_A4 CLBLM_R_X5Y67/CLBLM_M_AX INT_L_X2Y66/IMUX_L3 INT_L_X2Y66/SR1END1 INT_L_X2Y67/SR1BEG1 INT_L_X2Y67/WL1END0 INT_L_X4Y65/IMUX_L33 INT_L_X4Y65/SS2END0 INT_L_X4Y66/EL1BEG3 INT_L_X4Y66/EL1END_S3_0 INT_L_X4Y66/SS2A0 INT_L_X4Y67/EL1BEG1 INT_L_X4Y67/EL1BEG_N3 INT_L_X4Y67/EL1END0 INT_L_X4Y67/ER1END2 INT_L_X4Y67/IMUX_L45 INT_L_X4Y67/SS2BEG0 INT_R_X3Y67/EL1BEG0 INT_R_X3Y67/ER1BEG2 INT_R_X3Y67/LOGIC_OUTS5 INT_R_X3Y67/NR1BEG1 INT_R_X3Y67/WL1BEG0 INT_R_X3Y68/GFAN1 INT_R_X3Y68/IMUX31 INT_R_X3Y68/NR1END1 INT_R_X5Y66/EL1END3 INT_R_X5Y66/IMUX38 INT_R_X5Y67/BYP1 INT_R_X5Y67/BYP_ALT1 INT_R_X5Y67/EL1END1 INT_R_X5Y67/IMUX11 INT_R_X5Y67/IMUX3 
pips: CLBLL_L_X2Y66/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_R_X3Y67/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X5Y67/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X2Y66/INT_L.SR1END1->>IMUX_L3 INT_L_X2Y67/INT_L.WL1END0->>SR1BEG1 INT_L_X4Y65/INT_L.SS2END0->>IMUX_L33 INT_L_X4Y67/INT_L.EL1END0->>EL1BEG_N3 INT_L_X4Y67/INT_L.EL1END0->>SS2BEG0 INT_L_X4Y67/INT_L.ER1END2->>EL1BEG1 INT_L_X4Y67/INT_L.ER1END2->>IMUX_L45 INT_R_X3Y67/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X3Y67/INT_R.LOGIC_OUTS5->>ER1BEG2 INT_R_X3Y67/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X3Y67/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_R_X3Y68/INT_R.GFAN1->>IMUX31 INT_R_X3Y68/INT_R.NR1END1->>GFAN1 INT_R_X5Y66/INT_R.EL1END3->>IMUX38 INT_R_X5Y67/INT_R.BYP_ALT1->>BYP1 INT_R_X5Y67/INT_R.EL1END1->>BYP_ALT1 INT_R_X5Y67/INT_R.EL1END1->>IMUX11 INT_R_X5Y67/INT_R.EL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

_carry__1_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][10] - 
wires: CLBLL_L_X4Y65/CLBLL_ER1BEG3 CLBLL_L_X4Y65/CLBLL_IMUX30 CLBLL_L_X4Y65/CLBLL_IMUX31 CLBLL_L_X4Y65/CLBLL_LL_C5 CLBLL_L_X4Y65/CLBLL_L_C5 CLBLM_R_X3Y65/CLBLM_ER1BEG3 CLBLM_R_X3Y66/CLBLM_IMUX19 CLBLM_R_X3Y66/CLBLM_L_B2 CLBLM_R_X3Y67/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y67/CLBLM_M_AQ CLBLM_R_X3Y68/CLBLM_IMUX17 CLBLM_R_X3Y68/CLBLM_M_B3 CLBLM_R_X5Y66/CLBLM_BYP3 CLBLM_R_X5Y66/CLBLM_IMUX17 CLBLM_R_X5Y66/CLBLM_IMUX31 CLBLM_R_X5Y66/CLBLM_IMUX39 CLBLM_R_X5Y66/CLBLM_L_D3 CLBLM_R_X5Y66/CLBLM_M_B3 CLBLM_R_X5Y66/CLBLM_M_C5 CLBLM_R_X5Y66/CLBLM_M_CX INT_L_X4Y65/ER1BEG_S0 INT_L_X4Y65/ER1END3 INT_L_X4Y65/IMUX_L30 INT_L_X4Y65/IMUX_L31 INT_L_X4Y65/NE2BEG3 INT_L_X4Y66/ER1BEG0 INT_L_X4Y66/ER1END_N3_3 INT_L_X4Y66/NE2A3 INT_R_X3Y65/ER1BEG3 INT_R_X3Y65/SR1END2 INT_R_X3Y66/IMUX19 INT_R_X3Y66/SR1BEG2 INT_R_X3Y66/SR1END1 INT_R_X3Y67/LOGIC_OUTS4 INT_R_X3Y67/NR1BEG0 INT_R_X3Y67/SR1BEG1 INT_R_X3Y68/IMUX17 INT_R_X3Y68/NR1END0 INT_R_X5Y66/BYP3 INT_R_X5Y66/BYP_ALT3 INT_R_X5Y66/BYP_BOUNCE3 INT_R_X5Y66/ER1END0 INT_R_X5Y66/IMUX17 INT_R_X5Y66/IMUX31 INT_R_X5Y66/IMUX39 INT_R_X5Y66/NE2END3 INT_R_X5Y67/BYP_BOUNCE_N3_3 
pips: CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y67/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y66/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X4Y65/INT_L.ER1END3->>ER1BEG_S0 INT_L_X4Y65/INT_L.ER1END3->>IMUX_L30 INT_L_X4Y65/INT_L.ER1END3->>IMUX_L31 INT_L_X4Y65/INT_L.ER1END3->>NE2BEG3 INT_R_X3Y65/INT_R.SR1END2->>ER1BEG3 INT_R_X3Y66/INT_R.SR1END1->>IMUX19 INT_R_X3Y66/INT_R.SR1END1->>SR1BEG2 INT_R_X3Y67/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X3Y67/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X3Y68/INT_R.NR1END0->>IMUX17 INT_R_X5Y66/INT_R.BYP_ALT3->>BYP3 INT_R_X5Y66/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y66/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X5Y66/INT_R.BYP_BOUNCE3->>IMUX39 INT_R_X5Y66/INT_R.ER1END0->>IMUX17 INT_R_X5Y66/INT_R.NE2END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

_carry__1_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][9] - 
wires: CLBLL_L_X4Y63/CLBLL_ER1BEG3 CLBLL_L_X4Y64/CLBLL_IMUX16 CLBLL_L_X4Y64/CLBLL_L_B3 CLBLL_L_X4Y65/CLBLL_IMUX14 CLBLL_L_X4Y65/CLBLL_L_B1 CLBLL_L_X4Y67/CLBLL_EE2BEG1 CLBLL_L_X4Y68/CLBLL_IMUX18 CLBLL_L_X4Y68/CLBLL_LL_B2 CLBLL_L_X4Y68/CLBLL_NE2A1 CLBLM_R_X3Y63/CLBLM_ER1BEG3 CLBLM_R_X3Y64/CLBLM_IMUX27 CLBLM_R_X3Y64/CLBLM_M_B4 CLBLM_R_X3Y67/CLBLM_EE2BEG1 CLBLM_R_X3Y67/CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y67/CLBLM_L_BQ CLBLM_R_X3Y68/CLBLM_NE2A1 CLBLM_R_X5Y66/CLBLM_BYP4 CLBLM_R_X5Y66/CLBLM_IMUX1 CLBLM_R_X5Y66/CLBLM_IMUX24 CLBLM_R_X5Y66/CLBLM_IMUX30 CLBLM_R_X5Y66/CLBLM_L_C5 CLBLM_R_X5Y66/CLBLM_M_A3 CLBLM_R_X5Y66/CLBLM_M_B5 CLBLM_R_X5Y66/CLBLM_M_BX INT_L_X4Y63/ER1END3 INT_L_X4Y63/NE2BEG3 INT_L_X4Y64/ER1END_N3_3 INT_L_X4Y64/IMUX_L16 INT_L_X4Y64/NE2A3 INT_L_X4Y65/IMUX_L14 INT_L_X4Y65/NW2END3 INT_L_X4Y67/EE2A1 INT_L_X4Y68/EL1BEG0 INT_L_X4Y68/IMUX_L18 INT_L_X4Y68/NE2END1 INT_R_X3Y63/ER1BEG3 INT_R_X3Y63/SR1END2 INT_R_X3Y64/IMUX27 INT_R_X3Y64/SR1BEG2 INT_R_X3Y64/SS2END1 INT_R_X3Y65/SS2A1 INT_R_X3Y66/SL1END1 INT_R_X3Y66/SS2BEG1 INT_R_X3Y67/EE2BEG1 INT_R_X3Y67/LOGIC_OUTS1 INT_R_X3Y67/NE2BEG1 INT_R_X3Y67/SL1BEG1 INT_R_X3Y68/NE2A1 INT_R_X5Y64/NE2END3 INT_R_X5Y64/NW2BEG3 INT_R_X5Y65/NW2A3 INT_R_X5Y66/BYP4 INT_R_X5Y66/BYP_ALT4 INT_R_X5Y66/BYP_BOUNCE4 INT_R_X5Y66/IMUX1 INT_R_X5Y66/IMUX24 INT_R_X5Y66/IMUX30 INT_R_X5Y66/SL1END1 INT_R_X5Y66/SS2END0 INT_R_X5Y67/EE2END1 INT_R_X5Y67/EL1END_S3_0 INT_R_X5Y67/SL1BEG1 INT_R_X5Y67/SS2A0 INT_R_X5Y68/EL1END0 INT_R_X5Y68/SS2BEG0 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X3Y67/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y66/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y66/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X4Y63/INT_L.ER1END3->>NE2BEG3 INT_L_X4Y64/INT_L.ER1END_N3_3->>IMUX_L16 INT_L_X4Y65/INT_L.NW2END3->>IMUX_L14 INT_L_X4Y68/INT_L.NE2END1->>EL1BEG0 INT_L_X4Y68/INT_L.NE2END1->>IMUX_L18 INT_R_X3Y63/INT_R.SR1END2->>ER1BEG3 INT_R_X3Y64/INT_R.SS2END1->>IMUX27 INT_R_X3Y64/INT_R.SS2END1->>SR1BEG2 INT_R_X3Y66/INT_R.SL1END1->>SS2BEG1 INT_R_X3Y67/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X3Y67/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X3Y67/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X5Y64/INT_R.NE2END3->>NW2BEG3 INT_R_X5Y66/INT_R.BYP_ALT4->>BYP4 INT_R_X5Y66/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y66/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X5Y66/INT_R.SL1END1->>BYP_ALT4 INT_R_X5Y66/INT_R.SS2END0->>IMUX1 INT_R_X5Y66/INT_R.SS2END0->>IMUX24 INT_R_X5Y67/INT_R.EE2END1->>SL1BEG1 INT_R_X5Y68/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

_carry__1_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry__2_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/p_0_in[11] - 
wires: CLBLL_L_X2Y65/CLBLL_IMUX14 CLBLL_L_X2Y65/CLBLL_L_B1 CLBLL_L_X4Y65/CLBLL_EE2BEG3 CLBLL_L_X4Y65/CLBLL_IMUX46 CLBLL_L_X4Y65/CLBLL_L_D5 CLBLL_L_X4Y65/CLBLL_WW2A2 CLBLL_L_X4Y66/CLBLL_LL_BQ CLBLL_L_X4Y66/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y66/CLBLL_WL1END0 CLBLL_L_X4Y67/CLBLL_IMUX19 CLBLL_L_X4Y67/CLBLL_L_B2 CLBLM_R_X3Y65/CLBLM_EE2BEG3 CLBLM_R_X3Y65/CLBLM_IMUX19 CLBLM_R_X3Y65/CLBLM_IMUX29 CLBLM_R_X3Y65/CLBLM_L_B2 CLBLM_R_X3Y65/CLBLM_M_C2 CLBLM_R_X3Y65/CLBLM_WW2A2 CLBLM_R_X3Y66/CLBLM_IMUX24 CLBLM_R_X3Y66/CLBLM_IMUX8 CLBLM_R_X3Y66/CLBLM_M_A5 CLBLM_R_X3Y66/CLBLM_M_B5 CLBLM_R_X3Y66/CLBLM_WL1END0 CLBLM_R_X5Y67/CLBLM_BYP6 CLBLM_R_X5Y67/CLBLM_IMUX25 CLBLM_R_X5Y67/CLBLM_IMUX32 CLBLM_R_X5Y67/CLBLM_IMUX40 CLBLM_R_X5Y67/CLBLM_L_B5 CLBLM_R_X5Y67/CLBLM_M_C1 CLBLM_R_X5Y67/CLBLM_M_D1 CLBLM_R_X5Y67/CLBLM_M_DX INT_L_X2Y65/ER1BEG3 INT_L_X2Y65/IMUX_L14 INT_L_X2Y65/WW2END2 INT_L_X4Y65/EE2A3 INT_L_X4Y65/IMUX_L46 INT_L_X4Y65/SR1END2 INT_L_X4Y65/WW2BEG2 INT_L_X4Y66/LOGIC_OUTS_L5 INT_L_X4Y66/NE2BEG1 INT_L_X4Y66/NR1BEG1 INT_L_X4Y66/SR1BEG2 INT_L_X4Y66/WL1BEG0 INT_L_X4Y67/IMUX_L19 INT_L_X4Y67/NE2A1 INT_L_X4Y67/NR1END1 INT_R_X3Y65/EE2BEG3 INT_R_X3Y65/ER1END3 INT_R_X3Y65/FAN_ALT3 INT_R_X3Y65/FAN_BOUNCE3 INT_R_X3Y65/IMUX19 INT_R_X3Y65/IMUX29 INT_R_X3Y65/WW2A2 INT_R_X3Y66/ER1END_N3_3 INT_R_X3Y66/IMUX24 INT_R_X3Y66/IMUX8 INT_R_X3Y66/WL1END0 INT_R_X5Y65/EE2END3 INT_R_X5Y65/NN2BEG3 INT_R_X5Y66/FAN_BOUNCE_S3_2 INT_R_X5Y66/NN2A3 INT_R_X5Y67/BYP6 INT_R_X5Y67/BYP_ALT6 INT_R_X5Y67/FAN_ALT2 INT_R_X5Y67/FAN_BOUNCE2 INT_R_X5Y67/IMUX25 INT_R_X5Y67/IMUX32 INT_R_X5Y67/IMUX40 INT_R_X5Y67/NE2END1 INT_R_X5Y67/NN2END3 
pips: CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X4Y66/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y67/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X2Y65/INT_L.WW2END2->>ER1BEG3 INT_L_X2Y65/INT_L.WW2END2->>IMUX_L14 INT_L_X4Y65/INT_L.SR1END2->>IMUX_L46 INT_L_X4Y65/INT_L.SR1END2->>WW2BEG2 INT_L_X4Y66/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_L_X4Y66/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X4Y66/INT_L.LOGIC_OUTS_L5->>SR1BEG2 INT_L_X4Y66/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X4Y67/INT_L.NR1END1->>IMUX_L19 INT_R_X3Y65/INT_R.ER1END3->>EE2BEG3 INT_R_X3Y65/INT_R.ER1END3->>FAN_ALT3 INT_R_X3Y65/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X3Y65/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X3Y65/INT_R.FAN_BOUNCE3->>IMUX29 INT_R_X3Y66/INT_R.ER1END_N3_3->>IMUX8 INT_R_X3Y66/INT_R.WL1END0->>IMUX24 INT_R_X5Y65/INT_R.EE2END3->>NN2BEG3 INT_R_X5Y67/INT_R.BYP_ALT6->>BYP6 INT_R_X5Y67/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X5Y67/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X5Y67/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X5Y67/INT_R.NE2END1->>FAN_ALT2 INT_R_X5Y67/INT_R.NE2END1->>IMUX25 INT_R_X5Y67/INT_R.NN2END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

dcom_uart0/p_0_in[12] - 
wires: BRAM_INT_INTERFACE_L_X6Y64/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X6Y65/INT_INTERFACE_SE2A2 BRAM_L_X6Y60/BRAM_SW2A2_4 BRAM_L_X6Y65/BRAM_SE2A2_0 CLBLL_L_X4Y64/CLBLL_WW2END2 CLBLL_L_X4Y66/CLBLL_IMUX3 CLBLL_L_X4Y66/CLBLL_L_A2 CLBLL_L_X4Y68/CLBLL_EE2BEG1 CLBLM_R_X3Y63/CLBLM_IMUX31 CLBLM_R_X3Y63/CLBLM_M_C5 CLBLM_R_X3Y64/CLBLM_IMUX37 CLBLM_R_X3Y64/CLBLM_L_D4 CLBLM_R_X3Y64/CLBLM_WW2END2 CLBLM_R_X3Y67/CLBLM_IMUX34 CLBLM_R_X3Y67/CLBLM_L_C6 CLBLM_R_X3Y68/CLBLM_EE2BEG1 CLBLM_R_X3Y68/CLBLM_IMUX29 CLBLM_R_X3Y68/CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y68/CLBLM_L_BQ CLBLM_R_X3Y68/CLBLM_M_C2 CLBLM_R_X3Y69/CLBLM_IMUX3 CLBLM_R_X3Y69/CLBLM_L_A2 CLBLM_R_X5Y64/CLBLM_IMUX14 CLBLM_R_X5Y64/CLBLM_IMUX5 CLBLM_R_X5Y64/CLBLM_L_A6 CLBLM_R_X5Y64/CLBLM_L_B1 CLBLM_R_X5Y64/CLBLM_SW2A2 CLBLM_R_X5Y65/CLBLM_SE2A2 CLBLM_R_X5Y67/CLBLM_IMUX21 CLBLM_R_X5Y67/CLBLM_IMUX43 CLBLM_R_X5Y67/CLBLM_L_C4 CLBLM_R_X5Y67/CLBLM_M_D6 CLBLM_R_X5Y68/CLBLM_IMUX11 CLBLM_R_X5Y68/CLBLM_M_A4 INT_L_X4Y64/WW2A2 INT_L_X4Y66/IMUX_L3 INT_L_X4Y66/WL1END1 INT_L_X4Y68/EE2A1 INT_L_X6Y64/SW2A2 INT_L_X6Y65/SE2END2 INT_L_X6Y65/SW2BEG2 INT_R_X3Y63/IMUX31 INT_R_X3Y63/SR1END3 INT_R_X3Y64/IMUX37 INT_R_X3Y64/SR1BEG3 INT_R_X3Y64/SR1END_N3_3 INT_R_X3Y64/WW2END2 INT_R_X3Y67/IMUX34 INT_R_X3Y67/SL1END1 INT_R_X3Y68/BYP_ALT5 INT_R_X3Y68/BYP_BOUNCE5 INT_R_X3Y68/EE2BEG1 INT_R_X3Y68/IMUX29 INT_R_X3Y68/LOGIC_OUTS1 INT_R_X3Y68/NN2BEG1 INT_R_X3Y68/SL1BEG1 INT_R_X3Y69/IMUX3 INT_R_X3Y69/NN2A1 INT_R_X3Y69/SR1END1 INT_R_X3Y70/NN2END1 INT_R_X3Y70/SR1BEG1 INT_R_X5Y64/IMUX14 INT_R_X5Y64/IMUX5 INT_R_X5Y64/SW2END2 INT_R_X5Y64/WW2BEG2 INT_R_X5Y65/SE2A2 INT_R_X5Y66/SE2BEG2 INT_R_X5Y66/SR1END2 INT_R_X5Y66/WL1BEG1 INT_R_X5Y67/BYP_ALT5 INT_R_X5Y67/BYP_BOUNCE5 INT_R_X5Y67/IMUX21 INT_R_X5Y67/IMUX43 INT_R_X5Y67/SL1END1 INT_R_X5Y67/SR1BEG2 INT_R_X5Y68/EE2END1 INT_R_X5Y68/IMUX11 INT_R_X5Y68/SL1BEG1 VBRK_X18Y67/VBRK_SW2A2 VBRK_X18Y68/VBRK_SE2A2 
pips: CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X3Y68/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y69/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y68/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X4Y66/INT_L.WL1END1->>IMUX_L3 INT_L_X6Y65/INT_L.SE2END2->>SW2BEG2 INT_R_X3Y63/INT_R.SR1END3->>IMUX31 INT_R_X3Y64/INT_R.WW2END2->>IMUX37 INT_R_X3Y64/INT_R.WW2END2->>SR1BEG3 INT_R_X3Y67/INT_R.SL1END1->>IMUX34 INT_R_X3Y68/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X3Y68/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X3Y68/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X3Y68/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X3Y68/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X3Y68/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X3Y69/INT_R.SR1END1->>IMUX3 INT_R_X3Y70/INT_R.NN2END1->>SR1BEG1 INT_R_X5Y64/INT_R.SW2END2->>IMUX14 INT_R_X5Y64/INT_R.SW2END2->>IMUX5 INT_R_X5Y64/INT_R.SW2END2->>WW2BEG2 INT_R_X5Y66/INT_R.SR1END2->>SE2BEG2 INT_R_X5Y66/INT_R.SR1END2->>WL1BEG1 INT_R_X5Y67/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y67/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X5Y67/INT_R.SL1END1->>BYP_ALT5 INT_R_X5Y67/INT_R.SL1END1->>IMUX43 INT_R_X5Y67/INT_R.SL1END1->>SR1BEG2 INT_R_X5Y68/INT_R.EE2END1->>IMUX11 INT_R_X5Y68/INT_R.EE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

_carry__2_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][14] - 
wires: CLBLL_L_X4Y65/CLBLL_IMUX37 CLBLL_L_X4Y65/CLBLL_L_D4 CLBLL_L_X4Y66/CLBLL_LL_AQ CLBLL_L_X4Y66/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y67/CLBLL_IMUX41 CLBLL_L_X4Y67/CLBLL_L_D1 CLBLL_L_X4Y68/CLBLL_NW2A0 CLBLM_R_X3Y68/CLBLM_IMUX27 CLBLM_R_X3Y68/CLBLM_IMUX8 CLBLM_R_X3Y68/CLBLM_M_A5 CLBLM_R_X3Y68/CLBLM_M_B4 CLBLM_R_X3Y68/CLBLM_NW2A0 CLBLM_R_X5Y67/CLBLM_BYP3 CLBLM_R_X5Y67/CLBLM_IMUX14 CLBLM_R_X5Y67/CLBLM_IMUX17 CLBLM_R_X5Y67/CLBLM_IMUX22 CLBLM_R_X5Y67/CLBLM_L_B1 CLBLM_R_X5Y67/CLBLM_M_B3 CLBLM_R_X5Y67/CLBLM_M_C3 CLBLM_R_X5Y67/CLBLM_M_CX INT_L_X4Y65/FAN_BOUNCE_S3_4 INT_L_X4Y65/IMUX_L37 INT_L_X4Y66/FAN_ALT4 INT_L_X4Y66/FAN_BOUNCE4 INT_L_X4Y66/LOGIC_OUTS_L4 INT_L_X4Y66/NE2BEG0 INT_L_X4Y66/NR1BEG0 INT_L_X4Y67/IMUX_L41 INT_L_X4Y67/NE2A0 INT_L_X4Y67/NR1END0 INT_L_X4Y67/NW2BEG0 INT_L_X4Y68/NW2A0 INT_R_X3Y67/BYP_ALT7 INT_R_X3Y67/BYP_BOUNCE7 INT_R_X3Y67/NW2END_S0_0 INT_R_X3Y68/BYP_BOUNCE_N3_7 INT_R_X3Y68/IMUX27 INT_R_X3Y68/IMUX8 INT_R_X3Y68/NW2END0 INT_R_X5Y66/NE2END_S3_0 INT_R_X5Y67/BYP3 INT_R_X5Y67/BYP_ALT3 INT_R_X5Y67/IMUX14 INT_R_X5Y67/IMUX17 INT_R_X5Y67/IMUX22 INT_R_X5Y67/NE2END0 INT_R_X5Y67/NL1BEG_N3 
pips: CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X4Y66/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y67/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X4Y65/INT_L.FAN_BOUNCE_S3_4->>IMUX_L37 INT_L_X4Y66/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X4Y66/INT_L.LOGIC_OUTS_L4->>FAN_ALT4 INT_L_X4Y66/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X4Y66/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X4Y67/INT_L.NR1END0->>IMUX_L41 INT_L_X4Y67/INT_L.NR1END0->>NW2BEG0 INT_R_X3Y67/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X3Y67/INT_R.NW2END_S0_0->>BYP_ALT7 INT_R_X3Y68/INT_R.BYP_BOUNCE_N3_7->>IMUX27 INT_R_X3Y68/INT_R.NW2END0->>IMUX8 INT_R_X5Y67/INT_R.BYP_ALT3->>BYP3 INT_R_X5Y67/INT_R.NE2END0->>IMUX17 INT_R_X5Y67/INT_R.NE2END0->>NL1BEG_N3 INT_R_X5Y67/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X5Y67/INT_R.NL1BEG_N3->>IMUX14 INT_R_X5Y67/INT_R.NL1BEG_N3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

_carry__2_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][13] - 
wires: CLBLL_L_X4Y65/CLBLL_IMUX39 CLBLL_L_X4Y65/CLBLL_L_D3 CLBLL_L_X4Y67/CLBLL_EL1BEG3 CLBLL_L_X4Y68/CLBLL_ER1BEG1 CLBLL_L_X4Y68/CLBLL_IMUX11 CLBLL_L_X4Y68/CLBLL_IMUX20 CLBLL_L_X4Y68/CLBLL_IMUX27 CLBLL_L_X4Y68/CLBLL_LL_A4 CLBLL_L_X4Y68/CLBLL_LL_B4 CLBLL_L_X4Y68/CLBLL_L_C2 CLBLM_R_X3Y67/CLBLM_EL1BEG3 CLBLM_R_X3Y68/CLBLM_ER1BEG1 CLBLM_R_X3Y68/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y68/CLBLM_L_AQ CLBLM_R_X5Y67/CLBLM_BYP4 CLBLM_R_X5Y67/CLBLM_IMUX10 CLBLM_R_X5Y67/CLBLM_IMUX27 CLBLM_R_X5Y67/CLBLM_IMUX4 CLBLM_R_X5Y67/CLBLM_L_A4 CLBLM_R_X5Y67/CLBLM_M_A6 CLBLM_R_X5Y67/CLBLM_M_B4 CLBLM_R_X5Y67/CLBLM_M_BX INT_L_X4Y65/IMUX_L39 INT_L_X4Y65/SS2END3 INT_L_X4Y66/SS2A3 INT_L_X4Y66/SS2END_N0_3 INT_L_X4Y67/EL1BEG2 INT_L_X4Y67/EL1END3 INT_L_X4Y67/SE2A1 INT_L_X4Y67/SS2BEG3 INT_L_X4Y68/ER1END1 INT_L_X4Y68/IMUX_L11 INT_L_X4Y68/IMUX_L20 INT_L_X4Y68/IMUX_L27 INT_L_X4Y68/SE2BEG1 INT_R_X3Y67/EL1BEG3 INT_R_X3Y68/EL1BEG_N3 INT_R_X3Y68/ER1BEG1 INT_R_X3Y68/LOGIC_OUTS0 INT_R_X5Y67/BYP4 INT_R_X5Y67/BYP_ALT4 INT_R_X5Y67/EL1END2 INT_R_X5Y67/IMUX10 INT_R_X5Y67/IMUX27 INT_R_X5Y67/IMUX4 INT_R_X5Y67/SE2END1 
pips: CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X3Y68/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y67/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X4Y65/INT_L.SS2END3->>IMUX_L39 INT_L_X4Y67/INT_L.EL1END3->>EL1BEG2 INT_L_X4Y67/INT_L.EL1END3->>SS2BEG3 INT_L_X4Y68/INT_L.ER1END1->>IMUX_L11 INT_L_X4Y68/INT_L.ER1END1->>IMUX_L20 INT_L_X4Y68/INT_L.ER1END1->>IMUX_L27 INT_L_X4Y68/INT_L.ER1END1->>SE2BEG1 INT_R_X3Y68/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X3Y68/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X5Y67/INT_R.BYP_ALT4->>BYP4 INT_R_X5Y67/INT_R.EL1END2->>IMUX4 INT_R_X5Y67/INT_R.SE2END1->>BYP_ALT4 INT_R_X5Y67/INT_R.SE2END1->>IMUX10 INT_R_X5Y67/INT_R.SE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

_carry__2_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry__3_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][17] - 
wires: CLBLL_L_X4Y66/CLBLL_EL1BEG3 CLBLL_L_X4Y66/CLBLL_IMUX6 CLBLL_L_X4Y66/CLBLL_L_A1 CLBLL_L_X4Y68/CLBLL_IMUX1 CLBLL_L_X4Y68/CLBLL_IMUX16 CLBLL_L_X4Y68/CLBLL_LL_A3 CLBLL_L_X4Y68/CLBLL_L_B3 CLBLL_L_X4Y68/CLBLL_NE2A0 CLBLL_L_X4Y69/CLBLL_NW2A0 CLBLM_R_X3Y66/CLBLM_EL1BEG3 CLBLM_R_X3Y67/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y67/CLBLM_L_AQ CLBLM_R_X3Y68/CLBLM_NE2A0 CLBLM_R_X3Y69/CLBLM_IMUX8 CLBLM_R_X3Y69/CLBLM_M_A5 CLBLM_R_X3Y69/CLBLM_NW2A0 CLBLM_R_X5Y67/CLBLM_IMUX20 CLBLM_R_X5Y67/CLBLM_L_C2 CLBLM_R_X5Y68/CLBLM_IMUX1 CLBLM_R_X5Y68/CLBLM_M_A3 INT_L_X4Y66/EL1END3 INT_L_X4Y66/IMUX_L6 INT_L_X4Y67/NE2END_S3_0 INT_L_X4Y68/IMUX_L1 INT_L_X4Y68/IMUX_L16 INT_L_X4Y68/NE2BEG0 INT_L_X4Y68/NE2END0 INT_L_X4Y68/NW2BEG0 INT_L_X4Y69/NE2A0 INT_L_X4Y69/NW2A0 INT_R_X3Y66/EL1BEG3 INT_R_X3Y67/EL1BEG_N3 INT_R_X3Y67/LOGIC_OUTS0 INT_R_X3Y67/NE2BEG0 INT_R_X3Y68/NE2A0 INT_R_X3Y68/NW2END_S0_0 INT_R_X3Y69/IMUX8 INT_R_X3Y69/NW2END0 INT_R_X5Y67/IMUX20 INT_R_X5Y67/SR1END1 INT_R_X5Y68/IMUX1 INT_R_X5Y68/NE2END_S3_0 INT_R_X5Y68/SL1END0 INT_R_X5Y68/SR1BEG1 INT_R_X5Y69/NE2END0 INT_R_X5Y69/SL1BEG0 
pips: CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_R_X3Y67/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y69/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y67/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y68/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X4Y66/INT_L.EL1END3->>IMUX_L6 INT_L_X4Y68/INT_L.NE2END0->>IMUX_L1 INT_L_X4Y68/INT_L.NE2END0->>IMUX_L16 INT_L_X4Y68/INT_L.NE2END0->>NE2BEG0 INT_L_X4Y68/INT_L.NE2END0->>NW2BEG0 INT_R_X3Y67/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X3Y67/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X3Y69/INT_R.NW2END0->>IMUX8 INT_R_X5Y67/INT_R.SR1END1->>IMUX20 INT_R_X5Y68/INT_R.SL1END0->>IMUX1 INT_R_X5Y68/INT_R.SL1END0->>SR1BEG1 INT_R_X5Y69/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][3] - 
wires: CLBLL_L_X4Y63/CLBLL_LL_AQ CLBLL_L_X4Y63/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y64/CLBLL_IMUX24 CLBLL_L_X4Y64/CLBLL_LL_B5 CLBLM_R_X5Y64/CLBLM_BYP6 CLBLM_R_X5Y64/CLBLM_IMUX22 CLBLM_R_X5Y64/CLBLM_IMUX38 CLBLM_R_X5Y64/CLBLM_M_C3 CLBLM_R_X5Y64/CLBLM_M_D3 CLBLM_R_X5Y64/CLBLM_M_DX INT_L_X4Y63/LOGIC_OUTS_L4 INT_L_X4Y63/NE2BEG0 INT_L_X4Y63/NR1BEG0 INT_L_X4Y64/IMUX_L24 INT_L_X4Y64/NE2A0 INT_L_X4Y64/NR1END0 INT_R_X5Y63/NE2END_S3_0 INT_R_X5Y64/BYP6 INT_R_X5Y64/BYP_ALT6 INT_R_X5Y64/IMUX22 INT_R_X5Y64/IMUX38 INT_R_X5Y64/NE2END0 INT_R_X5Y64/NL1BEG_N3 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X5Y64/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X4Y63/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X4Y63/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X4Y64/INT_L.NR1END0->>IMUX_L24 INT_R_X5Y64/INT_R.BYP_ALT6->>BYP6 INT_R_X5Y64/INT_R.NE2END0->>NL1BEG_N3 INT_R_X5Y64/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X5Y64/INT_R.NL1BEG_N3->>IMUX22 INT_R_X5Y64/INT_R.NL1BEG_N3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][2] - 
wires: CLBLL_L_X4Y64/CLBLL_EE2BEG1 CLBLL_L_X4Y65/CLBLL_NE2A1 CLBLM_R_X3Y64/CLBLM_EE2BEG1 CLBLM_R_X3Y64/CLBLM_IMUX11 CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y64/CLBLM_L_BQ CLBLM_R_X3Y64/CLBLM_M_A4 CLBLM_R_X3Y65/CLBLM_NE2A1 CLBLM_R_X5Y64/CLBLM_BYP3 CLBLM_R_X5Y64/CLBLM_IMUX27 CLBLM_R_X5Y64/CLBLM_IMUX28 CLBLM_R_X5Y64/CLBLM_M_B4 CLBLM_R_X5Y64/CLBLM_M_C4 CLBLM_R_X5Y64/CLBLM_M_CX INT_L_X4Y64/EE2A1 INT_L_X4Y64/ER1BEG2 INT_L_X4Y64/SL1END1 INT_L_X4Y65/NE2END1 INT_L_X4Y65/SL1BEG1 INT_R_X3Y64/EE2BEG1 INT_R_X3Y64/IMUX11 INT_R_X3Y64/LOGIC_OUTS1 INT_R_X3Y64/NE2BEG1 INT_R_X3Y65/NE2A1 INT_R_X5Y64/BYP3 INT_R_X5Y64/BYP_ALT3 INT_R_X5Y64/EE2END1 INT_R_X5Y64/ER1END2 INT_R_X5Y64/IMUX27 INT_R_X5Y64/IMUX28 
pips: CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y64/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y64/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X4Y64/INT_L.SL1END1->>ER1BEG2 INT_L_X4Y65/INT_L.NE2END1->>SL1BEG1 INT_R_X3Y64/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X3Y64/INT_R.LOGIC_OUTS1->>IMUX11 INT_R_X3Y64/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X5Y64/INT_R.BYP_ALT3->>BYP3 INT_R_X5Y64/INT_R.EE2END1->>IMUX27 INT_R_X5Y64/INT_R.ER1END2->>BYP_ALT3 INT_R_X5Y64/INT_R.ER1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][1] - 
wires: CLBLL_L_X4Y62/CLBLL_LL_AQ CLBLL_L_X4Y62/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y64/CLBLL_IMUX8 CLBLL_L_X4Y64/CLBLL_LL_A5 CLBLM_R_X5Y64/CLBLM_BYP4 CLBLM_R_X5Y64/CLBLM_IMUX15 CLBLM_R_X5Y64/CLBLM_IMUX7 CLBLM_R_X5Y64/CLBLM_M_A1 CLBLM_R_X5Y64/CLBLM_M_B1 CLBLM_R_X5Y64/CLBLM_M_BX INT_L_X4Y62/LOGIC_OUTS_L4 INT_L_X4Y62/NN2BEG0 INT_L_X4Y63/EL1BEG3 INT_L_X4Y63/NN2A0 INT_L_X4Y63/NN2END_S2_0 INT_L_X4Y64/EL1BEG_N3 INT_L_X4Y64/IMUX_L8 INT_L_X4Y64/NN2END0 INT_R_X5Y63/EL1END3 INT_R_X5Y63/NR1BEG3 INT_R_X5Y64/BYP4 INT_R_X5Y64/BYP_ALT4 INT_R_X5Y64/FAN_ALT1 INT_R_X5Y64/FAN_BOUNCE1 INT_R_X5Y64/IMUX15 INT_R_X5Y64/IMUX7 INT_R_X5Y64/NR1END3 
pips: CLBLL_L_X4Y62/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X5Y64/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X4Y62/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X4Y64/INT_L.NN2END0->>EL1BEG_N3 INT_L_X4Y64/INT_L.NN2END0->>IMUX_L8 INT_R_X5Y63/INT_R.EL1END3->>NR1BEG3 INT_R_X5Y64/INT_R.BYP_ALT4->>BYP4 INT_R_X5Y64/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y64/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X5Y64/INT_R.NR1END3->>FAN_ALT1 INT_R_X5Y64/INT_R.NR1END3->>IMUX15 INT_R_X5Y64/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

_carry_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[active]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[tshift]0 - 
wires: BRAM_INT_INTERFACE_L_X6Y64/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X6Y65/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X6Y65/INT_INTERFACE_WW2A0 BRAM_L_X6Y60/BRAM_WW2END1_4 BRAM_L_X6Y65/BRAM_WR1END2_0 BRAM_L_X6Y65/BRAM_WW2A0_0 CLBLL_L_X2Y64/CLBLL_CTRL0 CLBLL_L_X2Y64/CLBLL_L_SR CLBLL_L_X2Y65/CLBLL_CTRL0 CLBLL_L_X2Y65/CLBLL_L_SR CLBLL_L_X2Y66/CLBLL_CTRL0 CLBLL_L_X2Y66/CLBLL_L_SR CLBLL_L_X4Y62/CLBLL_CTRL1 CLBLL_L_X4Y62/CLBLL_LL_SR CLBLL_L_X4Y63/CLBLL_CTRL0 CLBLL_L_X4Y63/CLBLL_CTRL1 CLBLL_L_X4Y63/CLBLL_EE2BEG1 CLBLL_L_X4Y63/CLBLL_LL_SR CLBLL_L_X4Y63/CLBLL_L_SR CLBLL_L_X4Y64/CLBLL_CTRL1 CLBLL_L_X4Y64/CLBLL_LL_SR CLBLL_L_X4Y65/CLBLL_CTRL1 CLBLL_L_X4Y65/CLBLL_LL_SR CLBLL_L_X4Y65/CLBLL_WW2END1 CLBLL_L_X4Y66/CLBLL_CTRL1 CLBLL_L_X4Y66/CLBLL_EE2BEG1 CLBLL_L_X4Y66/CLBLL_LL_SR CLBLL_L_X4Y67/CLBLL_CTRL0 CLBLL_L_X4Y67/CLBLL_L_SR CLBLL_L_X4Y68/CLBLL_CTRL1 CLBLL_L_X4Y68/CLBLL_LL_SR CLBLL_L_X4Y68/CLBLL_NW4END2 CLBLL_L_X4Y69/CLBLL_CTRL0 CLBLL_L_X4Y69/CLBLL_CTRL1 CLBLL_L_X4Y69/CLBLL_LL_SR CLBLL_L_X4Y69/CLBLL_L_SR CLBLM_L_X8Y65/CLBLM_CTRL1 CLBLM_L_X8Y65/CLBLM_ER1BEG2 CLBLM_L_X8Y65/CLBLM_M_SR CLBLM_R_X3Y62/CLBLM_CTRL0 CLBLM_R_X3Y62/CLBLM_L_SR CLBLM_R_X3Y63/CLBLM_EE2BEG1 CLBLM_R_X3Y64/CLBLM_CTRL0 CLBLM_R_X3Y64/CLBLM_CTRL1 CLBLM_R_X3Y64/CLBLM_L_SR CLBLM_R_X3Y64/CLBLM_M_SR CLBLM_R_X3Y65/CLBLM_CTRL0 CLBLM_R_X3Y65/CLBLM_CTRL1 CLBLM_R_X3Y65/CLBLM_L_SR CLBLM_R_X3Y65/CLBLM_M_SR CLBLM_R_X3Y65/CLBLM_WW2END1 CLBLM_R_X3Y66/CLBLM_CTRL0 CLBLM_R_X3Y66/CLBLM_CTRL1 CLBLM_R_X3Y66/CLBLM_EE2BEG1 CLBLM_R_X3Y66/CLBLM_L_SR CLBLM_R_X3Y66/CLBLM_M_SR CLBLM_R_X3Y67/CLBLM_CTRL0 CLBLM_R_X3Y67/CLBLM_CTRL1 CLBLM_R_X3Y67/CLBLM_L_SR CLBLM_R_X3Y67/CLBLM_M_SR CLBLM_R_X3Y68/CLBLM_CTRL0 CLBLM_R_X3Y68/CLBLM_CTRL1 CLBLM_R_X3Y68/CLBLM_L_SR CLBLM_R_X3Y68/CLBLM_M_SR CLBLM_R_X3Y68/CLBLM_NW4END2 CLBLM_R_X3Y69/CLBLM_CTRL0 CLBLM_R_X3Y69/CLBLM_CTRL1 CLBLM_R_X3Y69/CLBLM_L_SR CLBLM_R_X3Y69/CLBLM_M_SR CLBLM_R_X5Y63/CLBLM_CTRL0 CLBLM_R_X5Y63/CLBLM_L_SR CLBLM_R_X5Y64/CLBLM_CTRL0 CLBLM_R_X5Y64/CLBLM_L_SR CLBLM_R_X5Y64/CLBLM_WW2END1 CLBLM_R_X5Y65/CLBLM_CTRL0 CLBLM_R_X5Y65/CLBLM_L_SR CLBLM_R_X5Y65/CLBLM_WR1END2 CLBLM_R_X5Y65/CLBLM_WW2A0 CLBLM_R_X7Y63/CLBLM_CTRL0 CLBLM_R_X7Y63/CLBLM_L_SR CLBLM_R_X7Y64/CLBLM_CTRL1 CLBLM_R_X7Y64/CLBLM_M_SR CLBLM_R_X7Y65/CLBLM_ER1BEG2 CLBLM_R_X7Y67/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y67/CLBLM_M_A INT_L_X2Y63/NR1BEG2 INT_L_X2Y63/SS2END2 INT_L_X2Y64/CTRL_L0 INT_L_X2Y64/NR1END2 INT_L_X2Y64/SS2A2 INT_L_X2Y65/CTRL_L0 INT_L_X2Y65/SR1END2 INT_L_X2Y65/SS2BEG2 INT_L_X2Y66/CTRL_L0 INT_L_X2Y66/SR1BEG2 INT_L_X2Y66/WR1END2 INT_L_X4Y62/CTRL_L1 INT_L_X4Y62/SR1END2 INT_L_X4Y63/CTRL_L0 INT_L_X4Y63/CTRL_L1 INT_L_X4Y63/EE2A1 INT_L_X4Y63/SR1BEG2 INT_L_X4Y63/WR1END2 INT_L_X4Y64/CTRL_L1 INT_L_X4Y64/NW6A2 INT_L_X4Y64/SR1END2 INT_L_X4Y65/BYP_ALT4 INT_L_X4Y65/BYP_BOUNCE4 INT_L_X4Y65/CTRL_L1 INT_L_X4Y65/NW2END2 INT_L_X4Y65/NW6B2 INT_L_X4Y65/SR1BEG2 INT_L_X4Y65/WW2A1 INT_L_X4Y65/WW2END0 INT_L_X4Y66/CTRL_L1 INT_L_X4Y66/EE2A1 INT_L_X4Y66/NN2BEG2 INT_L_X4Y66/NW6C2 INT_L_X4Y66/WR1END2 INT_L_X4Y67/CTRL_L0 INT_L_X4Y67/NN2A2 INT_L_X4Y67/NW6D2 INT_L_X4Y67/SR1END2 INT_L_X4Y68/BYP_ALT2 INT_L_X4Y68/BYP_BOUNCE2 INT_L_X4Y68/CTRL_L1 INT_L_X4Y68/FAN_ALT1 INT_L_X4Y68/FAN_BOUNCE1 INT_L_X4Y68/NN2END2 INT_L_X4Y68/NR1BEG2 INT_L_X4Y68/NW6E2 INT_L_X4Y68/SR1BEG2 INT_L_X4Y69/BYP_BOUNCE_N3_2 INT_L_X4Y69/CTRL_L0 INT_L_X4Y69/CTRL_L1 INT_L_X4Y69/NR1END2 INT_L_X6Y64/WW2A1 INT_L_X6Y65/WL1END0 INT_L_X6Y65/WR1BEG2 INT_L_X6Y65/WW2BEG0 INT_L_X8Y65/CTRL_L1 INT_L_X8Y65/ER1END2 INT_R_X3Y62/CTRL0 INT_R_X3Y62/SR1END2 INT_R_X3Y63/EE2BEG1 INT_R_X3Y63/SR1BEG2 INT_R_X3Y63/SS2END1 INT_R_X3Y64/CTRL0 INT_R_X3Y64/CTRL1 INT_R_X3Y64/SR1END2 INT_R_X3Y64/SS2A1 INT_R_X3Y65/BYP_ALT2 INT_R_X3Y65/BYP_BOUNCE2 INT_R_X3Y65/CTRL0 INT_R_X3Y65/CTRL1 INT_R_X3Y65/FAN_ALT1 INT_R_X3Y65/FAN_BOUNCE1 INT_R_X3Y65/NL1BEG1 INT_R_X3Y65/SR1BEG2 INT_R_X3Y65/SS2BEG1 INT_R_X3Y65/WW2END1 INT_R_X3Y66/BYP_ALT4 INT_R_X3Y66/BYP_BOUNCE4 INT_R_X3Y66/BYP_BOUNCE_N3_2 INT_R_X3Y66/CTRL0 INT_R_X3Y66/CTRL1 INT_R_X3Y66/EE2BEG1 INT_R_X3Y66/NL1END1 INT_R_X3Y66/NR1BEG1 INT_R_X3Y66/WR1BEG2 INT_R_X3Y67/CTRL0 INT_R_X3Y67/CTRL1 INT_R_X3Y67/GFAN0 INT_R_X3Y67/NR1END1 INT_R_X3Y68/CTRL0 INT_R_X3Y68/CTRL1 INT_R_X3Y68/NL1BEG1 INT_R_X3Y68/NW6END2 INT_R_X3Y69/BYP_ALT4 INT_R_X3Y69/BYP_BOUNCE4 INT_R_X3Y69/CTRL0 INT_R_X3Y69/CTRL1 INT_R_X3Y69/NL1END1 INT_R_X5Y63/CTRL0 INT_R_X5Y63/EE2END1 INT_R_X5Y63/SR1END2 INT_R_X5Y63/WR1BEG2 INT_R_X5Y64/CTRL0 INT_R_X5Y64/NW2BEG2 INT_R_X5Y64/NW6BEG2 INT_R_X5Y64/SR1BEG2 INT_R_X5Y64/SR1END2 INT_R_X5Y64/WW2END1 INT_R_X5Y65/CTRL0 INT_R_X5Y65/NW2A2 INT_R_X5Y65/SR1BEG2 INT_R_X5Y65/WR1END2 INT_R_X5Y65/WW2A0 INT_R_X5Y65/WW2BEG1 INT_R_X5Y66/EE2END1 INT_R_X5Y66/WR1BEG2 INT_R_X7Y63/CTRL0 INT_R_X7Y63/SR1END2 INT_R_X7Y64/CTRL1 INT_R_X7Y64/SL1END1 INT_R_X7Y64/SR1BEG2 INT_R_X7Y64/SR1END2 INT_R_X7Y64/WW2BEG1 INT_R_X7Y65/ER1BEG2 INT_R_X7Y65/SL1BEG1 INT_R_X7Y65/SL1END1 INT_R_X7Y65/SR1BEG2 INT_R_X7Y65/WL1BEG0 INT_R_X7Y66/SL1BEG1 INT_R_X7Y66/SR1END1 INT_R_X7Y67/LOGIC_OUTS12 INT_R_X7Y67/SR1BEG1 VBRK_X18Y67/VBRK_WW2END1 VBRK_X18Y68/VBRK_WR1END2 VBRK_X18Y68/VBRK_WW2A0 
pips: CLBLL_L_X2Y64/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X2Y65/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X2Y66/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y62/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y63/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y63/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y64/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y65/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y66/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y67/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y68/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y69/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y69/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X8Y65/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X3Y62/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y64/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y64/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X3Y65/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y65/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X3Y66/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y66/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X3Y67/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y67/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X3Y68/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y68/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X3Y69/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y69/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y63/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y64/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y65/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X7Y63/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X7Y64/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X7Y67/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X2Y63/INT_L.SS2END2->>NR1BEG2 INT_L_X2Y64/INT_L.NR1END2->>CTRL_L0 INT_L_X2Y65/INT_L.SR1END2->>CTRL_L0 INT_L_X2Y65/INT_L.SR1END2->>SS2BEG2 INT_L_X2Y66/INT_L.WR1END2->>CTRL_L0 INT_L_X2Y66/INT_L.WR1END2->>SR1BEG2 INT_L_X4Y62/INT_L.SR1END2->>CTRL_L1 INT_L_X4Y63/INT_L.WR1END2->>CTRL_L0 INT_L_X4Y63/INT_L.WR1END2->>CTRL_L1 INT_L_X4Y63/INT_L.WR1END2->>SR1BEG2 INT_L_X4Y64/INT_L.SR1END2->>CTRL_L1 INT_L_X4Y65/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y65/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X4Y65/INT_L.NW2END2->>SR1BEG2 INT_L_X4Y65/INT_L.WW2END0->>BYP_ALT4 INT_L_X4Y66/INT_L.WR1END2->>CTRL_L1 INT_L_X4Y66/INT_L.WR1END2->>NN2BEG2 INT_L_X4Y67/INT_L.SR1END2->>CTRL_L0 INT_L_X4Y68/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X4Y68/INT_L.BYP_BOUNCE2->>FAN_ALT1 INT_L_X4Y68/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y68/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X4Y68/INT_L.NN2END2->>BYP_ALT2 INT_L_X4Y68/INT_L.NN2END2->>NR1BEG2 INT_L_X4Y68/INT_L.NN2END2->>SR1BEG2 INT_L_X4Y69/INT_L.NR1END2->>CTRL_L0 INT_L_X4Y69/INT_L.NR1END2->>CTRL_L1 INT_L_X6Y65/INT_L.WL1END0->>WR1BEG2 INT_L_X6Y65/INT_L.WL1END0->>WW2BEG0 INT_L_X8Y65/INT_L.ER1END2->>CTRL_L1 INT_R_X3Y62/INT_R.SR1END2->>CTRL0 INT_R_X3Y63/INT_R.SS2END1->>EE2BEG1 INT_R_X3Y63/INT_R.SS2END1->>SR1BEG2 INT_R_X3Y64/INT_R.SR1END2->>CTRL0 INT_R_X3Y64/INT_R.SR1END2->>CTRL1 INT_R_X3Y65/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X3Y65/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X3Y65/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y65/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X3Y65/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X3Y65/INT_R.WW2END1->>BYP_ALT2 INT_R_X3Y65/INT_R.WW2END1->>NL1BEG1 INT_R_X3Y65/INT_R.WW2END1->>SR1BEG2 INT_R_X3Y65/INT_R.WW2END1->>SS2BEG1 INT_R_X3Y66/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y66/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X3Y66/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X3Y66/INT_R.NL1END1->>BYP_ALT4 INT_R_X3Y66/INT_R.NL1END1->>EE2BEG1 INT_R_X3Y66/INT_R.NL1END1->>NR1BEG1 INT_R_X3Y66/INT_R.NL1END1->>WR1BEG2 INT_R_X3Y67/INT_R.GFAN0->>CTRL0 INT_R_X3Y67/INT_R.GFAN0->>CTRL1 INT_R_X3Y67/INT_R.NR1END1->>GFAN0 INT_R_X3Y68/INT_R.NW6END2->>CTRL0 INT_R_X3Y68/INT_R.NW6END2->>CTRL1 INT_R_X3Y68/INT_R.NW6END2->>NL1BEG1 INT_R_X3Y69/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y69/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X3Y69/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X3Y69/INT_R.NL1END1->>BYP_ALT4 INT_R_X5Y63/INT_R.EE2END1->>WR1BEG2 INT_R_X5Y63/INT_R.SR1END2->>CTRL0 INT_R_X5Y64/INT_R.SR1END2->>CTRL0 INT_R_X5Y64/INT_R.WW2END1->>NW2BEG2 INT_R_X5Y64/INT_R.WW2END1->>NW6BEG2 INT_R_X5Y64/INT_R.WW2END1->>SR1BEG2 INT_R_X5Y65/INT_R.WR1END2->>CTRL0 INT_R_X5Y65/INT_R.WR1END2->>SR1BEG2 INT_R_X5Y65/INT_R.WR1END2->>WW2BEG1 INT_R_X5Y66/INT_R.EE2END1->>WR1BEG2 INT_R_X7Y63/INT_R.SR1END2->>CTRL0 INT_R_X7Y64/INT_R.SL1END1->>SR1BEG2 INT_R_X7Y64/INT_R.SL1END1->>WW2BEG1 INT_R_X7Y64/INT_R.SR1END2->>CTRL1 INT_R_X7Y65/INT_R.SL1END1->>ER1BEG2 INT_R_X7Y65/INT_R.SL1END1->>SL1BEG1 INT_R_X7Y65/INT_R.SL1END1->>SR1BEG2 INT_R_X7Y65/INT_R.SL1END1->>WL1BEG0 INT_R_X7Y66/INT_R.SR1END1->>SL1BEG1 INT_R_X7Y67/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 57, 

ahbmst0/r_reg[grant]__0 - 
wires: CLBLM_L_X8Y65/CLBLM_ER1BEG1 CLBLM_L_X8Y65/CLBLM_IMUX4 CLBLM_L_X8Y65/CLBLM_M_A6 CLBLM_R_X7Y65/CLBLM_ER1BEG1 CLBLM_R_X7Y65/CLBLM_IMUX0 CLBLM_R_X7Y65/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y65/CLBLM_L_A3 CLBLM_R_X7Y65/CLBLM_L_AQ INT_L_X8Y65/ER1END1 INT_L_X8Y65/IMUX_L4 INT_R_X7Y65/ER1BEG1 INT_R_X7Y65/IMUX0 INT_R_X7Y65/LOGIC_OUTS0 
pips: CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y65/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y65/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y65/INT_L.ER1END1->>IMUX_L4 INT_R_X7Y65/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X7Y65/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[grant]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[retry] - 
wires: CLBLM_L_X8Y65/CLBLM_IMUX40 CLBLM_L_X8Y65/CLBLM_M_D1 CLBLM_L_X8Y66/CLBLM_IMUX1 CLBLM_L_X8Y66/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y66/CLBLM_M_A3 CLBLM_L_X8Y66/CLBLM_M_AQ INT_L_X8Y65/IMUX_L40 INT_L_X8Y65/SL1END0 INT_L_X8Y66/IMUX_L1 INT_L_X8Y66/LOGIC_OUTS_L4 INT_L_X8Y66/SL1BEG0 
pips: CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y66/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y66/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y65/INT_L.SL1END0->>IMUX_L40 INT_L_X8Y66/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X8Y66/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[retry]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

duarto[enable] - 
wires: BRAM_INT_INTERFACE_L_X6Y63/INT_INTERFACE_EE2BEG3 BRAM_L_X6Y60/BRAM_EE2BEG3_3 CLBLL_L_X2Y64/CLBLL_IMUX1 CLBLL_L_X2Y64/CLBLL_LL_A3 CLBLL_L_X2Y65/CLBLL_IMUX26 CLBLL_L_X2Y65/CLBLL_L_B4 CLBLL_L_X4Y63/CLBLL_IMUX20 CLBLL_L_X4Y63/CLBLL_IMUX28 CLBLL_L_X4Y63/CLBLL_IMUX36 CLBLL_L_X4Y63/CLBLL_LL_C4 CLBLL_L_X4Y63/CLBLL_LOGIC_OUTS2 CLBLL_L_X4Y63/CLBLL_L_C2 CLBLL_L_X4Y63/CLBLL_L_CQ CLBLL_L_X4Y63/CLBLL_L_D2 CLBLL_L_X4Y63/CLBLL_WR1END3 CLBLL_L_X4Y65/CLBLL_IMUX27 CLBLL_L_X4Y65/CLBLL_LL_B4 CLBLL_L_X4Y65/CLBLL_WR1END3 CLBLL_L_X4Y67/CLBLL_IMUX10 CLBLL_L_X4Y67/CLBLL_IMUX14 CLBLL_L_X4Y67/CLBLL_IMUX30 CLBLL_L_X4Y67/CLBLL_L_A4 CLBLL_L_X4Y67/CLBLL_L_B1 CLBLL_L_X4Y67/CLBLL_L_C5 CLBLL_L_X4Y69/CLBLL_IMUX10 CLBLL_L_X4Y69/CLBLL_IMUX17 CLBLL_L_X4Y69/CLBLL_IMUX35 CLBLL_L_X4Y69/CLBLL_LL_B3 CLBLL_L_X4Y69/CLBLL_LL_C6 CLBLL_L_X4Y69/CLBLL_L_A4 CLBLM_L_X8Y63/CLBLM_EL1BEG2 CLBLM_L_X8Y63/CLBLM_IMUX27 CLBLM_L_X8Y63/CLBLM_IMUX28 CLBLM_L_X8Y63/CLBLM_IMUX43 CLBLM_L_X8Y63/CLBLM_M_B4 CLBLM_L_X8Y63/CLBLM_M_C4 CLBLM_L_X8Y63/CLBLM_M_D6 CLBLM_R_X3Y63/CLBLM_IMUX15 CLBLM_R_X3Y63/CLBLM_M_B1 CLBLM_R_X3Y63/CLBLM_WR1END3 CLBLM_R_X3Y65/CLBLM_IMUX14 CLBLM_R_X3Y65/CLBLM_IMUX37 CLBLM_R_X3Y65/CLBLM_L_B1 CLBLM_R_X3Y65/CLBLM_L_D4 CLBLM_R_X3Y65/CLBLM_WR1END3 CLBLM_R_X3Y66/CLBLM_IMUX20 CLBLM_R_X3Y66/CLBLM_L_C2 CLBLM_R_X5Y63/CLBLM_EE2BEG3 CLBLM_R_X7Y63/CLBLM_EL1BEG2 CLBLM_R_X7Y63/CLBLM_IMUX14 CLBLM_R_X7Y63/CLBLM_L_B1 CLBLM_R_X7Y64/CLBLM_IMUX11 CLBLM_R_X7Y64/CLBLM_M_A4 INT_L_X2Y63/WR1END_S1_0 INT_L_X2Y64/IMUX_L1 INT_L_X2Y64/WR1END0 INT_L_X2Y65/IMUX_L26 INT_L_X2Y65/WL1END1 INT_L_X4Y63/ER1BEG3 INT_L_X4Y63/IMUX_L20 INT_L_X4Y63/IMUX_L28 INT_L_X4Y63/IMUX_L36 INT_L_X4Y63/LOGIC_OUTS_L2 INT_L_X4Y63/NN2BEG2 INT_L_X4Y63/WR1BEG3 INT_L_X4Y64/NN2A2 INT_L_X4Y65/IMUX_L27 INT_L_X4Y65/NN2BEG2 INT_L_X4Y65/NN2END2 INT_L_X4Y65/WR1BEG3 INT_L_X4Y66/NN2A2 INT_L_X4Y67/BYP_ALT2 INT_L_X4Y67/BYP_BOUNCE2 INT_L_X4Y67/FAN_ALT7 INT_L_X4Y67/FAN_BOUNCE7 INT_L_X4Y67/IMUX_L10 INT_L_X4Y67/IMUX_L14 INT_L_X4Y67/IMUX_L30 INT_L_X4Y67/NL1BEG1 INT_L_X4Y67/NN2END2 INT_L_X4Y68/BYP_BOUNCE_N3_2 INT_L_X4Y68/NL1END1 INT_L_X4Y68/NR1BEG1 INT_L_X4Y69/GFAN0 INT_L_X4Y69/IMUX_L10 INT_L_X4Y69/IMUX_L17 INT_L_X4Y69/IMUX_L35 INT_L_X4Y69/NR1END1 INT_L_X6Y63/EE2A3 INT_L_X8Y63/EL1END2 INT_L_X8Y63/IMUX_L27 INT_L_X8Y63/IMUX_L28 INT_L_X8Y63/IMUX_L43 INT_R_X3Y63/IMUX15 INT_R_X3Y63/WR1BEG_S0 INT_R_X3Y63/WR1END3 INT_R_X3Y64/WR1BEG0 INT_R_X3Y65/IMUX14 INT_R_X3Y65/IMUX37 INT_R_X3Y65/NL1BEG2 INT_R_X3Y65/WL1BEG1 INT_R_X3Y65/WR1END3 INT_R_X3Y66/IMUX20 INT_R_X3Y66/NL1END2 INT_R_X5Y63/EE2BEG3 INT_R_X5Y63/ER1END3 INT_R_X5Y64/ER1END_N3_3 INT_R_X7Y63/EE2END3 INT_R_X7Y63/EL1BEG2 INT_R_X7Y63/IMUX14 INT_R_X7Y63/NR1BEG3 INT_R_X7Y64/FAN_ALT3 INT_R_X7Y64/FAN_BOUNCE3 INT_R_X7Y64/IMUX11 INT_R_X7Y64/NR1END3 VBRK_X18Y66/VBRK_EE2BEG3 
pips: CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X4Y63/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X2Y64/INT_L.WR1END0->>IMUX_L1 INT_L_X2Y65/INT_L.WL1END1->>IMUX_L26 INT_L_X4Y63/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_L_X4Y63/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X4Y63/INT_L.LOGIC_OUTS_L2->>IMUX_L28 INT_L_X4Y63/INT_L.LOGIC_OUTS_L2->>IMUX_L36 INT_L_X4Y63/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X4Y63/INT_L.LOGIC_OUTS_L2->>WR1BEG3 INT_L_X4Y65/INT_L.NN2END2->>IMUX_L27 INT_L_X4Y65/INT_L.NN2END2->>NN2BEG2 INT_L_X4Y65/INT_L.NN2END2->>WR1BEG3 INT_L_X4Y67/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X4Y67/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X4Y67/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X4Y67/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X4Y67/INT_L.FAN_BOUNCE7->>IMUX_L10 INT_L_X4Y67/INT_L.NN2END2->>BYP_ALT2 INT_L_X4Y67/INT_L.NN2END2->>FAN_ALT7 INT_L_X4Y67/INT_L.NN2END2->>NL1BEG1 INT_L_X4Y68/INT_L.NL1END1->>NR1BEG1 INT_L_X4Y69/INT_L.GFAN0->>IMUX_L17 INT_L_X4Y69/INT_L.NR1END1->>GFAN0 INT_L_X4Y69/INT_L.NR1END1->>IMUX_L10 INT_L_X4Y69/INT_L.NR1END1->>IMUX_L35 INT_L_X8Y63/INT_L.EL1END2->>IMUX_L27 INT_L_X8Y63/INT_L.EL1END2->>IMUX_L28 INT_L_X8Y63/INT_L.EL1END2->>IMUX_L43 INT_R_X3Y63/INT_R.WR1END3->>IMUX15 INT_R_X3Y63/INT_R.WR1END3->>WR1BEG_S0 INT_R_X3Y65/INT_R.WR1END3->>IMUX14 INT_R_X3Y65/INT_R.WR1END3->>IMUX37 INT_R_X3Y65/INT_R.WR1END3->>NL1BEG2 INT_R_X3Y65/INT_R.WR1END3->>WL1BEG1 INT_R_X3Y66/INT_R.NL1END2->>IMUX20 INT_R_X5Y63/INT_R.ER1END3->>EE2BEG3 INT_R_X7Y63/INT_R.EE2END3->>EL1BEG2 INT_R_X7Y63/INT_R.EE2END3->>IMUX14 INT_R_X7Y63/INT_R.EE2END3->>NR1BEG3 INT_R_X7Y64/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y64/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X7Y64/INT_R.NR1END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

r_reg[tsempty] - 
wires: CLBLL_L_X4Y62/CLBLL_IMUX12 CLBLL_L_X4Y62/CLBLL_LL_B6 CLBLL_L_X4Y67/CLBLL_IMUX23 CLBLL_L_X4Y67/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y67/CLBLL_L_AMUX CLBLL_L_X4Y67/CLBLL_L_C3 INT_L_X4Y61/NR1BEG2 INT_L_X4Y61/SS6END2 INT_L_X4Y62/IMUX_L12 INT_L_X4Y62/NR1END2 INT_L_X4Y62/SS6E2 INT_L_X4Y63/SS6D2 INT_L_X4Y64/SS6C2 INT_L_X4Y65/SS6B2 INT_L_X4Y66/SS6A2 INT_L_X4Y67/BYP_ALT3 INT_L_X4Y67/BYP_BOUNCE3 INT_L_X4Y67/IMUX_L23 INT_L_X4Y67/LOGIC_OUTS_L16 INT_L_X4Y67/SS6BEG2 INT_L_X4Y68/BYP_BOUNCE_N3_3 
pips: CLBLL_L_X4Y62/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y67/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y61/INT_L.SS6END2->>NR1BEG2 INT_L_X4Y62/INT_L.NR1END2->>IMUX_L12 INT_L_X4Y67/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X4Y67/INT_L.BYP_BOUNCE3->>IMUX_L23 INT_L_X4Y67/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 INT_L_X4Y67/INT_L.LOGIC_OUTS_L16->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

dcom_uart0/r_reg[break]__0 - 
wires: CLBLL_L_X4Y63/CLBLL_IMUX0 CLBLL_L_X4Y63/CLBLL_IMUX32 CLBLL_L_X4Y63/CLBLL_IMUX40 CLBLL_L_X4Y63/CLBLL_LL_C1 CLBLL_L_X4Y63/CLBLL_LL_D1 CLBLL_L_X4Y63/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y63/CLBLL_L_A3 CLBLL_L_X4Y63/CLBLL_L_AQ CLBLM_R_X5Y63/CLBLM_IMUX1 CLBLM_R_X5Y63/CLBLM_M_A3 CLBLM_R_X5Y65/CLBLM_IMUX42 CLBLM_R_X5Y65/CLBLM_IMUX9 CLBLM_R_X5Y65/CLBLM_L_A5 CLBLM_R_X5Y65/CLBLM_L_D6 INT_L_X4Y62/SE2A0 INT_L_X4Y63/IMUX_L0 INT_L_X4Y63/IMUX_L32 INT_L_X4Y63/IMUX_L40 INT_L_X4Y63/LOGIC_OUTS_L0 INT_L_X4Y63/SE2BEG0 INT_R_X5Y62/NR1BEG0 INT_R_X5Y62/SE2END0 INT_R_X5Y63/IMUX1 INT_R_X5Y63/NN2BEG0 INT_R_X5Y63/NR1END0 INT_R_X5Y64/NN2A0 INT_R_X5Y64/NN2END_S2_0 INT_R_X5Y65/BYP_ALT0 INT_R_X5Y65/BYP_BOUNCE0 INT_R_X5Y65/IMUX42 INT_R_X5Y65/IMUX9 INT_R_X5Y65/NN2END0 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y63/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X4Y63/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X4Y63/INT_L.LOGIC_OUTS_L0->>IMUX_L32 INT_L_X4Y63/INT_L.LOGIC_OUTS_L0->>IMUX_L40 INT_L_X4Y63/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_R_X5Y62/INT_R.SE2END0->>NR1BEG0 INT_R_X5Y63/INT_R.NR1END0->>IMUX1 INT_R_X5Y63/INT_R.NR1END0->>NN2BEG0 INT_R_X5Y65/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y65/INT_R.BYP_BOUNCE0->>IMUX42 INT_R_X5Y65/INT_R.NN2END0->>BYP_ALT0 INT_R_X5Y65/INT_R.NN2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

r_reg[ovf] - 
wires: CLBLL_L_X4Y62/CLBLL_SW2A1 CLBLL_L_X4Y63/CLBLL_IMUX19 CLBLL_L_X4Y63/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y63/CLBLL_L_B2 CLBLL_L_X4Y63/CLBLL_L_BQ CLBLM_R_X3Y62/CLBLM_SW2A1 CLBLM_R_X3Y64/CLBLM_IMUX44 CLBLM_R_X3Y64/CLBLM_M_D4 INT_L_X2Y63/NE2BEG2 INT_L_X2Y63/NW2END2 INT_L_X2Y64/NE2A2 INT_L_X4Y62/SW2A1 INT_L_X4Y63/IMUX_L19 INT_L_X4Y63/LOGIC_OUTS_L1 INT_L_X4Y63/SW2BEG1 INT_R_X3Y62/NW2BEG2 INT_R_X3Y62/SW2END1 INT_R_X3Y63/NW2A2 INT_R_X3Y64/IMUX44 INT_R_X3Y64/NE2END2 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y63/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X2Y63/INT_L.NW2END2->>NE2BEG2 INT_L_X4Y63/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X4Y63/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X3Y62/INT_R.SW2END1->>NW2BEG2 INT_R_X3Y64/INT_R.NE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[frame] - 
wires: CLBLL_L_X4Y65/CLBLL_IMUX40 CLBLL_L_X4Y65/CLBLL_LL_D1 CLBLM_R_X5Y65/CLBLM_IMUX19 CLBLM_R_X5Y65/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y65/CLBLM_L_B2 CLBLM_R_X5Y65/CLBLM_L_BQ INT_L_X4Y65/IMUX_L40 INT_L_X4Y65/WL1END0 INT_R_X5Y65/IMUX19 INT_R_X5Y65/LOGIC_OUTS1 INT_R_X5Y65/WL1BEG0 
pips: CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y65/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X4Y65/INT_L.WL1END0->>IMUX_L40 INT_R_X5Y65/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X5Y65/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

dcom_uart0/r_reg[rxdb_n_0_][0] - 
wires: BRAM_INT_INTERFACE_L_X6Y64/INT_INTERFACE_WW2END0 BRAM_L_X6Y60/BRAM_WW2END0_4 CLBLL_L_X4Y63/CLBLL_IMUX46 CLBLL_L_X4Y63/CLBLL_L_D5 CLBLL_L_X4Y63/CLBLL_SE2A3 CLBLL_L_X4Y64/CLBLL_SW2A3 CLBLL_L_X4Y65/CLBLL_IMUX17 CLBLL_L_X4Y65/CLBLL_LL_B3 CLBLL_L_X4Y66/CLBLL_IMUX40 CLBLL_L_X4Y66/CLBLL_LL_D1 CLBLM_L_X8Y63/CLBLM_IMUX17 CLBLM_L_X8Y63/CLBLM_IMUX2 CLBLM_L_X8Y63/CLBLM_IMUX32 CLBLM_L_X8Y63/CLBLM_IMUX40 CLBLM_L_X8Y63/CLBLM_M_A2 CLBLM_L_X8Y63/CLBLM_M_B3 CLBLM_L_X8Y63/CLBLM_M_C1 CLBLM_L_X8Y63/CLBLM_M_D1 CLBLM_L_X8Y64/CLBLM_BYP1 CLBLM_L_X8Y64/CLBLM_M_AX CLBLM_L_X8Y64/CLBLM_WL1END3 CLBLM_L_X8Y65/CLBLM_SE2A0 CLBLM_R_X3Y63/CLBLM_SE2A3 CLBLM_R_X3Y64/CLBLM_SW2A3 CLBLM_R_X5Y63/CLBLM_IMUX20 CLBLM_R_X5Y63/CLBLM_L_C2 CLBLM_R_X5Y64/CLBLM_IMUX9 CLBLM_R_X5Y64/CLBLM_L_A5 CLBLM_R_X5Y64/CLBLM_WW2END0 CLBLM_R_X5Y65/CLBLM_IMUX37 CLBLM_R_X5Y65/CLBLM_L_D4 CLBLM_R_X7Y63/CLBLM_IMUX19 CLBLM_R_X7Y63/CLBLM_L_B2 CLBLM_R_X7Y64/CLBLM_IMUX2 CLBLM_R_X7Y64/CLBLM_IMUX31 CLBLM_R_X7Y64/CLBLM_IMUX39 CLBLM_R_X7Y64/CLBLM_IMUX9 CLBLM_R_X7Y64/CLBLM_L_A5 CLBLM_R_X7Y64/CLBLM_L_D3 CLBLM_R_X7Y64/CLBLM_M_A2 CLBLM_R_X7Y64/CLBLM_M_C5 CLBLM_R_X7Y64/CLBLM_WL1END3 CLBLM_R_X7Y65/CLBLM_SE2A0 CLBLM_R_X7Y66/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y66/CLBLM_M_AQ INT_L_X4Y63/IMUX_L46 INT_L_X4Y63/SE2END3 INT_L_X4Y64/SW2A3 INT_L_X4Y65/IMUX_L17 INT_L_X4Y65/NW2END1 INT_L_X4Y65/SW2BEG3 INT_L_X4Y65/WR1END_S1_0 INT_L_X4Y66/IMUX_L40 INT_L_X4Y66/WR1END0 INT_L_X6Y64/WW2A0 INT_L_X8Y63/IMUX_L17 INT_L_X8Y63/IMUX_L2 INT_L_X8Y63/IMUX_L32 INT_L_X8Y63/IMUX_L40 INT_L_X8Y63/SS2END0 INT_L_X8Y64/BYP_ALT1 INT_L_X8Y64/BYP_L1 INT_L_X8Y64/SL1END0 INT_L_X8Y64/SS2A0 INT_L_X8Y64/WL1BEG3 INT_L_X8Y65/SE2END0 INT_L_X8Y65/SL1BEG0 INT_L_X8Y65/SS2BEG0 INT_L_X8Y65/WL1BEG_N3 INT_R_X3Y63/SE2A3 INT_R_X3Y64/SE2BEG3 INT_R_X3Y64/SW2END3 INT_R_X3Y65/SW2END_N0_3 INT_R_X5Y63/IMUX20 INT_R_X5Y63/SR1END1 INT_R_X5Y64/IMUX9 INT_R_X5Y64/NL1BEG0 INT_R_X5Y64/NL1END_S3_0 INT_R_X5Y64/NW2BEG1 INT_R_X5Y64/SR1BEG1 INT_R_X5Y64/WW2END0 INT_R_X5Y65/IMUX37 INT_R_X5Y65/NL1BEG_N3 INT_R_X5Y65/NL1END0 INT_R_X5Y65/NW2A1 INT_R_X5Y65/WR1BEG_S0 INT_R_X5Y66/WR1BEG0 INT_R_X7Y63/IMUX19 INT_R_X7Y63/SR1END1 INT_R_X7Y64/IMUX2 INT_R_X7Y64/IMUX31 INT_R_X7Y64/IMUX39 INT_R_X7Y64/IMUX9 INT_R_X7Y64/SR1BEG1 INT_R_X7Y64/SS2END0 INT_R_X7Y64/WL1END3 INT_R_X7Y64/WW2BEG0 INT_R_X7Y65/SE2A0 INT_R_X7Y65/SS2A0 INT_R_X7Y65/WL1END_N1_3 INT_R_X7Y66/LOGIC_OUTS4 INT_R_X7Y66/SE2BEG0 INT_R_X7Y66/SS2BEG0 VBRK_X18Y67/VBRK_WW2END0 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y64/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y66/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X4Y63/INT_L.SE2END3->>IMUX_L46 INT_L_X4Y65/INT_L.NW2END1->>IMUX_L17 INT_L_X4Y65/INT_L.WR1END_S1_0->>SW2BEG3 INT_L_X4Y66/INT_L.WR1END0->>IMUX_L40 INT_L_X8Y63/INT_L.SS2END0->>IMUX_L17 INT_L_X8Y63/INT_L.SS2END0->>IMUX_L2 INT_L_X8Y63/INT_L.SS2END0->>IMUX_L32 INT_L_X8Y63/INT_L.SS2END0->>IMUX_L40 INT_L_X8Y64/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y64/INT_L.SL1END0->>BYP_ALT1 INT_L_X8Y65/INT_L.SE2END0->>SL1BEG0 INT_L_X8Y65/INT_L.SE2END0->>SS2BEG0 INT_L_X8Y65/INT_L.SE2END0->>WL1BEG_N3 INT_R_X3Y64/INT_R.SW2END3->>SE2BEG3 INT_R_X5Y63/INT_R.SR1END1->>IMUX20 INT_R_X5Y64/INT_R.WW2END0->>IMUX9 INT_R_X5Y64/INT_R.WW2END0->>NL1BEG0 INT_R_X5Y64/INT_R.WW2END0->>NW2BEG1 INT_R_X5Y64/INT_R.WW2END0->>SR1BEG1 INT_R_X5Y65/INT_R.NL1BEG_N3->>IMUX37 INT_R_X5Y65/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X5Y65/INT_R.NL1END0->>NL1BEG_N3 INT_R_X7Y63/INT_R.SR1END1->>IMUX19 INT_R_X7Y64/INT_R.SS2END0->>IMUX2 INT_R_X7Y64/INT_R.SS2END0->>IMUX9 INT_R_X7Y64/INT_R.SS2END0->>SR1BEG1 INT_R_X7Y64/INT_R.SS2END0->>WW2BEG0 INT_R_X7Y64/INT_R.WL1END3->>IMUX31 INT_R_X7Y64/INT_R.WL1END3->>IMUX39 INT_R_X7Y66/INT_R.LOGIC_OUTS4->>SE2BEG0 INT_R_X7Y66/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 20, 

dcom0/r[addr][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

duarto[data][0] - 
wires: CLBLM_R_X7Y65/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y65/CLBLM_M_AQ CLBLM_R_X7Y69/CLBLM_IMUX11 CLBLM_R_X7Y69/CLBLM_M_A4 CLBLM_R_X7Y70/CLBLM_IMUX2 CLBLM_R_X7Y70/CLBLM_M_A2 CLBLM_R_X7Y74/CLBLM_IMUX1 CLBLM_R_X7Y74/CLBLM_M_A3 INT_R_X7Y65/LOGIC_OUTS4 INT_R_X7Y65/NN6BEG0 INT_R_X7Y66/NN6A0 INT_R_X7Y67/NN6B0 INT_R_X7Y68/NN6C0 INT_R_X7Y69/IMUX11 INT_R_X7Y69/NN6D0 INT_R_X7Y69/SR1END1 INT_R_X7Y70/IMUX2 INT_R_X7Y70/NN6E0 INT_R_X7Y70/NN6END_S1_0 INT_R_X7Y70/SR1BEG1 INT_R_X7Y70/SR1BEG_S0 INT_R_X7Y71/NN2BEG0 INT_R_X7Y71/NN6END0 INT_R_X7Y72/NN2A0 INT_R_X7Y72/NN2END_S2_0 INT_R_X7Y73/NN2END0 INT_R_X7Y73/NR1BEG0 INT_R_X7Y74/IMUX1 INT_R_X7Y74/NR1END0 
pips: CLBLM_R_X7Y65/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y74/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X7Y65/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X7Y69/INT_R.SR1END1->>IMUX11 INT_R_X7Y70/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X7Y70/INT_R.SR1BEG_S0->>IMUX2 INT_R_X7Y70/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X7Y71/INT_R.NN6END0->>NN2BEG0 INT_R_X7Y73/INT_R.NN2END0->>NR1BEG0 INT_R_X7Y74/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom0/r[addr][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

duarto[data][1] - 
wires: CLBLM_L_X8Y65/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y65/CLBLM_L_AQ CLBLM_L_X8Y65/CLBLM_NW4A0 CLBLM_R_X7Y65/CLBLM_NW4A0 CLBLM_R_X7Y69/CLBLM_IMUX15 CLBLM_R_X7Y69/CLBLM_IMUX6 CLBLM_R_X7Y69/CLBLM_L_A1 CLBLM_R_X7Y69/CLBLM_M_B1 CLBLM_R_X7Y70/CLBLM_IMUX16 CLBLM_R_X7Y70/CLBLM_L_B3 INT_L_X6Y68/EL1BEG3 INT_L_X6Y68/NW6END_S0_0 INT_L_X6Y69/EL1BEG_N3 INT_L_X6Y69/NE2BEG0 INT_L_X6Y69/NW6END0 INT_L_X6Y70/NE2A0 INT_L_X8Y65/LOGIC_OUTS_L0 INT_L_X8Y65/NW6BEG0 INT_R_X7Y65/NW6A0 INT_R_X7Y66/NW6B0 INT_R_X7Y67/NW6C0 INT_R_X7Y68/EL1END3 INT_R_X7Y68/NR1BEG3 INT_R_X7Y68/NW6D0 INT_R_X7Y69/IMUX15 INT_R_X7Y69/IMUX6 INT_R_X7Y69/NE2END_S3_0 INT_R_X7Y69/NR1END3 INT_R_X7Y69/NW6E0 INT_R_X7Y70/IMUX16 INT_R_X7Y70/NE2END0 
pips: CLBLM_L_X8Y65/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y69/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X6Y69/INT_L.NW6END0->>EL1BEG_N3 INT_L_X6Y69/INT_L.NW6END0->>NE2BEG0 INT_L_X8Y65/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_R_X7Y68/INT_R.EL1END3->>NR1BEG3 INT_R_X7Y69/INT_R.NR1END3->>IMUX15 INT_R_X7Y69/INT_R.NR1END3->>IMUX6 INT_R_X7Y70/INT_R.NE2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom0/r[clen][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/r[clen][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[clen][1]_i_2_n_0 - 
wires: CLBLM_L_X8Y64/CLBLM_IMUX12 CLBLM_L_X8Y64/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y64/CLBLM_M_B6 CLBLM_L_X8Y64/CLBLM_M_C INT_L_X8Y64/IMUX_L12 INT_L_X8Y64/LOGIC_OUTS_L14 
pips: CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y64/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X8Y64/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/r[len][3]_i_2_n_0 - 
wires: CLBLM_L_X8Y70/CLBLM_EL1BEG1 CLBLM_L_X8Y70/CLBLM_IMUX2 CLBLM_L_X8Y70/CLBLM_M_A2 CLBLM_R_X7Y70/CLBLM_EL1BEG1 CLBLM_R_X7Y70/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y70/CLBLM_L_AMUX INT_L_X8Y70/EL1END1 INT_L_X8Y70/IMUX_L2 INT_R_X7Y70/EL1BEG1 INT_R_X7Y70/LOGIC_OUTS16 
pips: CLBLM_L_X8Y70/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y70/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y70/INT_L.EL1END1->>IMUX_L2 INT_R_X7Y70/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/r_reg[len_n_0_][2] - 
wires: CLBLM_R_X7Y70/CLBLM_IMUX20 CLBLM_R_X7Y70/CLBLM_IMUX36 CLBLM_R_X7Y70/CLBLM_IMUX6 CLBLM_R_X7Y70/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y70/CLBLM_L_A1 CLBLM_R_X7Y70/CLBLM_L_C2 CLBLM_R_X7Y70/CLBLM_L_CQ CLBLM_R_X7Y70/CLBLM_L_D2 INT_R_X7Y70/BYP_ALT2 INT_R_X7Y70/BYP_BOUNCE2 INT_R_X7Y70/IMUX20 INT_R_X7Y70/IMUX36 INT_R_X7Y70/IMUX6 INT_R_X7Y70/LOGIC_OUTS2 INT_R_X7Y71/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y70/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X7Y70/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X7Y70/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X7Y70/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X7Y70/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X7Y70/INT_R.LOGIC_OUTS2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

dcom0/r_reg[len_n_0_][0] - 
wires: CLBLM_R_X7Y70/CLBLM_IMUX1 CLBLM_R_X7Y70/CLBLM_IMUX25 CLBLM_R_X7Y70/CLBLM_IMUX33 CLBLM_R_X7Y70/CLBLM_IMUX41 CLBLM_R_X7Y70/CLBLM_IMUX9 CLBLM_R_X7Y70/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y70/CLBLM_L_A5 CLBLM_R_X7Y70/CLBLM_L_B5 CLBLM_R_X7Y70/CLBLM_L_C1 CLBLM_R_X7Y70/CLBLM_L_D1 CLBLM_R_X7Y70/CLBLM_M_A3 CLBLM_R_X7Y70/CLBLM_M_AQ INT_R_X7Y70/IMUX1 INT_R_X7Y70/IMUX25 INT_R_X7Y70/IMUX33 INT_R_X7Y70/IMUX41 INT_R_X7Y70/IMUX9 INT_R_X7Y70/LOGIC_OUTS4 
pips: CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y70/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X7Y70/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y70/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X7Y70/INT_R.LOGIC_OUTS4->>IMUX33 INT_R_X7Y70/INT_R.LOGIC_OUTS4->>IMUX41 INT_R_X7Y70/INT_R.LOGIC_OUTS4->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

dcom0/r_reg[len_n_0_][1] - 
wires: CLBLM_R_X7Y70/CLBLM_IMUX19 CLBLM_R_X7Y70/CLBLM_IMUX23 CLBLM_R_X7Y70/CLBLM_IMUX3 CLBLM_R_X7Y70/CLBLM_IMUX37 CLBLM_R_X7Y70/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y70/CLBLM_L_A2 CLBLM_R_X7Y70/CLBLM_L_B2 CLBLM_R_X7Y70/CLBLM_L_BQ CLBLM_R_X7Y70/CLBLM_L_C3 CLBLM_R_X7Y70/CLBLM_L_D4 INT_R_X7Y70/BYP_ALT5 INT_R_X7Y70/BYP_BOUNCE5 INT_R_X7Y70/IMUX19 INT_R_X7Y70/IMUX23 INT_R_X7Y70/IMUX3 INT_R_X7Y70/IMUX37 INT_R_X7Y70/LOGIC_OUTS1 
pips: CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y70/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X7Y70/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y70/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X7Y70/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X7Y70/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X7Y70/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X7Y70/INT_R.LOGIC_OUTS1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

dcom0/r_reg[len_n_0_][3] - 
wires: CLBLM_L_X8Y70/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y70/CLBLM_M_AQ CLBLM_L_X8Y70/CLBLM_WR1END1 CLBLM_R_X7Y70/CLBLM_IMUX10 CLBLM_R_X7Y70/CLBLM_IMUX42 CLBLM_R_X7Y70/CLBLM_L_A4 CLBLM_R_X7Y70/CLBLM_L_D6 CLBLM_R_X7Y70/CLBLM_WR1END1 INT_L_X8Y70/LOGIC_OUTS_L4 INT_L_X8Y70/WR1BEG1 INT_R_X7Y70/IMUX10 INT_R_X7Y70/IMUX42 INT_R_X7Y70/WR1END1 
pips: CLBLM_L_X8Y70/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X8Y70/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X7Y70/INT_R.WR1END1->>IMUX10 INT_R_X7Y70/INT_R.WR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom0/r[len][4]_i_2_n_0 - 
wires: CLBLM_L_X8Y70/CLBLM_ER1BEG1 CLBLM_L_X8Y70/CLBLM_IMUX12 CLBLM_L_X8Y70/CLBLM_M_B6 CLBLM_R_X7Y70/CLBLM_ER1BEG1 CLBLM_R_X7Y70/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y70/CLBLM_L_A INT_L_X8Y70/ER1END1 INT_L_X8Y70/IMUX_L12 INT_R_X7Y70/ER1BEG1 INT_R_X7Y70/LOGIC_OUTS8 
pips: CLBLM_L_X8Y70/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y70/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y70/INT_L.ER1END1->>IMUX_L12 INT_R_X7Y70/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/r_reg[len_n_0_][4] - 
wires: CLBLM_L_X8Y70/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y70/CLBLM_M_BQ CLBLM_L_X8Y70/CLBLM_WL1END0 CLBLM_R_X7Y70/CLBLM_IMUX0 CLBLM_R_X7Y70/CLBLM_IMUX39 CLBLM_R_X7Y70/CLBLM_L_A3 CLBLM_R_X7Y70/CLBLM_L_D3 CLBLM_R_X7Y70/CLBLM_WL1END0 INT_L_X8Y70/LOGIC_OUTS_L5 INT_L_X8Y70/WL1BEG0 INT_R_X7Y69/FAN_BOUNCE_S3_2 INT_R_X7Y70/FAN_ALT2 INT_R_X7Y70/FAN_BOUNCE2 INT_R_X7Y70/IMUX0 INT_R_X7Y70/IMUX39 INT_R_X7Y70/NL1BEG0 INT_R_X7Y70/NL1END_S3_0 INT_R_X7Y70/WL1END0 INT_R_X7Y71/NL1END0 
pips: CLBLM_L_X8Y70/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X8Y70/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X7Y70/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y70/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X7Y70/INT_R.NL1END_S3_0->>IMUX39 INT_R_X7Y70/INT_R.WL1END0->>FAN_ALT2 INT_R_X7Y70/INT_R.WL1END0->>NL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[addr][31]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y67/INT_INTERFACE_WL1END3 BRAM_L_X6Y65/BRAM_WL1END3_2 CLBLL_L_X4Y68/CLBLL_FAN6 CLBLL_L_X4Y68/CLBLL_L_CE CLBLL_L_X4Y71/CLBLL_FAN6 CLBLL_L_X4Y71/CLBLL_L_CE CLBLL_L_X4Y73/CLBLL_FAN6 CLBLL_L_X4Y73/CLBLL_L_CE CLBLM_L_X8Y68/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y68/CLBLM_M_C CLBLM_L_X8Y68/CLBLM_WL1END1 CLBLM_R_X5Y67/CLBLM_WL1END3 CLBLM_R_X5Y69/CLBLM_FAN7 CLBLM_R_X5Y69/CLBLM_M_CE CLBLM_R_X5Y70/CLBLM_FAN7 CLBLM_R_X5Y70/CLBLM_M_CE CLBLM_R_X5Y71/CLBLM_FAN7 CLBLM_R_X5Y71/CLBLM_M_CE CLBLM_R_X5Y72/CLBLM_FAN7 CLBLM_R_X5Y72/CLBLM_M_CE CLBLM_R_X5Y73/CLBLM_FAN7 CLBLM_R_X5Y73/CLBLM_M_CE CLBLM_R_X5Y74/CLBLM_FAN7 CLBLM_R_X5Y74/CLBLM_M_CE CLBLM_R_X7Y68/CLBLM_FAN7 CLBLM_R_X7Y68/CLBLM_M_CE CLBLM_R_X7Y68/CLBLM_WL1END1 INT_L_X4Y68/FAN_ALT6 INT_L_X4Y68/FAN_L6 INT_L_X4Y68/WR1END1 INT_L_X4Y71/FAN_ALT6 INT_L_X4Y71/FAN_L6 INT_L_X4Y71/NW2END2 INT_L_X4Y73/FAN_ALT6 INT_L_X4Y73/FAN_L6 INT_L_X4Y73/NW2END2 INT_L_X6Y67/WL1BEG3 INT_L_X6Y68/WL1BEG_N3 INT_L_X6Y68/WL1END0 INT_L_X8Y68/LOGIC_OUTS_L14 INT_L_X8Y68/WL1BEG1 INT_R_X5Y67/WL1END3 INT_R_X5Y68/NL1BEG2 INT_R_X5Y68/NL1BEG_N3 INT_R_X5Y68/WL1END_N1_3 INT_R_X5Y68/WR1BEG1 INT_R_X5Y69/FAN7 INT_R_X5Y69/FAN_ALT7 INT_R_X5Y69/NL1END2 INT_R_X5Y69/NR1BEG2 INT_R_X5Y70/FAN7 INT_R_X5Y70/FAN_ALT7 INT_R_X5Y70/NR1BEG2 INT_R_X5Y70/NR1END2 INT_R_X5Y70/NW2BEG2 INT_R_X5Y71/FAN7 INT_R_X5Y71/FAN_ALT7 INT_R_X5Y71/NR1BEG2 INT_R_X5Y71/NR1END2 INT_R_X5Y71/NW2A2 INT_R_X5Y72/FAN7 INT_R_X5Y72/FAN_ALT7 INT_R_X5Y72/NR1BEG2 INT_R_X5Y72/NR1END2 INT_R_X5Y72/NW2BEG2 INT_R_X5Y73/FAN7 INT_R_X5Y73/FAN_ALT7 INT_R_X5Y73/NR1BEG2 INT_R_X5Y73/NR1END2 INT_R_X5Y73/NW2A2 INT_R_X5Y74/FAN7 INT_R_X5Y74/FAN_ALT7 INT_R_X5Y74/NR1END2 INT_R_X7Y68/FAN7 INT_R_X7Y68/FAN_ALT7 INT_R_X7Y68/WL1BEG0 INT_R_X7Y68/WL1END1 VBRK_X18Y70/VBRK_WL1END3 
pips: CLBLL_L_X4Y68/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y71/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y73/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X8Y68/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y69/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y70/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y71/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y72/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y73/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y74/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y68/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X4Y68/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y68/INT_L.WR1END1->>FAN_ALT6 INT_L_X4Y71/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y71/INT_L.NW2END2->>FAN_ALT6 INT_L_X4Y73/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y73/INT_L.NW2END2->>FAN_ALT6 INT_L_X6Y68/INT_L.WL1END0->>WL1BEG_N3 INT_L_X8Y68/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X5Y68/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X5Y68/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X5Y68/INT_R.WL1END_N1_3->>WR1BEG1 INT_R_X5Y69/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y69/INT_R.NL1END2->>FAN_ALT7 INT_R_X5Y69/INT_R.NL1END2->>NR1BEG2 INT_R_X5Y70/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y70/INT_R.NR1END2->>FAN_ALT7 INT_R_X5Y70/INT_R.NR1END2->>NR1BEG2 INT_R_X5Y70/INT_R.NR1END2->>NW2BEG2 INT_R_X5Y71/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y71/INT_R.NR1END2->>FAN_ALT7 INT_R_X5Y71/INT_R.NR1END2->>NR1BEG2 INT_R_X5Y72/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y72/INT_R.NR1END2->>FAN_ALT7 INT_R_X5Y72/INT_R.NR1END2->>NR1BEG2 INT_R_X5Y72/INT_R.NR1END2->>NW2BEG2 INT_R_X5Y73/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y73/INT_R.NR1END2->>FAN_ALT7 INT_R_X5Y73/INT_R.NR1END2->>NR1BEG2 INT_R_X5Y74/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y74/INT_R.NR1END2->>FAN_ALT7 INT_R_X7Y68/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y68/INT_R.WL1END1->>FAN_ALT7 INT_R_X7Y68/INT_R.WL1END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

r[addr][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/r_reg[addr][10]_i_2_n_0 - 
wires: CLBLM_R_X5Y69/CLBLM_L_COUT CLBLM_R_X5Y69/CLBLM_L_COUT_N CLBLM_R_X5Y70/CLBLM_L_CIN 
pips: CLBLM_R_X5Y69/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][10] - 
wires: CLBLM_R_X5Y69/CLBLM_IMUX2 CLBLM_R_X5Y69/CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y69/CLBLM_L_DMUX CLBLM_R_X5Y69/CLBLM_M_A2 INT_R_X5Y69/IMUX2 INT_R_X5Y69/LOGIC_OUTS19 
pips: CLBLM_R_X5Y69/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y69/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X5Y69/INT_R.LOGIC_OUTS19->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][9] - 
wires: CLBLM_R_X5Y69/CLBLM_IMUX45 CLBLM_R_X5Y69/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y69/CLBLM_L_CMUX CLBLM_R_X5Y69/CLBLM_M_D2 INT_R_X5Y69/BYP_ALT1 INT_R_X5Y69/BYP_BOUNCE1 INT_R_X5Y69/IMUX45 INT_R_X5Y69/LOGIC_OUTS18 
pips: CLBLM_R_X5Y69/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X5Y69/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y69/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X5Y69/INT_R.BYP_BOUNCE1->>IMUX45 INT_R_X5Y69/INT_R.LOGIC_OUTS18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][8] - 
wires: CLBLM_R_X5Y69/CLBLM_IMUX22 CLBLM_R_X5Y69/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y69/CLBLM_L_BMUX CLBLM_R_X5Y69/CLBLM_M_C3 INT_R_X5Y69/IMUX22 INT_R_X5Y69/LOGIC_OUTS17 
pips: CLBLM_R_X5Y69/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y69/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y69/INT_R.LOGIC_OUTS17->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][7] - 
wires: CLBLM_R_X5Y69/CLBLM_IMUX17 CLBLM_R_X5Y69/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y69/CLBLM_L_AMUX CLBLM_R_X5Y69/CLBLM_M_B3 INT_R_X5Y69/FAN_ALT5 INT_R_X5Y69/FAN_BOUNCE5 INT_R_X5Y69/IMUX17 INT_R_X5Y69/LOGIC_OUTS16 
pips: CLBLM_R_X5Y69/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y69/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y69/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y69/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X5Y69/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/r_reg[addr][6]_i_2_n_0 - 
wires: CLBLM_R_X5Y68/CLBLM_L_COUT CLBLM_R_X5Y68/CLBLM_L_COUT_N CLBLM_R_X5Y69/CLBLM_L_CIN 
pips: CLBLM_R_X5Y68/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/r_reg[addr][14]_i_2_n_0 - 
wires: CLBLM_R_X5Y70/CLBLM_L_COUT CLBLM_R_X5Y70/CLBLM_L_COUT_N CLBLM_R_X5Y71/CLBLM_L_CIN 
pips: CLBLM_R_X5Y70/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][14] - 
wires: CLBLM_R_X5Y70/CLBLM_IMUX38 CLBLM_R_X5Y70/CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y70/CLBLM_L_DMUX CLBLM_R_X5Y70/CLBLM_M_D3 INT_R_X5Y70/BYP_ALT4 INT_R_X5Y70/BYP_BOUNCE4 INT_R_X5Y70/IMUX38 INT_R_X5Y70/LOGIC_OUTS19 
pips: CLBLM_R_X5Y70/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X5Y70/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X5Y70/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y70/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X5Y70/INT_R.LOGIC_OUTS19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][13] - 
wires: CLBLM_R_X5Y70/CLBLM_IMUX29 CLBLM_R_X5Y70/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y70/CLBLM_L_CMUX CLBLM_R_X5Y70/CLBLM_M_C2 INT_R_X5Y70/BYP_ALT1 INT_R_X5Y70/BYP_BOUNCE1 INT_R_X5Y70/IMUX29 INT_R_X5Y70/LOGIC_OUTS18 
pips: CLBLM_R_X5Y70/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X5Y70/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y70/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X5Y70/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X5Y70/INT_R.LOGIC_OUTS18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][12] - 
wires: CLBLM_R_X5Y70/CLBLM_IMUX12 CLBLM_R_X5Y70/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y70/CLBLM_L_BMUX CLBLM_R_X5Y70/CLBLM_M_B6 INT_R_X5Y70/FAN_ALT1 INT_R_X5Y70/FAN_BOUNCE1 INT_R_X5Y70/IMUX12 INT_R_X5Y70/LOGIC_OUTS17 
pips: CLBLM_R_X5Y70/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y70/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y70/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y70/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X5Y70/INT_R.LOGIC_OUTS17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][11] - 
wires: CLBLM_R_X5Y70/CLBLM_IMUX7 CLBLM_R_X5Y70/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y70/CLBLM_L_AMUX CLBLM_R_X5Y70/CLBLM_M_A1 INT_R_X5Y70/BYP_ALT3 INT_R_X5Y70/BYP_BOUNCE3 INT_R_X5Y70/IMUX7 INT_R_X5Y70/LOGIC_OUTS16 INT_R_X5Y71/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X5Y70/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y70/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y70/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y70/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X5Y70/INT_R.LOGIC_OUTS16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/r_reg[addr][18]_i_2_n_0 - 
wires: CLBLM_R_X5Y71/CLBLM_L_COUT CLBLM_R_X5Y71/CLBLM_L_COUT_N CLBLM_R_X5Y72/CLBLM_L_CIN 
pips: CLBLM_R_X5Y71/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][18] - 
wires: CLBLM_R_X5Y71/CLBLM_IMUX28 CLBLM_R_X5Y71/CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y71/CLBLM_L_DMUX CLBLM_R_X5Y71/CLBLM_M_C4 INT_R_X5Y71/BYP_ALT4 INT_R_X5Y71/BYP_BOUNCE4 INT_R_X5Y71/IMUX28 INT_R_X5Y71/LOGIC_OUTS19 
pips: CLBLM_R_X5Y71/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y71/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X5Y71/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y71/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X5Y71/INT_R.LOGIC_OUTS19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][17] - 
wires: CLBLL_L_X4Y71/CLBLL_IMUX10 CLBLL_L_X4Y71/CLBLL_L_A4 CLBLM_R_X5Y71/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y71/CLBLM_L_CMUX INT_L_X4Y71/IMUX_L10 INT_L_X4Y71/WR1END1 INT_R_X5Y71/LOGIC_OUTS18 INT_R_X5Y71/WR1BEG1 
pips: CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X5Y71/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X4Y71/INT_L.WR1END1->>IMUX_L10 INT_R_X5Y71/INT_R.LOGIC_OUTS18->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][16] - 
wires: CLBLM_R_X5Y71/CLBLM_IMUX18 CLBLM_R_X5Y71/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y71/CLBLM_L_BMUX CLBLM_R_X5Y71/CLBLM_M_B2 INT_R_X5Y71/FAN_ALT1 INT_R_X5Y71/FAN_BOUNCE1 INT_R_X5Y71/IMUX18 INT_R_X5Y71/LOGIC_OUTS17 
pips: CLBLM_R_X5Y71/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y71/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y71/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y71/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X5Y71/INT_R.LOGIC_OUTS17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][15] - 
wires: CLBLM_R_X5Y71/CLBLM_IMUX1 CLBLM_R_X5Y71/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y71/CLBLM_L_AMUX CLBLM_R_X5Y71/CLBLM_M_A3 INT_R_X5Y71/FAN_ALT5 INT_R_X5Y71/FAN_BOUNCE5 INT_R_X5Y71/IMUX1 INT_R_X5Y71/LOGIC_OUTS16 
pips: CLBLM_R_X5Y71/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y71/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y71/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y71/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X5Y71/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/r_reg[addr][22]_i_2_n_0 - 
wires: CLBLM_R_X5Y72/CLBLM_L_COUT CLBLM_R_X5Y72/CLBLM_L_COUT_N CLBLM_R_X5Y73/CLBLM_L_CIN 
pips: CLBLM_R_X5Y72/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][22] - 
wires: CLBLM_R_X5Y72/CLBLM_IMUX38 CLBLM_R_X5Y72/CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y72/CLBLM_L_DMUX CLBLM_R_X5Y72/CLBLM_M_D3 INT_R_X5Y72/BYP_ALT4 INT_R_X5Y72/BYP_BOUNCE4 INT_R_X5Y72/IMUX38 INT_R_X5Y72/LOGIC_OUTS19 
pips: CLBLM_R_X5Y72/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X5Y72/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X5Y72/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y72/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X5Y72/INT_R.LOGIC_OUTS19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][21] - 
wires: CLBLM_R_X5Y72/CLBLM_IMUX29 CLBLM_R_X5Y72/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y72/CLBLM_L_CMUX CLBLM_R_X5Y72/CLBLM_M_C2 INT_R_X5Y72/BYP_ALT1 INT_R_X5Y72/BYP_BOUNCE1 INT_R_X5Y72/IMUX29 INT_R_X5Y72/LOGIC_OUTS18 
pips: CLBLM_R_X5Y72/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X5Y72/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y72/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X5Y72/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X5Y72/INT_R.LOGIC_OUTS18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][20] - 
wires: CLBLM_R_X5Y72/CLBLM_IMUX12 CLBLM_R_X5Y72/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y72/CLBLM_L_BMUX CLBLM_R_X5Y72/CLBLM_M_B6 INT_R_X5Y72/FAN_ALT1 INT_R_X5Y72/FAN_BOUNCE1 INT_R_X5Y72/IMUX12 INT_R_X5Y72/LOGIC_OUTS17 
pips: CLBLM_R_X5Y72/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y72/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y72/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y72/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X5Y72/INT_R.LOGIC_OUTS17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][19] - 
wires: CLBLM_R_X5Y72/CLBLM_IMUX7 CLBLM_R_X5Y72/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y72/CLBLM_L_AMUX CLBLM_R_X5Y72/CLBLM_M_A1 INT_R_X5Y72/BYP_ALT3 INT_R_X5Y72/BYP_BOUNCE3 INT_R_X5Y72/IMUX7 INT_R_X5Y72/LOGIC_OUTS16 INT_R_X5Y73/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X5Y72/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y72/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y72/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y72/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X5Y72/INT_R.LOGIC_OUTS16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/r_reg[addr][26]_i_2_n_0 - 
wires: CLBLM_R_X5Y73/CLBLM_L_COUT CLBLM_R_X5Y73/CLBLM_L_COUT_N CLBLM_R_X5Y74/CLBLM_L_CIN 
pips: CLBLM_R_X5Y73/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][26] - 
wires: CLBLM_R_X5Y73/CLBLM_IMUX32 CLBLM_R_X5Y73/CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y73/CLBLM_L_DMUX CLBLM_R_X5Y73/CLBLM_M_C1 INT_R_X5Y72/FAN_BOUNCE_S3_2 INT_R_X5Y73/FAN_ALT2 INT_R_X5Y73/FAN_BOUNCE2 INT_R_X5Y73/IMUX32 INT_R_X5Y73/LOGIC_OUTS19 
pips: CLBLM_R_X5Y73/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y73/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X5Y73/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X5Y73/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X5Y73/INT_R.LOGIC_OUTS19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][25] - 
wires: CLBLL_L_X4Y73/CLBLL_IMUX10 CLBLL_L_X4Y73/CLBLL_L_A4 CLBLM_R_X5Y73/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y73/CLBLM_L_CMUX INT_L_X4Y73/IMUX_L10 INT_L_X4Y73/WR1END1 INT_R_X5Y73/LOGIC_OUTS18 INT_R_X5Y73/WR1BEG1 
pips: CLBLL_L_X4Y73/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X5Y73/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X4Y73/INT_L.WR1END1->>IMUX_L10 INT_R_X5Y73/INT_R.LOGIC_OUTS18->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][24] - 
wires: CLBLM_R_X5Y73/CLBLM_IMUX17 CLBLM_R_X5Y73/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y73/CLBLM_L_BMUX CLBLM_R_X5Y73/CLBLM_M_B3 INT_R_X5Y73/IMUX17 INT_R_X5Y73/LOGIC_OUTS17 INT_R_X5Y73/SR1BEG_S0 
pips: CLBLM_R_X5Y73/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y73/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y73/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X5Y73/INT_R.SR1BEG_S0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][23] - 
wires: CLBLM_R_X5Y73/CLBLM_IMUX7 CLBLM_R_X5Y73/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y73/CLBLM_L_AMUX CLBLM_R_X5Y73/CLBLM_M_A1 INT_R_X5Y73/BYP_ALT3 INT_R_X5Y73/BYP_BOUNCE3 INT_R_X5Y73/IMUX7 INT_R_X5Y73/LOGIC_OUTS16 INT_R_X5Y74/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X5Y73/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y73/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y73/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y73/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X5Y73/INT_R.LOGIC_OUTS16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/r_reg[addr][30]_i_2_n_0 - 
wires: CLBLM_R_X5Y74/CLBLM_L_COUT CLBLM_R_X5Y74/CLBLM_L_COUT_N CLBLM_R_X5Y75/CLBLM_L_CIN HCLK_CLB_X17Y78/HCLK_CLB_COUT0_R 
pips: CLBLM_R_X5Y74/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][30] - 
wires: CLBLM_R_X5Y74/CLBLM_IMUX44 CLBLM_R_X5Y74/CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y74/CLBLM_L_DMUX CLBLM_R_X5Y74/CLBLM_M_D4 INT_R_X5Y74/BYP_ALT4 INT_R_X5Y74/BYP_BOUNCE4 INT_R_X5Y74/IMUX44 INT_R_X5Y74/LOGIC_OUTS19 
pips: CLBLM_R_X5Y74/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X5Y74/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X5Y74/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y74/INT_R.BYP_BOUNCE4->>IMUX44 INT_R_X5Y74/INT_R.LOGIC_OUTS19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][29] - 
wires: CLBLM_R_X5Y74/CLBLM_IMUX29 CLBLM_R_X5Y74/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y74/CLBLM_L_CMUX CLBLM_R_X5Y74/CLBLM_M_C2 INT_R_X5Y74/IMUX29 INT_R_X5Y74/LOGIC_OUTS18 INT_R_X5Y74/NL1BEG_N3 
pips: CLBLM_R_X5Y74/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X5Y74/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y74/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X5Y74/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][28] - 
wires: CLBLM_R_X5Y74/CLBLM_IMUX12 CLBLM_R_X5Y74/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y74/CLBLM_L_BMUX CLBLM_R_X5Y74/CLBLM_M_B6 INT_R_X5Y74/FAN_ALT1 INT_R_X5Y74/FAN_BOUNCE1 INT_R_X5Y74/IMUX12 INT_R_X5Y74/LOGIC_OUTS17 
pips: CLBLM_R_X5Y74/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y74/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X5Y74/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y74/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X5Y74/INT_R.LOGIC_OUTS17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][27] - 
wires: CLBLM_R_X5Y74/CLBLM_IMUX11 CLBLM_R_X5Y74/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y74/CLBLM_L_AMUX CLBLM_R_X5Y74/CLBLM_M_A4 INT_R_X5Y74/FAN_ALT5 INT_R_X5Y74/FAN_BOUNCE5 INT_R_X5Y74/IMUX11 INT_R_X5Y74/LOGIC_OUTS16 
pips: CLBLM_R_X5Y74/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y74/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y74/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y74/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X5Y74/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][31] - 
wires: CLBLM_R_X5Y73/CLBLM_IMUX38 CLBLM_R_X5Y73/CLBLM_M_D3 CLBLM_R_X5Y75/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y75/CLBLM_L_AMUX HCLK_R_X16Y78/HCLK_SR1BEG3 HCLK_R_X16Y78/HCLK_SR1END_N3_3 INT_R_X5Y73/IMUX38 INT_R_X5Y73/SL1END3 INT_R_X5Y74/SL1BEG3 INT_R_X5Y74/SR1END3 INT_R_X5Y75/LOGIC_OUTS16 INT_R_X5Y75/SR1BEG3 INT_R_X5Y75/SR1END_N3_3 
pips: CLBLM_R_X5Y73/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X5Y75/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y73/INT_R.SL1END3->>IMUX38 INT_R_X5Y74/INT_R.SR1END3->>SL1BEG3 INT_R_X5Y75/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][6] - 
wires: CLBLL_L_X4Y68/CLBLL_IMUX10 CLBLL_L_X4Y68/CLBLL_L_A4 CLBLM_R_X5Y68/CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y68/CLBLM_L_DMUX INT_L_X4Y68/IMUX_L10 INT_L_X4Y68/WL1END0 INT_R_X5Y68/LOGIC_OUTS19 INT_R_X5Y68/WL1BEG0 
pips: CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X5Y68/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X4Y68/INT_L.WL1END0->>IMUX_L10 INT_R_X5Y68/INT_R.LOGIC_OUTS19->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][5] - 
wires: BRAM_INT_INTERFACE_L_X6Y68/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y65/BRAM_EE2BEG0_3 CLBLM_R_X5Y68/CLBLM_EE2BEG0 CLBLM_R_X5Y68/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y68/CLBLM_L_CMUX CLBLM_R_X7Y68/CLBLM_IMUX40 CLBLM_R_X7Y68/CLBLM_M_D1 INT_L_X6Y68/EE2A0 INT_R_X5Y68/EE2BEG0 INT_R_X5Y68/LOGIC_OUTS18 INT_R_X7Y68/EE2END0 INT_R_X7Y68/IMUX40 VBRK_X18Y71/VBRK_EE2BEG0 
pips: CLBLM_R_X5Y68/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X5Y68/INT_R.LOGIC_OUTS18->>EE2BEG0 INT_R_X7Y68/INT_R.EE2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][4] - 
wires: BRAM_INT_INTERFACE_L_X6Y68/INT_INTERFACE_EE2BEG3 BRAM_L_X6Y65/BRAM_EE2BEG3_3 CLBLM_R_X5Y68/CLBLM_EE2BEG3 CLBLM_R_X5Y68/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y68/CLBLM_L_BMUX CLBLM_R_X7Y68/CLBLM_IMUX31 CLBLM_R_X7Y68/CLBLM_M_C5 INT_L_X6Y68/EE2A3 INT_R_X5Y68/EE2BEG3 INT_R_X5Y68/LOGIC_OUTS17 INT_R_X7Y68/EE2END3 INT_R_X7Y68/IMUX31 VBRK_X18Y71/VBRK_EE2BEG3 
pips: CLBLM_R_X5Y68/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X5Y68/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X7Y68/INT_R.EE2END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[addr][3] - 
wires: BRAM_INT_INTERFACE_L_X6Y68/INT_INTERFACE_EE2BEG2 BRAM_L_X6Y65/BRAM_EE2BEG2_3 CLBLM_R_X5Y68/CLBLM_EE2BEG2 CLBLM_R_X5Y68/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y68/CLBLM_L_AMUX CLBLM_R_X7Y68/CLBLM_IMUX12 CLBLM_R_X7Y68/CLBLM_M_B6 INT_L_X6Y68/EE2A2 INT_R_X5Y68/EE2BEG2 INT_R_X5Y68/LOGIC_OUTS16 INT_R_X7Y68/EE2END2 INT_R_X7Y68/IMUX12 VBRK_X18Y71/VBRK_EE2BEG2 
pips: CLBLM_R_X5Y68/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X5Y68/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X7Y68/INT_R.EE2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[addr][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[data] - 
wires: CLBLM_L_X8Y68/CLBLM_FAN7 CLBLM_L_X8Y68/CLBLM_M_CE CLBLM_L_X8Y68/CLBLM_NE2A2 CLBLM_L_X8Y69/CLBLM_FAN6 CLBLM_L_X8Y69/CLBLM_FAN7 CLBLM_L_X8Y69/CLBLM_L_CE CLBLM_L_X8Y69/CLBLM_M_CE CLBLM_L_X8Y69/CLBLM_NW2A2 CLBLM_L_X8Y70/CLBLM_FAN6 CLBLM_L_X8Y70/CLBLM_L_CE CLBLM_L_X8Y71/CLBLM_FAN6 CLBLM_L_X8Y71/CLBLM_FAN7 CLBLM_L_X8Y71/CLBLM_L_CE CLBLM_L_X8Y71/CLBLM_M_CE CLBLM_L_X8Y72/CLBLM_FAN7 CLBLM_L_X8Y72/CLBLM_M_CE CLBLM_L_X8Y72/CLBLM_WR1END2 CLBLM_L_X8Y73/CLBLM_FAN6 CLBLM_L_X8Y73/CLBLM_FAN7 CLBLM_L_X8Y73/CLBLM_L_CE CLBLM_L_X8Y73/CLBLM_M_CE CLBLM_L_X8Y74/CLBLM_FAN7 CLBLM_L_X8Y74/CLBLM_M_CE CLBLM_L_X8Y75/CLBLM_NE2A2 CLBLM_R_X7Y67/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y67/CLBLM_L_C CLBLM_R_X7Y68/CLBLM_NE2A2 CLBLM_R_X7Y69/CLBLM_FAN6 CLBLM_R_X7Y69/CLBLM_L_CE CLBLM_R_X7Y69/CLBLM_NW2A2 CLBLM_R_X7Y72/CLBLM_FAN7 CLBLM_R_X7Y72/CLBLM_M_CE CLBLM_R_X7Y72/CLBLM_WR1END2 CLBLM_R_X7Y73/CLBLM_FAN6 CLBLM_R_X7Y73/CLBLM_FAN7 CLBLM_R_X7Y73/CLBLM_L_CE CLBLM_R_X7Y73/CLBLM_M_CE CLBLM_R_X7Y74/CLBLM_FAN6 CLBLM_R_X7Y74/CLBLM_FAN7 CLBLM_R_X7Y74/CLBLM_L_CE CLBLM_R_X7Y74/CLBLM_M_CE CLBLM_R_X7Y75/CLBLM_NE2A2 HCLK_L_X25Y78/HCLK_SL1END2 HCLK_R_X22Y78/HCLK_NE2BEG2 INT_L_X6Y73/EL1BEG1 INT_L_X6Y73/NW2END2 INT_L_X8Y68/FAN_ALT7 INT_L_X8Y68/FAN_L7 INT_L_X8Y68/NE2END2 INT_L_X8Y68/NL1BEG1 INT_L_X8Y68/NR1BEG2 INT_L_X8Y68/NW2BEG2 INT_L_X8Y69/FAN_ALT6 INT_L_X8Y69/FAN_ALT7 INT_L_X8Y69/FAN_BOUNCE7 INT_L_X8Y69/FAN_L6 INT_L_X8Y69/FAN_L7 INT_L_X8Y69/NL1END1 INT_L_X8Y69/NR1BEG1 INT_L_X8Y69/NR1END2 INT_L_X8Y69/NW2A2 INT_L_X8Y70/FAN_ALT6 INT_L_X8Y70/FAN_L6 INT_L_X8Y70/NR1BEG1 INT_L_X8Y70/NR1END1 INT_L_X8Y71/FAN_ALT6 INT_L_X8Y71/FAN_ALT7 INT_L_X8Y71/FAN_L6 INT_L_X8Y71/FAN_L7 INT_L_X8Y71/GFAN1 INT_L_X8Y71/NR1BEG1 INT_L_X8Y71/NR1END1 INT_L_X8Y72/FAN_ALT7 INT_L_X8Y72/FAN_L7 INT_L_X8Y72/GFAN1 INT_L_X8Y72/NR1END1 INT_L_X8Y72/WR1BEG2 INT_L_X8Y73/FAN_ALT6 INT_L_X8Y73/FAN_ALT7 INT_L_X8Y73/FAN_BOUNCE7 INT_L_X8Y73/FAN_L6 INT_L_X8Y73/FAN_L7 INT_L_X8Y73/SL1END2 INT_L_X8Y74/FAN_ALT7 INT_L_X8Y74/FAN_L7 INT_L_X8Y74/SL1BEG2 INT_L_X8Y74/SL1END2 INT_L_X8Y75/NE2END2 INT_L_X8Y75/SL1BEG2 INT_R_X7Y67/LOGIC_OUTS10 INT_R_X7Y67/NE2BEG2 INT_R_X7Y68/NE2A2 INT_R_X7Y69/FAN6 INT_R_X7Y69/FAN_ALT6 INT_R_X7Y69/NW2END2 INT_R_X7Y72/FAN7 INT_R_X7Y72/FAN_ALT7 INT_R_X7Y72/NN2BEG2 INT_R_X7Y72/NW2BEG2 INT_R_X7Y72/WR1END2 INT_R_X7Y73/BYP_ALT4 INT_R_X7Y73/BYP_BOUNCE4 INT_R_X7Y73/EL1END1 INT_R_X7Y73/FAN6 INT_R_X7Y73/FAN7 INT_R_X7Y73/FAN_ALT6 INT_R_X7Y73/FAN_ALT7 INT_R_X7Y73/NN2A2 INT_R_X7Y73/NW2A2 INT_R_X7Y74/FAN6 INT_R_X7Y74/FAN7 INT_R_X7Y74/FAN_ALT6 INT_R_X7Y74/FAN_ALT7 INT_R_X7Y74/FAN_BOUNCE7 INT_R_X7Y74/NE2BEG2 INT_R_X7Y74/NN2END2 INT_R_X7Y75/NE2A2 
pips: CLBLM_L_X8Y68/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y69/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y69/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y70/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y71/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y71/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y72/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y73/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y73/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y74/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y67/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y69/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y72/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y73/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y73/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y74/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y74/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X6Y73/INT_L.NW2END2->>EL1BEG1 INT_L_X8Y68/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y68/INT_L.NE2END2->>FAN_ALT7 INT_L_X8Y68/INT_L.NE2END2->>NL1BEG1 INT_L_X8Y68/INT_L.NE2END2->>NR1BEG2 INT_L_X8Y68/INT_L.NE2END2->>NW2BEG2 INT_L_X8Y69/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y69/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y69/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y69/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X8Y69/INT_L.NL1END1->>NR1BEG1 INT_L_X8Y69/INT_L.NR1END2->>FAN_ALT7 INT_L_X8Y70/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y70/INT_L.NR1END1->>FAN_ALT6 INT_L_X8Y70/INT_L.NR1END1->>NR1BEG1 INT_L_X8Y71/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y71/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y71/INT_L.GFAN1->>FAN_ALT7 INT_L_X8Y71/INT_L.NR1END1->>FAN_ALT6 INT_L_X8Y71/INT_L.NR1END1->>GFAN1 INT_L_X8Y71/INT_L.NR1END1->>NR1BEG1 INT_L_X8Y72/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y72/INT_L.GFAN1->>FAN_ALT7 INT_L_X8Y72/INT_L.NR1END1->>GFAN1 INT_L_X8Y72/INT_L.NR1END1->>WR1BEG2 INT_L_X8Y73/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y73/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y73/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y73/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X8Y73/INT_L.SL1END2->>FAN_ALT7 INT_L_X8Y74/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y74/INT_L.SL1END2->>FAN_ALT7 INT_L_X8Y74/INT_L.SL1END2->>SL1BEG2 INT_L_X8Y75/INT_L.NE2END2->>SL1BEG2 INT_R_X7Y67/INT_R.LOGIC_OUTS10->>NE2BEG2 INT_R_X7Y69/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y69/INT_R.NW2END2->>FAN_ALT6 INT_R_X7Y72/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y72/INT_R.WR1END2->>FAN_ALT7 INT_R_X7Y72/INT_R.WR1END2->>NN2BEG2 INT_R_X7Y72/INT_R.WR1END2->>NW2BEG2 INT_R_X7Y73/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y73/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X7Y73/INT_R.EL1END1->>BYP_ALT4 INT_R_X7Y73/INT_R.EL1END1->>FAN_ALT6 INT_R_X7Y73/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y73/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y74/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y74/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y74/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y74/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X7Y74/INT_R.NN2END2->>FAN_ALT7 INT_R_X7Y74/INT_R.NN2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

r[data][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[data][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/v[len] - 
wires: CLBLM_L_X8Y68/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y68/CLBLM_M_D CLBLM_L_X8Y68/CLBLM_WL1END2 CLBLM_L_X8Y70/CLBLM_FAN7 CLBLM_L_X8Y70/CLBLM_M_CE CLBLM_L_X8Y70/CLBLM_NE2A2 CLBLM_R_X7Y68/CLBLM_FAN6 CLBLM_R_X7Y68/CLBLM_L_CE CLBLM_R_X7Y68/CLBLM_WL1END2 CLBLM_R_X7Y70/CLBLM_FAN6 CLBLM_R_X7Y70/CLBLM_FAN7 CLBLM_R_X7Y70/CLBLM_L_CE CLBLM_R_X7Y70/CLBLM_M_CE CLBLM_R_X7Y70/CLBLM_NE2A2 INT_L_X8Y68/LOGIC_OUTS_L15 INT_L_X8Y68/WL1BEG2 INT_L_X8Y70/FAN_ALT7 INT_L_X8Y70/FAN_L7 INT_L_X8Y70/NE2END2 INT_R_X7Y68/FAN6 INT_R_X7Y68/FAN_ALT1 INT_R_X7Y68/FAN_ALT6 INT_R_X7Y68/FAN_BOUNCE1 INT_R_X7Y68/NL1BEG2 INT_R_X7Y68/WL1END2 INT_R_X7Y69/NE2BEG2 INT_R_X7Y69/NL1END2 INT_R_X7Y69/NR1BEG2 INT_R_X7Y70/FAN6 INT_R_X7Y70/FAN7 INT_R_X7Y70/FAN_ALT6 INT_R_X7Y70/FAN_ALT7 INT_R_X7Y70/FAN_BOUNCE7 INT_R_X7Y70/NE2A2 INT_R_X7Y70/NR1END2 
pips: CLBLM_L_X8Y68/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y70/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y68/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y70/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y70/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y68/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_L_X8Y70/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y70/INT_L.NE2END2->>FAN_ALT7 INT_R_X7Y68/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y68/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y68/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X7Y68/INT_R.WL1END2->>FAN_ALT1 INT_R_X7Y68/INT_R.WL1END2->>NL1BEG2 INT_R_X7Y69/INT_R.NL1END2->>NE2BEG2 INT_R_X7Y69/INT_R.NL1END2->>NR1BEG2 INT_R_X7Y70/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y70/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y70/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y70/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X7Y70/INT_R.NR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r[len][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[len][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[len][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[len][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[len][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[len][5]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[write]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/rin[rxdb][0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/p_2_in30_in - 
wires: CLBLM_R_X7Y66/CLBLM_IMUX4 CLBLM_R_X7Y66/CLBLM_IMUX44 CLBLM_R_X7Y66/CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y66/CLBLM_M_A6 CLBLM_R_X7Y66/CLBLM_M_D4 CLBLM_R_X7Y66/CLBLM_M_DQ INT_R_X7Y66/FAN_ALT1 INT_R_X7Y66/FAN_BOUNCE1 INT_R_X7Y66/IMUX4 INT_R_X7Y66/IMUX44 INT_R_X7Y66/LOGIC_OUTS7 
pips: CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y66/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X7Y66/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y66/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X7Y66/INT_R.FAN_BOUNCE1->>IMUX44 INT_R_X7Y66/INT_R.LOGIC_OUTS7->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

dcom_uart0/p_0_in28_in - 
wires: CLBLM_R_X7Y66/CLBLM_IMUX18 CLBLM_R_X7Y66/CLBLM_IMUX2 CLBLM_R_X7Y66/CLBLM_IMUX28 CLBLM_R_X7Y66/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y66/CLBLM_M_A2 CLBLM_R_X7Y66/CLBLM_M_B2 CLBLM_R_X7Y66/CLBLM_M_BQ CLBLM_R_X7Y66/CLBLM_M_C4 INT_R_X7Y66/BYP_ALT4 INT_R_X7Y66/BYP_BOUNCE4 INT_R_X7Y66/IMUX18 INT_R_X7Y66/IMUX2 INT_R_X7Y66/IMUX28 INT_R_X7Y66/LOGIC_OUTS5 
pips: CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y66/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X7Y66/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y66/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X7Y66/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X7Y66/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X7Y66/INT_R.LOGIC_OUTS5->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/p_1_in29_in - 
wires: CLBLM_R_X7Y66/CLBLM_IMUX31 CLBLM_R_X7Y66/CLBLM_IMUX47 CLBLM_R_X7Y66/CLBLM_IMUX7 CLBLM_R_X7Y66/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y66/CLBLM_M_A1 CLBLM_R_X7Y66/CLBLM_M_C5 CLBLM_R_X7Y66/CLBLM_M_CQ CLBLM_R_X7Y66/CLBLM_M_D5 INT_R_X7Y66/BYP_ALT3 INT_R_X7Y66/BYP_BOUNCE3 INT_R_X7Y66/IMUX31 INT_R_X7Y66/IMUX47 INT_R_X7Y66/IMUX7 INT_R_X7Y66/LOGIC_OUTS6 INT_R_X7Y67/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y66/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X7Y66/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X7Y66/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X7Y66/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X7Y66/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X7Y66/INT_R.LOGIC_OUTS6->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/_carry_n_0 - 
wires: CLBLM_R_X5Y64/CLBLM_M_COUT CLBLM_R_X5Y64/CLBLM_M_COUT_N CLBLM_R_X5Y65/CLBLM_M_CIN 
pips: CLBLM_R_X5Y64/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry_n_4 - 
wires: CLBLL_L_X4Y64/CLBLL_IMUX9 CLBLL_L_X4Y64/CLBLL_L_A5 CLBLM_R_X5Y64/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y64/CLBLM_M_DMUX INT_L_X4Y64/IMUX_L9 INT_L_X4Y64/WL1END0 INT_R_X5Y64/LOGIC_OUTS23 INT_R_X5Y64/WL1BEG0 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X5Y64/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X4Y64/INT_L.WL1END0->>IMUX_L9 INT_R_X5Y64/INT_R.LOGIC_OUTS23->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry_n_5 - 
wires: CLBLL_L_X4Y64/CLBLL_IMUX38 CLBLL_L_X4Y64/CLBLL_LL_D3 CLBLM_R_X5Y64/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y64/CLBLM_M_CMUX INT_L_X4Y64/BYP_ALT4 INT_L_X4Y64/BYP_BOUNCE4 INT_L_X4Y64/IMUX_L38 INT_L_X4Y64/WR1END1 INT_R_X5Y64/LOGIC_OUTS22 INT_R_X5Y64/WR1BEG1 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X5Y64/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X4Y64/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y64/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X4Y64/INT_L.WR1END1->>BYP_ALT4 INT_R_X5Y64/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry_n_6 - 
wires: CLBLL_L_X4Y64/CLBLL_WW2END3 CLBLM_R_X3Y64/CLBLM_IMUX23 CLBLM_R_X3Y64/CLBLM_IMUX36 CLBLM_R_X3Y64/CLBLM_L_C3 CLBLM_R_X3Y64/CLBLM_L_D2 CLBLM_R_X3Y64/CLBLM_WW2END3 CLBLM_R_X5Y64/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y64/CLBLM_M_BMUX INT_L_X4Y64/WW2A3 INT_R_X3Y64/FAN_BOUNCE_S3_0 INT_R_X3Y64/IMUX23 INT_R_X3Y64/IMUX36 INT_R_X3Y64/WW2END3 INT_R_X3Y65/FAN_ALT0 INT_R_X3Y65/FAN_BOUNCE0 INT_R_X3Y65/WW2END_N0_3 INT_R_X5Y64/LOGIC_OUTS21 INT_R_X5Y64/WW2BEG3 
pips: CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y64/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X3Y64/INT_R.FAN_BOUNCE_S3_0->>IMUX36 INT_R_X3Y64/INT_R.WW2END3->>IMUX23 INT_R_X3Y65/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X3Y65/INT_R.WW2END_N0_3->>FAN_ALT0 INT_R_X5Y64/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

dcom_uart0/_carry_n_7 - 
wires: CLBLL_L_X4Y64/CLBLL_IMUX29 CLBLL_L_X4Y64/CLBLL_LL_C2 CLBLM_R_X5Y64/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y64/CLBLM_M_AMUX INT_L_X4Y64/IMUX_L29 INT_L_X4Y64/WR1END3 INT_R_X5Y64/LOGIC_OUTS20 INT_R_X5Y64/WR1BEG3 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X5Y64/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X4Y64/INT_L.WR1END3->>IMUX_L29 INT_R_X5Y64/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[scaler_n_0_][0] - 
wires: BRAM_INT_INTERFACE_L_X6Y64/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y60/BRAM_EE2BEG0_4 CLBLL_L_X4Y64/CLBLL_EE2BEG0 CLBLM_R_X3Y64/CLBLM_EE2BEG0 CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y64/CLBLM_L_AQ CLBLM_R_X3Y65/CLBLM_IMUX20 CLBLM_R_X3Y65/CLBLM_IMUX6 CLBLM_R_X3Y65/CLBLM_L_A1 CLBLM_R_X3Y65/CLBLM_L_C2 CLBLM_R_X5Y64/CLBLM_BYP1 CLBLM_R_X5Y64/CLBLM_EE2BEG0 CLBLM_R_X5Y64/CLBLM_M_AX CLBLM_R_X7Y66/CLBLM_IMUX17 CLBLM_R_X7Y66/CLBLM_IMUX35 CLBLM_R_X7Y66/CLBLM_IMUX43 CLBLM_R_X7Y66/CLBLM_M_B3 CLBLM_R_X7Y66/CLBLM_M_C6 CLBLM_R_X7Y66/CLBLM_M_D6 INT_L_X2Y65/EL1BEG3 INT_L_X2Y65/NW2END_S0_0 INT_L_X2Y66/EL1BEG_N3 INT_L_X2Y66/NW2END0 INT_L_X4Y64/EE2A0 INT_L_X6Y64/EE2A0 INT_R_X3Y64/EE2BEG0 INT_R_X3Y64/LOGIC_OUTS0 INT_R_X3Y64/NR1BEG0 INT_R_X3Y65/BYP_ALT0 INT_R_X3Y65/BYP_BOUNCE0 INT_R_X3Y65/EL1END3 INT_R_X3Y65/IMUX20 INT_R_X3Y65/IMUX6 INT_R_X3Y65/NR1END0 INT_R_X3Y65/NW2BEG0 INT_R_X3Y66/NW2A0 INT_R_X5Y64/BYP1 INT_R_X5Y64/BYP_ALT1 INT_R_X5Y64/EE2BEG0 INT_R_X5Y64/EE2END0 INT_R_X7Y64/EE2END0 INT_R_X7Y64/NN2BEG0 INT_R_X7Y65/BYP_ALT7 INT_R_X7Y65/BYP_BOUNCE7 INT_R_X7Y65/NN2A0 INT_R_X7Y65/NN2END_S2_0 INT_R_X7Y66/BYP_BOUNCE_N3_7 INT_R_X7Y66/IMUX17 INT_R_X7Y66/IMUX35 INT_R_X7Y66/IMUX43 INT_R_X7Y66/NN2END0 VBRK_X18Y67/VBRK_EE2BEG0 
pips: CLBLM_R_X3Y64/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y64/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X2Y66/INT_L.NW2END0->>EL1BEG_N3 INT_R_X3Y64/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X3Y64/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X3Y65/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y65/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X3Y65/INT_R.EL1END3->>IMUX6 INT_R_X3Y65/INT_R.NR1END0->>BYP_ALT0 INT_R_X3Y65/INT_R.NR1END0->>NW2BEG0 INT_R_X5Y64/INT_R.BYP_ALT1->>BYP1 INT_R_X5Y64/INT_R.EE2END0->>BYP_ALT1 INT_R_X5Y64/INT_R.EE2END0->>EE2BEG0 INT_R_X7Y64/INT_R.EE2END0->>NN2BEG0 INT_R_X7Y65/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X7Y65/INT_R.NN2END_S2_0->>BYP_ALT7 INT_R_X7Y66/INT_R.BYP_BOUNCE_N3_7->>IMUX35 INT_R_X7Y66/INT_R.BYP_BOUNCE_N3_7->>IMUX43 INT_R_X7Y66/INT_R.NN2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

dcom_uart0/_carry__0_n_0 - 
wires: CLBLM_R_X5Y65/CLBLM_M_COUT CLBLM_R_X5Y65/CLBLM_M_COUT_N CLBLM_R_X5Y66/CLBLM_M_CIN 
pips: CLBLM_R_X5Y65/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry__0_n_4 - 
wires: CLBLL_L_X4Y67/CLBLL_IMUX44 CLBLL_L_X4Y67/CLBLL_LL_D4 CLBLM_R_X5Y65/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y65/CLBLM_M_DMUX INT_L_X4Y67/IMUX_L44 INT_L_X4Y67/WR1END2 INT_R_X5Y65/LOGIC_OUTS23 INT_R_X5Y65/NN2BEG1 INT_R_X5Y66/NN2A1 INT_R_X5Y67/NN2END1 INT_R_X5Y67/WR1BEG2 
pips: CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X5Y65/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X4Y67/INT_L.WR1END2->>IMUX_L44 INT_R_X5Y65/INT_R.LOGIC_OUTS23->>NN2BEG1 INT_R_X5Y67/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry__0_n_5 - 
wires: CLBLL_L_X4Y64/CLBLL_IMUX23 CLBLL_L_X4Y64/CLBLL_L_C3 CLBLM_R_X5Y65/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y65/CLBLM_M_CMUX INT_L_X4Y64/IMUX_L23 INT_L_X4Y64/WL1END3 INT_L_X4Y65/WL1END_N1_3 INT_R_X5Y64/WL1BEG3 INT_R_X5Y65/LOGIC_OUTS22 INT_R_X5Y65/WL1BEG_N3 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X5Y65/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X4Y64/INT_L.WL1END3->>IMUX_L23 INT_R_X5Y65/INT_R.LOGIC_OUTS22->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry__0_n_6 - 
wires: CLBLL_L_X4Y65/CLBLL_IMUX29 CLBLL_L_X4Y65/CLBLL_LL_C2 CLBLM_R_X5Y65/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y65/CLBLM_M_BMUX INT_L_X4Y65/IMUX_L29 INT_L_X4Y65/WL1END2 INT_R_X5Y65/LOGIC_OUTS21 INT_R_X5Y65/WL1BEG2 
pips: CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X5Y65/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X4Y65/INT_L.WL1END2->>IMUX_L29 INT_R_X5Y65/INT_R.LOGIC_OUTS21->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry__0_n_7 - 
wires: CLBLL_L_X4Y64/CLBLL_IMUX14 CLBLL_L_X4Y64/CLBLL_L_B1 CLBLM_R_X5Y65/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y65/CLBLM_M_AMUX INT_L_X4Y64/IMUX_L14 INT_L_X4Y64/WL1END2 INT_R_X5Y64/SR1END3 INT_R_X5Y64/WL1BEG2 INT_R_X5Y65/LOGIC_OUTS20 INT_R_X5Y65/SR1BEG3 INT_R_X5Y65/SR1END_N3_3 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X5Y65/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X4Y64/INT_L.WL1END2->>IMUX_L14 INT_R_X5Y64/INT_R.SR1END3->>WL1BEG2 INT_R_X5Y65/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry__1_n_0 - 
wires: CLBLM_R_X5Y66/CLBLM_M_COUT CLBLM_R_X5Y66/CLBLM_M_COUT_N CLBLM_R_X5Y67/CLBLM_M_CIN 
pips: CLBLM_R_X5Y66/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry__1_n_4 - 
wires: CLBLL_L_X4Y67/CLBLL_NW2A1 CLBLM_R_X3Y67/CLBLM_IMUX33 CLBLM_R_X3Y67/CLBLM_L_C1 CLBLM_R_X3Y67/CLBLM_NW2A1 CLBLM_R_X5Y66/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y66/CLBLM_M_DMUX INT_L_X4Y66/NW2BEG1 INT_L_X4Y66/WL1END0 INT_L_X4Y67/NW2A1 INT_R_X3Y67/IMUX33 INT_R_X3Y67/NW2END1 INT_R_X5Y66/LOGIC_OUTS23 INT_R_X5Y66/WL1BEG0 
pips: CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y66/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X4Y66/INT_L.WL1END0->>NW2BEG1 INT_R_X3Y67/INT_R.NW2END1->>IMUX33 INT_R_X5Y66/INT_R.LOGIC_OUTS23->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry__1_n_5 - 
wires: CLBLL_L_X2Y65/CLBLL_IMUX19 CLBLL_L_X2Y65/CLBLL_L_B2 CLBLL_L_X4Y65/CLBLL_IMUX12 CLBLL_L_X4Y65/CLBLL_LL_B6 CLBLL_L_X4Y65/CLBLL_SW2A0 CLBLL_L_X4Y66/CLBLL_WW2A0 CLBLM_R_X3Y65/CLBLM_IMUX32 CLBLM_R_X3Y65/CLBLM_M_C1 CLBLM_R_X3Y65/CLBLM_SW2A0 CLBLM_R_X3Y66/CLBLM_WW2A0 CLBLM_R_X5Y66/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y66/CLBLM_M_CMUX INT_L_X2Y65/IMUX_L19 INT_L_X2Y65/SR1END1 INT_L_X2Y66/SR1BEG1 INT_L_X2Y66/WW2END0 INT_L_X4Y65/IMUX_L12 INT_L_X4Y65/SR1END1 INT_L_X4Y65/SW2A0 INT_L_X4Y66/SR1BEG1 INT_L_X4Y66/SW2BEG0 INT_L_X4Y66/WR1END1 INT_L_X4Y66/WW2BEG0 INT_R_X3Y65/IMUX32 INT_R_X3Y65/SW2END0 INT_R_X3Y66/WW2A0 INT_R_X5Y66/LOGIC_OUTS22 INT_R_X5Y66/WR1BEG1 
pips: CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y66/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X2Y65/INT_L.SR1END1->>IMUX_L19 INT_L_X2Y66/INT_L.WW2END0->>SR1BEG1 INT_L_X4Y65/INT_L.SR1END1->>IMUX_L12 INT_L_X4Y66/INT_L.WR1END1->>SR1BEG1 INT_L_X4Y66/INT_L.WR1END1->>SW2BEG0 INT_L_X4Y66/INT_L.WR1END1->>WW2BEG0 INT_R_X3Y65/INT_R.SW2END0->>IMUX32 INT_R_X5Y66/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/_carry__1_n_6 - 
wires: CLBLL_L_X4Y67/CLBLL_IMUX46 CLBLL_L_X4Y67/CLBLL_L_D5 CLBLM_R_X5Y66/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y66/CLBLM_M_BMUX INT_L_X4Y67/IMUX_L46 INT_L_X4Y67/NW2END3 INT_R_X5Y66/LOGIC_OUTS21 INT_R_X5Y66/NW2BEG3 INT_R_X5Y67/NW2A3 
pips: CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_R_X5Y66/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X4Y67/INT_L.NW2END3->>IMUX_L46 INT_R_X5Y66/INT_R.LOGIC_OUTS21->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry__1_n_7 - 
wires: CLBLL_L_X4Y68/CLBLL_IMUX23 CLBLL_L_X4Y68/CLBLL_L_C3 CLBLM_R_X5Y66/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y66/CLBLM_M_AMUX INT_L_X4Y68/IMUX_L23 INT_L_X4Y68/WR1END3 INT_R_X5Y66/LOGIC_OUTS20 INT_R_X5Y66/NN2BEG2 INT_R_X5Y67/NN2A2 INT_R_X5Y68/NN2END2 INT_R_X5Y68/WR1BEG3 
pips: CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X5Y66/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X4Y68/INT_L.WR1END3->>IMUX_L23 INT_R_X5Y66/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X5Y68/INT_R.NN2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry__2_n_0 - 
wires: CLBLM_R_X5Y67/CLBLM_M_COUT CLBLM_R_X5Y67/CLBLM_M_COUT_N CLBLM_R_X5Y68/CLBLM_M_CIN 
pips: CLBLM_R_X5Y67/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry__2_n_4 - 
wires: CLBLL_L_X4Y67/CLBLL_WL1END3 CLBLM_R_X3Y67/CLBLM_WL1END3 CLBLM_R_X3Y68/CLBLM_IMUX16 CLBLM_R_X3Y68/CLBLM_L_B3 CLBLM_R_X5Y67/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y67/CLBLM_M_DMUX INT_L_X4Y67/WL1BEG3 INT_L_X4Y68/NW2END1 INT_L_X4Y68/WL1BEG_N3 INT_R_X3Y67/WL1END3 INT_R_X3Y68/IMUX16 INT_R_X3Y68/WL1END_N1_3 INT_R_X5Y67/LOGIC_OUTS23 INT_R_X5Y67/NW2BEG1 INT_R_X5Y68/NW2A1 
pips: CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y67/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X4Y68/INT_L.NW2END1->>WL1BEG_N3 INT_R_X3Y68/INT_R.WL1END_N1_3->>IMUX16 INT_R_X5Y67/INT_R.LOGIC_OUTS23->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/scaler[15] - 
wires: CLBLL_L_X2Y65/CLBLL_IMUX16 CLBLL_L_X2Y65/CLBLL_L_B3 CLBLL_L_X4Y66/CLBLL_IMUX15 CLBLL_L_X4Y66/CLBLL_LL_B1 CLBLL_L_X4Y66/CLBLL_WW2A3 CLBLL_L_X4Y67/CLBLL_IMUX16 CLBLL_L_X4Y67/CLBLL_L_B3 CLBLL_L_X4Y67/CLBLL_WW2END0 CLBLM_R_X3Y65/CLBLM_IMUX25 CLBLM_R_X3Y65/CLBLM_L_B5 CLBLM_R_X3Y66/CLBLM_WW2A3 CLBLM_R_X3Y67/CLBLM_WW2END0 CLBLM_R_X5Y67/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y67/CLBLM_M_CMUX INT_L_X2Y64/SS2END3 INT_L_X2Y65/IMUX_L16 INT_L_X2Y65/SS2A3 INT_L_X2Y65/SS2END_N0_3 INT_L_X2Y66/SS2BEG3 INT_L_X2Y66/WW2END3 INT_L_X2Y67/WW2END_N0_3 INT_L_X4Y66/IMUX_L15 INT_L_X4Y66/WL1END3 INT_L_X4Y66/WW2BEG3 INT_L_X4Y67/IMUX_L16 INT_L_X4Y67/WL1END_N1_3 INT_L_X4Y67/WW2A0 INT_R_X3Y65/IMUX25 INT_R_X3Y65/SS2END0 INT_R_X3Y66/SS2A0 INT_R_X3Y66/WW2A3 INT_R_X3Y67/SS2BEG0 INT_R_X3Y67/WW2END0 INT_R_X5Y66/WL1BEG3 INT_R_X5Y67/LOGIC_OUTS22 INT_R_X5Y67/WL1BEG_N3 INT_R_X5Y67/WW2BEG0 
pips: CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y67/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X2Y65/INT_L.SS2END_N0_3->>IMUX_L16 INT_L_X2Y66/INT_L.WW2END3->>SS2BEG3 INT_L_X4Y66/INT_L.WL1END3->>IMUX_L15 INT_L_X4Y66/INT_L.WL1END3->>WW2BEG3 INT_L_X4Y67/INT_L.WL1END_N1_3->>IMUX_L16 INT_R_X3Y65/INT_R.SS2END0->>IMUX25 INT_R_X3Y67/INT_R.WW2END0->>SS2BEG0 INT_R_X5Y67/INT_R.LOGIC_OUTS22->>WL1BEG_N3 INT_R_X5Y67/INT_R.LOGIC_OUTS22->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

dcom_uart0/_carry__2_n_6 - 
wires: CLBLL_L_X4Y66/CLBLL_IMUX11 CLBLL_L_X4Y66/CLBLL_LL_A4 CLBLM_R_X5Y67/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y67/CLBLM_M_BMUX INT_L_X4Y66/FAN_ALT3 INT_L_X4Y66/FAN_BOUNCE3 INT_L_X4Y66/IMUX_L11 INT_L_X4Y66/SW2END3 INT_L_X4Y67/SW2END_N0_3 INT_R_X5Y66/SW2A3 INT_R_X5Y67/LOGIC_OUTS21 INT_R_X5Y67/SW2BEG3 
pips: CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X5Y67/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X4Y66/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y66/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X4Y66/INT_L.SW2END3->>FAN_ALT3 INT_R_X5Y67/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/_carry__2_n_7 - 
wires: CLBLL_L_X4Y68/CLBLL_IMUX19 CLBLL_L_X4Y68/CLBLL_L_B2 CLBLM_R_X5Y67/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y67/CLBLM_M_AMUX INT_L_X4Y67/NL1BEG2 INT_L_X4Y67/WR1END3 INT_L_X4Y68/IMUX_L19 INT_L_X4Y68/NL1END2 INT_R_X5Y67/LOGIC_OUTS20 INT_R_X5Y67/WR1BEG3 
pips: CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X5Y67/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X4Y67/INT_L.WR1END3->>NL1BEG2 INT_L_X4Y68/INT_L.NL1END2->>IMUX_L19 INT_R_X5Y67/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/scaler[17] - 
wires: CLBLL_L_X4Y64/CLBLL_WW2END0 CLBLL_L_X4Y66/CLBLL_WW2END3 CLBLM_R_X3Y63/CLBLM_IMUX28 CLBLM_R_X3Y63/CLBLM_M_C4 CLBLM_R_X3Y64/CLBLM_IMUX42 CLBLM_R_X3Y64/CLBLM_L_D6 CLBLM_R_X3Y64/CLBLM_WW2END0 CLBLM_R_X3Y66/CLBLM_WW2END3 CLBLM_R_X3Y67/CLBLM_IMUX0 CLBLM_R_X3Y67/CLBLM_L_A3 CLBLM_R_X5Y64/CLBLM_IMUX10 CLBLM_R_X5Y64/CLBLM_IMUX25 CLBLM_R_X5Y64/CLBLM_L_A4 CLBLM_R_X5Y64/CLBLM_L_B5 CLBLM_R_X5Y68/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y68/CLBLM_M_AMUX INT_L_X4Y64/WW2A0 INT_L_X4Y66/WW2A3 INT_R_X3Y63/IMUX28 INT_R_X3Y63/SR1END1 INT_R_X3Y64/IMUX42 INT_R_X3Y64/SR1BEG1 INT_R_X3Y64/WW2END0 INT_R_X3Y66/WW2END3 INT_R_X3Y67/IMUX0 INT_R_X3Y67/WW2END_N0_3 INT_R_X5Y64/IMUX10 INT_R_X5Y64/IMUX25 INT_R_X5Y64/SS2END0 INT_R_X5Y64/WW2BEG0 INT_R_X5Y65/SS2A0 INT_R_X5Y66/SL1END3 INT_R_X5Y66/SR1BEG_S0 INT_R_X5Y66/SS2BEG0 INT_R_X5Y66/WW2BEG3 INT_R_X5Y67/SL1BEG3 INT_R_X5Y67/SR1END3 INT_R_X5Y68/LOGIC_OUTS20 INT_R_X5Y68/SR1BEG3 INT_R_X5Y68/SR1END_N3_3 
pips: CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y68/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y63/INT_R.SR1END1->>IMUX28 INT_R_X3Y64/INT_R.WW2END0->>IMUX42 INT_R_X3Y64/INT_R.WW2END0->>SR1BEG1 INT_R_X3Y67/INT_R.WW2END_N0_3->>IMUX0 INT_R_X5Y64/INT_R.SS2END0->>IMUX10 INT_R_X5Y64/INT_R.SS2END0->>IMUX25 INT_R_X5Y64/INT_R.SS2END0->>WW2BEG0 INT_R_X5Y66/INT_R.SL1END3->>SR1BEG_S0 INT_R_X5Y66/INT_R.SL1END3->>WW2BEG3 INT_R_X5Y66/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X5Y67/INT_R.SR1END3->>SL1BEG3 INT_R_X5Y68/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

dcom_uart0/r[rxclk][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[tick]__0 - 
wires: BRAM_INT_INTERFACE_L_X6Y65/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y65/BRAM_EE2BEG0_0 CLBLL_L_X4Y66/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y66/CLBLL_L_AQ CLBLL_L_X4Y67/CLBLL_IMUX12 CLBLL_L_X4Y67/CLBLL_IMUX35 CLBLL_L_X4Y67/CLBLL_IMUX4 CLBLL_L_X4Y67/CLBLL_IMUX6 CLBLL_L_X4Y67/CLBLL_LL_A6 CLBLL_L_X4Y67/CLBLL_LL_B6 CLBLL_L_X4Y67/CLBLL_LL_C6 CLBLL_L_X4Y67/CLBLL_L_A1 CLBLM_R_X5Y65/CLBLM_EE2BEG0 CLBLM_R_X7Y64/CLBLM_IMUX20 CLBLM_R_X7Y64/CLBLM_IMUX24 CLBLM_R_X7Y64/CLBLM_IMUX8 CLBLM_R_X7Y64/CLBLM_L_C2 CLBLM_R_X7Y64/CLBLM_M_A5 CLBLM_R_X7Y64/CLBLM_M_B5 CLBLM_R_X7Y66/CLBLM_IMUX27 CLBLM_R_X7Y66/CLBLM_IMUX29 CLBLM_R_X7Y66/CLBLM_IMUX45 CLBLM_R_X7Y66/CLBLM_M_B4 CLBLM_R_X7Y66/CLBLM_M_C2 CLBLM_R_X7Y66/CLBLM_M_D2 INT_L_X4Y65/SE2A0 INT_L_X4Y66/LOGIC_OUTS_L0 INT_L_X4Y66/NL1BEG2 INT_L_X4Y66/NL1BEG_N3 INT_L_X4Y66/NR1BEG3 INT_L_X4Y66/SE2BEG0 INT_L_X4Y67/IMUX_L12 INT_L_X4Y67/IMUX_L35 INT_L_X4Y67/IMUX_L4 INT_L_X4Y67/IMUX_L6 INT_L_X4Y67/NL1END2 INT_L_X4Y67/NR1END3 INT_L_X6Y65/EE2A0 INT_R_X5Y65/EE2BEG0 INT_R_X5Y65/SE2END0 INT_R_X7Y64/BYP_ALT0 INT_R_X7Y64/BYP_BOUNCE0 INT_R_X7Y64/IMUX20 INT_R_X7Y64/IMUX24 INT_R_X7Y64/IMUX8 INT_R_X7Y64/SL1END0 INT_R_X7Y65/EE2END0 INT_R_X7Y65/NR1BEG0 INT_R_X7Y65/SL1BEG0 INT_R_X7Y66/FAN_ALT5 INT_R_X7Y66/FAN_BOUNCE5 INT_R_X7Y66/IMUX27 INT_R_X7Y66/IMUX29 INT_R_X7Y66/IMUX45 INT_R_X7Y66/NL1BEG_N3 INT_R_X7Y66/NR1END0 VBRK_X18Y68/VBRK_EE2BEG0 
pips: CLBLL_L_X4Y66/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X4Y66/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X4Y66/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X4Y66/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X4Y66/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X4Y67/INT_L.NL1END2->>IMUX_L12 INT_L_X4Y67/INT_L.NL1END2->>IMUX_L35 INT_L_X4Y67/INT_L.NL1END2->>IMUX_L4 INT_L_X4Y67/INT_L.NR1END3->>IMUX_L6 INT_R_X5Y65/INT_R.SE2END0->>EE2BEG0 INT_R_X7Y64/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y64/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X7Y64/INT_R.SL1END0->>BYP_ALT0 INT_R_X7Y64/INT_R.SL1END0->>IMUX24 INT_R_X7Y64/INT_R.SL1END0->>IMUX8 INT_R_X7Y65/INT_R.EE2END0->>NR1BEG0 INT_R_X7Y65/INT_R.EE2END0->>SL1BEG0 INT_R_X7Y66/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y66/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X7Y66/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X7Y66/INT_R.NL1BEG_N3->>IMUX29 INT_R_X7Y66/INT_R.NL1BEG_N3->>IMUX45 INT_R_X7Y66/INT_R.NR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

r[rxclk][0]_i_2_n_0 - 
wires: CLBLM_R_X7Y64/CLBLM_IMUX22 CLBLM_R_X7Y64/CLBLM_IMUX36 CLBLM_R_X7Y64/CLBLM_IMUX4 CLBLM_R_X7Y64/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y64/CLBLM_L_B CLBLM_R_X7Y64/CLBLM_L_D2 CLBLM_R_X7Y64/CLBLM_M_A6 CLBLM_R_X7Y64/CLBLM_M_C3 INT_R_X7Y64/BYP_ALT4 INT_R_X7Y64/BYP_BOUNCE4 INT_R_X7Y64/IMUX22 INT_R_X7Y64/IMUX36 INT_R_X7Y64/IMUX4 INT_R_X7Y64/LOGIC_OUTS9 
pips: CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y64/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y64/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y64/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X7Y64/INT_R.BYP_BOUNCE4->>IMUX36 INT_R_X7Y64/INT_R.BYP_BOUNCE4->>IMUX4 INT_R_X7Y64/INT_R.LOGIC_OUTS9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/p_1_in24_in - 
wires: BRAM_INT_INTERFACE_L_X6Y63/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X6Y64/INT_INTERFACE_WW2END2 BRAM_L_X6Y60/BRAM_WW2END1_3 BRAM_L_X6Y60/BRAM_WW2END2_4 CLBLL_L_X4Y63/CLBLL_IMUX22 CLBLL_L_X4Y63/CLBLL_IMUX37 CLBLL_L_X4Y63/CLBLL_IMUX9 CLBLL_L_X4Y63/CLBLL_LL_C3 CLBLL_L_X4Y63/CLBLL_L_A5 CLBLL_L_X4Y63/CLBLL_L_D4 CLBLL_L_X4Y65/CLBLL_IMUX15 CLBLL_L_X4Y65/CLBLL_LL_B1 CLBLM_L_X8Y63/CLBLM_IMUX15 CLBLM_L_X8Y63/CLBLM_IMUX35 CLBLM_L_X8Y63/CLBLM_IMUX44 CLBLM_L_X8Y63/CLBLM_M_B1 CLBLM_L_X8Y63/CLBLM_M_C6 CLBLM_L_X8Y63/CLBLM_M_D4 CLBLM_L_X8Y63/CLBLM_WL1END1 CLBLM_L_X8Y64/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y64/CLBLM_M_AMUX CLBLM_L_X8Y64/CLBLM_WR1END3 CLBLM_R_X5Y63/CLBLM_IMUX23 CLBLM_R_X5Y63/CLBLM_IMUX4 CLBLM_R_X5Y63/CLBLM_L_C3 CLBLM_R_X5Y63/CLBLM_M_A6 CLBLM_R_X5Y63/CLBLM_WW2END1 CLBLM_R_X5Y64/CLBLM_IMUX3 CLBLM_R_X5Y64/CLBLM_L_A2 CLBLM_R_X5Y64/CLBLM_WW2END2 CLBLM_R_X5Y65/CLBLM_IMUX3 CLBLM_R_X5Y65/CLBLM_IMUX36 CLBLM_R_X5Y65/CLBLM_L_A2 CLBLM_R_X5Y65/CLBLM_L_D2 CLBLM_R_X7Y63/CLBLM_IMUX26 CLBLM_R_X7Y63/CLBLM_L_B4 CLBLM_R_X7Y63/CLBLM_WL1END1 CLBLM_R_X7Y64/CLBLM_IMUX7 CLBLM_R_X7Y64/CLBLM_M_A1 CLBLM_R_X7Y64/CLBLM_WR1END3 INT_L_X4Y63/FAN_ALT5 INT_L_X4Y63/FAN_BOUNCE5 INT_L_X4Y63/IMUX_L22 INT_L_X4Y63/IMUX_L37 INT_L_X4Y63/IMUX_L9 INT_L_X4Y63/WL1END2 INT_L_X4Y65/IMUX_L15 INT_L_X4Y65/WR1END3 INT_L_X6Y63/WW2A1 INT_L_X6Y64/WW2A2 INT_L_X8Y63/FAN_ALT5 INT_L_X8Y63/FAN_BOUNCE5 INT_L_X8Y63/IMUX_L15 INT_L_X8Y63/IMUX_L35 INT_L_X8Y63/IMUX_L44 INT_L_X8Y63/SL1END2 INT_L_X8Y63/SR1END3 INT_L_X8Y63/WL1BEG1 INT_L_X8Y64/LOGIC_OUTS_L20 INT_L_X8Y64/SL1BEG2 INT_L_X8Y64/SR1BEG3 INT_L_X8Y64/SR1END_N3_3 INT_L_X8Y64/WR1BEG3 INT_R_X5Y63/IMUX23 INT_R_X5Y63/IMUX4 INT_R_X5Y63/SR1END3 INT_R_X5Y63/WL1BEG2 INT_R_X5Y63/WW2END1 INT_R_X5Y64/FAN_ALT5 INT_R_X5Y64/FAN_BOUNCE5 INT_R_X5Y64/IMUX3 INT_R_X5Y64/NL1BEG2 INT_R_X5Y64/SR1BEG3 INT_R_X5Y64/SR1END_N3_3 INT_R_X5Y64/WW2END2 INT_R_X5Y65/IMUX3 INT_R_X5Y65/IMUX36 INT_R_X5Y65/NL1END2 INT_R_X5Y65/WR1BEG3 INT_R_X7Y63/IMUX26 INT_R_X7Y63/WL1END1 INT_R_X7Y63/WW2BEG1 INT_R_X7Y64/IMUX7 INT_R_X7Y64/WR1END3 INT_R_X7Y64/WW2BEG2 VBRK_X18Y66/VBRK_WW2END1 VBRK_X18Y67/VBRK_WW2END2 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y64/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X4Y63/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y63/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X4Y63/INT_L.WL1END2->>FAN_ALT5 INT_L_X4Y63/INT_L.WL1END2->>IMUX_L22 INT_L_X4Y63/INT_L.WL1END2->>IMUX_L37 INT_L_X4Y65/INT_L.WR1END3->>IMUX_L15 INT_L_X8Y63/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y63/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X8Y63/INT_L.SL1END2->>FAN_ALT5 INT_L_X8Y63/INT_L.SL1END2->>IMUX_L44 INT_L_X8Y63/INT_L.SL1END2->>WL1BEG1 INT_L_X8Y63/INT_L.SR1END3->>IMUX_L15 INT_L_X8Y64/INT_L.LOGIC_OUTS_L20->>SL1BEG2 INT_L_X8Y64/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X8Y64/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X5Y63/INT_R.SR1END3->>IMUX23 INT_R_X5Y63/INT_R.SR1END3->>WL1BEG2 INT_R_X5Y63/INT_R.WW2END1->>IMUX4 INT_R_X5Y64/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y64/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X5Y64/INT_R.WW2END2->>FAN_ALT5 INT_R_X5Y64/INT_R.WW2END2->>NL1BEG2 INT_R_X5Y64/INT_R.WW2END2->>SR1BEG3 INT_R_X5Y65/INT_R.NL1END2->>IMUX3 INT_R_X5Y65/INT_R.NL1END2->>IMUX36 INT_R_X5Y65/INT_R.NL1END2->>WR1BEG3 INT_R_X7Y63/INT_R.WL1END1->>IMUX26 INT_R_X7Y63/INT_R.WL1END1->>WW2BEG1 INT_R_X7Y64/INT_R.WR1END3->>IMUX7 INT_R_X7Y64/INT_R.WR1END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

dcom_uart0/r_reg[rxclk_n_0_][0] - 
wires: CLBLM_R_X7Y64/CLBLM_IMUX1 CLBLM_R_X7Y64/CLBLM_IMUX27 CLBLM_R_X7Y64/CLBLM_IMUX30 CLBLM_R_X7Y64/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y64/CLBLM_L_C5 CLBLM_R_X7Y64/CLBLM_M_A3 CLBLM_R_X7Y64/CLBLM_M_AQ CLBLM_R_X7Y64/CLBLM_M_B4 INT_L_X6Y64/EL1BEG3 INT_L_X6Y64/NW2END_S0_0 INT_L_X6Y65/EL1BEG_N3 INT_L_X6Y65/NW2END0 INT_R_X7Y63/BYP_ALT7 INT_R_X7Y63/BYP_BOUNCE7 INT_R_X7Y63/SL1END3 INT_R_X7Y64/BYP_BOUNCE_N3_7 INT_R_X7Y64/EL1END3 INT_R_X7Y64/IMUX1 INT_R_X7Y64/IMUX27 INT_R_X7Y64/IMUX30 INT_R_X7Y64/LOGIC_OUTS4 INT_R_X7Y64/NW2BEG0 INT_R_X7Y64/SL1BEG3 INT_R_X7Y65/NW2A0 
pips: CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y64/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X6Y65/INT_L.NW2END0->>EL1BEG_N3 INT_R_X7Y63/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X7Y63/INT_R.SL1END3->>BYP_ALT7 INT_R_X7Y64/INT_R.BYP_BOUNCE_N3_7->>IMUX27 INT_R_X7Y64/INT_R.EL1END3->>IMUX30 INT_R_X7Y64/INT_R.EL1END3->>SL1BEG3 INT_R_X7Y64/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y64/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

dcom_uart0/r[rxclk][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rxclk][2]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y63/INT_INTERFACE_WW4C1 BRAM_L_X6Y60/BRAM_WW4C1_3 CLBLL_L_X4Y63/CLBLL_IMUX13 CLBLL_L_X4Y63/CLBLL_L_B6 CLBLM_L_X8Y63/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y63/CLBLM_M_B CLBLM_L_X8Y63/CLBLM_WW4A1 CLBLM_L_X8Y64/CLBLM_NW2A1 CLBLM_R_X5Y63/CLBLM_WW4C1 CLBLM_R_X7Y63/CLBLM_WW4A1 CLBLM_R_X7Y64/CLBLM_IMUX10 CLBLM_R_X7Y64/CLBLM_IMUX17 CLBLM_R_X7Y64/CLBLM_IMUX25 CLBLM_R_X7Y64/CLBLM_IMUX33 CLBLM_R_X7Y64/CLBLM_L_A4 CLBLM_R_X7Y64/CLBLM_L_B5 CLBLM_R_X7Y64/CLBLM_L_C1 CLBLM_R_X7Y64/CLBLM_M_B3 CLBLM_R_X7Y64/CLBLM_NW2A1 INT_L_X4Y63/GFAN1 INT_L_X4Y63/IMUX_L13 INT_L_X4Y63/WW4END1 INT_L_X6Y63/WW4B1 INT_L_X8Y63/LOGIC_OUTS_L13 INT_L_X8Y63/NW2BEG1 INT_L_X8Y63/WW4BEG1 INT_L_X8Y64/NW2A1 INT_R_X5Y63/WW4C1 INT_R_X7Y63/WW4A1 INT_R_X7Y64/IMUX10 INT_R_X7Y64/IMUX17 INT_R_X7Y64/IMUX25 INT_R_X7Y64/IMUX33 INT_R_X7Y64/NW2END1 VBRK_X18Y66/VBRK_WW4C1 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X8Y63/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X4Y63/INT_L.GFAN1->>IMUX_L13 INT_L_X4Y63/INT_L.WW4END1->>GFAN1 INT_L_X8Y63/INT_L.LOGIC_OUTS_L13->>NW2BEG1 INT_L_X8Y63/INT_L.LOGIC_OUTS_L13->>WW4BEG1 INT_R_X7Y64/INT_R.NW2END1->>IMUX10 INT_R_X7Y64/INT_R.NW2END1->>IMUX17 INT_R_X7Y64/INT_R.NW2END1->>IMUX25 INT_R_X7Y64/INT_R.NW2END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

dcom_uart0/r_reg[rxclk_n_0_][1] - 
wires: CLBLM_R_X7Y64/CLBLM_IMUX18 CLBLM_R_X7Y64/CLBLM_IMUX34 CLBLM_R_X7Y64/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y64/CLBLM_L_C6 CLBLM_R_X7Y64/CLBLM_M_B2 CLBLM_R_X7Y64/CLBLM_M_BQ INT_R_X7Y64/IMUX18 INT_R_X7Y64/IMUX34 INT_R_X7Y64/LOGIC_OUTS5 
pips: CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y64/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X7Y64/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X7Y64/INT_R.LOGIC_OUTS5->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/r[rxclk][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/p_1_in13_in - 
wires: CLBLM_R_X7Y64/CLBLM_IMUX15 CLBLM_R_X7Y64/CLBLM_IMUX23 CLBLM_R_X7Y64/CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y64/CLBLM_L_C3 CLBLM_R_X7Y64/CLBLM_M_B1 CLBLM_R_X7Y64/CLBLM_M_BMUX INT_R_X7Y64/IMUX15 INT_R_X7Y64/IMUX23 INT_R_X7Y64/LOGIC_OUTS21 
pips: CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y64/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X7Y64/INT_R.LOGIC_OUTS21->>IMUX15 INT_R_X7Y64/INT_R.LOGIC_OUTS21->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

dcom_uart0/r[rxf][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rin[rxf][2] - 
wires: CLBLM_R_X7Y66/CLBLM_IMUX12 CLBLM_R_X7Y66/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y66/CLBLM_L_CQ CLBLM_R_X7Y66/CLBLM_M_B6 INT_R_X7Y66/IMUX12 INT_R_X7Y66/LOGIC_OUTS2 
pips: CLBLM_R_X7Y66/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y66/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X7Y66/INT_R.LOGIC_OUTS2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r[rxf][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r[rxf][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r[rxstate][0]_i_1_n_0 - 
wires: CLBLM_R_X7Y64/CLBLM_BYP1 CLBLM_R_X7Y64/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y64/CLBLM_L_BMUX CLBLM_R_X7Y64/CLBLM_M_AX INT_R_X7Y64/BYP1 INT_R_X7Y64/BYP_ALT1 INT_R_X7Y64/LOGIC_OUTS17 INT_R_X7Y64/SR1BEG_S0 
pips: CLBLM_R_X7Y64/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y64/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X7Y64/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y64/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X7Y64/INT_R.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[rxstate_n_0_][1] - 
wires: CLBLM_L_X8Y62/CLBLM_WL1END3 CLBLM_L_X8Y63/CLBLM_EL1BEG3 CLBLM_L_X8Y63/CLBLM_IMUX1 CLBLM_L_X8Y63/CLBLM_IMUX22 CLBLM_L_X8Y63/CLBLM_IMUX24 CLBLM_L_X8Y63/CLBLM_IMUX38 CLBLM_L_X8Y63/CLBLM_IMUX6 CLBLM_L_X8Y63/CLBLM_L_A1 CLBLM_L_X8Y63/CLBLM_M_A3 CLBLM_L_X8Y63/CLBLM_M_B5 CLBLM_L_X8Y63/CLBLM_M_C3 CLBLM_L_X8Y63/CLBLM_M_D3 CLBLM_L_X8Y63/CLBLM_SE2A0 CLBLM_L_X8Y64/CLBLM_ER1BEG1 CLBLM_L_X8Y64/CLBLM_IMUX20 CLBLM_L_X8Y64/CLBLM_IMUX26 CLBLM_L_X8Y64/CLBLM_IMUX3 CLBLM_L_X8Y64/CLBLM_L_A2 CLBLM_L_X8Y64/CLBLM_L_B4 CLBLM_L_X8Y64/CLBLM_L_C2 CLBLM_R_X7Y62/CLBLM_WL1END3 CLBLM_R_X7Y63/CLBLM_EL1BEG3 CLBLM_R_X7Y63/CLBLM_IMUX25 CLBLM_R_X7Y63/CLBLM_IMUX9 CLBLM_R_X7Y63/CLBLM_L_A5 CLBLM_R_X7Y63/CLBLM_L_B5 CLBLM_R_X7Y63/CLBLM_SE2A0 CLBLM_R_X7Y64/CLBLM_ER1BEG1 CLBLM_R_X7Y64/CLBLM_IMUX16 CLBLM_R_X7Y64/CLBLM_IMUX3 CLBLM_R_X7Y64/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y64/CLBLM_L_A2 CLBLM_R_X7Y64/CLBLM_L_B3 CLBLM_R_X7Y64/CLBLM_M_CMUX INT_L_X8Y62/WL1BEG3 INT_L_X8Y63/EL1END3 INT_L_X8Y63/IMUX_L1 INT_L_X8Y63/IMUX_L22 INT_L_X8Y63/IMUX_L24 INT_L_X8Y63/IMUX_L38 INT_L_X8Y63/IMUX_L6 INT_L_X8Y63/SE2END0 INT_L_X8Y63/WL1BEG_N3 INT_L_X8Y64/ER1END1 INT_L_X8Y64/IMUX_L20 INT_L_X8Y64/IMUX_L26 INT_L_X8Y64/IMUX_L3 INT_R_X7Y62/WL1END3 INT_R_X7Y63/EL1BEG3 INT_R_X7Y63/IMUX25 INT_R_X7Y63/IMUX9 INT_R_X7Y63/NL1BEG2 INT_R_X7Y63/NL1BEG_N3 INT_R_X7Y63/SE2A0 INT_R_X7Y63/SL1END0 INT_R_X7Y63/WL1END_N1_3 INT_R_X7Y64/EL1BEG_N3 INT_R_X7Y64/ER1BEG1 INT_R_X7Y64/IMUX16 INT_R_X7Y64/IMUX3 INT_R_X7Y64/LOGIC_OUTS22 INT_R_X7Y64/NL1END2 INT_R_X7Y64/SE2BEG0 INT_R_X7Y64/SL1BEG0 
pips: CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y64/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y63/INT_L.EL1END3->>IMUX_L22 INT_L_X8Y63/INT_L.EL1END3->>IMUX_L38 INT_L_X8Y63/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y63/INT_L.SE2END0->>IMUX_L1 INT_L_X8Y63/INT_L.SE2END0->>IMUX_L24 INT_L_X8Y63/INT_L.SE2END0->>WL1BEG_N3 INT_L_X8Y64/INT_L.ER1END1->>IMUX_L20 INT_L_X8Y64/INT_L.ER1END1->>IMUX_L26 INT_L_X8Y64/INT_L.ER1END1->>IMUX_L3 INT_R_X7Y63/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X7Y63/INT_R.SL1END0->>IMUX25 INT_R_X7Y63/INT_R.SL1END0->>IMUX9 INT_R_X7Y63/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X7Y64/INT_R.LOGIC_OUTS22->>EL1BEG_N3 INT_R_X7Y64/INT_R.LOGIC_OUTS22->>ER1BEG1 INT_R_X7Y64/INT_R.LOGIC_OUTS22->>IMUX16 INT_R_X7Y64/INT_R.LOGIC_OUTS22->>SE2BEG0 INT_R_X7Y64/INT_R.LOGIC_OUTS22->>SL1BEG0 INT_R_X7Y64/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 20, 

dcom_uart0/r_reg[rshift_n_0_][0] - 
wires: CLBLM_L_X8Y64/CLBLM_EL1BEG3 CLBLM_L_X8Y64/CLBLM_IMUX46 CLBLM_L_X8Y64/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y64/CLBLM_L_AQ CLBLM_L_X8Y64/CLBLM_L_D5 CLBLM_L_X8Y64/CLBLM_WR1END1 CLBLM_R_X7Y64/CLBLM_EL1BEG3 CLBLM_R_X7Y64/CLBLM_IMUX19 CLBLM_R_X7Y64/CLBLM_L_B2 CLBLM_R_X7Y64/CLBLM_WR1END1 CLBLM_R_X7Y65/CLBLM_BYP1 CLBLM_R_X7Y65/CLBLM_M_AX INT_L_X8Y64/EL1END3 INT_L_X8Y64/IMUX_L46 INT_L_X8Y64/LOGIC_OUTS_L0 INT_L_X8Y64/WR1BEG1 INT_R_X7Y64/EL1BEG3 INT_R_X7Y64/IMUX19 INT_R_X7Y64/NL1BEG0 INT_R_X7Y64/NL1END_S3_0 INT_R_X7Y64/WR1END1 INT_R_X7Y65/BYP1 INT_R_X7Y65/BYP_ALT0 INT_R_X7Y65/BYP_ALT1 INT_R_X7Y65/BYP_BOUNCE0 INT_R_X7Y65/EL1BEG_N3 INT_R_X7Y65/NL1END0 
pips: CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y64/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y65/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X8Y64/INT_L.EL1END3->>IMUX_L46 INT_L_X8Y64/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X7Y64/INT_R.WR1END1->>IMUX19 INT_R_X7Y64/INT_R.WR1END1->>NL1BEG0 INT_R_X7Y65/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y65/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y65/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X7Y65/INT_R.NL1END0->>BYP_ALT0 INT_R_X7Y65/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/r_reg[rxstate_n_0_][0] - 
wires: CLBLM_L_X8Y62/CLBLM_SW2A2 CLBLM_L_X8Y63/CLBLM_EL1BEG1 CLBLM_L_X8Y63/CLBLM_IMUX10 CLBLM_L_X8Y63/CLBLM_IMUX11 CLBLM_L_X8Y63/CLBLM_IMUX18 CLBLM_L_X8Y63/CLBLM_IMUX29 CLBLM_L_X8Y63/CLBLM_IMUX45 CLBLM_L_X8Y63/CLBLM_L_A4 CLBLM_L_X8Y63/CLBLM_M_A4 CLBLM_L_X8Y63/CLBLM_M_B2 CLBLM_L_X8Y63/CLBLM_M_C2 CLBLM_L_X8Y63/CLBLM_M_D2 CLBLM_L_X8Y63/CLBLM_SE2A2 CLBLM_L_X8Y64/CLBLM_EL1BEG1 CLBLM_L_X8Y64/CLBLM_IMUX10 CLBLM_L_X8Y64/CLBLM_IMUX19 CLBLM_L_X8Y64/CLBLM_IMUX30 CLBLM_L_X8Y64/CLBLM_L_A4 CLBLM_L_X8Y64/CLBLM_L_B2 CLBLM_L_X8Y64/CLBLM_L_C5 CLBLM_R_X7Y62/CLBLM_SW2A2 CLBLM_R_X7Y63/CLBLM_EL1BEG1 CLBLM_R_X7Y63/CLBLM_IMUX3 CLBLM_R_X7Y63/CLBLM_L_A2 CLBLM_R_X7Y63/CLBLM_SE2A2 CLBLM_R_X7Y64/CLBLM_EL1BEG1 CLBLM_R_X7Y64/CLBLM_IMUX14 CLBLM_R_X7Y64/CLBLM_IMUX6 CLBLM_R_X7Y64/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y64/CLBLM_L_A1 CLBLM_R_X7Y64/CLBLM_L_B1 CLBLM_R_X7Y64/CLBLM_M_AMUX INT_L_X8Y62/SW2A2 INT_L_X8Y63/EL1END1 INT_L_X8Y63/IMUX_L10 INT_L_X8Y63/IMUX_L11 INT_L_X8Y63/IMUX_L18 INT_L_X8Y63/IMUX_L29 INT_L_X8Y63/IMUX_L45 INT_L_X8Y63/SE2END2 INT_L_X8Y63/SW2BEG2 INT_L_X8Y64/BYP_ALT4 INT_L_X8Y64/BYP_BOUNCE4 INT_L_X8Y64/EL1END1 INT_L_X8Y64/IMUX_L10 INT_L_X8Y64/IMUX_L19 INT_L_X8Y64/IMUX_L30 INT_R_X7Y62/NL1BEG2 INT_R_X7Y62/SW2END2 INT_R_X7Y63/EL1BEG1 INT_R_X7Y63/IMUX3 INT_R_X7Y63/NL1END2 INT_R_X7Y63/SE2A2 INT_R_X7Y64/BYP_ALT2 INT_R_X7Y64/BYP_BOUNCE2 INT_R_X7Y64/EL1BEG1 INT_R_X7Y64/IMUX14 INT_R_X7Y64/IMUX6 INT_R_X7Y64/LOGIC_OUTS20 INT_R_X7Y64/SE2BEG2 INT_R_X7Y65/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y64/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y63/INT_L.EL1END1->>IMUX_L10 INT_L_X8Y63/INT_L.EL1END1->>IMUX_L11 INT_L_X8Y63/INT_L.EL1END1->>IMUX_L18 INT_L_X8Y63/INT_L.SE2END2->>IMUX_L29 INT_L_X8Y63/INT_L.SE2END2->>IMUX_L45 INT_L_X8Y63/INT_L.SE2END2->>SW2BEG2 INT_L_X8Y64/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X8Y64/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X8Y64/INT_L.EL1END1->>BYP_ALT4 INT_L_X8Y64/INT_L.EL1END1->>IMUX_L10 INT_L_X8Y64/INT_L.EL1END1->>IMUX_L19 INT_R_X7Y62/INT_R.SW2END2->>NL1BEG2 INT_R_X7Y63/INT_R.NL1END2->>EL1BEG1 INT_R_X7Y63/INT_R.NL1END2->>IMUX3 INT_R_X7Y64/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X7Y64/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X7Y64/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X7Y64/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X7Y64/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X7Y64/INT_R.LOGIC_OUTS20->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

dcom_uart0/r_reg[rxtick_n_0_] - 
wires: CLBLM_L_X8Y63/CLBLM_ER1BEG3 CLBLM_L_X8Y63/CLBLM_IMUX31 CLBLM_L_X8Y63/CLBLM_IMUX7 CLBLM_L_X8Y63/CLBLM_M_A1 CLBLM_L_X8Y63/CLBLM_M_C5 CLBLM_R_X7Y63/CLBLM_ER1BEG3 CLBLM_R_X7Y63/CLBLM_IMUX5 CLBLM_R_X7Y63/CLBLM_L_A6 CLBLM_R_X7Y64/CLBLM_IMUX0 CLBLM_R_X7Y64/CLBLM_IMUX26 CLBLM_R_X7Y64/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y64/CLBLM_L_A3 CLBLM_R_X7Y64/CLBLM_L_B4 CLBLM_R_X7Y64/CLBLM_L_CQ INT_L_X8Y63/ER1END3 INT_L_X8Y63/IMUX_L31 INT_L_X8Y63/IMUX_L7 INT_L_X8Y64/ER1END_N3_3 INT_R_X7Y63/ER1BEG3 INT_R_X7Y63/IMUX5 INT_R_X7Y63/SL1END2 INT_R_X7Y64/FAN_ALT7 INT_R_X7Y64/FAN_BOUNCE7 INT_R_X7Y64/IMUX0 INT_R_X7Y64/IMUX26 INT_R_X7Y64/LOGIC_OUTS2 INT_R_X7Y64/SL1BEG2 
pips: CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y64/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X8Y63/INT_L.ER1END3->>IMUX_L31 INT_L_X8Y63/INT_L.ER1END3->>IMUX_L7 INT_R_X7Y63/INT_R.SL1END2->>ER1BEG3 INT_R_X7Y63/INT_R.SL1END2->>IMUX5 INT_R_X7Y64/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y64/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X7Y64/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X7Y64/INT_R.LOGIC_OUTS2->>FAN_ALT7 INT_R_X7Y64/INT_R.LOGIC_OUTS2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

dcom_uart0/r[rxstate][1]_i_1_n_0 - 
wires: CLBLM_R_X7Y64/CLBLM_BYP3 CLBLM_R_X7Y64/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y64/CLBLM_L_AMUX CLBLM_R_X7Y64/CLBLM_M_CX INT_R_X7Y64/BYP3 INT_R_X7Y64/BYP_ALT3 INT_R_X7Y64/LOGIC_OUTS16 
pips: CLBLM_R_X7Y64/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X7Y64/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y64/INT_R.BYP_ALT3->>BYP3 INT_R_X7Y64/INT_R.LOGIC_OUTS16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r[tcnt][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[tcnt][1]_i_2_n_0 - 
wires: CLBLL_L_X4Y63/CLBLL_ER1BEG1 CLBLL_L_X4Y63/CLBLL_IMUX33 CLBLL_L_X4Y63/CLBLL_L_C1 CLBLM_R_X3Y63/CLBLM_ER1BEG1 CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y63/CLBLM_L_A CLBLM_R_X5Y63/CLBLM_IMUX16 CLBLM_R_X5Y63/CLBLM_IMUX9 CLBLM_R_X5Y63/CLBLM_L_A5 CLBLM_R_X5Y63/CLBLM_L_B3 CLBLM_R_X5Y64/CLBLM_IMUX33 CLBLM_R_X5Y64/CLBLM_L_C1 INT_L_X4Y62/FAN_BOUNCE_S3_6 INT_L_X4Y63/EL1BEG0 INT_L_X4Y63/ER1END1 INT_L_X4Y63/FAN_ALT6 INT_L_X4Y63/FAN_BOUNCE6 INT_L_X4Y63/IMUX_L33 INT_L_X4Y63/NE2BEG1 INT_L_X4Y64/NE2A1 INT_R_X3Y63/ER1BEG1 INT_R_X3Y63/LOGIC_OUTS8 INT_R_X5Y62/EL1END_S3_0 INT_R_X5Y63/EL1END0 INT_R_X5Y63/IMUX16 INT_R_X5Y63/IMUX9 INT_R_X5Y64/IMUX33 INT_R_X5Y64/NE2END1 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X3Y63/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X4Y63/INT_L.ER1END1->>EL1BEG0 INT_L_X4Y63/INT_L.ER1END1->>FAN_ALT6 INT_L_X4Y63/INT_L.ER1END1->>NE2BEG1 INT_L_X4Y63/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X4Y63/INT_L.FAN_BOUNCE6->>IMUX_L33 INT_R_X3Y63/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X5Y63/INT_R.EL1END0->>IMUX16 INT_R_X5Y63/INT_R.EL1END0->>IMUX9 INT_R_X5Y64/INT_R.NE2END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

dcom_uart0/v[rxen]0__4 - 
wires: CLBLL_L_X4Y62/CLBLL_SW2A3 CLBLL_L_X4Y63/CLBLL_IMUX23 CLBLL_L_X4Y63/CLBLL_L_C3 CLBLL_L_X4Y66/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y66/CLBLL_L_AMUX CLBLL_L_X4Y66/CLBLL_WL1END1 CLBLM_R_X3Y62/CLBLM_SW2A3 CLBLM_R_X3Y63/CLBLM_IMUX30 CLBLM_R_X3Y63/CLBLM_L_C5 CLBLM_R_X3Y66/CLBLM_IMUX3 CLBLM_R_X3Y66/CLBLM_IMUX34 CLBLM_R_X3Y66/CLBLM_L_A2 CLBLM_R_X3Y66/CLBLM_L_C6 CLBLM_R_X3Y66/CLBLM_WL1END1 CLBLM_R_X5Y63/CLBLM_IMUX18 CLBLM_R_X5Y63/CLBLM_IMUX2 CLBLM_R_X5Y63/CLBLM_IMUX3 CLBLM_R_X5Y63/CLBLM_IMUX34 CLBLM_R_X5Y63/CLBLM_L_A2 CLBLM_R_X5Y63/CLBLM_L_C6 CLBLM_R_X5Y63/CLBLM_M_A2 CLBLM_R_X5Y63/CLBLM_M_B2 CLBLM_R_X5Y64/CLBLM_IMUX20 CLBLM_R_X5Y64/CLBLM_L_C2 INT_L_X4Y62/SW2A3 INT_L_X4Y63/IMUX_L23 INT_L_X4Y63/SS2END3 INT_L_X4Y63/SW2BEG3 INT_L_X4Y64/SS2A3 INT_L_X4Y64/SS2END_N0_3 INT_L_X4Y65/SR1END3 INT_L_X4Y65/SS2BEG3 INT_L_X4Y66/EL1BEG1 INT_L_X4Y66/LOGIC_OUTS_L16 INT_L_X4Y66/SR1BEG3 INT_L_X4Y66/SR1END_N3_3 INT_L_X4Y66/WL1BEG1 INT_R_X3Y62/SW2END3 INT_R_X3Y63/IMUX30 INT_R_X3Y63/NL1BEG_N3 INT_R_X3Y63/SW2END_N0_3 INT_R_X3Y66/IMUX3 INT_R_X3Y66/IMUX34 INT_R_X3Y66/WL1END1 INT_R_X5Y63/IMUX18 INT_R_X5Y63/IMUX2 INT_R_X5Y63/IMUX3 INT_R_X5Y63/IMUX34 INT_R_X5Y63/SL1END1 INT_R_X5Y64/IMUX20 INT_R_X5Y64/SL1BEG1 INT_R_X5Y64/SS2END1 INT_R_X5Y65/SS2A1 INT_R_X5Y66/EL1END1 INT_R_X5Y66/SS2BEG1 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y66/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X4Y63/INT_L.SS2END3->>IMUX_L23 INT_L_X4Y63/INT_L.SS2END3->>SW2BEG3 INT_L_X4Y65/INT_L.SR1END3->>SS2BEG3 INT_L_X4Y66/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_L_X4Y66/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X4Y66/INT_L.LOGIC_OUTS_L16->>WL1BEG1 INT_R_X3Y63/INT_R.NL1BEG_N3->>IMUX30 INT_R_X3Y63/INT_R.SW2END_N0_3->>NL1BEG_N3 INT_R_X3Y66/INT_R.WL1END1->>IMUX3 INT_R_X3Y66/INT_R.WL1END1->>IMUX34 INT_R_X5Y63/INT_R.SL1END1->>IMUX18 INT_R_X5Y63/INT_R.SL1END1->>IMUX2 INT_R_X5Y63/INT_R.SL1END1->>IMUX3 INT_R_X5Y63/INT_R.SL1END1->>IMUX34 INT_R_X5Y64/INT_R.SS2END1->>IMUX20 INT_R_X5Y64/INT_R.SS2END1->>SL1BEG1 INT_R_X5Y66/INT_R.EL1END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

r[brate][17]_i_6_n_0 - 
wires: CLBLL_L_X4Y63/CLBLL_LOGIC_OUTS19 CLBLL_L_X4Y63/CLBLL_L_DMUX CLBLL_L_X4Y63/CLBLL_WR1END2 CLBLL_L_X4Y66/CLBLL_IMUX17 CLBLL_L_X4Y66/CLBLL_LL_B3 CLBLM_R_X3Y63/CLBLM_IMUX21 CLBLM_R_X3Y63/CLBLM_L_C4 CLBLM_R_X3Y63/CLBLM_WR1END2 CLBLM_R_X3Y64/CLBLM_IMUX41 CLBLM_R_X3Y64/CLBLM_L_D1 CLBLM_R_X3Y65/CLBLM_IMUX16 CLBLM_R_X3Y65/CLBLM_L_B3 CLBLM_R_X5Y63/CLBLM_IMUX11 CLBLM_R_X5Y63/CLBLM_IMUX6 CLBLM_R_X5Y63/CLBLM_L_A1 CLBLM_R_X5Y63/CLBLM_M_A4 CLBLM_R_X5Y64/CLBLM_IMUX21 CLBLM_R_X5Y64/CLBLM_L_C4 CLBLM_R_X5Y65/CLBLM_IMUX20 CLBLM_R_X5Y65/CLBLM_L_C2 INT_L_X4Y63/ER1BEG2 INT_L_X4Y63/LOGIC_OUTS_L19 INT_L_X4Y63/NL1BEG0 INT_L_X4Y63/NL1END_S3_0 INT_L_X4Y63/WR1BEG2 INT_L_X4Y64/NL1END0 INT_L_X4Y64/NN2BEG0 INT_L_X4Y65/NN2A0 INT_L_X4Y65/NN2END_S2_0 INT_L_X4Y66/IMUX_L17 INT_L_X4Y66/NN2END0 INT_R_X3Y63/IMUX21 INT_R_X3Y63/NL1BEG1 INT_R_X3Y63/WR1END2 INT_R_X3Y64/IMUX41 INT_R_X3Y64/NL1BEG0 INT_R_X3Y64/NL1END1 INT_R_X3Y64/NL1END_S3_0 INT_R_X3Y65/IMUX16 INT_R_X3Y65/NL1END0 INT_R_X5Y63/ER1END2 INT_R_X5Y63/FAN_ALT5 INT_R_X5Y63/FAN_BOUNCE5 INT_R_X5Y63/IMUX11 INT_R_X5Y63/IMUX6 INT_R_X5Y63/NR1BEG2 INT_R_X5Y64/IMUX21 INT_R_X5Y64/NR1BEG2 INT_R_X5Y64/NR1END2 INT_R_X5Y65/IMUX20 INT_R_X5Y65/NR1END2 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X4Y63/INT_L.LOGIC_OUTS_L19->>ER1BEG2 INT_L_X4Y63/INT_L.LOGIC_OUTS_L19->>NL1BEG0 INT_L_X4Y63/INT_L.LOGIC_OUTS_L19->>WR1BEG2 INT_L_X4Y64/INT_L.NL1END0->>NN2BEG0 INT_L_X4Y66/INT_L.NN2END0->>IMUX_L17 INT_R_X3Y63/INT_R.WR1END2->>IMUX21 INT_R_X3Y63/INT_R.WR1END2->>NL1BEG1 INT_R_X3Y64/INT_R.NL1END1->>IMUX41 INT_R_X3Y64/INT_R.NL1END1->>NL1BEG0 INT_R_X3Y65/INT_R.NL1END0->>IMUX16 INT_R_X5Y63/INT_R.ER1END2->>FAN_ALT5 INT_R_X5Y63/INT_R.ER1END2->>IMUX6 INT_R_X5Y63/INT_R.ER1END2->>NR1BEG2 INT_R_X5Y63/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y63/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X5Y64/INT_R.NR1END2->>IMUX21 INT_R_X5Y64/INT_R.NR1END2->>NR1BEG2 INT_R_X5Y65/INT_R.NR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[tcnt][1]_i_4_n_0 - 
wires: CLBLM_R_X5Y63/CLBLM_IMUX13 CLBLM_R_X5Y63/CLBLM_IMUX5 CLBLM_R_X5Y63/CLBLM_L_A6 CLBLM_R_X5Y63/CLBLM_L_B6 CLBLM_R_X5Y64/CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y64/CLBLM_L_C INT_R_X5Y63/IMUX13 INT_R_X5Y63/IMUX5 INT_R_X5Y63/SL1END2 INT_R_X5Y64/LOGIC_OUTS10 INT_R_X5Y64/SL1BEG2 
pips: CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y64/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X5Y63/INT_R.SL1END2->>IMUX13 INT_R_X5Y63/INT_R.SL1END2->>IMUX5 INT_R_X5Y64/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

dcom_uart0/r[tcnt][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[tcnt][1]_i_3_n_0 - 
wires: CLBLM_R_X5Y63/CLBLM_IMUX25 CLBLM_R_X5Y63/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y63/CLBLM_L_B5 CLBLM_R_X5Y63/CLBLM_L_C CLBLM_R_X5Y63/CLBLM_L_CMUX INT_R_X5Y63/IMUX25 INT_R_X5Y63/LOGIC_OUTS18 
pips: CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y63/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X5Y63/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y63/INT_R.LOGIC_OUTS18->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r[tshift][0]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sel0[0] - 
wires: CLBLL_L_X4Y69/CLBLL_IMUX11 CLBLL_L_X4Y69/CLBLL_LL_A4 CLBLL_L_X4Y70/CLBLL_IMUX17 CLBLL_L_X4Y70/CLBLL_LL_AQ CLBLL_L_X4Y70/CLBLL_LL_B3 CLBLL_L_X4Y70/CLBLL_LOGIC_OUTS4 INT_L_X4Y69/IMUX_L11 INT_L_X4Y69/SR1END1 INT_L_X4Y70/IMUX_L17 INT_L_X4Y70/LOGIC_OUTS_L4 INT_L_X4Y70/SR1BEG1 
pips: CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y70/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y69/INT_L.SR1END1->>IMUX_L11 INT_L_X4Y70/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X4Y70/INT_L.LOGIC_OUTS_L4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[tshift][0]_i_3_n_0 - 
wires: CLBLL_L_X4Y69/CLBLL_IMUX7 CLBLL_L_X4Y69/CLBLL_LL_A1 CLBLL_L_X4Y70/CLBLL_LL_C CLBLL_L_X4Y70/CLBLL_LOGIC_OUTS14 INT_L_X4Y69/IMUX_L7 INT_L_X4Y69/SR1END3 INT_L_X4Y70/LOGIC_OUTS_L14 INT_L_X4Y70/SR1BEG3 INT_L_X4Y70/SR1END_N3_3 
pips: CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y70/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X4Y69/INT_L.SR1END3->>IMUX_L7 INT_L_X4Y70/INT_L.LOGIC_OUTS_L14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[tshift][0]_i_4_n_0 - 
wires: CLBLL_L_X4Y69/CLBLL_IMUX8 CLBLL_L_X4Y69/CLBLL_LL_A5 CLBLL_L_X4Y70/CLBLL_LL_BMUX CLBLL_L_X4Y70/CLBLL_LOGIC_OUTS21 INT_L_X4Y69/IMUX_L8 INT_L_X4Y69/SL1END0 INT_L_X4Y70/LOGIC_OUTS_L21 INT_L_X4Y70/SL1BEG0 INT_L_X4Y70/SR1BEG_S0 
pips: CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y70/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X4Y69/INT_L.SL1END0->>IMUX_L8 INT_L_X4Y70/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X4Y70/INT_L.SR1BEG_S0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[txstate_n_0_] - 
wires: CLBLL_L_X4Y67/CLBLL_IMUX20 CLBLL_L_X4Y67/CLBLL_IMUX3 CLBLL_L_X4Y67/CLBLL_L_A2 CLBLL_L_X4Y67/CLBLL_L_C2 CLBLL_L_X4Y69/CLBLL_IMUX18 CLBLL_L_X4Y69/CLBLL_IMUX2 CLBLL_L_X4Y69/CLBLL_IMUX22 CLBLL_L_X4Y69/CLBLL_IMUX6 CLBLL_L_X4Y69/CLBLL_LL_A2 CLBLL_L_X4Y69/CLBLL_LL_B2 CLBLL_L_X4Y69/CLBLL_LL_BQ CLBLL_L_X4Y69/CLBLL_LL_C3 CLBLL_L_X4Y69/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y69/CLBLL_L_A1 CLBLL_L_X4Y70/CLBLL_BYP4 CLBLL_L_X4Y70/CLBLL_IMUX11 CLBLL_L_X4Y70/CLBLL_IMUX44 CLBLL_L_X4Y70/CLBLL_LL_A4 CLBLL_L_X4Y70/CLBLL_LL_BX CLBLL_L_X4Y70/CLBLL_LL_D4 CLBLL_L_X4Y71/CLBLL_IMUX11 CLBLL_L_X4Y71/CLBLL_IMUX18 CLBLL_L_X4Y71/CLBLL_IMUX32 CLBLL_L_X4Y71/CLBLL_LL_A4 CLBLL_L_X4Y71/CLBLL_LL_B2 CLBLL_L_X4Y71/CLBLL_LL_C1 INT_L_X4Y67/IMUX_L20 INT_L_X4Y67/IMUX_L3 INT_L_X4Y67/SS2END1 INT_L_X4Y68/SS2A1 INT_L_X4Y69/BYP_ALT4 INT_L_X4Y69/BYP_BOUNCE4 INT_L_X4Y69/IMUX_L18 INT_L_X4Y69/IMUX_L2 INT_L_X4Y69/IMUX_L22 INT_L_X4Y69/IMUX_L6 INT_L_X4Y69/LOGIC_OUTS_L5 INT_L_X4Y69/NN2BEG1 INT_L_X4Y69/NR1BEG1 INT_L_X4Y69/SS2BEG1 INT_L_X4Y70/BYP_ALT4 INT_L_X4Y70/BYP_BOUNCE4 INT_L_X4Y70/BYP_L4 INT_L_X4Y70/IMUX_L11 INT_L_X4Y70/IMUX_L44 INT_L_X4Y70/NL1BEG0 INT_L_X4Y70/NL1END_S3_0 INT_L_X4Y70/NN2A1 INT_L_X4Y70/NR1END1 INT_L_X4Y71/IMUX_L11 INT_L_X4Y71/IMUX_L18 INT_L_X4Y71/IMUX_L32 INT_L_X4Y71/NL1END0 INT_L_X4Y71/NN2END1 
pips: CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y69/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y70/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X4Y67/INT_L.SS2END1->>IMUX_L20 INT_L_X4Y67/INT_L.SS2END1->>IMUX_L3 INT_L_X4Y69/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y69/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X4Y69/INT_L.BYP_BOUNCE4->>IMUX_L6 INT_L_X4Y69/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X4Y69/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X4Y69/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X4Y69/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X4Y69/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X4Y69/INT_L.LOGIC_OUTS_L5->>SS2BEG1 INT_L_X4Y70/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y70/INT_L.BYP_ALT4->>BYP_L4 INT_L_X4Y70/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X4Y70/INT_L.NR1END1->>BYP_ALT4 INT_L_X4Y70/INT_L.NR1END1->>IMUX_L11 INT_L_X4Y70/INT_L.NR1END1->>NL1BEG0 INT_L_X4Y71/INT_L.NL1END0->>IMUX_L32 INT_L_X4Y71/INT_L.NN2END1->>IMUX_L11 INT_L_X4Y71/INT_L.NN2END1->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

r[tshift][9]_i_1_n_0 - 
wires: CLBLL_L_X4Y69/CLBLL_IMUX4 CLBLL_L_X4Y69/CLBLL_LL_A6 CLBLL_L_X4Y69/CLBLL_LL_C CLBLL_L_X4Y69/CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y70/CLBLL_FAN7 CLBLL_L_X4Y70/CLBLL_LL_CE CLBLL_L_X4Y71/CLBLL_FAN7 CLBLL_L_X4Y71/CLBLL_LL_CE INT_L_X4Y69/IMUX_L4 INT_L_X4Y69/LOGIC_OUTS_L14 INT_L_X4Y69/NN2BEG2 INT_L_X4Y70/FAN_ALT5 INT_L_X4Y70/FAN_ALT7 INT_L_X4Y70/FAN_BOUNCE5 INT_L_X4Y70/FAN_L7 INT_L_X4Y70/NN2A2 INT_L_X4Y70/SR1END2 INT_L_X4Y71/FAN_ALT7 INT_L_X4Y71/FAN_L7 INT_L_X4Y71/NN2END2 INT_L_X4Y71/SR1BEG2 
pips: CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y69/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y70/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y71/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X4Y69/INT_L.LOGIC_OUTS_L14->>IMUX_L4 INT_L_X4Y69/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X4Y70/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y70/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y70/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X4Y70/INT_L.SR1END2->>FAN_ALT5 INT_L_X4Y71/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y71/INT_L.NN2END2->>FAN_ALT7 INT_L_X4Y71/INT_L.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

dcom_uart0/r[txclk][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[txtick]__0 - 
wires: CLBLL_L_X4Y67/CLBLL_IMUX21 CLBLL_L_X4Y67/CLBLL_IMUX5 CLBLL_L_X4Y67/CLBLL_LL_CQ CLBLL_L_X4Y67/CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y67/CLBLL_L_A6 CLBLL_L_X4Y67/CLBLL_L_C4 CLBLL_L_X4Y69/CLBLL_IMUX12 CLBLL_L_X4Y69/CLBLL_IMUX28 CLBLL_L_X4Y69/CLBLL_IMUX5 CLBLL_L_X4Y69/CLBLL_LL_B6 CLBLL_L_X4Y69/CLBLL_LL_C4 CLBLL_L_X4Y69/CLBLL_L_A6 CLBLL_L_X4Y70/CLBLL_IMUX45 CLBLL_L_X4Y70/CLBLL_LL_D2 INT_L_X4Y67/IMUX_L21 INT_L_X4Y67/IMUX_L5 INT_L_X4Y67/LOGIC_OUTS_L6 INT_L_X4Y67/NN2BEG2 INT_L_X4Y68/NN2A2 INT_L_X4Y69/IMUX_L12 INT_L_X4Y69/IMUX_L28 INT_L_X4Y69/IMUX_L5 INT_L_X4Y69/NN2END2 INT_L_X4Y69/NR1BEG2 INT_L_X4Y70/IMUX_L45 INT_L_X4Y70/NR1END2 
pips: CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y67/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X4Y67/INT_L.LOGIC_OUTS_L6->>IMUX_L21 INT_L_X4Y67/INT_L.LOGIC_OUTS_L6->>IMUX_L5 INT_L_X4Y67/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X4Y69/INT_L.NN2END2->>IMUX_L12 INT_L_X4Y69/INT_L.NN2END2->>IMUX_L28 INT_L_X4Y69/INT_L.NN2END2->>IMUX_L5 INT_L_X4Y69/INT_L.NN2END2->>NR1BEG2 INT_L_X4Y70/INT_L.NR1END2->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

dcom_uart0/r_reg[txclk_n_0_][0] - 
wires: CLBLL_L_X4Y67/CLBLL_IMUX0 CLBLL_L_X4Y67/CLBLL_IMUX24 CLBLL_L_X4Y67/CLBLL_IMUX32 CLBLL_L_X4Y67/CLBLL_IMUX8 CLBLL_L_X4Y67/CLBLL_LL_A5 CLBLL_L_X4Y67/CLBLL_LL_B5 CLBLL_L_X4Y67/CLBLL_LL_C1 CLBLL_L_X4Y67/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y67/CLBLL_L_A3 CLBLL_L_X4Y67/CLBLL_L_AQ INT_L_X4Y67/IMUX_L0 INT_L_X4Y67/IMUX_L24 INT_L_X4Y67/IMUX_L32 INT_L_X4Y67/IMUX_L8 INT_L_X4Y67/LOGIC_OUTS_L0 
pips: CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y67/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X4Y67/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X4Y67/INT_L.LOGIC_OUTS_L0->>IMUX_L24 INT_L_X4Y67/INT_L.LOGIC_OUTS_L0->>IMUX_L32 INT_L_X4Y67/INT_L.LOGIC_OUTS_L0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

dcom_uart0/r[txclk][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[txclk_n_0_][1] - 
wires: CLBLL_L_X4Y67/CLBLL_IMUX17 CLBLL_L_X4Y67/CLBLL_IMUX2 CLBLL_L_X4Y67/CLBLL_IMUX22 CLBLL_L_X4Y67/CLBLL_LL_A2 CLBLL_L_X4Y67/CLBLL_LL_AQ CLBLL_L_X4Y67/CLBLL_LL_B3 CLBLL_L_X4Y67/CLBLL_LL_C3 CLBLL_L_X4Y67/CLBLL_LOGIC_OUTS4 INT_L_X4Y67/FAN_ALT1 INT_L_X4Y67/FAN_BOUNCE1 INT_L_X4Y67/IMUX_L17 INT_L_X4Y67/IMUX_L2 INT_L_X4Y67/IMUX_L22 INT_L_X4Y67/LOGIC_OUTS_L4 INT_L_X4Y67/NL1BEG_N3 
pips: CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y67/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y67/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y67/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X4Y67/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X4Y67/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X4Y67/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X4Y67/INT_L.NL1BEG_N3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[txclk][2]_i_2_n_0 - 
wires: CLBLL_L_X4Y67/CLBLL_IMUX15 CLBLL_L_X4Y67/CLBLL_IMUX29 CLBLL_L_X4Y67/CLBLL_IMUX7 CLBLL_L_X4Y67/CLBLL_LL_A1 CLBLL_L_X4Y67/CLBLL_LL_B1 CLBLL_L_X4Y67/CLBLL_LL_C2 CLBLL_L_X4Y67/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y67/CLBLL_L_CMUX INT_L_X4Y67/BYP_ALT1 INT_L_X4Y67/BYP_BOUNCE1 INT_L_X4Y67/GFAN1 INT_L_X4Y67/IMUX_L15 INT_L_X4Y67/IMUX_L29 INT_L_X4Y67/IMUX_L7 INT_L_X4Y67/LOGIC_OUTS_L18 
pips: CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y67/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X4Y67/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y67/INT_L.BYP_BOUNCE1->>GFAN1 INT_L_X4Y67/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X4Y67/INT_L.GFAN1->>IMUX_L15 INT_L_X4Y67/INT_L.GFAN1->>IMUX_L7 INT_L_X4Y67/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/r[txclk][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[txclk_n_0_][2] - 
wires: CLBLL_L_X4Y67/CLBLL_IMUX18 CLBLL_L_X4Y67/CLBLL_IMUX28 CLBLL_L_X4Y67/CLBLL_LL_B2 CLBLL_L_X4Y67/CLBLL_LL_BQ CLBLL_L_X4Y67/CLBLL_LL_C4 CLBLL_L_X4Y67/CLBLL_LOGIC_OUTS5 INT_L_X4Y67/BYP_ALT4 INT_L_X4Y67/BYP_BOUNCE4 INT_L_X4Y67/IMUX_L18 INT_L_X4Y67/IMUX_L28 INT_L_X4Y67/LOGIC_OUTS_L5 
pips: CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y67/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X4Y67/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y67/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X4Y67/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X4Y67/INT_L.LOGIC_OUTS_L5->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[brate][17]_i_1_n_0 - 
wires: CLBLL_L_X2Y64/CLBLL_FAN6 CLBLL_L_X2Y64/CLBLL_L_CE CLBLL_L_X2Y66/CLBLL_FAN6 CLBLL_L_X2Y66/CLBLL_L_CE CLBLL_L_X4Y64/CLBLL_FAN7 CLBLL_L_X4Y64/CLBLL_LL_CE CLBLL_L_X4Y64/CLBLL_SW2A1 CLBLL_L_X4Y64/CLBLL_WW2A1 CLBLL_L_X4Y65/CLBLL_FAN7 CLBLL_L_X4Y65/CLBLL_LL_CE CLBLL_L_X4Y65/CLBLL_WL1END0 CLBLL_L_X4Y66/CLBLL_NW2A2 CLBLL_L_X4Y66/CLBLL_WW2A1 CLBLL_L_X4Y68/CLBLL_FAN7 CLBLL_L_X4Y68/CLBLL_LL_CE CLBLL_L_X4Y69/CLBLL_NW2A2 CLBLM_R_X3Y64/CLBLM_FAN7 CLBLM_R_X3Y64/CLBLM_M_CE CLBLM_R_X3Y64/CLBLM_SW2A1 CLBLM_R_X3Y64/CLBLM_WW2A1 CLBLM_R_X3Y65/CLBLM_FAN6 CLBLM_R_X3Y65/CLBLM_L_CE CLBLM_R_X3Y65/CLBLM_WL1END0 CLBLM_R_X3Y66/CLBLM_FAN6 CLBLM_R_X3Y66/CLBLM_FAN7 CLBLM_R_X3Y66/CLBLM_L_CE CLBLM_R_X3Y66/CLBLM_M_CE CLBLM_R_X3Y66/CLBLM_NW2A2 CLBLM_R_X3Y66/CLBLM_WW2A1 CLBLM_R_X3Y68/CLBLM_FAN7 CLBLM_R_X3Y68/CLBLM_M_CE CLBLM_R_X3Y69/CLBLM_FAN6 CLBLM_R_X3Y69/CLBLM_FAN7 CLBLM_R_X3Y69/CLBLM_L_CE CLBLM_R_X3Y69/CLBLM_M_CE CLBLM_R_X3Y69/CLBLM_NW2A2 CLBLM_R_X5Y65/CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y65/CLBLM_L_C INT_L_X2Y64/FAN_ALT6 INT_L_X2Y64/FAN_L6 INT_L_X2Y64/WW2END1 INT_L_X2Y66/FAN_ALT6 INT_L_X2Y66/FAN_L6 INT_L_X2Y66/WW2END1 INT_L_X4Y64/FAN_ALT7 INT_L_X4Y64/FAN_L7 INT_L_X4Y64/SW2A1 INT_L_X4Y64/WL1END1 INT_L_X4Y64/WW2BEG1 INT_L_X4Y65/FAN_ALT7 INT_L_X4Y65/FAN_L7 INT_L_X4Y65/NW2BEG2 INT_L_X4Y65/SW2BEG1 INT_L_X4Y65/WL1BEG0 INT_L_X4Y65/WL1END1 INT_L_X4Y66/NW2A2 INT_L_X4Y66/NW2END2 INT_L_X4Y66/WW2BEG1 INT_L_X4Y68/FAN_ALT7 INT_L_X4Y68/FAN_L7 INT_L_X4Y68/NW2BEG2 INT_L_X4Y68/NW2END2 INT_L_X4Y69/NW2A2 INT_R_X3Y64/FAN7 INT_R_X3Y64/FAN_ALT7 INT_R_X3Y64/SW2END1 INT_R_X3Y64/WW2A1 INT_R_X3Y65/BYP_ALT1 INT_R_X3Y65/BYP_BOUNCE1 INT_R_X3Y65/FAN6 INT_R_X3Y65/FAN_ALT6 INT_R_X3Y65/WL1END0 INT_R_X3Y66/FAN6 INT_R_X3Y66/FAN7 INT_R_X3Y66/FAN_ALT6 INT_R_X3Y66/FAN_ALT7 INT_R_X3Y66/NW2END2 INT_R_X3Y66/WW2A1 INT_R_X3Y68/FAN7 INT_R_X3Y68/FAN_ALT5 INT_R_X3Y68/FAN_ALT7 INT_R_X3Y68/FAN_BOUNCE5 INT_R_X3Y68/SR1END2 INT_R_X3Y69/FAN6 INT_R_X3Y69/FAN7 INT_R_X3Y69/FAN_ALT6 INT_R_X3Y69/FAN_ALT7 INT_R_X3Y69/NW2END2 INT_R_X3Y69/SR1BEG2 INT_R_X5Y64/SL1END2 INT_R_X5Y64/WL1BEG1 INT_R_X5Y65/LOGIC_OUTS10 INT_R_X5Y65/NN2BEG2 INT_R_X5Y65/NW2BEG2 INT_R_X5Y65/SL1BEG2 INT_R_X5Y65/WL1BEG1 INT_R_X5Y66/NN2A2 INT_R_X5Y66/NW2A2 INT_R_X5Y67/NN2END2 INT_R_X5Y67/NW2BEG2 INT_R_X5Y68/NW2A2 
pips: CLBLL_L_X2Y64/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X2Y66/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y64/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y65/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y68/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X3Y64/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y65/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y66/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y66/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y68/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y69/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y69/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y65/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X2Y64/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y64/INT_L.WW2END1->>FAN_ALT6 INT_L_X2Y66/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y66/INT_L.WW2END1->>FAN_ALT6 INT_L_X4Y64/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y64/INT_L.WL1END1->>FAN_ALT7 INT_L_X4Y64/INT_L.WL1END1->>WW2BEG1 INT_L_X4Y65/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y65/INT_L.WL1END1->>FAN_ALT7 INT_L_X4Y65/INT_L.WL1END1->>NW2BEG2 INT_L_X4Y65/INT_L.WL1END1->>SW2BEG1 INT_L_X4Y65/INT_L.WL1END1->>WL1BEG0 INT_L_X4Y66/INT_L.NW2END2->>WW2BEG1 INT_L_X4Y68/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y68/INT_L.NW2END2->>FAN_ALT7 INT_L_X4Y68/INT_L.NW2END2->>NW2BEG2 INT_R_X3Y64/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y64/INT_R.SW2END1->>FAN_ALT7 INT_R_X3Y65/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X3Y65/INT_R.BYP_BOUNCE1->>FAN_ALT6 INT_R_X3Y65/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y65/INT_R.WL1END0->>BYP_ALT1 INT_R_X3Y66/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y66/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y66/INT_R.NW2END2->>FAN_ALT6 INT_R_X3Y66/INT_R.NW2END2->>FAN_ALT7 INT_R_X3Y68/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y68/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y68/INT_R.FAN_BOUNCE5->>FAN_ALT7 INT_R_X3Y68/INT_R.SR1END2->>FAN_ALT5 INT_R_X3Y69/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y69/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y69/INT_R.NW2END2->>FAN_ALT6 INT_R_X3Y69/INT_R.NW2END2->>FAN_ALT7 INT_R_X3Y69/INT_R.NW2END2->>SR1BEG2 INT_R_X5Y64/INT_R.SL1END2->>WL1BEG1 INT_R_X5Y65/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X5Y65/INT_R.LOGIC_OUTS10->>NW2BEG2 INT_R_X5Y65/INT_R.LOGIC_OUTS10->>SL1BEG2 INT_R_X5Y65/INT_R.LOGIC_OUTS10->>WL1BEG1 INT_R_X5Y67/INT_R.NN2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

p_2_in[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[11] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[12] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[15] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[17] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[break]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[dready]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/r_reg[fedge]__0 - 
wires: CLBLL_L_X4Y63/CLBLL_IMUX31 CLBLL_L_X4Y63/CLBLL_IMUX39 CLBLL_L_X4Y63/CLBLL_LL_C5 CLBLL_L_X4Y63/CLBLL_L_D3 CLBLL_L_X4Y65/CLBLL_IMUX24 CLBLL_L_X4Y65/CLBLL_LL_B5 CLBLM_R_X5Y63/CLBLM_IMUX33 CLBLM_R_X5Y63/CLBLM_L_C1 CLBLM_R_X5Y64/CLBLM_IMUX0 CLBLM_R_X5Y64/CLBLM_IMUX16 CLBLM_R_X5Y64/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y64/CLBLM_L_A3 CLBLM_R_X5Y64/CLBLM_L_AQ CLBLM_R_X5Y64/CLBLM_L_B3 CLBLM_R_X5Y65/CLBLM_IMUX39 CLBLM_R_X5Y65/CLBLM_L_D3 INT_L_X4Y63/IMUX_L31 INT_L_X4Y63/IMUX_L39 INT_L_X4Y63/WL1END3 INT_L_X4Y64/NW2END_S0_0 INT_L_X4Y64/WL1END_N1_3 INT_L_X4Y65/IMUX_L24 INT_L_X4Y65/NW2END0 INT_R_X5Y63/IMUX33 INT_R_X5Y63/SL1END0 INT_R_X5Y63/WL1BEG3 INT_R_X5Y64/IMUX0 INT_R_X5Y64/IMUX16 INT_R_X5Y64/LOGIC_OUTS0 INT_R_X5Y64/NN2BEG0 INT_R_X5Y64/NW2BEG0 INT_R_X5Y64/SL1BEG0 INT_R_X5Y64/WL1BEG_N3 INT_R_X5Y65/IMUX39 INT_R_X5Y65/NN2A0 INT_R_X5Y65/NN2END_S2_0 INT_R_X5Y65/NW2A0 INT_R_X5Y66/NN2END0 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X5Y63/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y64/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X4Y63/INT_L.WL1END3->>IMUX_L31 INT_L_X4Y63/INT_L.WL1END3->>IMUX_L39 INT_L_X4Y65/INT_L.NW2END0->>IMUX_L24 INT_R_X5Y63/INT_R.SL1END0->>IMUX33 INT_R_X5Y64/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X5Y64/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X5Y64/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X5Y64/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X5Y64/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X5Y64/INT_R.LOGIC_OUTS0->>WL1BEG_N3 INT_R_X5Y65/INT_R.NN2END_S2_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[fedge]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frame]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ovf]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rhold][7]_i_1_n_0 - 
wires: CLBLM_L_X8Y65/CLBLM_EL1BEG1 CLBLM_L_X8Y65/CLBLM_FAN6 CLBLM_L_X8Y65/CLBLM_L_CE CLBLM_R_X7Y64/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y64/CLBLM_L_D CLBLM_R_X7Y65/CLBLM_EL1BEG1 CLBLM_R_X7Y65/CLBLM_FAN7 CLBLM_R_X7Y65/CLBLM_M_CE INT_L_X8Y65/EL1END1 INT_L_X8Y65/FAN_ALT6 INT_L_X8Y65/FAN_L6 INT_R_X7Y64/LOGIC_OUTS11 INT_R_X7Y64/NL1BEG2 INT_R_X7Y65/EL1BEG1 INT_R_X7Y65/FAN7 INT_R_X7Y65/FAN_ALT7 INT_R_X7Y65/NL1END2 
pips: CLBLM_L_X8Y65/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y64/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y65/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y65/INT_L.EL1END1->>FAN_ALT6 INT_L_X8Y65/INT_L.FAN_ALT6->>FAN_L6 INT_R_X7Y64/INT_R.LOGIC_OUTS11->>NL1BEG2 INT_R_X7Y65/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y65/INT_R.NL1END2->>EL1BEG1 INT_R_X7Y65/INT_R.NL1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

dcom_uart0/r_reg[rshift_n_0_][1] - 
wires: CLBLM_L_X8Y64/CLBLM_IMUX39 CLBLM_L_X8Y64/CLBLM_IMUX9 CLBLM_L_X8Y64/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y64/CLBLM_L_A5 CLBLM_L_X8Y64/CLBLM_L_BQ CLBLM_L_X8Y64/CLBLM_L_D3 CLBLM_L_X8Y65/CLBLM_IMUX10 CLBLM_L_X8Y65/CLBLM_L_A4 INT_L_X8Y64/BYP_ALT5 INT_L_X8Y64/BYP_BOUNCE5 INT_L_X8Y64/FAN_ALT5 INT_L_X8Y64/FAN_BOUNCE5 INT_L_X8Y64/IMUX_L39 INT_L_X8Y64/IMUX_L9 INT_L_X8Y64/LOGIC_OUTS_L1 INT_L_X8Y64/NR1BEG1 INT_L_X8Y65/IMUX_L10 INT_L_X8Y65/NR1END1 
pips: CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y64/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X8Y64/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y64/INT_L.BYP_BOUNCE5->>FAN_ALT5 INT_L_X8Y64/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X8Y64/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y64/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X8Y64/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X8Y64/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X8Y65/INT_L.NR1END1->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

duarto[data][2] - 
wires: CLBLM_L_X8Y65/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y65/CLBLM_L_BQ CLBLM_L_X8Y68/CLBLM_NW2A1 CLBLM_L_X8Y73/CLBLM_IMUX33 CLBLM_L_X8Y73/CLBLM_L_C1 CLBLM_L_X8Y73/CLBLM_NE2A1 CLBLM_R_X7Y68/CLBLM_IMUX2 CLBLM_R_X7Y68/CLBLM_M_A2 CLBLM_R_X7Y68/CLBLM_NW2A1 CLBLM_R_X7Y70/CLBLM_IMUX34 CLBLM_R_X7Y70/CLBLM_L_C6 CLBLM_R_X7Y73/CLBLM_NE2A1 INT_L_X8Y65/LOGIC_OUTS_L1 INT_L_X8Y65/NN2BEG1 INT_L_X8Y66/NN2A1 INT_L_X8Y67/NN2END1 INT_L_X8Y67/NW2BEG1 INT_L_X8Y68/NW2A1 INT_L_X8Y73/IMUX_L33 INT_L_X8Y73/NE2END1 INT_R_X7Y68/IMUX2 INT_R_X7Y68/NN2BEG1 INT_R_X7Y68/NW2END1 INT_R_X7Y69/NN2A1 INT_R_X7Y70/IMUX34 INT_R_X7Y70/NN2BEG1 INT_R_X7Y70/NN2END1 INT_R_X7Y71/NN2A1 INT_R_X7Y72/NE2BEG1 INT_R_X7Y72/NN2END1 INT_R_X7Y73/NE2A1 
pips: CLBLM_L_X8Y65/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y73/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y70/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X8Y65/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X8Y67/INT_L.NN2END1->>NW2BEG1 INT_L_X8Y73/INT_L.NE2END1->>IMUX_L33 INT_R_X7Y68/INT_R.NW2END1->>IMUX2 INT_R_X7Y68/INT_R.NW2END1->>NN2BEG1 INT_R_X7Y70/INT_R.NN2END1->>IMUX34 INT_R_X7Y70/INT_R.NN2END1->>NN2BEG1 INT_R_X7Y72/INT_R.NN2END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/r_reg[rshift_n_0_][2] - 
wires: CLBLM_L_X8Y64/CLBLM_IMUX14 CLBLM_L_X8Y64/CLBLM_IMUX36 CLBLM_L_X8Y64/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y64/CLBLM_L_B1 CLBLM_L_X8Y64/CLBLM_L_CQ CLBLM_L_X8Y64/CLBLM_L_D2 CLBLM_L_X8Y65/CLBLM_IMUX13 CLBLM_L_X8Y65/CLBLM_L_B6 INT_L_X8Y64/BYP_ALT2 INT_L_X8Y64/BYP_BOUNCE2 INT_L_X8Y64/IMUX_L14 INT_L_X8Y64/IMUX_L36 INT_L_X8Y64/LOGIC_OUTS_L2 INT_L_X8Y64/NR1BEG2 INT_L_X8Y65/BYP_BOUNCE_N3_2 INT_L_X8Y65/IMUX_L13 INT_L_X8Y65/NR1END2 
pips: CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y64/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X8Y64/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y64/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X8Y64/INT_L.LOGIC_OUTS_L2->>BYP_ALT2 INT_L_X8Y64/INT_L.LOGIC_OUTS_L2->>IMUX_L36 INT_L_X8Y64/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X8Y65/INT_L.NR1END2->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

duarto[data][3] - 
wires: CLBLM_L_X8Y65/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y65/CLBLM_L_CQ CLBLM_L_X8Y68/CLBLM_NW2A2 CLBLM_L_X8Y69/CLBLM_IMUX5 CLBLM_L_X8Y69/CLBLM_L_A6 CLBLM_L_X8Y70/CLBLM_IMUX1 CLBLM_L_X8Y70/CLBLM_M_A3 CLBLM_R_X7Y68/CLBLM_IMUX27 CLBLM_R_X7Y68/CLBLM_M_B4 CLBLM_R_X7Y68/CLBLM_NW2A2 INT_L_X8Y65/LOGIC_OUTS_L2 INT_L_X8Y65/NN2BEG2 INT_L_X8Y66/NN2A2 INT_L_X8Y67/NN2BEG2 INT_L_X8Y67/NN2END2 INT_L_X8Y67/NW2BEG2 INT_L_X8Y68/NN2A2 INT_L_X8Y68/NW2A2 INT_L_X8Y69/IMUX_L5 INT_L_X8Y69/NL1BEG1 INT_L_X8Y69/NN2END2 INT_L_X8Y70/IMUX_L1 INT_L_X8Y70/NL1END1 INT_R_X7Y68/IMUX27 INT_R_X7Y68/NW2END2 
pips: CLBLM_L_X8Y65/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y69/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y70/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X8Y65/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X8Y67/INT_L.NN2END2->>NN2BEG2 INT_L_X8Y67/INT_L.NN2END2->>NW2BEG2 INT_L_X8Y69/INT_L.NN2END2->>IMUX_L5 INT_L_X8Y69/INT_L.NN2END2->>NL1BEG1 INT_L_X8Y70/INT_L.NL1END1->>IMUX_L1 INT_R_X7Y68/INT_R.NW2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/r_reg[rshift_n_0_][3] - 
wires: CLBLM_L_X8Y64/CLBLM_IMUX21 CLBLM_L_X8Y64/CLBLM_IMUX37 CLBLM_L_X8Y64/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y64/CLBLM_L_AMUX CLBLM_L_X8Y64/CLBLM_L_C4 CLBLM_L_X8Y64/CLBLM_L_D4 CLBLM_L_X8Y65/CLBLM_IMUX34 CLBLM_L_X8Y65/CLBLM_L_C6 INT_L_X8Y64/IMUX_L21 INT_L_X8Y64/IMUX_L37 INT_L_X8Y64/LOGIC_OUTS_L16 INT_L_X8Y64/NL1BEG1 INT_L_X8Y65/IMUX_L34 INT_L_X8Y65/NL1END1 
pips: CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y64/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y65/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X8Y64/INT_L.LOGIC_OUTS_L16->>IMUX_L21 INT_L_X8Y64/INT_L.LOGIC_OUTS_L16->>IMUX_L37 INT_L_X8Y64/INT_L.LOGIC_OUTS_L16->>NL1BEG1 INT_L_X8Y65/INT_L.NL1END1->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

duarto[data][4] - 
wires: CLBLM_L_X8Y65/CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y65/CLBLM_L_DQ CLBLM_L_X8Y68/CLBLM_NW2A3 CLBLM_L_X8Y69/CLBLM_NE2A3 CLBLM_L_X8Y70/CLBLM_IMUX27 CLBLM_L_X8Y70/CLBLM_M_B4 CLBLM_L_X8Y71/CLBLM_IMUX2 CLBLM_L_X8Y71/CLBLM_M_A2 CLBLM_R_X7Y68/CLBLM_IMUX22 CLBLM_R_X7Y68/CLBLM_M_C3 CLBLM_R_X7Y68/CLBLM_NW2A3 CLBLM_R_X7Y69/CLBLM_NE2A3 INT_L_X8Y65/LOGIC_OUTS_L3 INT_L_X8Y65/NN2BEG3 INT_L_X8Y66/NN2A3 INT_L_X8Y67/NN2END3 INT_L_X8Y67/NW2BEG3 INT_L_X8Y68/NW2A3 INT_L_X8Y69/NE2END3 INT_L_X8Y69/NL1BEG2 INT_L_X8Y70/IMUX_L27 INT_L_X8Y70/NL1BEG1 INT_L_X8Y70/NL1END2 INT_L_X8Y71/IMUX_L2 INT_L_X8Y71/NL1END1 INT_R_X7Y68/IMUX22 INT_R_X7Y68/NE2BEG3 INT_R_X7Y68/NW2END3 INT_R_X7Y69/NE2A3 
pips: CLBLM_L_X8Y65/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y70/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X8Y65/INT_L.LOGIC_OUTS_L3->>NN2BEG3 INT_L_X8Y67/INT_L.NN2END3->>NW2BEG3 INT_L_X8Y69/INT_L.NE2END3->>NL1BEG2 INT_L_X8Y70/INT_L.NL1END2->>IMUX_L27 INT_L_X8Y70/INT_L.NL1END2->>NL1BEG1 INT_L_X8Y71/INT_L.NL1END1->>IMUX_L2 INT_R_X7Y68/INT_R.NW2END3->>IMUX22 INT_R_X7Y68/INT_R.NW2END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/r_reg[rshift_n_0_][4] - 
wires: CLBLM_L_X8Y63/CLBLM_IMUX14 CLBLM_L_X8Y63/CLBLM_L_B1 CLBLM_L_X8Y64/CLBLM_IMUX6 CLBLM_L_X8Y64/CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y64/CLBLM_L_A1 CLBLM_L_X8Y64/CLBLM_L_BMUX CLBLM_L_X8Y65/CLBLM_BYP7 CLBLM_L_X8Y65/CLBLM_L_DX INT_L_X8Y63/IMUX_L14 INT_L_X8Y63/SL1END3 INT_L_X8Y64/IMUX_L6 INT_L_X8Y64/LOGIC_OUTS_L17 INT_L_X8Y64/NR1BEG3 INT_L_X8Y64/SL1BEG3 INT_L_X8Y65/BYP_ALT7 INT_L_X8Y65/BYP_L7 INT_L_X8Y65/NR1END3 
pips: CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y64/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y65/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX INT_L_X8Y63/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y64/INT_L.LOGIC_OUTS_L17->>IMUX_L6 INT_L_X8Y64/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X8Y64/INT_L.LOGIC_OUTS_L17->>SL1BEG3 INT_L_X8Y65/INT_L.BYP_ALT7->>BYP_L7 INT_L_X8Y65/INT_L.NR1END3->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

duarto[data][5] - 
wires: CLBLM_L_X8Y65/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y65/CLBLM_L_AMUX CLBLM_L_X8Y68/CLBLM_WR1END2 CLBLM_L_X8Y71/CLBLM_IMUX12 CLBLM_L_X8Y71/CLBLM_M_B6 CLBLM_L_X8Y71/CLBLM_NE2A2 CLBLM_R_X7Y68/CLBLM_IMUX43 CLBLM_R_X7Y68/CLBLM_IMUX5 CLBLM_R_X7Y68/CLBLM_L_A6 CLBLM_R_X7Y68/CLBLM_M_D6 CLBLM_R_X7Y68/CLBLM_WR1END2 CLBLM_R_X7Y71/CLBLM_NE2A2 INT_L_X8Y65/LOGIC_OUTS_L16 INT_L_X8Y65/NL1BEG1 INT_L_X8Y66/NL1END1 INT_L_X8Y66/NN2BEG1 INT_L_X8Y67/NN2A1 INT_L_X8Y68/NN2END1 INT_L_X8Y68/WR1BEG2 INT_L_X8Y71/IMUX_L12 INT_L_X8Y71/NE2END2 INT_R_X7Y68/IMUX43 INT_R_X7Y68/IMUX5 INT_R_X7Y68/NN2BEG2 INT_R_X7Y68/WR1END2 INT_R_X7Y69/NN2A2 INT_R_X7Y70/NE2BEG2 INT_R_X7Y70/NN2END2 INT_R_X7Y71/NE2A2 
pips: CLBLM_L_X8Y65/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y71/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y68/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X8Y65/INT_L.LOGIC_OUTS_L16->>NL1BEG1 INT_L_X8Y66/INT_L.NL1END1->>NN2BEG1 INT_L_X8Y68/INT_L.NN2END1->>WR1BEG2 INT_L_X8Y71/INT_L.NE2END2->>IMUX_L12 INT_R_X7Y68/INT_R.WR1END2->>IMUX43 INT_R_X7Y68/INT_R.WR1END2->>IMUX5 INT_R_X7Y68/INT_R.WR1END2->>NN2BEG2 INT_R_X7Y70/INT_R.NN2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/r_reg[rshift_n_0_][5] - 
wires: CLBLM_L_X8Y63/CLBLM_IMUX19 CLBLM_L_X8Y63/CLBLM_L_B2 CLBLM_L_X8Y64/CLBLM_IMUX25 CLBLM_L_X8Y64/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y64/CLBLM_L_B5 CLBLM_L_X8Y64/CLBLM_L_CMUX CLBLM_L_X8Y65/CLBLM_BYP0 CLBLM_L_X8Y65/CLBLM_L_AX INT_L_X8Y63/IMUX_L19 INT_L_X8Y63/SR1END1 INT_L_X8Y64/IMUX_L25 INT_L_X8Y64/LOGIC_OUTS_L18 INT_L_X8Y64/NR1BEG0 INT_L_X8Y64/SR1BEG1 INT_L_X8Y65/BYP_ALT0 INT_L_X8Y65/BYP_L0 INT_L_X8Y65/NR1END0 
pips: CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y64/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y65/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX INT_L_X8Y63/INT_L.SR1END1->>IMUX_L19 INT_L_X8Y64/INT_L.LOGIC_OUTS_L18->>IMUX_L25 INT_L_X8Y64/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X8Y64/INT_L.LOGIC_OUTS_L18->>SR1BEG1 INT_L_X8Y65/INT_L.BYP_ALT0->>BYP_L0 INT_L_X8Y65/INT_L.NR1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

duarto[data][6] - 
wires: BRAM_INT_INTERFACE_L_X6Y68/INT_INTERFACE_WW2A2 BRAM_L_X6Y65/BRAM_WW2A2_3 CLBLL_L_X4Y68/CLBLL_IMUX6 CLBLL_L_X4Y68/CLBLL_L_A1 CLBLM_L_X8Y65/CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y65/CLBLM_L_BMUX CLBLM_L_X8Y66/CLBLM_IMUX22 CLBLM_L_X8Y66/CLBLM_M_C3 CLBLM_L_X8Y68/CLBLM_IMUX15 CLBLM_L_X8Y68/CLBLM_M_B1 CLBLM_L_X8Y68/CLBLM_WW2A2 CLBLM_R_X5Y68/CLBLM_WW2A2 CLBLM_R_X7Y68/CLBLM_WW2A2 INT_L_X4Y68/IMUX_L6 INT_L_X4Y68/WW2END2 INT_L_X6Y68/WW2BEG2 INT_L_X6Y68/WW2END2 INT_L_X8Y65/LOGIC_OUTS_L17 INT_L_X8Y65/NR1BEG3 INT_L_X8Y66/IMUX_L22 INT_L_X8Y66/NN2BEG3 INT_L_X8Y66/NR1END3 INT_L_X8Y67/NN2A3 INT_L_X8Y68/IMUX_L15 INT_L_X8Y68/NN2END3 INT_L_X8Y68/WW2BEG2 INT_R_X5Y68/WW2A2 INT_R_X7Y68/WW2A2 VBRK_X18Y71/VBRK_WW2A2 
pips: CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X8Y65/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y66/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X4Y68/INT_L.WW2END2->>IMUX_L6 INT_L_X6Y68/INT_L.WW2END2->>WW2BEG2 INT_L_X8Y65/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X8Y66/INT_L.NR1END3->>IMUX_L22 INT_L_X8Y66/INT_L.NR1END3->>NN2BEG3 INT_L_X8Y68/INT_L.NN2END3->>IMUX_L15 INT_L_X8Y68/INT_L.NN2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/r_reg[rshift_n_0_][6] - 
wires: CLBLM_L_X8Y63/CLBLM_IMUX16 CLBLM_L_X8Y63/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y63/CLBLM_L_AQ CLBLM_L_X8Y63/CLBLM_L_B3 CLBLM_L_X8Y64/CLBLM_IMUX33 CLBLM_L_X8Y64/CLBLM_L_C1 CLBLM_L_X8Y65/CLBLM_BYP5 CLBLM_L_X8Y65/CLBLM_L_BX INT_L_X8Y63/IMUX_L16 INT_L_X8Y63/LOGIC_OUTS_L0 INT_L_X8Y63/NL1BEG_N3 INT_L_X8Y63/NN2BEG3 INT_L_X8Y63/NR1BEG0 INT_L_X8Y64/IMUX_L33 INT_L_X8Y64/NN2A3 INT_L_X8Y64/NR1END0 INT_L_X8Y65/BYP_ALT5 INT_L_X8Y65/BYP_L5 INT_L_X8Y65/FAN_ALT3 INT_L_X8Y65/FAN_BOUNCE3 INT_L_X8Y65/NN2END3 
pips: CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y63/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y65/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX INT_L_X8Y63/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y63/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X8Y63/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y63/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X8Y64/INT_L.NR1END0->>IMUX_L33 INT_L_X8Y65/INT_L.BYP_ALT5->>BYP_L5 INT_L_X8Y65/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y65/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X8Y65/INT_L.NN2END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/r_reg[rshift_n_0_][7] - 
wires: CLBLM_L_X8Y63/CLBLM_IMUX13 CLBLM_L_X8Y63/CLBLM_IMUX5 CLBLM_L_X8Y63/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y63/CLBLM_L_A6 CLBLM_L_X8Y63/CLBLM_L_AMUX CLBLM_L_X8Y63/CLBLM_L_B6 CLBLM_L_X8Y65/CLBLM_BYP2 CLBLM_L_X8Y65/CLBLM_L_CX INT_L_X8Y63/IMUX_L13 INT_L_X8Y63/IMUX_L5 INT_L_X8Y63/LOGIC_OUTS_L16 INT_L_X8Y63/NN2BEG2 INT_L_X8Y64/NN2A2 INT_L_X8Y65/BYP_ALT2 INT_L_X8Y65/BYP_L2 INT_L_X8Y65/NN2END2 
pips: CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y63/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y65/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX INT_L_X8Y63/INT_L.LOGIC_OUTS_L16->>IMUX_L13 INT_L_X8Y63/INT_L.LOGIC_OUTS_L16->>IMUX_L5 INT_L_X8Y63/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X8Y65/INT_L.BYP_ALT2->>BYP_L2 INT_L_X8Y65/INT_L.NN2END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

dcom_uart0/r_reg[rsempty_n_0_] - 
wires: BRAM_INT_INTERFACE_L_X6Y63/INT_INTERFACE_WW4B0 BRAM_L_X6Y60/BRAM_WW4B0_3 CLBLL_L_X4Y63/CLBLL_ER1BEG0 CLBLL_L_X4Y63/CLBLL_IMUX25 CLBLL_L_X4Y63/CLBLL_L_B5 CLBLL_L_X4Y63/CLBLL_WW4END0 CLBLM_R_X3Y63/CLBLM_ER1BEG0 CLBLM_R_X3Y63/CLBLM_WW4END0 CLBLM_R_X5Y63/CLBLM_WW4B0 CLBLM_R_X7Y63/CLBLM_IMUX0 CLBLM_R_X7Y63/CLBLM_IMUX16 CLBLM_R_X7Y63/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y63/CLBLM_L_A3 CLBLM_R_X7Y63/CLBLM_L_AQ CLBLM_R_X7Y63/CLBLM_L_B3 CLBLM_R_X7Y64/CLBLM_IMUX32 CLBLM_R_X7Y64/CLBLM_IMUX41 CLBLM_R_X7Y64/CLBLM_L_D1 CLBLM_R_X7Y64/CLBLM_M_C1 INT_L_X4Y63/ER1END0 INT_L_X4Y63/IMUX_L25 INT_L_X4Y63/WW4C0 INT_L_X6Y63/WW4A0 INT_R_X3Y62/ER1BEG_S0 INT_R_X3Y62/WW4END_S0_0 INT_R_X3Y63/ER1BEG0 INT_R_X3Y63/WW4END0 INT_R_X5Y63/WW4B0 INT_R_X7Y63/IMUX0 INT_R_X7Y63/IMUX16 INT_R_X7Y63/LOGIC_OUTS0 INT_R_X7Y63/NR1BEG0 INT_R_X7Y63/WW4BEG0 INT_R_X7Y64/IMUX32 INT_R_X7Y64/IMUX41 INT_R_X7Y64/NR1END0 VBRK_X18Y66/VBRK_WW4B0 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y63/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X4Y63/INT_L.ER1END0->>IMUX_L25 INT_R_X3Y62/INT_R.WW4END_S0_0->>ER1BEG_S0 INT_R_X7Y63/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X7Y63/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X7Y63/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X7Y63/INT_R.LOGIC_OUTS0->>WW4BEG0 INT_R_X7Y64/INT_R.NR1END0->>IMUX32 INT_R_X7Y64/INT_R.NR1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[rsempty]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rshift][7]_i_2_n_0 - 
wires: CLBLM_L_X8Y63/CLBLM_FAN6 CLBLM_L_X8Y63/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y63/CLBLM_L_CE CLBLM_L_X8Y63/CLBLM_M_C CLBLM_L_X8Y64/CLBLM_FAN6 CLBLM_L_X8Y64/CLBLM_L_CE INT_L_X8Y63/BYP_ALT2 INT_L_X8Y63/BYP_ALT7 INT_L_X8Y63/BYP_BOUNCE2 INT_L_X8Y63/BYP_BOUNCE7 INT_L_X8Y63/FAN_ALT6 INT_L_X8Y63/FAN_ALT7 INT_L_X8Y63/FAN_BOUNCE7 INT_L_X8Y63/FAN_L6 INT_L_X8Y63/LOGIC_OUTS_L14 INT_L_X8Y64/BYP_BOUNCE_N3_2 INT_L_X8Y64/BYP_BOUNCE_N3_7 INT_L_X8Y64/FAN_ALT6 INT_L_X8Y64/FAN_L6 
pips: CLBLM_L_X8Y63/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y63/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y64/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X8Y63/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y63/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X8Y63/INT_L.BYP_BOUNCE2->>BYP_ALT7 INT_L_X8Y63/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y63/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y63/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X8Y63/INT_L.LOGIC_OUTS_L14->>BYP_ALT2 INT_L_X8Y63/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 INT_L_X8Y64/INT_L.BYP_BOUNCE_N3_7->>FAN_ALT6 INT_L_X8Y64/INT_L.FAN_ALT6->>FAN_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[rshift][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rshift][7]_i_1_n_0 - 
wires: CLBLM_L_X8Y63/CLBLM_CTRL0 CLBLM_L_X8Y63/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y63/CLBLM_L_SR CLBLM_L_X8Y63/CLBLM_M_D CLBLM_L_X8Y64/CLBLM_CTRL0 CLBLM_L_X8Y64/CLBLM_L_SR INT_L_X8Y63/BYP_ALT4 INT_L_X8Y63/BYP_BOUNCE4 INT_L_X8Y63/CTRL_L0 INT_L_X8Y63/LOGIC_OUTS_L15 INT_L_X8Y63/NR1BEG3 INT_L_X8Y63/SR1BEG_S0 INT_L_X8Y64/CTRL_L0 INT_L_X8Y64/FAN_ALT1 INT_L_X8Y64/FAN_BOUNCE1 INT_L_X8Y64/NR1END3 
pips: CLBLM_L_X8Y63/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X8Y63/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y64/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR INT_L_X8Y63/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X8Y63/INT_L.BYP_BOUNCE4->>CTRL_L0 INT_L_X8Y63/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X8Y63/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X8Y63/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X8Y64/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y64/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X8Y64/INT_L.NR1END3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[rshift][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rshift][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rshift][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rshift][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rshift][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rshift][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rshift][7]_i_3_n_0 - 
wires: CLBLM_L_X8Y62/CLBLM_SW2A3 CLBLM_L_X8Y63/CLBLM_BYP0 CLBLM_L_X8Y63/CLBLM_ER1BEG0 CLBLM_L_X8Y63/CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y63/CLBLM_L_AX CLBLM_L_X8Y63/CLBLM_M_BMUX CLBLM_R_X7Y62/CLBLM_SW2A3 CLBLM_R_X7Y63/CLBLM_ER1BEG0 INT_L_X8Y62/SW2A3 INT_L_X8Y63/BYP_ALT0 INT_L_X8Y63/BYP_L0 INT_L_X8Y63/ER1END0 INT_L_X8Y63/LOGIC_OUTS_L21 INT_L_X8Y63/SW2BEG3 INT_R_X7Y62/ER1BEG_S0 INT_R_X7Y62/SW2END3 INT_R_X7Y63/ER1BEG0 INT_R_X7Y63/SW2END_N0_3 
pips: CLBLM_L_X8Y63/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X8Y63/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X8Y63/INT_L.BYP_ALT0->>BYP_L0 INT_L_X8Y63/INT_L.ER1END0->>BYP_ALT0 INT_L_X8Y63/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X7Y62/INT_R.SW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rxen]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rin[rxf][1] - 
wires: CLBLM_R_X7Y66/CLBLM_BYP2 CLBLM_R_X7Y66/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y66/CLBLM_L_BQ CLBLM_R_X7Y66/CLBLM_L_CX INT_R_X7Y65/FAN_BOUNCE_S3_6 INT_R_X7Y66/BYP2 INT_R_X7Y66/BYP_ALT1 INT_R_X7Y66/BYP_ALT2 INT_R_X7Y66/BYP_BOUNCE1 INT_R_X7Y66/FAN_ALT6 INT_R_X7Y66/FAN_BOUNCE6 INT_R_X7Y66/LOGIC_OUTS1 
pips: CLBLM_R_X7Y66/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X7Y66/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X7Y66/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y66/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y66/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X7Y66/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X7Y66/INT_R.FAN_BOUNCE6->>BYP_ALT1 INT_R_X7Y66/INT_R.LOGIC_OUTS1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/rin[rxtick] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][17]_i_1_n_0 - 
wires: CLBLL_L_X2Y65/CLBLL_FAN6 CLBLL_L_X2Y65/CLBLL_L_CE CLBLL_L_X4Y62/CLBLL_FAN7 CLBLL_L_X4Y62/CLBLL_LL_CE CLBLL_L_X4Y62/CLBLL_WR1END3 CLBLL_L_X4Y63/CLBLL_FAN7 CLBLL_L_X4Y63/CLBLL_LL_C CLBLL_L_X4Y63/CLBLL_LL_CE CLBLL_L_X4Y63/CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y64/CLBLL_NW2A2 CLBLL_L_X4Y66/CLBLL_FAN7 CLBLL_L_X4Y66/CLBLL_LL_CE CLBLL_L_X4Y66/CLBLL_NE2A2 CLBLM_R_X3Y62/CLBLM_FAN6 CLBLM_R_X3Y62/CLBLM_L_CE CLBLM_R_X3Y62/CLBLM_WR1END3 CLBLM_R_X3Y64/CLBLM_FAN6 CLBLM_R_X3Y64/CLBLM_L_CE CLBLM_R_X3Y64/CLBLM_NW2A2 CLBLM_R_X3Y65/CLBLM_FAN7 CLBLM_R_X3Y65/CLBLM_M_CE CLBLM_R_X3Y66/CLBLM_NE2A2 CLBLM_R_X3Y67/CLBLM_FAN6 CLBLM_R_X3Y67/CLBLM_FAN7 CLBLM_R_X3Y67/CLBLM_L_CE CLBLM_R_X3Y67/CLBLM_M_CE CLBLM_R_X3Y68/CLBLM_FAN6 CLBLM_R_X3Y68/CLBLM_L_CE INT_L_X2Y65/FAN_ALT6 INT_L_X2Y65/FAN_L6 INT_L_X2Y65/NW2END2 INT_L_X4Y62/FAN_ALT7 INT_L_X4Y62/FAN_L7 INT_L_X4Y62/SE2A2 INT_L_X4Y62/WL1END1 INT_L_X4Y62/WR1BEG3 INT_L_X4Y63/FAN_ALT7 INT_L_X4Y63/FAN_L7 INT_L_X4Y63/LOGIC_OUTS_L14 INT_L_X4Y63/NW2BEG2 INT_L_X4Y63/SE2BEG2 INT_L_X4Y64/NW2A2 INT_L_X4Y66/FAN_ALT7 INT_L_X4Y66/FAN_L7 INT_L_X4Y66/NE2END2 INT_R_X3Y62/FAN6 INT_R_X3Y62/FAN_ALT1 INT_R_X3Y62/FAN_ALT6 INT_R_X3Y62/FAN_BOUNCE1 INT_R_X3Y62/NN2BEG3 INT_R_X3Y62/WR1END3 INT_R_X3Y63/NN2A3 INT_R_X3Y64/FAN6 INT_R_X3Y64/FAN_ALT6 INT_R_X3Y64/NL1BEG2 INT_R_X3Y64/NN2END3 INT_R_X3Y64/NW2BEG2 INT_R_X3Y64/NW2END2 INT_R_X3Y65/FAN7 INT_R_X3Y65/FAN_ALT7 INT_R_X3Y65/NE2BEG2 INT_R_X3Y65/NL1END2 INT_R_X3Y65/NN2BEG2 INT_R_X3Y65/NW2A2 INT_R_X3Y66/NE2A2 INT_R_X3Y66/NN2A2 INT_R_X3Y67/FAN6 INT_R_X3Y67/FAN7 INT_R_X3Y67/FAN_ALT6 INT_R_X3Y67/FAN_ALT7 INT_R_X3Y67/FAN_BOUNCE7 INT_R_X3Y67/NL1BEG1 INT_R_X3Y67/NN2END2 INT_R_X3Y68/BYP_ALT1 INT_R_X3Y68/BYP_BOUNCE1 INT_R_X3Y68/FAN6 INT_R_X3Y68/FAN_ALT6 INT_R_X3Y68/NL1END1 INT_R_X5Y62/SE2END2 INT_R_X5Y62/WL1BEG1 
pips: CLBLL_L_X2Y65/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y62/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y63/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y63/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y66/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X3Y62/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y64/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y65/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y67/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y67/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y68/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X2Y65/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y65/INT_L.NW2END2->>FAN_ALT6 INT_L_X4Y62/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y62/INT_L.WL1END1->>FAN_ALT7 INT_L_X4Y62/INT_L.WL1END1->>WR1BEG3 INT_L_X4Y63/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y63/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 INT_L_X4Y63/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_L_X4Y63/INT_L.LOGIC_OUTS_L14->>SE2BEG2 INT_L_X4Y66/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y66/INT_L.NE2END2->>FAN_ALT7 INT_R_X3Y62/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y62/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y62/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X3Y62/INT_R.WR1END3->>FAN_ALT1 INT_R_X3Y62/INT_R.WR1END3->>NN2BEG3 INT_R_X3Y64/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y64/INT_R.NN2END3->>NL1BEG2 INT_R_X3Y64/INT_R.NW2END2->>FAN_ALT6 INT_R_X3Y64/INT_R.NW2END2->>NW2BEG2 INT_R_X3Y65/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y65/INT_R.NL1END2->>FAN_ALT7 INT_R_X3Y65/INT_R.NL1END2->>NE2BEG2 INT_R_X3Y65/INT_R.NL1END2->>NN2BEG2 INT_R_X3Y67/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y67/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y67/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y67/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X3Y67/INT_R.NN2END2->>FAN_ALT7 INT_R_X3Y67/INT_R.NN2END2->>NL1BEG1 INT_R_X3Y68/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X3Y68/INT_R.BYP_BOUNCE1->>FAN_ALT6 INT_R_X3Y68/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y68/INT_R.NL1END1->>BYP_ALT1 INT_R_X5Y62/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

r[scaler][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][17]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[thempty]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[thold][0] - 
wires: BRAM_INT_INTERFACE_L_X6Y70/INT_INTERFACE_WW2A3 BRAM_L_X6Y70/BRAM_WW2A3_0 CLBLL_L_X4Y70/CLBLL_IMUX7 CLBLL_L_X4Y70/CLBLL_LL_A1 CLBLM_R_X5Y70/CLBLM_WW2A3 CLBLM_R_X7Y72/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y72/CLBLM_L_AQ INT_L_X4Y70/IMUX_L7 INT_L_X4Y70/WW2END3 INT_L_X4Y71/WW2END_N0_3 INT_L_X6Y70/WL1END3 INT_L_X6Y70/WW2BEG3 INT_L_X6Y71/WL1END_N1_3 INT_R_X5Y70/WW2A3 INT_R_X7Y70/WL1BEG3 INT_R_X7Y71/SL1END0 INT_R_X7Y71/WL1BEG_N3 INT_R_X7Y72/LOGIC_OUTS0 INT_R_X7Y72/SL1BEG0 VBRK_X18Y73/VBRK_WW2A3 
pips: CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X7Y72/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X4Y70/INT_L.WW2END3->>IMUX_L7 INT_L_X6Y70/INT_L.WL1END3->>WW2BEG3 INT_R_X7Y71/INT_R.SL1END0->>WL1BEG_N3 INT_R_X7Y72/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[thold][7]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y69/INT_INTERFACE_WW2A1 BRAM_L_X6Y65/BRAM_WW2A1_4 CLBLL_L_X4Y69/CLBLL_IMUX3 CLBLL_L_X4Y69/CLBLL_L_A2 CLBLM_R_X5Y69/CLBLM_WW2A1 CLBLM_R_X7Y69/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y69/CLBLM_L_C CLBLM_R_X7Y71/CLBLM_FAN6 CLBLM_R_X7Y71/CLBLM_L_CE CLBLM_R_X7Y72/CLBLM_FAN6 CLBLM_R_X7Y72/CLBLM_L_CE INT_L_X4Y69/IMUX_L3 INT_L_X4Y69/WW2END1 INT_L_X6Y69/NL1BEG1 INT_L_X6Y69/WL1END1 INT_L_X6Y69/WW2BEG1 INT_L_X6Y70/NE2BEG1 INT_L_X6Y70/NL1END1 INT_L_X6Y71/NE2A1 INT_R_X5Y69/WW2A1 INT_R_X7Y69/LOGIC_OUTS10 INT_R_X7Y69/WL1BEG1 INT_R_X7Y71/FAN6 INT_R_X7Y71/FAN_ALT6 INT_R_X7Y71/NE2END1 INT_R_X7Y71/NR1BEG1 INT_R_X7Y72/FAN6 INT_R_X7Y72/FAN_ALT6 INT_R_X7Y72/NR1END1 VBRK_X18Y72/VBRK_WW2A1 
pips: CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X7Y69/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y71/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y72/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X4Y69/INT_L.WW2END1->>IMUX_L3 INT_L_X6Y69/INT_L.WL1END1->>NL1BEG1 INT_L_X6Y69/INT_L.WL1END1->>WW2BEG1 INT_L_X6Y70/INT_L.NL1END1->>NE2BEG1 INT_R_X7Y69/INT_R.LOGIC_OUTS10->>WL1BEG1 INT_R_X7Y71/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y71/INT_R.NE2END1->>FAN_ALT6 INT_R_X7Y71/INT_R.NE2END1->>NR1BEG1 INT_R_X7Y72/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y72/INT_R.NR1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

r_reg[thold][1] - 
wires: BRAM_INT_INTERFACE_L_X6Y70/INT_INTERFACE_WW2A0 BRAM_L_X6Y70/BRAM_WW2A0_0 CLBLL_L_X4Y70/CLBLL_IMUX2 CLBLL_L_X4Y70/CLBLL_LL_A2 CLBLM_R_X5Y70/CLBLM_WW2A0 CLBLM_R_X7Y72/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y72/CLBLM_L_BQ INT_L_X4Y70/IMUX_L2 INT_L_X4Y70/WW2END0 INT_L_X6Y70/WL1END0 INT_L_X6Y70/WW2BEG0 INT_R_X5Y70/WW2A0 INT_R_X7Y70/SS2END1 INT_R_X7Y70/WL1BEG0 INT_R_X7Y71/SS2A1 INT_R_X7Y72/LOGIC_OUTS1 INT_R_X7Y72/SS2BEG1 VBRK_X18Y73/VBRK_WW2A0 
pips: CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X7Y72/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X4Y70/INT_L.WW2END0->>IMUX_L2 INT_L_X6Y70/INT_L.WL1END0->>WW2BEG0 INT_R_X7Y70/INT_R.SS2END1->>WL1BEG0 INT_R_X7Y72/INT_R.LOGIC_OUTS1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[thold][2] - 
wires: BRAM_INT_INTERFACE_L_X6Y72/INT_INTERFACE_WL1END0 BRAM_L_X6Y70/BRAM_WL1END0_2 CLBLL_L_X4Y71/CLBLL_IMUX7 CLBLL_L_X4Y71/CLBLL_LL_A1 CLBLM_R_X5Y72/CLBLM_WL1END0 CLBLM_R_X7Y72/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y72/CLBLM_L_CQ INT_L_X4Y71/IMUX_L7 INT_L_X4Y71/WL1END3 INT_L_X4Y72/WL1END_N1_3 INT_L_X6Y72/WL1BEG0 INT_L_X6Y72/WL1END1 INT_R_X5Y71/WL1BEG3 INT_R_X5Y72/WL1BEG_N3 INT_R_X5Y72/WL1END0 INT_R_X7Y72/LOGIC_OUTS2 INT_R_X7Y72/WL1BEG1 VBRK_X18Y75/VBRK_WL1END0 
pips: CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X7Y72/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X4Y71/INT_L.WL1END3->>IMUX_L7 INT_L_X6Y72/INT_L.WL1END1->>WL1BEG0 INT_R_X5Y72/INT_R.WL1END0->>WL1BEG_N3 INT_R_X7Y72/INT_R.LOGIC_OUTS2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[thold][3] - 
wires: BRAM_INT_INTERFACE_L_X6Y71/INT_INTERFACE_WW2A0 BRAM_L_X6Y70/BRAM_WW2A0_1 CLBLL_L_X4Y71/CLBLL_IMUX1 CLBLL_L_X4Y71/CLBLL_LL_A3 CLBLM_R_X5Y71/CLBLM_WW2A0 CLBLM_R_X7Y71/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y71/CLBLM_L_AQ INT_L_X4Y71/IMUX_L1 INT_L_X4Y71/WW2END0 INT_L_X6Y71/WR1END1 INT_L_X6Y71/WW2BEG0 INT_R_X5Y71/WW2A0 INT_R_X7Y71/LOGIC_OUTS0 INT_R_X7Y71/WR1BEG1 VBRK_X18Y74/VBRK_WW2A0 
pips: CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X7Y71/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X4Y71/INT_L.WW2END0->>IMUX_L1 INT_L_X6Y71/INT_L.WR1END1->>WW2BEG0 INT_R_X7Y71/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[thold][4] - 
wires: BRAM_INT_INTERFACE_L_X6Y71/INT_INTERFACE_WW2A3 BRAM_L_X6Y70/BRAM_WW2A3_1 CLBLL_L_X4Y71/CLBLL_IMUX17 CLBLL_L_X4Y71/CLBLL_LL_B3 CLBLM_R_X5Y71/CLBLM_WW2A3 CLBLM_R_X7Y72/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y72/CLBLM_L_DQ INT_L_X4Y71/IMUX_L17 INT_L_X4Y71/SR1BEG_S0 INT_L_X4Y71/WW2END3 INT_L_X4Y72/WW2END_N0_3 INT_L_X6Y71/SW2END3 INT_L_X6Y71/WW2BEG3 INT_L_X6Y72/SW2END_N0_3 INT_R_X5Y71/WW2A3 INT_R_X7Y71/SW2A3 INT_R_X7Y72/LOGIC_OUTS3 INT_R_X7Y72/SW2BEG3 VBRK_X18Y74/VBRK_WW2A3 
pips: CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X7Y72/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X4Y71/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X4Y71/INT_L.WW2END3->>SR1BEG_S0 INT_L_X6Y71/INT_L.SW2END3->>WW2BEG3 INT_R_X7Y72/INT_R.LOGIC_OUTS3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[thold][5] - 
wires: BRAM_INT_INTERFACE_L_X6Y71/INT_INTERFACE_WW2A2 BRAM_L_X6Y70/BRAM_WW2A2_1 CLBLL_L_X4Y71/CLBLL_IMUX22 CLBLL_L_X4Y71/CLBLL_LL_C3 CLBLM_R_X5Y71/CLBLM_WW2A2 CLBLM_R_X7Y72/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y72/CLBLM_L_AMUX INT_L_X4Y71/IMUX_L22 INT_L_X4Y71/WW2END2 INT_L_X6Y71/WL1END2 INT_L_X6Y71/WW2BEG2 INT_R_X5Y71/WW2A2 INT_R_X7Y71/SR1END3 INT_R_X7Y71/WL1BEG2 INT_R_X7Y72/LOGIC_OUTS16 INT_R_X7Y72/SR1BEG3 INT_R_X7Y72/SR1END_N3_3 VBRK_X18Y74/VBRK_WW2A2 
pips: CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X7Y72/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X4Y71/INT_L.WW2END2->>IMUX_L22 INT_L_X6Y71/INT_L.WL1END2->>WW2BEG2 INT_R_X7Y71/INT_R.SR1END3->>WL1BEG2 INT_R_X7Y72/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[thold][6] - 
wires: BRAM_INT_INTERFACE_L_X6Y71/INT_INTERFACE_WW2A1 BRAM_L_X6Y70/BRAM_WW2A1_1 CLBLL_L_X4Y71/CLBLL_IMUX28 CLBLL_L_X4Y71/CLBLL_LL_C4 CLBLM_R_X5Y71/CLBLM_WW2A1 CLBLM_R_X7Y71/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y71/CLBLM_L_BQ INT_L_X4Y71/IMUX_L28 INT_L_X4Y71/WW2END1 INT_L_X6Y71/WR1END2 INT_L_X6Y71/WW2BEG1 INT_R_X5Y71/WW2A1 INT_R_X7Y71/LOGIC_OUTS1 INT_R_X7Y71/WR1BEG2 VBRK_X18Y74/VBRK_WW2A1 
pips: CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X7Y71/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X4Y71/INT_L.WW2END1->>IMUX_L28 INT_L_X6Y71/INT_L.WR1END2->>WW2BEG1 INT_R_X7Y71/INT_R.LOGIC_OUTS1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[thold][7] - 
wires: BRAM_INT_INTERFACE_L_X6Y72/INT_INTERFACE_WW2END3 BRAM_L_X6Y70/BRAM_WW2END3_2 CLBLL_L_X4Y71/CLBLL_IMUX15 CLBLL_L_X4Y71/CLBLL_LL_B1 CLBLM_R_X5Y72/CLBLM_WW2END3 CLBLM_R_X7Y72/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y72/CLBLM_L_BMUX INT_L_X4Y71/IMUX_L15 INT_L_X4Y71/SW2END3 INT_L_X4Y72/SW2END_N0_3 INT_L_X6Y72/WW2A3 INT_R_X5Y71/SW2A3 INT_R_X5Y72/SW2BEG3 INT_R_X5Y72/WW2END3 INT_R_X5Y73/WW2END_N0_3 INT_R_X7Y72/LOGIC_OUTS17 INT_R_X7Y72/WW2BEG3 VBRK_X18Y75/VBRK_WW2END3 
pips: CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X7Y72/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X4Y71/INT_L.SW2END3->>IMUX_L15 INT_R_X5Y72/INT_R.WW2END3->>SW2BEG3 INT_R_X7Y72/INT_R.LOGIC_OUTS17->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[tick]_i_1_n_0 - 
wires: CLBLL_L_X4Y66/CLBLL_IMUX9 CLBLL_L_X4Y66/CLBLL_L_A5 CLBLL_L_X4Y67/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y67/CLBLL_L_BMUX INT_L_X4Y66/IMUX_L9 INT_L_X4Y66/SL1END3 INT_L_X4Y66/SR1BEG_S0 INT_L_X4Y67/LOGIC_OUTS_L17 INT_L_X4Y67/SL1BEG3 
pips: CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y67/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X4Y66/INT_L.SL1END3->>SR1BEG_S0 INT_L_X4Y66/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X4Y67/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[tsempty]_i_1_n_0 - 
wires: CLBLL_L_X4Y67/CLBLL_BYP0 CLBLL_L_X4Y67/CLBLL_LOGIC_OUTS10 CLBLL_L_X4Y67/CLBLL_L_AX CLBLL_L_X4Y67/CLBLL_L_C INT_L_X4Y66/SR1END3 INT_L_X4Y67/BYP_ALT0 INT_L_X4Y67/BYP_L0 INT_L_X4Y67/LOGIC_OUTS_L10 INT_L_X4Y67/SR1BEG3 INT_L_X4Y67/SR1END_N3_3 
pips: CLBLL_L_X4Y67/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X4Y67/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X4Y67/INT_L.BYP_ALT0->>BYP_L0 INT_L_X4Y67/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X4Y67/INT_L.SR1END_N3_3->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rin[tshift]1_in[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sel0[1] - 
wires: CLBLL_L_X4Y69/CLBLL_ER1BEG3 CLBLL_L_X4Y69/CLBLL_SW2A2 CLBLL_L_X4Y70/CLBLL_IMUX15 CLBLL_L_X4Y70/CLBLL_IMUX8 CLBLL_L_X4Y70/CLBLL_LL_A5 CLBLL_L_X4Y70/CLBLL_LL_AMUX CLBLL_L_X4Y70/CLBLL_LL_B1 CLBLL_L_X4Y70/CLBLL_LOGIC_OUTS20 CLBLM_R_X3Y69/CLBLM_ER1BEG3 CLBLM_R_X3Y69/CLBLM_SW2A2 INT_L_X4Y69/ER1END3 INT_L_X4Y69/NR1BEG3 INT_L_X4Y69/SW2A2 INT_L_X4Y70/ER1END_N3_3 INT_L_X4Y70/IMUX_L15 INT_L_X4Y70/IMUX_L8 INT_L_X4Y70/LOGIC_OUTS_L20 INT_L_X4Y70/NR1END3 INT_L_X4Y70/SW2BEG2 INT_R_X3Y69/ER1BEG3 INT_R_X3Y69/SW2END2 
pips: CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y70/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X4Y69/INT_L.ER1END3->>NR1BEG3 INT_L_X4Y70/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X4Y70/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_L_X4Y70/INT_L.NR1END3->>IMUX_L15 INT_R_X3Y69/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[tshift]1_in[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sel0[2] - 
wires: CLBLL_L_X4Y70/CLBLL_IMUX1 CLBLL_L_X4Y70/CLBLL_IMUX24 CLBLL_L_X4Y70/CLBLL_LL_A3 CLBLL_L_X4Y70/CLBLL_LL_B5 CLBLL_L_X4Y71/CLBLL_LL_AQ CLBLL_L_X4Y71/CLBLL_LOGIC_OUTS4 INT_L_X4Y70/IMUX_L1 INT_L_X4Y70/IMUX_L24 INT_L_X4Y70/SL1END0 INT_L_X4Y71/LOGIC_OUTS_L4 INT_L_X4Y71/SL1BEG0 
pips: CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y71/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y70/INT_L.SL1END0->>IMUX_L1 INT_L_X4Y70/INT_L.SL1END0->>IMUX_L24 INT_L_X4Y71/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[tshift]1_in[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sel0[3] - 
wires: CLBLL_L_X4Y70/CLBLL_IMUX18 CLBLL_L_X4Y70/CLBLL_IMUX29 CLBLL_L_X4Y70/CLBLL_LL_B2 CLBLL_L_X4Y70/CLBLL_LL_C2 CLBLL_L_X4Y71/CLBLL_IMUX8 CLBLL_L_X4Y71/CLBLL_LL_A5 CLBLL_L_X4Y71/CLBLL_LL_AMUX CLBLL_L_X4Y71/CLBLL_LOGIC_OUTS20 INT_L_X4Y70/BYP_ALT2 INT_L_X4Y70/BYP_BOUNCE2 INT_L_X4Y70/FAN_ALT1 INT_L_X4Y70/FAN_BOUNCE1 INT_L_X4Y70/IMUX_L18 INT_L_X4Y70/IMUX_L29 INT_L_X4Y70/SL1END2 INT_L_X4Y71/BYP_BOUNCE_N3_2 INT_L_X4Y71/IMUX_L8 INT_L_X4Y71/LOGIC_OUTS_L20 INT_L_X4Y71/SL1BEG2 
pips: CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y71/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X4Y70/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X4Y70/INT_L.BYP_BOUNCE2->>FAN_ALT1 INT_L_X4Y70/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y70/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X4Y70/INT_L.SL1END2->>BYP_ALT2 INT_L_X4Y70/INT_L.SL1END2->>IMUX_L29 INT_L_X4Y71/INT_L.BYP_BOUNCE_N3_2->>IMUX_L8 INT_L_X4Y71/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[tshift]1_in[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sel0[4] - 
wires: CLBLL_L_X4Y70/CLBLL_IMUX27 CLBLL_L_X4Y70/CLBLL_IMUX35 CLBLL_L_X4Y70/CLBLL_LL_B4 CLBLL_L_X4Y70/CLBLL_LL_C6 CLBLL_L_X4Y71/CLBLL_IMUX2 CLBLL_L_X4Y71/CLBLL_LL_A2 CLBLL_L_X4Y71/CLBLL_LL_BQ CLBLL_L_X4Y71/CLBLL_LOGIC_OUTS5 INT_L_X4Y70/IMUX_L27 INT_L_X4Y70/IMUX_L35 INT_L_X4Y70/SL1END1 INT_L_X4Y71/IMUX_L2 INT_L_X4Y71/LOGIC_OUTS_L5 INT_L_X4Y71/SL1BEG1 
pips: CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y71/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X4Y70/INT_L.SL1END1->>IMUX_L27 INT_L_X4Y70/INT_L.SL1END1->>IMUX_L35 INT_L_X4Y71/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X4Y71/INT_L.LOGIC_OUTS_L5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[tshift]1_in[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sel0[5] - 
wires: CLBLL_L_X4Y70/CLBLL_IMUX31 CLBLL_L_X4Y70/CLBLL_IMUX47 CLBLL_L_X4Y70/CLBLL_LL_C5 CLBLL_L_X4Y70/CLBLL_LL_D5 CLBLL_L_X4Y71/CLBLL_IMUX24 CLBLL_L_X4Y71/CLBLL_LL_B5 CLBLL_L_X4Y71/CLBLL_LL_CQ CLBLL_L_X4Y71/CLBLL_LOGIC_OUTS6 INT_L_X4Y70/IMUX_L31 INT_L_X4Y70/IMUX_L47 INT_L_X4Y70/SR1END3 INT_L_X4Y71/IMUX_L24 INT_L_X4Y71/LOGIC_OUTS_L6 INT_L_X4Y71/SR1BEG3 INT_L_X4Y71/SR1END_N3_3 
pips: CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y71/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X4Y70/INT_L.SR1END3->>IMUX_L31 INT_L_X4Y70/INT_L.SR1END3->>IMUX_L47 INT_L_X4Y71/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X4Y71/INT_L.SR1END_N3_3->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[tshift]1_in[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sel0[6] - 
wires: CLBLL_L_X4Y70/CLBLL_IMUX28 CLBLL_L_X4Y70/CLBLL_IMUX43 CLBLL_L_X4Y70/CLBLL_LL_C4 CLBLL_L_X4Y70/CLBLL_LL_D6 CLBLL_L_X4Y71/CLBLL_IMUX29 CLBLL_L_X4Y71/CLBLL_LL_C2 CLBLL_L_X4Y71/CLBLL_LL_CMUX CLBLL_L_X4Y71/CLBLL_LOGIC_OUTS22 INT_L_X4Y70/IMUX_L28 INT_L_X4Y70/IMUX_L43 INT_L_X4Y70/SR1END1 INT_L_X4Y71/IMUX_L29 INT_L_X4Y71/LOGIC_OUTS_L22 INT_L_X4Y71/NL1BEG_N3 INT_L_X4Y71/SR1BEG1 
pips: CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y71/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X4Y70/INT_L.SR1END1->>IMUX_L28 INT_L_X4Y70/INT_L.SR1END1->>IMUX_L43 INT_L_X4Y71/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X4Y71/INT_L.LOGIC_OUTS_L22->>SR1BEG1 INT_L_X4Y71/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[tshift]1_in[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sel0[7] - 
wires: CLBLL_L_X4Y70/CLBLL_IMUX22 CLBLL_L_X4Y70/CLBLL_IMUX38 CLBLL_L_X4Y70/CLBLL_LL_C3 CLBLL_L_X4Y70/CLBLL_LL_D3 CLBLL_L_X4Y71/CLBLL_IMUX31 CLBLL_L_X4Y71/CLBLL_LL_BMUX CLBLL_L_X4Y71/CLBLL_LL_C5 CLBLL_L_X4Y71/CLBLL_LOGIC_OUTS21 INT_L_X4Y70/IMUX_L22 INT_L_X4Y70/IMUX_L38 INT_L_X4Y70/SL1END3 INT_L_X4Y71/IMUX_L31 INT_L_X4Y71/LOGIC_OUTS_L21 INT_L_X4Y71/SL1BEG3 
pips: CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y71/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X4Y70/INT_L.SL1END3->>IMUX_L22 INT_L_X4Y70/INT_L.SL1END3->>IMUX_L38 INT_L_X4Y71/INT_L.LOGIC_OUTS_L21->>IMUX_L31 INT_L_X4Y71/INT_L.LOGIC_OUTS_L21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[tshift]1_in[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sel0[8] - 
wires: CLBLL_L_X4Y70/CLBLL_IMUX32 CLBLL_L_X4Y70/CLBLL_IMUX40 CLBLL_L_X4Y70/CLBLL_LL_BQ CLBLL_L_X4Y70/CLBLL_LL_C1 CLBLL_L_X4Y70/CLBLL_LL_D1 CLBLL_L_X4Y70/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y71/CLBLL_IMUX27 CLBLL_L_X4Y71/CLBLL_LL_B4 INT_L_X4Y69/FAN_BOUNCE_S3_2 INT_L_X4Y70/FAN_ALT2 INT_L_X4Y70/FAN_BOUNCE2 INT_L_X4Y70/IMUX_L32 INT_L_X4Y70/IMUX_L40 INT_L_X4Y70/LOGIC_OUTS_L5 INT_L_X4Y70/NR1BEG1 INT_L_X4Y71/IMUX_L27 INT_L_X4Y71/NR1END1 
pips: CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y70/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y70/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y71/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X4Y70/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y70/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X4Y70/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X4Y70/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X4Y70/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X4Y71/INT_L.NR1END1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[txstate]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[txtick]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/v[brate]0_carry_n_0 - 
wires: CLBLM_R_X5Y66/CLBLM_L_COUT CLBLM_R_X5Y66/CLBLM_L_COUT_N CLBLM_R_X5Y67/CLBLM_L_CIN 
pips: CLBLM_R_X5Y66/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[brate]0_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[brate]0_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[brate]0_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[brate]0_carry_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[brate]0_carry_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[brate]0_carry_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[brate]0_carry_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[brate]0_carry_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/v[brate]0_carry__0_n_1 - 
wires: CLBLM_R_X5Y65/CLBLM_IMUX33 CLBLM_R_X5Y65/CLBLM_IMUX41 CLBLM_R_X5Y65/CLBLM_L_C1 CLBLM_R_X5Y65/CLBLM_L_D1 CLBLM_R_X5Y67/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y67/CLBLM_L_CMUX INT_R_X5Y65/IMUX33 INT_R_X5Y65/IMUX41 INT_R_X5Y65/SS2END0 INT_R_X5Y66/SS2A0 INT_R_X5Y67/LOGIC_OUTS18 INT_R_X5Y67/SS2BEG0 
pips: CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y67/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y65/INT_R.SS2END0->>IMUX33 INT_R_X5Y65/INT_R.SS2END0->>IMUX41 INT_R_X5Y67/INT_R.LOGIC_OUTS18->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v[brate]0_carry_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[brate]0_carry_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[brate]0_carry_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[brate]0_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[brate]0_carry_i_5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[brate]0_carry_i_6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom_uart0/v[rxen]0_carry_n_0 - 
wires: CLBLL_L_X4Y65/CLBLL_L_COUT CLBLL_L_X4Y65/CLBLL_L_COUT_N CLBLL_L_X4Y66/CLBLL_L_CIN 
pips: CLBLL_L_X4Y65/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[rxen]0_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[rxen]0_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[rxen]0_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[rxen]0_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[rxen]0_carry__0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dcom0/p_1_out[31] - 
wires: CLBLM_L_X8Y65/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y65/CLBLM_M_B CLBLM_L_X8Y68/CLBLM_IMUX22 CLBLM_L_X8Y68/CLBLM_IMUX45 CLBLM_L_X8Y68/CLBLM_M_C3 CLBLM_L_X8Y68/CLBLM_M_D2 INT_L_X8Y65/LOGIC_OUTS_L13 INT_L_X8Y65/NL1BEG0 INT_L_X8Y65/NL1END_S3_0 INT_L_X8Y66/NL1END0 INT_L_X8Y66/NN2BEG0 INT_L_X8Y67/NN2A0 INT_L_X8Y67/NN2END_S2_0 INT_L_X8Y68/IMUX_L22 INT_L_X8Y68/IMUX_L45 INT_L_X8Y68/NL1BEG_N3 INT_L_X8Y68/NN2END0 
pips: CLBLM_L_X8Y65/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X8Y65/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X8Y66/INT_L.NL1END0->>NN2BEG0 INT_L_X8Y68/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X8Y68/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X8Y68/INT_L.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[addr][31]_i_4_n_0 - 
wires: CLBLM_L_X8Y66/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y66/CLBLM_M_D CLBLM_L_X8Y68/CLBLM_IMUX29 CLBLM_L_X8Y68/CLBLM_IMUX44 CLBLM_L_X8Y68/CLBLM_M_C2 CLBLM_L_X8Y68/CLBLM_M_D4 INT_L_X8Y66/LOGIC_OUTS_L15 INT_L_X8Y66/NL1BEG2 INT_L_X8Y67/NL1END2 INT_L_X8Y67/NR1BEG2 INT_L_X8Y68/IMUX_L29 INT_L_X8Y68/IMUX_L44 INT_L_X8Y68/NR1END2 
pips: CLBLM_L_X8Y66/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y68/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y66/INT_L.LOGIC_OUTS_L15->>NL1BEG2 INT_L_X8Y67/INT_L.NL1END2->>NR1BEG2 INT_L_X8Y68/INT_L.NR1END2->>IMUX_L29 INT_L_X8Y68/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[brate][0]_i_2_n_0 - 
wires: CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y63/CLBLM_L_B CLBLM_R_X3Y65/CLBLM_IMUX10 CLBLM_R_X3Y65/CLBLM_L_A4 INT_R_X3Y63/LOGIC_OUTS9 INT_R_X3Y63/NN2BEG1 INT_R_X3Y64/NN2A1 INT_R_X3Y65/IMUX10 INT_R_X3Y65/NN2END1 
pips: CLBLM_R_X3Y63/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X3Y63/INT_R.LOGIC_OUTS9->>NN2BEG1 INT_R_X3Y65/INT_R.NN2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][17]_i_9_n_0 - 
wires: CLBLL_L_X2Y64/CLBLL_IMUX0 CLBLL_L_X2Y64/CLBLL_L_A3 CLBLL_L_X2Y66/CLBLL_IMUX10 CLBLL_L_X2Y66/CLBLL_L_A4 CLBLL_L_X4Y64/CLBLL_IMUX1 CLBLL_L_X4Y64/CLBLL_IMUX17 CLBLL_L_X4Y64/CLBLL_LL_A3 CLBLL_L_X4Y64/CLBLL_LL_B3 CLBLL_L_X4Y64/CLBLL_SE2A0 CLBLL_L_X4Y65/CLBLL_IMUX8 CLBLL_L_X4Y65/CLBLL_LL_A5 CLBLL_L_X4Y65/CLBLL_SE2A0 CLBLL_L_X4Y68/CLBLL_EL1BEG3 CLBLL_L_X4Y68/CLBLL_IMUX15 CLBLL_L_X4Y68/CLBLL_IMUX7 CLBLL_L_X4Y68/CLBLL_LL_A1 CLBLL_L_X4Y68/CLBLL_LL_B1 CLBLM_R_X3Y64/CLBLM_IMUX1 CLBLM_R_X3Y64/CLBLM_IMUX24 CLBLM_R_X3Y64/CLBLM_M_A3 CLBLM_R_X3Y64/CLBLM_M_B5 CLBLM_R_X3Y64/CLBLM_SE2A0 CLBLM_R_X3Y65/CLBLM_IMUX9 CLBLM_R_X3Y65/CLBLM_L_A5 CLBLM_R_X3Y65/CLBLM_SE2A0 CLBLM_R_X3Y66/CLBLM_IMUX1 CLBLM_R_X3Y66/CLBLM_IMUX17 CLBLM_R_X3Y66/CLBLM_IMUX25 CLBLM_R_X3Y66/CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y66/CLBLM_L_A CLBLM_R_X3Y66/CLBLM_L_B5 CLBLM_R_X3Y66/CLBLM_M_A3 CLBLM_R_X3Y66/CLBLM_M_B3 CLBLM_R_X3Y68/CLBLM_EL1BEG3 CLBLM_R_X3Y68/CLBLM_IMUX1 CLBLM_R_X3Y68/CLBLM_IMUX24 CLBLM_R_X3Y68/CLBLM_IMUX32 CLBLM_R_X3Y68/CLBLM_M_A3 CLBLM_R_X3Y68/CLBLM_M_B5 CLBLM_R_X3Y68/CLBLM_M_C1 CLBLM_R_X3Y69/CLBLM_IMUX0 CLBLM_R_X3Y69/CLBLM_IMUX1 CLBLM_R_X3Y69/CLBLM_L_A3 CLBLM_R_X3Y69/CLBLM_M_A3 INT_L_X2Y63/WL1END3 INT_L_X2Y64/IMUX_L0 INT_L_X2Y64/WL1END_N1_3 INT_L_X2Y66/IMUX_L10 INT_L_X2Y66/WR1END1 INT_L_X4Y64/IMUX_L1 INT_L_X4Y64/IMUX_L17 INT_L_X4Y64/SE2END0 INT_L_X4Y65/IMUX_L8 INT_L_X4Y65/SE2END0 INT_L_X4Y68/EL1END3 INT_L_X4Y68/IMUX_L15 INT_L_X4Y68/IMUX_L7 INT_R_X3Y63/WL1BEG3 INT_R_X3Y64/IMUX1 INT_R_X3Y64/IMUX24 INT_R_X3Y64/SE2A0 INT_R_X3Y64/SL1END0 INT_R_X3Y64/WL1BEG_N3 INT_R_X3Y65/IMUX9 INT_R_X3Y65/SE2A0 INT_R_X3Y65/SE2BEG0 INT_R_X3Y65/SL1BEG0 INT_R_X3Y65/SL1END0 INT_R_X3Y66/IMUX1 INT_R_X3Y66/IMUX17 INT_R_X3Y66/IMUX25 INT_R_X3Y66/LOGIC_OUTS8 INT_R_X3Y66/NN2BEG0 INT_R_X3Y66/SE2BEG0 INT_R_X3Y66/SL1BEG0 INT_R_X3Y66/WR1BEG1 INT_R_X3Y67/NN2A0 INT_R_X3Y67/NN2END_S2_0 INT_R_X3Y68/EL1BEG3 INT_R_X3Y68/IMUX1 INT_R_X3Y68/IMUX24 INT_R_X3Y68/IMUX32 INT_R_X3Y68/NN2END0 INT_R_X3Y68/NR1BEG0 INT_R_X3Y69/EL1BEG_N3 INT_R_X3Y69/IMUX0 INT_R_X3Y69/IMUX1 INT_R_X3Y69/NR1END0 
pips: CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X2Y66/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X3Y66/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X3Y69/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y69/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X2Y64/INT_L.WL1END_N1_3->>IMUX_L0 INT_L_X2Y66/INT_L.WR1END1->>IMUX_L10 INT_L_X4Y64/INT_L.SE2END0->>IMUX_L1 INT_L_X4Y64/INT_L.SE2END0->>IMUX_L17 INT_L_X4Y65/INT_L.SE2END0->>IMUX_L8 INT_L_X4Y68/INT_L.EL1END3->>IMUX_L15 INT_L_X4Y68/INT_L.EL1END3->>IMUX_L7 INT_R_X3Y64/INT_R.SL1END0->>IMUX1 INT_R_X3Y64/INT_R.SL1END0->>IMUX24 INT_R_X3Y64/INT_R.SL1END0->>WL1BEG_N3 INT_R_X3Y65/INT_R.SL1END0->>IMUX9 INT_R_X3Y65/INT_R.SL1END0->>SE2BEG0 INT_R_X3Y65/INT_R.SL1END0->>SL1BEG0 INT_R_X3Y66/INT_R.LOGIC_OUTS8->>IMUX1 INT_R_X3Y66/INT_R.LOGIC_OUTS8->>IMUX17 INT_R_X3Y66/INT_R.LOGIC_OUTS8->>IMUX25 INT_R_X3Y66/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X3Y66/INT_R.LOGIC_OUTS8->>SE2BEG0 INT_R_X3Y66/INT_R.LOGIC_OUTS8->>SL1BEG0 INT_R_X3Y66/INT_R.LOGIC_OUTS8->>WR1BEG1 INT_R_X3Y68/INT_R.NN2END0->>IMUX1 INT_R_X3Y68/INT_R.NN2END0->>IMUX24 INT_R_X3Y68/INT_R.NN2END0->>IMUX32 INT_R_X3Y68/INT_R.NN2END0->>NR1BEG0 INT_R_X3Y69/INT_R.NR1END0->>EL1BEG_N3 INT_R_X3Y69/INT_R.NR1END0->>IMUX0 INT_R_X3Y69/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

r[brate][13]_i_3_n_0 - 
wires: CLBLL_L_X2Y64/CLBLL_IMUX5 CLBLL_L_X2Y64/CLBLL_L_A6 CLBLL_L_X2Y66/CLBLL_IMUX6 CLBLL_L_X2Y66/CLBLL_L_A1 CLBLL_L_X4Y63/CLBLL_SW2A2 CLBLL_L_X4Y64/CLBLL_IMUX12 CLBLL_L_X4Y64/CLBLL_IMUX4 CLBLL_L_X4Y64/CLBLL_LL_A6 CLBLL_L_X4Y64/CLBLL_LL_B6 CLBLL_L_X4Y64/CLBLL_SE2A2 CLBLL_L_X4Y65/CLBLL_IMUX4 CLBLL_L_X4Y65/CLBLL_LL_A6 CLBLL_L_X4Y65/CLBLL_SE2A2 CLBLL_L_X4Y68/CLBLL_IMUX12 CLBLL_L_X4Y68/CLBLL_IMUX4 CLBLL_L_X4Y68/CLBLL_LL_A6 CLBLL_L_X4Y68/CLBLL_LL_B6 CLBLL_L_X4Y69/CLBLL_NE2A2 CLBLM_R_X3Y63/CLBLM_SW2A2 CLBLM_R_X3Y64/CLBLM_IMUX15 CLBLM_R_X3Y64/CLBLM_IMUX7 CLBLM_R_X3Y64/CLBLM_M_A1 CLBLM_R_X3Y64/CLBLM_M_B1 CLBLM_R_X3Y64/CLBLM_SE2A2 CLBLM_R_X3Y65/CLBLM_IMUX5 CLBLM_R_X3Y65/CLBLM_L_A6 CLBLM_R_X3Y65/CLBLM_SE2A2 CLBLM_R_X3Y66/CLBLM_IMUX13 CLBLM_R_X3Y66/CLBLM_IMUX7 CLBLM_R_X3Y66/CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y66/CLBLM_L_AMUX CLBLM_R_X3Y66/CLBLM_L_B6 CLBLM_R_X3Y66/CLBLM_M_A1 CLBLM_R_X3Y68/CLBLM_IMUX12 CLBLM_R_X3Y68/CLBLM_IMUX35 CLBLM_R_X3Y68/CLBLM_M_B6 CLBLM_R_X3Y68/CLBLM_M_C6 CLBLM_R_X3Y69/CLBLM_NE2A2 INT_L_X2Y64/IMUX_L5 INT_L_X2Y64/NW2END3 INT_L_X2Y66/IMUX_L6 INT_L_X2Y66/WR1END3 INT_L_X4Y63/SW2A2 INT_L_X4Y64/IMUX_L12 INT_L_X4Y64/IMUX_L4 INT_L_X4Y64/SE2END2 INT_L_X4Y64/SW2BEG2 INT_L_X4Y65/IMUX_L4 INT_L_X4Y65/SE2END2 INT_L_X4Y68/IMUX_L12 INT_L_X4Y68/IMUX_L4 INT_L_X4Y68/SL1END2 INT_L_X4Y69/NE2END2 INT_L_X4Y69/SL1BEG2 INT_R_X3Y63/NW2BEG3 INT_R_X3Y63/SW2END2 INT_R_X3Y64/IMUX15 INT_R_X3Y64/IMUX7 INT_R_X3Y64/NW2A3 INT_R_X3Y64/SE2A2 INT_R_X3Y64/SR1END3 INT_R_X3Y65/IMUX5 INT_R_X3Y65/SE2A2 INT_R_X3Y65/SE2BEG2 INT_R_X3Y65/SL1END2 INT_R_X3Y65/SR1BEG3 INT_R_X3Y65/SR1END_N3_3 INT_R_X3Y66/BYP_ALT3 INT_R_X3Y66/BYP_BOUNCE3 INT_R_X3Y66/IMUX13 INT_R_X3Y66/IMUX7 INT_R_X3Y66/LOGIC_OUTS16 INT_R_X3Y66/NN2BEG2 INT_R_X3Y66/SE2BEG2 INT_R_X3Y66/SL1BEG2 INT_R_X3Y66/WR1BEG3 INT_R_X3Y67/BYP_BOUNCE_N3_3 INT_R_X3Y67/NN2A2 INT_R_X3Y68/IMUX12 INT_R_X3Y68/IMUX35 INT_R_X3Y68/NE2BEG2 INT_R_X3Y68/NN2END2 INT_R_X3Y69/NE2A2 
pips: CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X2Y66/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X3Y66/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X2Y64/INT_L.NW2END3->>IMUX_L5 INT_L_X2Y66/INT_L.WR1END3->>IMUX_L6 INT_L_X4Y64/INT_L.SE2END2->>IMUX_L12 INT_L_X4Y64/INT_L.SE2END2->>IMUX_L4 INT_L_X4Y64/INT_L.SE2END2->>SW2BEG2 INT_L_X4Y65/INT_L.SE2END2->>IMUX_L4 INT_L_X4Y68/INT_L.SL1END2->>IMUX_L12 INT_L_X4Y68/INT_L.SL1END2->>IMUX_L4 INT_L_X4Y69/INT_L.NE2END2->>SL1BEG2 INT_R_X3Y63/INT_R.SW2END2->>NW2BEG3 INT_R_X3Y64/INT_R.SR1END3->>IMUX15 INT_R_X3Y64/INT_R.SR1END3->>IMUX7 INT_R_X3Y65/INT_R.SL1END2->>IMUX5 INT_R_X3Y65/INT_R.SL1END2->>SE2BEG2 INT_R_X3Y65/INT_R.SL1END2->>SR1BEG3 INT_R_X3Y66/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X3Y66/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X3Y66/INT_R.LOGIC_OUTS16->>BYP_ALT3 INT_R_X3Y66/INT_R.LOGIC_OUTS16->>IMUX13 INT_R_X3Y66/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X3Y66/INT_R.LOGIC_OUTS16->>SE2BEG2 INT_R_X3Y66/INT_R.LOGIC_OUTS16->>SL1BEG2 INT_R_X3Y66/INT_R.LOGIC_OUTS16->>WR1BEG3 INT_R_X3Y68/INT_R.NN2END2->>IMUX12 INT_R_X3Y68/INT_R.NN2END2->>IMUX35 INT_R_X3Y68/INT_R.NN2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

r[brate][17]_i_8_n_0 - 
wires: CLBLL_L_X2Y64/CLBLL_IMUX6 CLBLL_L_X2Y64/CLBLL_L_A1 CLBLL_L_X2Y66/CLBLL_IMUX9 CLBLL_L_X2Y66/CLBLL_L_A5 CLBLL_L_X4Y64/CLBLL_ER1BEG1 CLBLL_L_X4Y64/CLBLL_IMUX11 CLBLL_L_X4Y64/CLBLL_IMUX27 CLBLL_L_X4Y64/CLBLL_LL_A4 CLBLL_L_X4Y64/CLBLL_LL_B4 CLBLL_L_X4Y64/CLBLL_SW2A0 CLBLL_L_X4Y64/CLBLL_WL1END3 CLBLL_L_X4Y65/CLBLL_IMUX2 CLBLL_L_X4Y65/CLBLL_LL_A2 CLBLL_L_X4Y65/CLBLL_WW2END0 CLBLL_L_X4Y66/CLBLL_NW2A1 CLBLL_L_X4Y68/CLBLL_IMUX17 CLBLL_L_X4Y68/CLBLL_IMUX8 CLBLL_L_X4Y68/CLBLL_LL_A5 CLBLL_L_X4Y68/CLBLL_LL_B3 CLBLM_R_X3Y64/CLBLM_ER1BEG1 CLBLM_R_X3Y64/CLBLM_IMUX18 CLBLM_R_X3Y64/CLBLM_IMUX2 CLBLM_R_X3Y64/CLBLM_M_A2 CLBLM_R_X3Y64/CLBLM_M_B2 CLBLM_R_X3Y64/CLBLM_SW2A0 CLBLM_R_X3Y64/CLBLM_WL1END3 CLBLM_R_X3Y65/CLBLM_IMUX0 CLBLM_R_X3Y65/CLBLM_L_A3 CLBLM_R_X3Y65/CLBLM_WW2END0 CLBLM_R_X3Y66/CLBLM_IMUX18 CLBLM_R_X3Y66/CLBLM_IMUX2 CLBLM_R_X3Y66/CLBLM_IMUX26 CLBLM_R_X3Y66/CLBLM_L_B4 CLBLM_R_X3Y66/CLBLM_M_A2 CLBLM_R_X3Y66/CLBLM_M_B2 CLBLM_R_X3Y66/CLBLM_NW2A1 CLBLM_R_X3Y68/CLBLM_IMUX11 CLBLM_R_X3Y68/CLBLM_IMUX18 CLBLM_R_X3Y68/CLBLM_IMUX22 CLBLM_R_X3Y68/CLBLM_M_A4 CLBLM_R_X3Y68/CLBLM_M_B2 CLBLM_R_X3Y68/CLBLM_M_C3 CLBLM_R_X3Y69/CLBLM_IMUX10 CLBLM_R_X3Y69/CLBLM_IMUX2 CLBLM_R_X3Y69/CLBLM_L_A4 CLBLM_R_X3Y69/CLBLM_M_A2 CLBLM_R_X5Y65/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y65/CLBLM_L_A INT_L_X2Y64/IMUX_L6 INT_L_X2Y64/WL1END2 INT_L_X2Y66/IMUX_L9 INT_L_X2Y66/NW2END1 INT_L_X4Y64/ER1END1 INT_L_X4Y64/IMUX_L11 INT_L_X4Y64/IMUX_L27 INT_L_X4Y64/SW2A0 INT_L_X4Y64/WL1BEG3 INT_L_X4Y65/IMUX_L2 INT_L_X4Y65/NL1BEG0 INT_L_X4Y65/NL1END_S3_0 INT_L_X4Y65/NW2BEG1 INT_L_X4Y65/SW2BEG0 INT_L_X4Y65/WL1BEG_N3 INT_L_X4Y65/WR1END1 INT_L_X4Y65/WW2A0 INT_L_X4Y66/NL1END0 INT_L_X4Y66/NN2BEG0 INT_L_X4Y66/NW2A1 INT_L_X4Y67/NN2A0 INT_L_X4Y67/NN2END_S2_0 INT_L_X4Y68/IMUX_L17 INT_L_X4Y68/IMUX_L8 INT_L_X4Y68/NN2END0 INT_R_X3Y64/ER1BEG1 INT_R_X3Y64/IMUX18 INT_R_X3Y64/IMUX2 INT_R_X3Y64/SW2END0 INT_R_X3Y64/WL1BEG2 INT_R_X3Y64/WL1END3 INT_R_X3Y65/IMUX0 INT_R_X3Y65/NW2BEG1 INT_R_X3Y65/WL1END_N1_3 INT_R_X3Y65/WW2END0 INT_R_X3Y66/IMUX18 INT_R_X3Y66/IMUX2 INT_R_X3Y66/IMUX26 INT_R_X3Y66/NN2BEG1 INT_R_X3Y66/NW2A1 INT_R_X3Y66/NW2END1 INT_R_X3Y67/NN2A1 INT_R_X3Y68/BYP_ALT4 INT_R_X3Y68/BYP_BOUNCE4 INT_R_X3Y68/IMUX11 INT_R_X3Y68/IMUX18 INT_R_X3Y68/IMUX22 INT_R_X3Y68/NN2END1 INT_R_X3Y68/NR1BEG1 INT_R_X3Y69/IMUX10 INT_R_X3Y69/IMUX2 INT_R_X3Y69/NR1END1 INT_R_X5Y65/LOGIC_OUTS8 INT_R_X5Y65/WR1BEG1 INT_R_X5Y65/WW2BEG0 
pips: CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X2Y66/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X3Y69/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y69/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y65/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X2Y64/INT_L.WL1END2->>IMUX_L6 INT_L_X2Y66/INT_L.NW2END1->>IMUX_L9 INT_L_X4Y64/INT_L.ER1END1->>IMUX_L11 INT_L_X4Y64/INT_L.ER1END1->>IMUX_L27 INT_L_X4Y65/INT_L.WR1END1->>IMUX_L2 INT_L_X4Y65/INT_L.WR1END1->>NL1BEG0 INT_L_X4Y65/INT_L.WR1END1->>NW2BEG1 INT_L_X4Y65/INT_L.WR1END1->>SW2BEG0 INT_L_X4Y65/INT_L.WR1END1->>WL1BEG_N3 INT_L_X4Y66/INT_L.NL1END0->>NN2BEG0 INT_L_X4Y68/INT_L.NN2END0->>IMUX_L17 INT_L_X4Y68/INT_L.NN2END0->>IMUX_L8 INT_R_X3Y64/INT_R.SW2END0->>ER1BEG1 INT_R_X3Y64/INT_R.SW2END0->>IMUX18 INT_R_X3Y64/INT_R.SW2END0->>IMUX2 INT_R_X3Y64/INT_R.WL1END3->>WL1BEG2 INT_R_X3Y65/INT_R.WL1END_N1_3->>IMUX0 INT_R_X3Y65/INT_R.WW2END0->>NW2BEG1 INT_R_X3Y66/INT_R.NW2END1->>IMUX18 INT_R_X3Y66/INT_R.NW2END1->>IMUX2 INT_R_X3Y66/INT_R.NW2END1->>IMUX26 INT_R_X3Y66/INT_R.NW2END1->>NN2BEG1 INT_R_X3Y68/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y68/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X3Y68/INT_R.NN2END1->>BYP_ALT4 INT_R_X3Y68/INT_R.NN2END1->>IMUX11 INT_R_X3Y68/INT_R.NN2END1->>IMUX18 INT_R_X3Y68/INT_R.NN2END1->>NR1BEG1 INT_R_X3Y69/INT_R.NR1END1->>IMUX10 INT_R_X3Y69/INT_R.NR1END1->>IMUX2 INT_R_X5Y65/INT_R.LOGIC_OUTS8->>WR1BEG1 INT_R_X5Y65/INT_R.LOGIC_OUTS8->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

r[brate][10]_i_2_n_0 - 
wires: CLBLL_L_X2Y67/CLBLL_LOGIC_OUTS8 CLBLL_L_X2Y67/CLBLL_L_A CLBLM_R_X3Y68/CLBLM_IMUX15 CLBLM_R_X3Y68/CLBLM_M_B1 INT_L_X2Y67/LOGIC_OUTS_L8 INT_L_X2Y67/NN2BEG0 INT_L_X2Y68/EL1BEG3 INT_L_X2Y68/NN2A0 INT_L_X2Y68/NN2END_S2_0 INT_L_X2Y69/EL1BEG_N3 INT_L_X2Y69/NN2END0 INT_R_X3Y68/EL1END3 INT_R_X3Y68/IMUX15 
pips: CLBLL_L_X2Y67/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X2Y67/INT_L.LOGIC_OUTS_L8->>NN2BEG0 INT_L_X2Y69/INT_L.NN2END0->>EL1BEG_N3 INT_R_X3Y68/INT_R.EL1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][11]_i_2_n_0 - 
wires: CLBLL_L_X2Y66/CLBLL_LOGIC_OUTS9 CLBLL_L_X2Y66/CLBLL_L_B CLBLM_R_X3Y66/CLBLM_IMUX11 CLBLM_R_X3Y66/CLBLM_M_A4 INT_L_X2Y64/NR1BEG1 INT_L_X2Y64/SS2END1 INT_L_X2Y65/NE2BEG1 INT_L_X2Y65/NR1END1 INT_L_X2Y65/SS2A1 INT_L_X2Y66/LOGIC_OUTS_L9 INT_L_X2Y66/NE2A1 INT_L_X2Y66/SS2BEG1 INT_R_X3Y66/IMUX11 INT_R_X3Y66/NE2END1 
pips: CLBLL_L_X2Y66/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X2Y64/INT_L.SS2END1->>NR1BEG1 INT_L_X2Y65/INT_L.NR1END1->>NE2BEG1 INT_L_X2Y66/INT_L.LOGIC_OUTS_L9->>SS2BEG1 INT_R_X3Y66/INT_R.NE2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][12]_i_2_n_0 - 
wires: CLBLL_L_X2Y67/CLBLL_LL_A CLBLL_L_X2Y67/CLBLL_LL_AMUX CLBLL_L_X2Y67/CLBLL_LOGIC_OUTS20 CLBLM_R_X3Y68/CLBLM_IMUX28 CLBLM_R_X3Y68/CLBLM_M_C4 INT_L_X2Y67/LOGIC_OUTS_L20 INT_L_X2Y67/NE2BEG2 INT_L_X2Y68/NE2A2 INT_R_X3Y68/IMUX28 INT_R_X3Y68/NE2END2 
pips: CLBLL_L_X2Y67/CLBLL_L.CLBLL_LL_A->>CLBLL_LL_AMUX CLBLL_L_X2Y67/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X2Y67/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_R_X3Y68/INT_R.NE2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][13]_i_2_n_0 - 
wires: CLBLL_L_X4Y68/CLBLL_IMUX2 CLBLL_L_X4Y68/CLBLL_LL_A2 CLBLL_L_X4Y68/CLBLL_SE2A1 CLBLM_R_X3Y68/CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y68/CLBLM_L_C CLBLM_R_X3Y68/CLBLM_SE2A1 INT_L_X2Y69/EL1BEG1 INT_L_X2Y69/NW2END2 INT_L_X4Y68/IMUX_L2 INT_L_X4Y68/SE2END1 INT_R_X3Y68/LOGIC_OUTS10 INT_R_X3Y68/NW2BEG2 INT_R_X3Y68/SE2A1 INT_R_X3Y69/EL1END1 INT_R_X3Y69/NW2A2 INT_R_X3Y69/SE2BEG1 
pips: CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X3Y68/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X2Y69/INT_L.NW2END2->>EL1BEG1 INT_L_X4Y68/INT_L.SE2END1->>IMUX_L2 INT_R_X3Y68/INT_R.LOGIC_OUTS10->>NW2BEG2 INT_R_X3Y69/INT_R.EL1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][17]_i_3_n_0 - 
wires: CLBLL_L_X2Y65/CLBLL_IMUX25 CLBLL_L_X2Y65/CLBLL_IMUX33 CLBLL_L_X2Y65/CLBLL_IMUX9 CLBLL_L_X2Y65/CLBLL_L_A5 CLBLL_L_X2Y65/CLBLL_L_B5 CLBLL_L_X2Y65/CLBLL_L_C1 CLBLL_L_X4Y62/CLBLL_ER1BEG1 CLBLL_L_X4Y62/CLBLL_IMUX11 CLBLL_L_X4Y62/CLBLL_LL_A4 CLBLL_L_X4Y63/CLBLL_IMUX18 CLBLL_L_X4Y63/CLBLL_IMUX2 CLBLL_L_X4Y63/CLBLL_IMUX35 CLBLL_L_X4Y63/CLBLL_IMUX41 CLBLL_L_X4Y63/CLBLL_LL_A2 CLBLL_L_X4Y63/CLBLL_LL_B2 CLBLL_L_X4Y63/CLBLL_LL_C6 CLBLL_L_X4Y63/CLBLL_L_D1 CLBLL_L_X4Y64/CLBLL_NW2A1 CLBLL_L_X4Y65/CLBLL_IMUX18 CLBLL_L_X4Y65/CLBLL_LL_B2 CLBLL_L_X4Y65/CLBLL_WW2A0 CLBLL_L_X4Y66/CLBLL_EL1BEG0 CLBLL_L_X4Y66/CLBLL_IMUX32 CLBLL_L_X4Y66/CLBLL_LL_C1 CLBLL_L_X4Y67/CLBLL_IMUX25 CLBLL_L_X4Y67/CLBLL_L_B5 CLBLM_R_X3Y62/CLBLM_ER1BEG1 CLBLM_R_X3Y62/CLBLM_IMUX0 CLBLM_R_X3Y62/CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y62/CLBLM_L_A3 CLBLM_R_X3Y62/CLBLM_M_A CLBLM_R_X3Y64/CLBLM_IMUX10 CLBLM_R_X3Y64/CLBLM_IMUX16 CLBLM_R_X3Y64/CLBLM_L_A4 CLBLM_R_X3Y64/CLBLM_L_B3 CLBLM_R_X3Y64/CLBLM_NW2A1 CLBLM_R_X3Y65/CLBLM_IMUX26 CLBLM_R_X3Y65/CLBLM_IMUX35 CLBLM_R_X3Y65/CLBLM_IMUX7 CLBLM_R_X3Y65/CLBLM_L_B4 CLBLM_R_X3Y65/CLBLM_M_A1 CLBLM_R_X3Y65/CLBLM_M_C6 CLBLM_R_X3Y65/CLBLM_WW2A0 CLBLM_R_X3Y66/CLBLM_EL1BEG0 CLBLM_R_X3Y66/CLBLM_IMUX10 CLBLM_R_X3Y66/CLBLM_IMUX23 CLBLM_R_X3Y66/CLBLM_IMUX27 CLBLM_R_X3Y66/CLBLM_L_A4 CLBLM_R_X3Y66/CLBLM_L_C3 CLBLM_R_X3Y66/CLBLM_M_B4 CLBLM_R_X3Y67/CLBLM_IMUX16 CLBLM_R_X3Y67/CLBLM_IMUX18 CLBLM_R_X3Y67/CLBLM_IMUX2 CLBLM_R_X3Y67/CLBLM_L_B3 CLBLM_R_X3Y67/CLBLM_M_A2 CLBLM_R_X3Y67/CLBLM_M_B2 CLBLM_R_X3Y68/CLBLM_IMUX10 CLBLM_R_X3Y68/CLBLM_IMUX2 CLBLM_R_X3Y68/CLBLM_L_A4 CLBLM_R_X3Y68/CLBLM_M_A2 CLBLM_R_X3Y69/CLBLM_IMUX4 CLBLM_R_X3Y69/CLBLM_IMUX9 CLBLM_R_X3Y69/CLBLM_L_A5 CLBLM_R_X3Y69/CLBLM_M_A6 CLBLM_R_X5Y65/CLBLM_IMUX30 CLBLM_R_X5Y65/CLBLM_IMUX6 CLBLM_R_X5Y65/CLBLM_L_A1 CLBLM_R_X5Y65/CLBLM_L_C5 INT_L_X2Y65/ER1BEG1 INT_L_X2Y65/IMUX_L25 INT_L_X2Y65/IMUX_L33 INT_L_X2Y65/IMUX_L9 INT_L_X2Y65/WW2END0 INT_L_X4Y62/ER1END1 INT_L_X4Y62/IMUX_L11 INT_L_X4Y62/NR1BEG1 INT_L_X4Y63/GFAN0 INT_L_X4Y63/IMUX_L18 INT_L_X4Y63/IMUX_L2 INT_L_X4Y63/IMUX_L35 INT_L_X4Y63/IMUX_L41 INT_L_X4Y63/NN2BEG1 INT_L_X4Y63/NR1END1 INT_L_X4Y63/NW2BEG1 INT_L_X4Y64/NN2A1 INT_L_X4Y64/NW2A1 INT_L_X4Y65/EL1BEG3 INT_L_X4Y65/EL1END_S3_0 INT_L_X4Y65/IMUX_L18 INT_L_X4Y65/NN2BEG1 INT_L_X4Y65/NN2END1 INT_L_X4Y65/WW2BEG0 INT_L_X4Y66/EL1BEG_N3 INT_L_X4Y66/EL1END0 INT_L_X4Y66/IMUX_L32 INT_L_X4Y66/NN2A1 INT_L_X4Y67/IMUX_L25 INT_L_X4Y67/NN2END1 INT_R_X3Y62/ER1BEG1 INT_R_X3Y62/IMUX0 INT_R_X3Y62/LOGIC_OUTS12 INT_R_X3Y62/NN2BEG0 INT_R_X3Y63/NN2A0 INT_R_X3Y63/NN2END_S2_0 INT_R_X3Y64/IMUX10 INT_R_X3Y64/IMUX16 INT_R_X3Y64/NN2END0 INT_R_X3Y64/NW2END1 INT_R_X3Y65/BYP_ALT5 INT_R_X3Y65/BYP_BOUNCE5 INT_R_X3Y65/ER1END1 INT_R_X3Y65/IMUX26 INT_R_X3Y65/IMUX35 INT_R_X3Y65/IMUX7 INT_R_X3Y65/NR1BEG1 INT_R_X3Y65/WW2A0 INT_R_X3Y66/EL1BEG0 INT_R_X3Y66/IMUX10 INT_R_X3Y66/IMUX23 INT_R_X3Y66/IMUX27 INT_R_X3Y66/NL1BEG0 INT_R_X3Y66/NL1END_S3_0 INT_R_X3Y66/NR1END1 INT_R_X3Y67/BYP_ALT0 INT_R_X3Y67/BYP_BOUNCE0 INT_R_X3Y67/IMUX16 INT_R_X3Y67/IMUX18 INT_R_X3Y67/IMUX2 INT_R_X3Y67/NL1END0 INT_R_X3Y67/NN2BEG0 INT_R_X3Y68/IMUX10 INT_R_X3Y68/IMUX2 INT_R_X3Y68/NN2A0 INT_R_X3Y68/NN2END_S2_0 INT_R_X3Y68/SR1BEG_S0 INT_R_X3Y69/BYP_ALT0 INT_R_X3Y69/BYP_BOUNCE0 INT_R_X3Y69/IMUX4 INT_R_X3Y69/IMUX9 INT_R_X3Y69/NN2END0 INT_R_X5Y65/EL1END3 INT_R_X5Y65/IMUX30 INT_R_X5Y65/IMUX6 
pips: CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y62/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X3Y62/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y62/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X3Y69/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X3Y69/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X2Y65/INT_L.WW2END0->>ER1BEG1 INT_L_X2Y65/INT_L.WW2END0->>IMUX_L25 INT_L_X2Y65/INT_L.WW2END0->>IMUX_L33 INT_L_X2Y65/INT_L.WW2END0->>IMUX_L9 INT_L_X4Y62/INT_L.ER1END1->>IMUX_L11 INT_L_X4Y62/INT_L.ER1END1->>NR1BEG1 INT_L_X4Y63/INT_L.GFAN0->>IMUX_L41 INT_L_X4Y63/INT_L.NR1END1->>GFAN0 INT_L_X4Y63/INT_L.NR1END1->>IMUX_L18 INT_L_X4Y63/INT_L.NR1END1->>IMUX_L2 INT_L_X4Y63/INT_L.NR1END1->>IMUX_L35 INT_L_X4Y63/INT_L.NR1END1->>NN2BEG1 INT_L_X4Y63/INT_L.NR1END1->>NW2BEG1 INT_L_X4Y65/INT_L.NN2END1->>IMUX_L18 INT_L_X4Y65/INT_L.NN2END1->>NN2BEG1 INT_L_X4Y65/INT_L.NN2END1->>WW2BEG0 INT_L_X4Y66/INT_L.EL1END0->>EL1BEG_N3 INT_L_X4Y66/INT_L.EL1END0->>IMUX_L32 INT_L_X4Y67/INT_L.NN2END1->>IMUX_L25 INT_R_X3Y62/INT_R.LOGIC_OUTS12->>ER1BEG1 INT_R_X3Y62/INT_R.LOGIC_OUTS12->>IMUX0 INT_R_X3Y62/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X3Y64/INT_R.NN2END0->>IMUX16 INT_R_X3Y64/INT_R.NW2END1->>IMUX10 INT_R_X3Y65/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X3Y65/INT_R.BYP_BOUNCE5->>IMUX7 INT_R_X3Y65/INT_R.ER1END1->>BYP_ALT5 INT_R_X3Y65/INT_R.ER1END1->>IMUX26 INT_R_X3Y65/INT_R.ER1END1->>IMUX35 INT_R_X3Y65/INT_R.ER1END1->>NR1BEG1 INT_R_X3Y66/INT_R.NL1END_S3_0->>IMUX23 INT_R_X3Y66/INT_R.NR1END1->>EL1BEG0 INT_R_X3Y66/INT_R.NR1END1->>IMUX10 INT_R_X3Y66/INT_R.NR1END1->>IMUX27 INT_R_X3Y66/INT_R.NR1END1->>NL1BEG0 INT_R_X3Y67/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y67/INT_R.BYP_BOUNCE0->>IMUX18 INT_R_X3Y67/INT_R.BYP_BOUNCE0->>IMUX2 INT_R_X3Y67/INT_R.NL1END0->>BYP_ALT0 INT_R_X3Y67/INT_R.NL1END0->>IMUX16 INT_R_X3Y67/INT_R.NL1END0->>NN2BEG0 INT_R_X3Y68/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X3Y68/INT_R.SR1BEG_S0->>IMUX10 INT_R_X3Y68/INT_R.SR1BEG_S0->>IMUX2 INT_R_X3Y69/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y69/INT_R.BYP_BOUNCE0->>IMUX4 INT_R_X3Y69/INT_R.NN2END0->>BYP_ALT0 INT_R_X3Y69/INT_R.NN2END0->>IMUX9 INT_R_X5Y65/INT_R.EL1END3->>IMUX30 INT_R_X5Y65/INT_R.EL1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 32, 

r[brate][17]_i_4_n_0 - 
wires: CLBLL_L_X4Y63/CLBLL_IMUX29 CLBLL_L_X4Y63/CLBLL_IMUX3 CLBLL_L_X4Y63/CLBLL_IMUX30 CLBLL_L_X4Y63/CLBLL_LL_C2 CLBLL_L_X4Y63/CLBLL_L_A2 CLBLL_L_X4Y63/CLBLL_L_C5 CLBLL_L_X4Y65/CLBLL_NW2A0 CLBLM_R_X3Y64/CLBLM_IMUX39 CLBLM_R_X3Y64/CLBLM_L_D3 CLBLM_R_X3Y65/CLBLM_NW2A0 CLBLM_R_X5Y64/CLBLM_IMUX30 CLBLM_R_X5Y64/CLBLM_IMUX6 CLBLM_R_X5Y64/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y64/CLBLM_L_A1 CLBLM_R_X5Y64/CLBLM_L_BMUX CLBLM_R_X5Y64/CLBLM_L_C5 CLBLM_R_X5Y65/CLBLM_IMUX23 CLBLM_R_X5Y65/CLBLM_IMUX46 CLBLM_R_X5Y65/CLBLM_L_C3 CLBLM_R_X5Y65/CLBLM_L_D5 INT_L_X4Y63/FAN_ALT3 INT_L_X4Y63/FAN_BOUNCE3 INT_L_X4Y63/IMUX_L29 INT_L_X4Y63/IMUX_L3 INT_L_X4Y63/IMUX_L30 INT_L_X4Y63/SW2END3 INT_L_X4Y64/NW2BEG0 INT_L_X4Y64/SW2END_N0_3 INT_L_X4Y65/NW2A0 INT_R_X3Y64/IMUX39 INT_R_X3Y64/NW2END_S0_0 INT_R_X3Y65/NW2END0 INT_R_X5Y63/SW2A3 INT_R_X5Y64/IMUX30 INT_R_X5Y64/IMUX6 INT_R_X5Y64/LOGIC_OUTS17 INT_R_X5Y64/NR1BEG3 INT_R_X5Y64/SW2BEG3 INT_R_X5Y65/IMUX23 INT_R_X5Y65/IMUX46 INT_R_X5Y65/NR1END3 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y64/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X4Y63/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y63/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X4Y63/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X4Y63/INT_L.SW2END3->>FAN_ALT3 INT_L_X4Y63/INT_L.SW2END3->>IMUX_L30 INT_L_X4Y64/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X3Y64/INT_R.NW2END_S0_0->>IMUX39 INT_R_X5Y64/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X5Y64/INT_R.LOGIC_OUTS17->>IMUX6 INT_R_X5Y64/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X5Y64/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X5Y65/INT_R.NR1END3->>IMUX23 INT_R_X5Y65/INT_R.NR1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[brate][17]_i_5_n_0 - 
wires: CLBLM_R_X5Y65/CLBLM_IMUX21 CLBLM_R_X5Y65/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y65/CLBLM_L_AMUX CLBLM_R_X5Y65/CLBLM_L_C4 INT_R_X5Y65/IMUX21 INT_R_X5Y65/LOGIC_OUTS16 
pips: CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y65/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y65/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][17]_i_7_n_0 - 
wires: CLBLL_L_X4Y64/CLBLL_WR1END2 CLBLM_R_X3Y64/CLBLM_IMUX20 CLBLM_R_X3Y64/CLBLM_L_C2 CLBLM_R_X3Y64/CLBLM_WR1END2 CLBLM_R_X5Y63/CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y63/CLBLM_M_B CLBLM_R_X5Y65/CLBLM_IMUX34 CLBLM_R_X5Y65/CLBLM_L_C6 INT_L_X4Y64/NW2END1 INT_L_X4Y64/WR1BEG2 INT_R_X3Y64/IMUX20 INT_R_X3Y64/WR1END2 INT_R_X5Y63/LOGIC_OUTS13 INT_R_X5Y63/NN2BEG1 INT_R_X5Y63/NW2BEG1 INT_R_X5Y64/NN2A1 INT_R_X5Y64/NW2A1 INT_R_X5Y65/IMUX34 INT_R_X5Y65/NN2END1 
pips: CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y63/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X4Y64/INT_L.NW2END1->>WR1BEG2 INT_R_X3Y64/INT_R.WR1END2->>IMUX20 INT_R_X5Y63/INT_R.LOGIC_OUTS13->>NN2BEG1 INT_R_X5Y63/INT_R.LOGIC_OUTS13->>NW2BEG1 INT_R_X5Y65/INT_R.NN2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[brate][1]_i_2_n_0 - 
wires: CLBLL_L_X4Y64/CLBLL_IMUX2 CLBLL_L_X4Y64/CLBLL_LL_A2 CLBLL_L_X4Y64/CLBLL_NE2A1 CLBLM_R_X3Y62/CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y62/CLBLM_L_B CLBLM_R_X3Y64/CLBLM_NE2A1 INT_L_X4Y64/IMUX_L2 INT_L_X4Y64/NE2END1 INT_R_X3Y62/LOGIC_OUTS9 INT_R_X3Y62/NR1BEG1 INT_R_X3Y63/NE2BEG1 INT_R_X3Y63/NR1END1 INT_R_X3Y64/NE2A1 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X3Y62/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X4Y64/INT_L.NE2END1->>IMUX_L2 INT_R_X3Y62/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X3Y63/INT_R.NR1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][2]_i_2_n_0 - 
wires: CLBLM_R_X3Y64/CLBLM_IMUX8 CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS22 CLBLM_R_X3Y64/CLBLM_M_A5 CLBLM_R_X3Y64/CLBLM_M_C CLBLM_R_X3Y64/CLBLM_M_CMUX INT_R_X3Y64/IMUX8 INT_R_X3Y64/LOGIC_OUTS22 
pips: CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X3Y64/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X3Y64/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X3Y64/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][3]_i_2_n_0 - 
wires: CLBLL_L_X4Y64/CLBLL_IMUX18 CLBLL_L_X4Y64/CLBLL_LL_B2 CLBLL_L_X4Y64/CLBLL_NE2A0 CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y63/CLBLM_M_A CLBLM_R_X3Y64/CLBLM_NE2A0 INT_L_X4Y63/NE2END_S3_0 INT_L_X4Y64/BYP_ALT0 INT_L_X4Y64/BYP_BOUNCE0 INT_L_X4Y64/IMUX_L18 INT_L_X4Y64/NE2END0 INT_R_X3Y63/LOGIC_OUTS12 INT_R_X3Y63/NE2BEG0 INT_R_X3Y64/NE2A0 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X3Y63/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X4Y64/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X4Y64/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X4Y64/INT_L.NE2END0->>BYP_ALT0 INT_R_X3Y63/INT_R.LOGIC_OUTS12->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][4]_i_2_n_0 - 
wires: CLBLL_L_X2Y63/CLBLL_LOGIC_OUTS8 CLBLL_L_X2Y63/CLBLL_L_A CLBLL_L_X2Y64/CLBLL_IMUX9 CLBLL_L_X2Y64/CLBLL_L_A5 INT_L_X2Y63/LOGIC_OUTS_L8 INT_L_X2Y63/NR1BEG0 INT_L_X2Y64/IMUX_L9 INT_L_X2Y64/NR1END0 
pips: CLBLL_L_X2Y63/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X2Y64/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X2Y63/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X2Y64/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][5]_i_2_n_0 - 
wires: CLBLM_R_X3Y62/CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y62/CLBLM_L_C CLBLM_R_X3Y64/CLBLM_IMUX12 CLBLM_R_X3Y64/CLBLM_M_B6 INT_R_X3Y62/LOGIC_OUTS10 INT_R_X3Y62/NN2BEG2 INT_R_X3Y63/NN2A2 INT_R_X3Y64/IMUX12 INT_R_X3Y64/NN2END2 
pips: CLBLM_R_X3Y62/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X3Y62/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X3Y64/INT_R.NN2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][6]_i_2_n_0 - 
wires: CLBLM_R_X3Y66/CLBLM_IMUX16 CLBLM_R_X3Y66/CLBLM_LOGIC_OUTS22 CLBLM_R_X3Y66/CLBLM_L_B3 CLBLM_R_X3Y66/CLBLM_M_C CLBLM_R_X3Y66/CLBLM_M_CMUX INT_R_X3Y66/IMUX16 INT_R_X3Y66/LOGIC_OUTS22 
pips: CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X3Y66/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X3Y66/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X3Y66/INT_R.LOGIC_OUTS22->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][7]_i_2_n_0 - 
wires: CLBLL_L_X4Y65/CLBLL_EL1BEG0 CLBLL_L_X4Y65/CLBLL_IMUX1 CLBLL_L_X4Y65/CLBLL_LL_A3 CLBLM_R_X3Y65/CLBLM_EL1BEG0 CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS13 CLBLM_R_X3Y65/CLBLM_M_B INT_L_X4Y64/EL1END_S3_0 INT_L_X4Y65/EL1END0 INT_L_X4Y65/IMUX_L1 INT_R_X3Y65/EL1BEG0 INT_R_X3Y65/LOGIC_OUTS13 
pips: CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X3Y65/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X4Y65/INT_L.EL1END0->>IMUX_L1 INT_R_X3Y65/INT_R.LOGIC_OUTS13->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][8]_i_2_n_0 - 
wires: CLBLL_L_X2Y65/CLBLL_LL_A CLBLL_L_X2Y65/CLBLL_LOGIC_OUTS12 CLBLL_L_X2Y66/CLBLL_IMUX0 CLBLL_L_X2Y66/CLBLL_L_A3 INT_L_X2Y65/LOGIC_OUTS_L12 INT_L_X2Y65/NR1BEG0 INT_L_X2Y66/IMUX_L0 INT_L_X2Y66/NR1END0 
pips: CLBLL_L_X2Y65/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_L_X2Y66/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X2Y65/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X2Y66/INT_L.NR1END0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[brate][9]_i_2_n_0 - 
wires: CLBLL_L_X4Y67/CLBLL_EL1BEG1 CLBLL_L_X4Y68/CLBLL_IMUX24 CLBLL_L_X4Y68/CLBLL_LL_B5 CLBLM_R_X3Y67/CLBLM_EL1BEG1 CLBLM_R_X3Y67/CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y67/CLBLM_M_C INT_L_X4Y67/EL1END1 INT_L_X4Y67/NR1BEG1 INT_L_X4Y68/GFAN0 INT_L_X4Y68/IMUX_L24 INT_L_X4Y68/NR1END1 INT_R_X3Y67/EL1BEG1 INT_R_X3Y67/LOGIC_OUTS14 
pips: CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X3Y67/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X4Y67/INT_L.EL1END1->>NR1BEG1 INT_L_X4Y68/INT_L.GFAN0->>IMUX_L24 INT_L_X4Y68/INT_L.NR1END1->>GFAN0 INT_R_X3Y67/INT_R.LOGIC_OUTS14->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[break]_i_2_n_0 - 
wires: CLBLL_L_X4Y63/CLBLL_EE2BEG2 CLBLL_L_X4Y63/CLBLL_IMUX14 CLBLL_L_X4Y63/CLBLL_IMUX6 CLBLL_L_X4Y63/CLBLL_L_A1 CLBLL_L_X4Y63/CLBLL_L_B1 CLBLM_R_X3Y63/CLBLM_EE2BEG2 CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y63/CLBLM_L_AMUX CLBLM_R_X5Y65/CLBLM_IMUX13 CLBLM_R_X5Y65/CLBLM_L_B6 INT_L_X4Y63/EE2A2 INT_L_X4Y63/IMUX_L14 INT_L_X4Y63/IMUX_L6 INT_L_X4Y63/WR1END3 INT_R_X3Y63/EE2BEG2 INT_R_X3Y63/LOGIC_OUTS16 INT_R_X5Y63/EE2END2 INT_R_X5Y63/NN2BEG2 INT_R_X5Y63/WR1BEG3 INT_R_X5Y64/NN2A2 INT_R_X5Y65/IMUX13 INT_R_X5Y65/NN2END2 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X3Y63/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X4Y63/INT_L.WR1END3->>IMUX_L14 INT_L_X4Y63/INT_L.WR1END3->>IMUX_L6 INT_R_X3Y63/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X5Y63/INT_R.EE2END2->>NN2BEG2 INT_R_X5Y63/INT_R.EE2END2->>WR1BEG3 INT_R_X5Y65/INT_R.NN2END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[break]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y62/INT_INTERFACE_WW2END0 BRAM_L_X6Y60/BRAM_WW2END0_2 CLBLL_L_X4Y63/CLBLL_IMUX10 CLBLL_L_X4Y63/CLBLL_L_A4 CLBLM_L_X8Y62/CLBLM_SW2A0 CLBLM_L_X8Y63/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y63/CLBLM_M_A CLBLM_R_X5Y62/CLBLM_WW2END0 CLBLM_R_X7Y62/CLBLM_SW2A0 INT_L_X4Y63/IMUX_L10 INT_L_X4Y63/NW2END1 INT_L_X6Y62/WW2A0 INT_L_X8Y62/SW2A0 INT_L_X8Y63/LOGIC_OUTS_L12 INT_L_X8Y63/SW2BEG0 INT_R_X5Y62/NW2BEG1 INT_R_X5Y62/WW2END0 INT_R_X5Y63/NW2A1 INT_R_X7Y62/SW2END0 INT_R_X7Y62/WW2BEG0 VBRK_X18Y65/VBRK_WW2END0 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X8Y63/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X4Y63/INT_L.NW2END1->>IMUX_L10 INT_L_X8Y63/INT_L.LOGIC_OUTS_L12->>SW2BEG0 INT_R_X5Y62/INT_R.WW2END0->>NW2BEG1 INT_R_X7Y62/INT_R.SW2END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[break]_i_4_n_0 - 
wires: CLBLM_L_X8Y63/CLBLM_IMUX8 CLBLM_L_X8Y63/CLBLM_M_A5 CLBLM_L_X8Y64/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y64/CLBLM_L_D INT_L_X8Y62/SS2END3 INT_L_X8Y63/IMUX_L8 INT_L_X8Y63/SS2A3 INT_L_X8Y63/SS2END_N0_3 INT_L_X8Y64/LOGIC_OUTS_L11 INT_L_X8Y64/SS2BEG3 
pips: CLBLM_L_X8Y63/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y64/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y63/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X8Y64/INT_L.LOGIC_OUTS_L11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[break]_i_5_n_0 - 
wires: CLBLM_L_X8Y63/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y63/CLBLM_L_B CLBLM_L_X8Y64/CLBLM_IMUX42 CLBLM_L_X8Y64/CLBLM_L_D6 INT_L_X8Y63/LOGIC_OUTS_L9 INT_L_X8Y63/NR1BEG1 INT_L_X8Y64/IMUX_L42 INT_L_X8Y64/NR1END1 
pips: CLBLM_L_X8Y63/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y64/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X8Y63/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X8Y64/INT_L.NR1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[dready]_i_2_n_0 - 
wires: CLBLM_R_X7Y63/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y63/CLBLM_L_C CLBLM_R_X7Y64/CLBLM_IMUX28 CLBLM_R_X7Y64/CLBLM_IMUX42 CLBLM_R_X7Y64/CLBLM_L_D6 CLBLM_R_X7Y64/CLBLM_M_C4 INT_R_X7Y63/LOGIC_OUTS10 INT_R_X7Y63/NL1BEG1 INT_R_X7Y63/NR1BEG2 INT_R_X7Y64/IMUX28 INT_R_X7Y64/IMUX42 INT_R_X7Y64/NL1END1 INT_R_X7Y64/NR1END2 
pips: CLBLM_R_X7Y63/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X7Y63/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X7Y63/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X7Y64/INT_R.NL1END1->>IMUX42 INT_R_X7Y64/INT_R.NR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[dready]_i_3_n_0 - 
wires: CLBLM_R_X7Y64/CLBLM_IMUX29 CLBLM_R_X7Y64/CLBLM_IMUX46 CLBLM_R_X7Y64/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y64/CLBLM_L_A CLBLM_R_X7Y64/CLBLM_L_D5 CLBLM_R_X7Y64/CLBLM_M_C2 INT_R_X7Y64/IMUX29 INT_R_X7Y64/IMUX46 INT_R_X7Y64/LOGIC_OUTS8 INT_R_X7Y64/NL1BEG_N3 
pips: CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y64/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y64/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X7Y64/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X7Y64/INT_R.NL1BEG_N3->>IMUX29 INT_R_X7Y64/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[frame]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y65/INT_INTERFACE_WW2END0 BRAM_L_X6Y65/BRAM_WW2END0_0 CLBLM_L_X8Y63/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y63/CLBLM_M_AMUX CLBLM_L_X8Y65/CLBLM_NW2A1 CLBLM_R_X5Y65/CLBLM_IMUX26 CLBLM_R_X5Y65/CLBLM_L_B4 CLBLM_R_X5Y65/CLBLM_WW2END0 CLBLM_R_X7Y65/CLBLM_NW2A1 INT_L_X6Y65/WW2A0 INT_L_X8Y63/LOGIC_OUTS_L20 INT_L_X8Y63/NL1BEG1 INT_L_X8Y64/NL1END1 INT_L_X8Y64/NW2BEG1 INT_L_X8Y65/NW2A1 INT_R_X5Y65/IMUX26 INT_R_X5Y65/WW2END0 INT_R_X7Y65/NW2END1 INT_R_X7Y65/WW2BEG0 VBRK_X18Y68/VBRK_WW2END0 
pips: CLBLM_L_X8Y63/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y65/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X8Y63/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X8Y64/INT_L.NL1END1->>NW2BEG1 INT_R_X5Y65/INT_R.WW2END0->>IMUX26 INT_R_X7Y65/INT_R.NW2END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

duarti[read] - 
wires: CLBLM_R_X7Y63/CLBLM_IMUX6 CLBLM_R_X7Y63/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y63/CLBLM_L_A1 CLBLM_R_X7Y63/CLBLM_L_D INT_R_X7Y63/IMUX6 INT_R_X7Y63/LOGIC_OUTS11 
pips: CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y63/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X7Y63/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rsempty]_i_3_n_0 - 
wires: CLBLM_R_X7Y63/CLBLM_IMUX10 CLBLM_R_X7Y63/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y63/CLBLM_L_A4 CLBLM_R_X7Y63/CLBLM_L_B INT_R_X7Y63/IMUX10 INT_R_X7Y63/LOGIC_OUTS9 
pips: CLBLM_R_X7Y63/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y63/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y63/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rxen]_i_2_n_0 - 
wires: CLBLL_L_X4Y63/CLBLL_IMUX34 CLBLL_L_X4Y63/CLBLL_L_C6 CLBLM_R_X5Y63/CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y63/CLBLM_M_A INT_L_X4Y63/IMUX_L34 INT_L_X4Y63/WR1END1 INT_R_X5Y63/LOGIC_OUTS12 INT_R_X5Y63/WR1BEG1 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X5Y63/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X4Y63/INT_L.WR1END1->>IMUX_L34 INT_R_X5Y63/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][16]_i_3_n_0 - 
wires: CLBLL_L_X2Y65/CLBLL_IMUX21 CLBLL_L_X2Y65/CLBLL_IMUX5 CLBLL_L_X2Y65/CLBLL_L_A6 CLBLL_L_X2Y65/CLBLL_L_C4 CLBLL_L_X4Y62/CLBLL_IMUX4 CLBLL_L_X4Y62/CLBLL_LL_A6 CLBLL_L_X4Y62/CLBLL_SE2A2 CLBLL_L_X4Y63/CLBLL_EL1BEG1 CLBLL_L_X4Y63/CLBLL_IMUX11 CLBLL_L_X4Y63/CLBLL_IMUX12 CLBLL_L_X4Y63/CLBLL_LL_A4 CLBLL_L_X4Y63/CLBLL_LL_B6 CLBLL_L_X4Y64/CLBLL_NE2A2 CLBLL_L_X4Y66/CLBLL_IMUX12 CLBLL_L_X4Y66/CLBLL_IMUX28 CLBLL_L_X4Y66/CLBLL_IMUX4 CLBLL_L_X4Y66/CLBLL_LL_A6 CLBLL_L_X4Y66/CLBLL_LL_B6 CLBLL_L_X4Y66/CLBLL_LL_C4 CLBLL_L_X4Y66/CLBLL_SE2A2 CLBLM_R_X3Y62/CLBLM_IMUX5 CLBLM_R_X3Y62/CLBLM_L_A6 CLBLM_R_X3Y62/CLBLM_SE2A2 CLBLM_R_X3Y63/CLBLM_EL1BEG1 CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y63/CLBLM_L_C CLBLM_R_X3Y64/CLBLM_IMUX9 CLBLM_R_X3Y64/CLBLM_L_A5 CLBLM_R_X3Y64/CLBLM_NE2A2 CLBLM_R_X3Y65/CLBLM_IMUX4 CLBLM_R_X3Y65/CLBLM_M_A6 CLBLM_R_X3Y66/CLBLM_SE2A2 CLBLM_R_X3Y67/CLBLM_IMUX12 CLBLM_R_X3Y67/CLBLM_IMUX13 CLBLM_R_X3Y67/CLBLM_IMUX4 CLBLM_R_X3Y67/CLBLM_L_B6 CLBLM_R_X3Y67/CLBLM_M_A6 CLBLM_R_X3Y67/CLBLM_M_B6 CLBLM_R_X3Y68/CLBLM_IMUX13 CLBLM_R_X3Y68/CLBLM_IMUX5 CLBLM_R_X3Y68/CLBLM_L_A6 CLBLM_R_X3Y68/CLBLM_L_B6 INT_L_X2Y63/NN2BEG2 INT_L_X2Y63/WL1END1 INT_L_X2Y64/NN2A2 INT_L_X2Y65/IMUX_L21 INT_L_X2Y65/IMUX_L5 INT_L_X2Y65/NN2END2 INT_L_X2Y66/NE2BEG2 INT_L_X2Y66/NW2END2 INT_L_X2Y67/NE2A2 INT_L_X4Y62/IMUX_L4 INT_L_X4Y62/NR1BEG2 INT_L_X4Y62/SE2END2 INT_L_X4Y63/EL1END1 INT_L_X4Y63/IMUX_L11 INT_L_X4Y63/IMUX_L12 INT_L_X4Y63/NR1END2 INT_L_X4Y64/NE2END2 INT_L_X4Y64/NN2BEG2 INT_L_X4Y65/NN2A2 INT_L_X4Y66/IMUX_L12 INT_L_X4Y66/IMUX_L28 INT_L_X4Y66/IMUX_L4 INT_L_X4Y66/NN2END2 INT_L_X4Y66/SE2END2 INT_R_X3Y62/IMUX5 INT_R_X3Y62/SE2A2 INT_R_X3Y62/SL1END2 INT_R_X3Y63/BYP_ALT3 INT_R_X3Y63/BYP_BOUNCE3 INT_R_X3Y63/EL1BEG1 INT_R_X3Y63/LOGIC_OUTS10 INT_R_X3Y63/NE2BEG2 INT_R_X3Y63/NN2BEG2 INT_R_X3Y63/SE2BEG2 INT_R_X3Y63/SL1BEG2 INT_R_X3Y63/WL1BEG1 INT_R_X3Y64/BYP_BOUNCE_N3_3 INT_R_X3Y64/IMUX9 INT_R_X3Y64/NE2A2 INT_R_X3Y64/NN2A2 INT_R_X3Y65/IMUX4 INT_R_X3Y65/NN2END2 INT_R_X3Y65/NW2BEG2 INT_R_X3Y66/NW2A2 INT_R_X3Y66/SE2A2 INT_R_X3Y67/IMUX12 INT_R_X3Y67/IMUX13 INT_R_X3Y67/IMUX4 INT_R_X3Y67/NE2END2 INT_R_X3Y67/NR1BEG2 INT_R_X3Y67/SE2BEG2 INT_R_X3Y68/IMUX13 INT_R_X3Y68/IMUX5 INT_R_X3Y68/NR1END2 
pips: CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y62/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X3Y62/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y63/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X2Y63/INT_L.WL1END1->>NN2BEG2 INT_L_X2Y65/INT_L.NN2END2->>IMUX_L21 INT_L_X2Y65/INT_L.NN2END2->>IMUX_L5 INT_L_X2Y66/INT_L.NW2END2->>NE2BEG2 INT_L_X4Y62/INT_L.SE2END2->>IMUX_L4 INT_L_X4Y62/INT_L.SE2END2->>NR1BEG2 INT_L_X4Y63/INT_L.EL1END1->>IMUX_L11 INT_L_X4Y63/INT_L.NR1END2->>IMUX_L12 INT_L_X4Y64/INT_L.NE2END2->>NN2BEG2 INT_L_X4Y66/INT_L.NN2END2->>IMUX_L28 INT_L_X4Y66/INT_L.SE2END2->>IMUX_L12 INT_L_X4Y66/INT_L.SE2END2->>IMUX_L4 INT_R_X3Y62/INT_R.SL1END2->>IMUX5 INT_R_X3Y63/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X3Y63/INT_R.LOGIC_OUTS10->>BYP_ALT3 INT_R_X3Y63/INT_R.LOGIC_OUTS10->>EL1BEG1 INT_R_X3Y63/INT_R.LOGIC_OUTS10->>NE2BEG2 INT_R_X3Y63/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X3Y63/INT_R.LOGIC_OUTS10->>SE2BEG2 INT_R_X3Y63/INT_R.LOGIC_OUTS10->>SL1BEG2 INT_R_X3Y63/INT_R.LOGIC_OUTS10->>WL1BEG1 INT_R_X3Y64/INT_R.BYP_BOUNCE_N3_3->>IMUX9 INT_R_X3Y65/INT_R.NN2END2->>IMUX4 INT_R_X3Y65/INT_R.NN2END2->>NW2BEG2 INT_R_X3Y67/INT_R.NE2END2->>IMUX12 INT_R_X3Y67/INT_R.NE2END2->>IMUX13 INT_R_X3Y67/INT_R.NE2END2->>IMUX4 INT_R_X3Y67/INT_R.NE2END2->>NR1BEG2 INT_R_X3Y67/INT_R.NE2END2->>SE2BEG2 INT_R_X3Y68/INT_R.NR1END2->>IMUX13 INT_R_X3Y68/INT_R.NR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

r[scaler][0]_i_2_n_0 - 
wires: CLBLM_R_X3Y64/CLBLM_IMUX5 CLBLM_R_X3Y64/CLBLM_L_A6 CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y65/CLBLM_L_C INT_R_X3Y64/IMUX5 INT_R_X3Y64/SL1END2 INT_R_X3Y65/LOGIC_OUTS10 INT_R_X3Y65/SL1BEG2 
pips: CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y65/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X3Y64/INT_R.SL1END2->>IMUX5 INT_R_X3Y65/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][17]_i_7_n_0 - 
wires: CLBLL_L_X4Y63/CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y63/CLBLL_L_D CLBLL_L_X4Y63/CLBLL_WL1END2 CLBLL_L_X4Y64/CLBLL_IMUX19 CLBLL_L_X4Y64/CLBLL_IMUX22 CLBLL_L_X4Y64/CLBLL_IMUX30 CLBLL_L_X4Y64/CLBLL_IMUX44 CLBLL_L_X4Y64/CLBLL_IMUX6 CLBLL_L_X4Y64/CLBLL_LL_C3 CLBLL_L_X4Y64/CLBLL_LL_D4 CLBLL_L_X4Y64/CLBLL_L_A1 CLBLL_L_X4Y64/CLBLL_L_B2 CLBLL_L_X4Y64/CLBLL_L_C5 CLBLL_L_X4Y64/CLBLL_WR1END0 CLBLL_L_X4Y65/CLBLL_IMUX32 CLBLL_L_X4Y65/CLBLL_LL_C1 CLBLL_L_X4Y66/CLBLL_NW2A3 CLBLL_L_X4Y66/CLBLL_WR1END0 CLBLL_L_X4Y67/CLBLL_IMUX37 CLBLL_L_X4Y67/CLBLL_IMUX38 CLBLL_L_X4Y67/CLBLL_LL_D3 CLBLL_L_X4Y67/CLBLL_L_D4 CLBLL_L_X4Y67/CLBLL_NW2A3 CLBLL_L_X4Y68/CLBLL_IMUX14 CLBLL_L_X4Y68/CLBLL_IMUX30 CLBLL_L_X4Y68/CLBLL_L_B1 CLBLL_L_X4Y68/CLBLL_L_C5 CLBLM_R_X3Y63/CLBLM_WL1END2 CLBLM_R_X3Y64/CLBLM_IMUX34 CLBLM_R_X3Y64/CLBLM_L_C6 CLBLM_R_X3Y64/CLBLM_WR1END0 CLBLM_R_X3Y65/CLBLM_IMUX23 CLBLM_R_X3Y65/CLBLM_IMUX31 CLBLM_R_X3Y65/CLBLM_L_C3 CLBLM_R_X3Y65/CLBLM_M_C5 CLBLM_R_X3Y66/CLBLM_IMUX30 CLBLM_R_X3Y66/CLBLM_L_C5 CLBLM_R_X3Y66/CLBLM_NW2A3 CLBLM_R_X3Y66/CLBLM_WR1END0 CLBLM_R_X3Y67/CLBLM_IMUX21 CLBLM_R_X3Y67/CLBLM_L_C4 CLBLM_R_X3Y67/CLBLM_NW2A3 INT_L_X4Y63/LOGIC_OUTS_L11 INT_L_X4Y63/NL1BEG2 INT_L_X4Y63/NN2BEG3 INT_L_X4Y63/NR1BEG3 INT_L_X4Y63/WL1BEG2 INT_L_X4Y63/WR1BEG_S0 INT_L_X4Y64/BYP_ALT6 INT_L_X4Y64/BYP_BOUNCE6 INT_L_X4Y64/IMUX_L19 INT_L_X4Y64/IMUX_L22 INT_L_X4Y64/IMUX_L30 INT_L_X4Y64/IMUX_L44 INT_L_X4Y64/IMUX_L6 INT_L_X4Y64/NL1END2 INT_L_X4Y64/NN2A3 INT_L_X4Y64/NR1END3 INT_L_X4Y64/WR1BEG0 INT_L_X4Y65/BYP_BOUNCE_N3_6 INT_L_X4Y65/IMUX_L32 INT_L_X4Y65/NN2BEG3 INT_L_X4Y65/NN2END3 INT_L_X4Y65/NR1BEG3 INT_L_X4Y65/NW2BEG3 INT_L_X4Y65/WR1BEG_S0 INT_L_X4Y66/NN2A3 INT_L_X4Y66/NR1END3 INT_L_X4Y66/NW2A3 INT_L_X4Y66/NW2BEG3 INT_L_X4Y66/WR1BEG0 INT_L_X4Y67/IMUX_L37 INT_L_X4Y67/IMUX_L38 INT_L_X4Y67/NN2END3 INT_L_X4Y67/NR1BEG3 INT_L_X4Y67/NW2A3 INT_L_X4Y68/IMUX_L14 INT_L_X4Y68/IMUX_L30 INT_L_X4Y68/NR1END3 INT_R_X3Y63/NN2BEG3 INT_R_X3Y63/WL1END2 INT_R_X3Y63/WR1END_S1_0 INT_R_X3Y64/BYP_ALT0 INT_R_X3Y64/BYP_BOUNCE0 INT_R_X3Y64/IMUX34 INT_R_X3Y64/NN2A3 INT_R_X3Y64/WR1END0 INT_R_X3Y65/IMUX23 INT_R_X3Y65/IMUX31 INT_R_X3Y65/NN2END3 INT_R_X3Y65/WR1END_S1_0 INT_R_X3Y66/IMUX30 INT_R_X3Y66/NW2END3 INT_R_X3Y66/WR1END0 INT_R_X3Y67/IMUX21 INT_R_X3Y67/NW2END3 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X3Y66/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X4Y63/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X4Y63/INT_L.LOGIC_OUTS_L11->>NN2BEG3 INT_L_X4Y63/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X4Y63/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_L_X4Y63/INT_L.LOGIC_OUTS_L11->>WR1BEG_S0 INT_L_X4Y64/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X4Y64/INT_L.NL1END2->>IMUX_L19 INT_L_X4Y64/INT_L.NL1END2->>IMUX_L44 INT_L_X4Y64/INT_L.NR1END3->>BYP_ALT6 INT_L_X4Y64/INT_L.NR1END3->>IMUX_L22 INT_L_X4Y64/INT_L.NR1END3->>IMUX_L30 INT_L_X4Y64/INT_L.NR1END3->>IMUX_L6 INT_L_X4Y65/INT_L.BYP_BOUNCE_N3_6->>IMUX_L32 INT_L_X4Y65/INT_L.NN2END3->>NN2BEG3 INT_L_X4Y65/INT_L.NN2END3->>NR1BEG3 INT_L_X4Y65/INT_L.NN2END3->>NW2BEG3 INT_L_X4Y65/INT_L.NN2END3->>WR1BEG_S0 INT_L_X4Y66/INT_L.NR1END3->>NW2BEG3 INT_L_X4Y67/INT_L.NN2END3->>IMUX_L37 INT_L_X4Y67/INT_L.NN2END3->>IMUX_L38 INT_L_X4Y67/INT_L.NN2END3->>NR1BEG3 INT_L_X4Y68/INT_L.NR1END3->>IMUX_L14 INT_L_X4Y68/INT_L.NR1END3->>IMUX_L30 INT_R_X3Y63/INT_R.WL1END2->>NN2BEG3 INT_R_X3Y64/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y64/INT_R.BYP_BOUNCE0->>IMUX34 INT_R_X3Y64/INT_R.WR1END0->>BYP_ALT0 INT_R_X3Y65/INT_R.NN2END3->>IMUX23 INT_R_X3Y65/INT_R.WR1END_S1_0->>IMUX31 INT_R_X3Y66/INT_R.NW2END3->>IMUX30 INT_R_X3Y67/INT_R.NW2END3->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

r[scaler][17]_i_5_n_0 - 
wires: CLBLL_L_X4Y64/CLBLL_IMUX10 CLBLL_L_X4Y64/CLBLL_IMUX26 CLBLL_L_X4Y64/CLBLL_IMUX34 CLBLL_L_X4Y64/CLBLL_IMUX35 CLBLL_L_X4Y64/CLBLL_IMUX43 CLBLL_L_X4Y64/CLBLL_LL_C6 CLBLL_L_X4Y64/CLBLL_LL_D6 CLBLL_L_X4Y64/CLBLL_L_A4 CLBLL_L_X4Y64/CLBLL_L_B4 CLBLL_L_X4Y64/CLBLL_L_C6 CLBLL_L_X4Y64/CLBLL_SE2A1 CLBLL_L_X4Y65/CLBLL_IMUX22 CLBLL_L_X4Y65/CLBLL_LL_C3 CLBLL_L_X4Y66/CLBLL_IMUX2 CLBLL_L_X4Y66/CLBLL_LL_A2 CLBLL_L_X4Y66/CLBLL_NE2A1 CLBLL_L_X4Y67/CLBLL_IMUX36 CLBLL_L_X4Y67/CLBLL_IMUX40 CLBLL_L_X4Y67/CLBLL_LL_D1 CLBLL_L_X4Y67/CLBLL_L_D2 CLBLL_L_X4Y67/CLBLL_WL1END0 CLBLL_L_X4Y68/CLBLL_IMUX26 CLBLL_L_X4Y68/CLBLL_IMUX33 CLBLL_L_X4Y68/CLBLL_L_B4 CLBLL_L_X4Y68/CLBLL_L_C1 CLBLL_L_X4Y68/CLBLL_WR1END1 CLBLM_R_X3Y64/CLBLM_IMUX19 CLBLM_R_X3Y64/CLBLM_L_B2 CLBLM_R_X3Y64/CLBLM_SE2A1 CLBLM_R_X3Y65/CLBLM_IMUX22 CLBLM_R_X3Y65/CLBLM_IMUX34 CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y65/CLBLM_L_B CLBLM_R_X3Y65/CLBLM_L_C6 CLBLM_R_X3Y65/CLBLM_M_C3 CLBLM_R_X3Y66/CLBLM_NE2A1 CLBLM_R_X3Y67/CLBLM_IMUX10 CLBLM_R_X3Y67/CLBLM_IMUX20 CLBLM_R_X3Y67/CLBLM_L_A4 CLBLM_R_X3Y67/CLBLM_L_C2 CLBLM_R_X3Y67/CLBLM_WL1END0 CLBLM_R_X3Y68/CLBLM_IMUX25 CLBLM_R_X3Y68/CLBLM_L_B5 CLBLM_R_X3Y68/CLBLM_WR1END1 INT_L_X4Y64/IMUX_L10 INT_L_X4Y64/IMUX_L26 INT_L_X4Y64/IMUX_L34 INT_L_X4Y64/IMUX_L35 INT_L_X4Y64/IMUX_L43 INT_L_X4Y64/SE2END1 INT_L_X4Y65/FAN_BOUNCE_S3_2 INT_L_X4Y65/IMUX_L22 INT_L_X4Y66/FAN_ALT2 INT_L_X4Y66/FAN_BOUNCE2 INT_L_X4Y66/IMUX_L2 INT_L_X4Y66/NE2END1 INT_L_X4Y66/NL1BEG0 INT_L_X4Y66/NL1END_S3_0 INT_L_X4Y66/NN2BEG1 INT_L_X4Y67/IMUX_L36 INT_L_X4Y67/IMUX_L40 INT_L_X4Y67/NL1END0 INT_L_X4Y67/NN2A1 INT_L_X4Y67/NR1BEG0 INT_L_X4Y67/SR1END1 INT_L_X4Y67/WL1BEG0 INT_L_X4Y68/IMUX_L26 INT_L_X4Y68/IMUX_L33 INT_L_X4Y68/NN2END1 INT_L_X4Y68/NR1END0 INT_L_X4Y68/SR1BEG1 INT_L_X4Y68/WR1BEG1 INT_R_X3Y64/IMUX19 INT_R_X3Y64/SE2A1 INT_R_X3Y64/SL1END1 INT_R_X3Y65/BYP_ALT4 INT_R_X3Y65/BYP_BOUNCE4 INT_R_X3Y65/IMUX22 INT_R_X3Y65/IMUX34 INT_R_X3Y65/LOGIC_OUTS9 INT_R_X3Y65/NE2BEG1 INT_R_X3Y65/SE2BEG1 INT_R_X3Y65/SL1BEG1 INT_R_X3Y66/NE2A1 INT_R_X3Y67/IMUX10 INT_R_X3Y67/IMUX20 INT_R_X3Y67/SR1END1 INT_R_X3Y67/WL1END0 INT_R_X3Y68/IMUX25 INT_R_X3Y68/SR1BEG1 INT_R_X3Y68/WR1END1 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X3Y65/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X4Y64/INT_L.SE2END1->>IMUX_L10 INT_L_X4Y64/INT_L.SE2END1->>IMUX_L26 INT_L_X4Y64/INT_L.SE2END1->>IMUX_L34 INT_L_X4Y64/INT_L.SE2END1->>IMUX_L35 INT_L_X4Y64/INT_L.SE2END1->>IMUX_L43 INT_L_X4Y65/INT_L.FAN_BOUNCE_S3_2->>IMUX_L22 INT_L_X4Y66/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y66/INT_L.NE2END1->>FAN_ALT2 INT_L_X4Y66/INT_L.NE2END1->>IMUX_L2 INT_L_X4Y66/INT_L.NE2END1->>NL1BEG0 INT_L_X4Y66/INT_L.NE2END1->>NN2BEG1 INT_L_X4Y67/INT_L.NL1END0->>IMUX_L40 INT_L_X4Y67/INT_L.NL1END0->>NR1BEG0 INT_L_X4Y67/INT_L.SR1END1->>IMUX_L36 INT_L_X4Y67/INT_L.SR1END1->>WL1BEG0 INT_L_X4Y68/INT_L.NN2END1->>IMUX_L26 INT_L_X4Y68/INT_L.NN2END1->>SR1BEG1 INT_L_X4Y68/INT_L.NR1END0->>IMUX_L33 INT_L_X4Y68/INT_L.NR1END0->>WR1BEG1 INT_R_X3Y64/INT_R.SL1END1->>IMUX19 INT_R_X3Y65/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y65/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X3Y65/INT_R.LOGIC_OUTS9->>BYP_ALT4 INT_R_X3Y65/INT_R.LOGIC_OUTS9->>IMUX34 INT_R_X3Y65/INT_R.LOGIC_OUTS9->>NE2BEG1 INT_R_X3Y65/INT_R.LOGIC_OUTS9->>SE2BEG1 INT_R_X3Y65/INT_R.LOGIC_OUTS9->>SL1BEG1 INT_R_X3Y67/INT_R.SR1END1->>IMUX20 INT_R_X3Y67/INT_R.WL1END0->>IMUX10 INT_R_X3Y68/INT_R.WR1END1->>IMUX25 INT_R_X3Y68/INT_R.WR1END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

r[scaler][17]_i_4_n_0 - 
wires: CLBLL_L_X4Y64/CLBLL_IMUX13 CLBLL_L_X4Y64/CLBLL_IMUX21 CLBLL_L_X4Y64/CLBLL_IMUX31 CLBLL_L_X4Y64/CLBLL_IMUX47 CLBLL_L_X4Y64/CLBLL_IMUX5 CLBLL_L_X4Y64/CLBLL_LL_C5 CLBLL_L_X4Y64/CLBLL_LL_D5 CLBLL_L_X4Y64/CLBLL_L_A6 CLBLL_L_X4Y64/CLBLL_L_B6 CLBLL_L_X4Y64/CLBLL_L_C4 CLBLL_L_X4Y64/CLBLL_SE2A3 CLBLL_L_X4Y65/CLBLL_EL1BEG2 CLBLL_L_X4Y65/CLBLL_IMUX28 CLBLL_L_X4Y65/CLBLL_LL_C4 CLBLL_L_X4Y66/CLBLL_IMUX7 CLBLL_L_X4Y66/CLBLL_LL_A1 CLBLL_L_X4Y66/CLBLL_NE2A3 CLBLL_L_X4Y67/CLBLL_EL1BEG2 CLBLL_L_X4Y67/CLBLL_IMUX42 CLBLL_L_X4Y67/CLBLL_IMUX43 CLBLL_L_X4Y67/CLBLL_LL_D6 CLBLL_L_X4Y67/CLBLL_L_D6 CLBLL_L_X4Y68/CLBLL_IMUX13 CLBLL_L_X4Y68/CLBLL_IMUX21 CLBLL_L_X4Y68/CLBLL_L_B6 CLBLL_L_X4Y68/CLBLL_L_C4 CLBLL_L_X4Y68/CLBLL_NE2A3 CLBLM_R_X3Y64/CLBLM_SE2A3 CLBLM_R_X3Y65/CLBLM_EL1BEG2 CLBLM_R_X3Y65/CLBLM_IMUX30 CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS17 CLBLM_R_X3Y65/CLBLM_L_BMUX CLBLM_R_X3Y65/CLBLM_L_C5 CLBLM_R_X3Y66/CLBLM_NE2A3 CLBLM_R_X3Y67/CLBLM_EL1BEG2 CLBLM_R_X3Y67/CLBLM_IMUX30 CLBLM_R_X3Y67/CLBLM_IMUX6 CLBLM_R_X3Y67/CLBLM_L_A1 CLBLM_R_X3Y67/CLBLM_L_C5 CLBLM_R_X3Y68/CLBLM_IMUX26 CLBLM_R_X3Y68/CLBLM_L_B4 CLBLM_R_X3Y68/CLBLM_NE2A3 INT_L_X4Y64/FAN_ALT3 INT_L_X4Y64/FAN_BOUNCE3 INT_L_X4Y64/IMUX_L13 INT_L_X4Y64/IMUX_L21 INT_L_X4Y64/IMUX_L31 INT_L_X4Y64/IMUX_L47 INT_L_X4Y64/IMUX_L5 INT_L_X4Y64/SE2END3 INT_L_X4Y65/EL1END2 INT_L_X4Y65/IMUX_L28 INT_L_X4Y66/BYP_ALT6 INT_L_X4Y66/BYP_BOUNCE6 INT_L_X4Y66/IMUX_L7 INT_L_X4Y66/NE2END3 INT_L_X4Y67/BYP_BOUNCE_N3_6 INT_L_X4Y67/EL1END2 INT_L_X4Y67/IMUX_L42 INT_L_X4Y67/IMUX_L43 INT_L_X4Y68/FAN_ALT3 INT_L_X4Y68/FAN_BOUNCE3 INT_L_X4Y68/IMUX_L13 INT_L_X4Y68/IMUX_L21 INT_L_X4Y68/NE2END3 INT_R_X3Y64/SE2A3 INT_R_X3Y65/EL1BEG2 INT_R_X3Y65/IMUX30 INT_R_X3Y65/LOGIC_OUTS17 INT_R_X3Y65/NE2BEG3 INT_R_X3Y65/NN2BEG3 INT_R_X3Y65/SE2BEG3 INT_R_X3Y66/NE2A3 INT_R_X3Y66/NN2A3 INT_R_X3Y67/BYP_ALT6 INT_R_X3Y67/BYP_BOUNCE6 INT_R_X3Y67/EL1BEG2 INT_R_X3Y67/IMUX30 INT_R_X3Y67/IMUX6 INT_R_X3Y67/NE2BEG3 INT_R_X3Y67/NN2END3 INT_R_X3Y68/BYP_BOUNCE_N3_6 INT_R_X3Y68/IMUX26 INT_R_X3Y68/NE2A3 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X4Y64/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y65/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y67/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y68/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X3Y65/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X4Y64/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y64/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X4Y64/INT_L.FAN_BOUNCE3->>IMUX_L21 INT_L_X4Y64/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X4Y64/INT_L.SE2END3->>FAN_ALT3 INT_L_X4Y64/INT_L.SE2END3->>IMUX_L31 INT_L_X4Y64/INT_L.SE2END3->>IMUX_L47 INT_L_X4Y65/INT_L.EL1END2->>IMUX_L28 INT_L_X4Y66/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X4Y66/INT_L.NE2END3->>BYP_ALT6 INT_L_X4Y66/INT_L.NE2END3->>IMUX_L7 INT_L_X4Y67/INT_L.BYP_BOUNCE_N3_6->>IMUX_L42 INT_L_X4Y67/INT_L.EL1END2->>IMUX_L43 INT_L_X4Y68/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y68/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X4Y68/INT_L.FAN_BOUNCE3->>IMUX_L21 INT_L_X4Y68/INT_L.NE2END3->>FAN_ALT3 INT_R_X3Y65/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X3Y65/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X3Y65/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X3Y65/INT_R.LOGIC_OUTS17->>NN2BEG3 INT_R_X3Y65/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X3Y67/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X3Y67/INT_R.NN2END3->>BYP_ALT6 INT_R_X3Y67/INT_R.NN2END3->>EL1BEG2 INT_R_X3Y67/INT_R.NN2END3->>IMUX30 INT_R_X3Y67/INT_R.NN2END3->>IMUX6 INT_R_X3Y67/INT_R.NN2END3->>NE2BEG3 INT_R_X3Y68/INT_R.BYP_BOUNCE_N3_6->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

r[scaler][10]_i_2_n_0 - 
wires: CLBLL_L_X4Y66/CLBLL_SW2A3 CLBLL_L_X4Y67/CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y67/CLBLL_L_D CLBLM_R_X3Y66/CLBLM_SW2A3 CLBLM_R_X3Y67/CLBLM_IMUX8 CLBLM_R_X3Y67/CLBLM_M_A5 INT_L_X4Y66/SW2A3 INT_L_X4Y67/LOGIC_OUTS_L11 INT_L_X4Y67/SW2BEG3 INT_R_X3Y66/SW2END3 INT_R_X3Y67/IMUX8 INT_R_X3Y67/SW2END_N0_3 
pips: CLBLL_L_X4Y67/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X4Y67/INT_L.LOGIC_OUTS_L11->>SW2BEG3 INT_R_X3Y67/INT_R.SW2END_N0_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][11]_i_2_n_0 - 
wires: CLBLL_L_X2Y65/CLBLL_IMUX3 CLBLL_L_X2Y65/CLBLL_L_A2 CLBLL_L_X4Y65/CLBLL_LL_B CLBLL_L_X4Y65/CLBLL_LOGIC_OUTS13 CLBLL_L_X4Y65/CLBLL_WW2A1 CLBLM_R_X3Y65/CLBLM_WW2A1 INT_L_X2Y65/IMUX_L3 INT_L_X2Y65/WW2END1 INT_L_X4Y65/LOGIC_OUTS_L13 INT_L_X4Y65/WW2BEG1 INT_R_X3Y65/WW2A1 
pips: CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y65/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X2Y65/INT_L.WW2END1->>IMUX_L3 INT_L_X4Y65/INT_L.LOGIC_OUTS_L13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][11]_i_3_n_0 - 
wires: CLBLL_L_X2Y65/CLBLL_IMUX10 CLBLL_L_X2Y65/CLBLL_LOGIC_OUTS9 CLBLL_L_X2Y65/CLBLL_L_A4 CLBLL_L_X2Y65/CLBLL_L_B INT_L_X2Y65/IMUX_L10 INT_L_X2Y65/LOGIC_OUTS_L9 
pips: CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X2Y65/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X2Y65/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][11]_i_4_n_0 - 
wires: CLBLL_L_X2Y65/CLBLL_IMUX6 CLBLL_L_X2Y65/CLBLL_L_A1 CLBLM_R_X3Y65/CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y65/CLBLM_M_C INT_L_X2Y65/IMUX_L6 INT_L_X2Y65/WR1END3 INT_R_X3Y65/LOGIC_OUTS14 INT_R_X3Y65/WR1BEG3 
pips: CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X3Y65/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X2Y65/INT_L.WR1END3->>IMUX_L6 INT_R_X3Y65/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][12]_i_2_n_0 - 
wires: CLBLM_R_X3Y67/CLBLM_IMUX24 CLBLM_R_X3Y67/CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y67/CLBLM_L_C CLBLM_R_X3Y67/CLBLM_M_B5 INT_R_X3Y66/SR1END3 INT_R_X3Y67/IMUX24 INT_R_X3Y67/LOGIC_OUTS10 INT_R_X3Y67/SR1BEG3 INT_R_X3Y67/SR1END_N3_3 
pips: CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X3Y67/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X3Y67/INT_R.LOGIC_OUTS10->>SR1BEG3 INT_R_X3Y67/INT_R.SR1END_N3_3->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][13]_i_2_n_0 - 
wires: CLBLL_L_X4Y68/CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y68/CLBLL_L_B CLBLL_L_X4Y68/CLBLL_WL1END0 CLBLM_R_X3Y68/CLBLM_IMUX9 CLBLM_R_X3Y68/CLBLM_L_A5 CLBLM_R_X3Y68/CLBLM_WL1END0 INT_L_X4Y68/LOGIC_OUTS_L9 INT_L_X4Y68/WL1BEG0 INT_R_X3Y68/IMUX9 INT_R_X3Y68/WL1END0 
pips: CLBLL_L_X4Y68/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X4Y68/INT_L.LOGIC_OUTS_L9->>WL1BEG0 INT_R_X3Y68/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][14]_i_2_n_0 - 
wires: CLBLL_L_X2Y68/CLBLL_LOGIC_OUTS8 CLBLL_L_X2Y68/CLBLL_L_A CLBLL_L_X4Y66/CLBLL_IMUX8 CLBLL_L_X4Y66/CLBLL_LL_A5 CLBLL_L_X4Y66/CLBLL_NE2A0 CLBLM_R_X3Y66/CLBLM_NE2A0 INT_L_X2Y65/SE2A0 INT_L_X2Y66/SE2BEG0 INT_L_X2Y66/SS2END0 INT_L_X2Y67/SS2A0 INT_L_X2Y68/LOGIC_OUTS_L8 INT_L_X2Y68/SS2BEG0 INT_L_X4Y65/NE2END_S3_0 INT_L_X4Y66/IMUX_L8 INT_L_X4Y66/NE2END0 INT_R_X3Y65/NE2BEG0 INT_R_X3Y65/SE2END0 INT_R_X3Y66/NE2A0 
pips: CLBLL_L_X2Y68/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X2Y66/INT_L.SS2END0->>SE2BEG0 INT_L_X2Y68/INT_L.LOGIC_OUTS_L8->>SS2BEG0 INT_L_X4Y66/INT_L.NE2END0->>IMUX_L8 INT_R_X3Y65/INT_R.SE2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][15]_i_2_n_0 - 
wires: CLBLL_L_X4Y66/CLBLL_EL1BEG2 CLBLL_L_X4Y66/CLBLL_IMUX27 CLBLL_L_X4Y66/CLBLL_LL_B4 CLBLM_R_X3Y66/CLBLM_EL1BEG2 CLBLM_R_X3Y66/CLBLM_LOGIC_OUTS15 CLBLM_R_X3Y66/CLBLM_M_D INT_L_X4Y66/EL1END2 INT_L_X4Y66/IMUX_L27 INT_R_X3Y66/EL1BEG2 INT_R_X3Y66/LOGIC_OUTS15 
pips: CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X3Y66/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X4Y66/INT_L.EL1END2->>IMUX_L27 INT_R_X3Y66/INT_R.LOGIC_OUTS15->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][15]_i_3_n_0 - 
wires: CLBLL_L_X4Y66/CLBLL_IMUX18 CLBLL_L_X4Y66/CLBLL_LL_B2 CLBLL_L_X4Y67/CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y67/CLBLL_L_B INT_L_X4Y66/IMUX_L18 INT_L_X4Y66/SL1END1 INT_L_X4Y67/LOGIC_OUTS_L9 INT_L_X4Y67/SL1BEG1 
pips: CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y67/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X4Y66/INT_L.SL1END1->>IMUX_L18 INT_L_X4Y67/INT_L.LOGIC_OUTS_L9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][15]_i_4_n_0 - 
wires: CLBLL_L_X4Y64/CLBLL_ER1BEG0 CLBLL_L_X4Y66/CLBLL_IMUX24 CLBLL_L_X4Y66/CLBLL_LL_B5 CLBLM_R_X3Y63/CLBLM_IMUX23 CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS21 CLBLM_R_X3Y63/CLBLM_L_C3 CLBLM_R_X3Y63/CLBLM_M_B CLBLM_R_X3Y63/CLBLM_M_BMUX CLBLM_R_X3Y64/CLBLM_ER1BEG0 CLBLM_R_X3Y64/CLBLM_IMUX46 CLBLM_R_X3Y64/CLBLM_L_D5 INT_L_X4Y64/ER1END0 INT_L_X4Y64/NE2BEG0 INT_L_X4Y65/NE2A0 INT_L_X4Y65/NW2END_S0_0 INT_L_X4Y66/IMUX_L24 INT_L_X4Y66/NW2END0 INT_R_X3Y63/ER1BEG_S0 INT_R_X3Y63/IMUX23 INT_R_X3Y63/LOGIC_OUTS21 INT_R_X3Y63/NR1BEG3 INT_R_X3Y64/ER1BEG0 INT_R_X3Y64/IMUX46 INT_R_X3Y64/NR1END3 INT_R_X5Y64/NE2END_S3_0 INT_R_X5Y65/NE2END0 INT_R_X5Y65/NW2BEG0 INT_R_X5Y66/NW2A0 
pips: CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X3Y63/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X3Y63/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X4Y64/INT_L.ER1END0->>NE2BEG0 INT_L_X4Y66/INT_L.NW2END0->>IMUX_L24 INT_R_X3Y63/INT_R.LOGIC_OUTS21->>ER1BEG_S0 INT_R_X3Y63/INT_R.LOGIC_OUTS21->>IMUX23 INT_R_X3Y63/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X3Y64/INT_R.NR1END3->>IMUX46 INT_R_X5Y65/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[scaler][16]_i_2_n_0 - 
wires: CLBLM_R_X3Y68/CLBLM_IMUX19 CLBLM_R_X3Y68/CLBLM_L_B2 CLBLM_R_X3Y69/CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y69/CLBLM_L_B INT_R_X3Y68/IMUX19 INT_R_X3Y68/SL1END1 INT_R_X3Y69/LOGIC_OUTS9 INT_R_X3Y69/SL1BEG1 
pips: CLBLM_R_X3Y68/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y69/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X3Y68/INT_R.SL1END1->>IMUX19 INT_R_X3Y69/INT_R.LOGIC_OUTS9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][16]_i_4_n_0 - 
wires: CLBLM_R_X3Y63/CLBLM_IMUX34 CLBLM_R_X3Y63/CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y63/CLBLM_L_C6 CLBLM_R_X3Y63/CLBLM_M_C INT_R_X3Y63/FAN_ALT7 INT_R_X3Y63/FAN_BOUNCE7 INT_R_X3Y63/IMUX34 INT_R_X3Y63/LOGIC_OUTS14 
pips: CLBLM_R_X3Y63/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X3Y63/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X3Y63/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y63/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X3Y63/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][17]_i_3_n_0 - 
wires: CLBLM_R_X3Y66/CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y66/CLBLM_L_C CLBLM_R_X3Y67/CLBLM_IMUX5 CLBLM_R_X3Y67/CLBLM_L_A6 INT_R_X3Y66/LOGIC_OUTS10 INT_R_X3Y66/NR1BEG2 INT_R_X3Y67/IMUX5 INT_R_X3Y67/NR1END2 
pips: CLBLM_R_X3Y66/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X3Y66/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X3Y67/INT_R.NR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][17]_i_6_n_0 - 
wires: CLBLM_R_X3Y67/CLBLM_IMUX3 CLBLM_R_X3Y67/CLBLM_L_A2 CLBLM_R_X3Y69/CLBLM_LOGIC_OUTS13 CLBLM_R_X3Y69/CLBLM_M_B INT_R_X3Y67/IMUX3 INT_R_X3Y67/SS2END1 INT_R_X3Y68/SS2A1 INT_R_X3Y69/LOGIC_OUTS13 INT_R_X3Y69/SS2BEG1 
pips: CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X3Y69/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X3Y67/INT_R.SS2END1->>IMUX3 INT_R_X3Y69/INT_R.LOGIC_OUTS13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][1]_i_2_n_0 - 
wires: CLBLL_L_X4Y62/CLBLL_IMUX8 CLBLL_L_X4Y62/CLBLL_LL_A5 CLBLL_L_X4Y64/CLBLL_LL_C CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS14 INT_L_X4Y61/SS2END3 INT_L_X4Y62/IMUX_L8 INT_L_X4Y62/SS2A3 INT_L_X4Y62/SS2END_N0_3 INT_L_X4Y63/SR1END3 INT_L_X4Y63/SS2BEG3 INT_L_X4Y64/LOGIC_OUTS_L14 INT_L_X4Y64/SR1BEG3 INT_L_X4Y64/SR1END_N3_3 
pips: CLBLL_L_X4Y62/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y64/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X4Y62/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X4Y63/INT_L.SR1END3->>SS2BEG3 INT_L_X4Y64/INT_L.LOGIC_OUTS_L14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][2]_i_2_n_0 - 
wires: CLBLM_R_X3Y64/CLBLM_IMUX13 CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y64/CLBLM_L_B6 CLBLM_R_X3Y64/CLBLM_L_C INT_R_X3Y64/IMUX13 INT_R_X3Y64/LOGIC_OUTS10 
pips: CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X3Y64/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X3Y64/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][2]_i_3_n_0 - 
wires: CLBLM_R_X3Y64/CLBLM_IMUX14 CLBLM_R_X3Y64/CLBLM_LOGIC_OUTS11 CLBLM_R_X3Y64/CLBLM_L_B1 CLBLM_R_X3Y64/CLBLM_L_D INT_R_X3Y64/IMUX14 INT_R_X3Y64/LOGIC_OUTS11 
pips: CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X3Y64/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X3Y64/INT_R.LOGIC_OUTS11->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][2]_i_4_n_0 - 
wires: CLBLL_L_X2Y64/CLBLL_LL_A CLBLL_L_X2Y64/CLBLL_LOGIC_OUTS12 CLBLM_R_X3Y64/CLBLM_IMUX30 CLBLM_R_X3Y64/CLBLM_L_C5 INT_L_X2Y64/EL1BEG3 INT_L_X2Y64/LOGIC_OUTS_L12 INT_L_X2Y64/NR1BEG0 INT_L_X2Y65/EL1BEG_N3 INT_L_X2Y65/NR1END0 INT_R_X3Y64/EL1END3 INT_R_X3Y64/IMUX30 
pips: CLBLL_L_X2Y64/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X2Y64/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X2Y65/INT_L.NR1END0->>EL1BEG_N3 INT_R_X3Y64/INT_R.EL1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][2]_i_5_n_0 - 
wires: CLBLL_L_X2Y65/CLBLL_LOGIC_OUTS17 CLBLL_L_X2Y65/CLBLL_L_BMUX CLBLM_R_X3Y64/CLBLM_IMUX33 CLBLM_R_X3Y64/CLBLM_L_C1 INT_L_X2Y65/ER1BEG_S0 INT_L_X2Y65/LOGIC_OUTS_L17 INT_L_X2Y66/ER1BEG0 INT_R_X3Y64/IMUX33 INT_R_X3Y64/SS2END0 INT_R_X3Y65/SS2A0 INT_R_X3Y66/ER1END0 INT_R_X3Y66/SS2BEG0 
pips: CLBLL_L_X2Y65/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X3Y64/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X2Y65/INT_L.LOGIC_OUTS_L17->>ER1BEG_S0 INT_R_X3Y64/INT_R.SS2END0->>IMUX33 INT_R_X3Y66/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][3]_i_2_n_0 - 
wires: CLBLL_L_X4Y63/CLBLL_IMUX8 CLBLL_L_X4Y63/CLBLL_LL_A5 CLBLL_L_X4Y64/CLBLL_LL_D CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS15 INT_L_X4Y62/SS2END3 INT_L_X4Y63/IMUX_L8 INT_L_X4Y63/SS2A3 INT_L_X4Y63/SS2END_N0_3 INT_L_X4Y64/LOGIC_OUTS_L15 INT_L_X4Y64/SS2BEG3 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y64/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X4Y63/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X4Y64/INT_L.LOGIC_OUTS_L15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][4]_i_2_n_0 - 
wires: CLBLL_L_X4Y63/CLBLL_IMUX24 CLBLL_L_X4Y63/CLBLL_LL_B5 CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y64/CLBLL_L_A INT_L_X4Y63/IMUX_L24 INT_L_X4Y63/SL1END0 INT_L_X4Y64/LOGIC_OUTS_L8 INT_L_X4Y64/SL1BEG0 
pips: CLBLL_L_X4Y63/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y64/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X4Y63/INT_L.SL1END0->>IMUX_L24 INT_L_X4Y64/INT_L.LOGIC_OUTS_L8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][5]_i_2_n_0 - 
wires: CLBLL_L_X4Y62/CLBLL_WL1END0 CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y64/CLBLL_L_B CLBLM_R_X3Y62/CLBLM_IMUX9 CLBLM_R_X3Y62/CLBLM_L_A5 CLBLM_R_X3Y62/CLBLM_WL1END0 INT_L_X4Y62/SS2END1 INT_L_X4Y62/WL1BEG0 INT_L_X4Y63/SS2A1 INT_L_X4Y64/LOGIC_OUTS_L9 INT_L_X4Y64/SS2BEG1 INT_R_X3Y62/IMUX9 INT_R_X3Y62/WL1END0 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X3Y62/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X4Y62/INT_L.SS2END1->>WL1BEG0 INT_L_X4Y64/INT_L.LOGIC_OUTS_L9->>SS2BEG1 INT_R_X3Y62/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][6]_i_2_n_0 - 
wires: CLBLL_L_X4Y65/CLBLL_LL_C CLBLL_L_X4Y65/CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y66/CLBLL_IMUX35 CLBLL_L_X4Y66/CLBLL_LL_C6 INT_L_X4Y65/LOGIC_OUTS_L14 INT_L_X4Y65/NL1BEG1 INT_L_X4Y66/BYP_ALT1 INT_L_X4Y66/BYP_BOUNCE1 INT_L_X4Y66/IMUX_L35 INT_L_X4Y66/NL1END1 
pips: CLBLL_L_X4Y65/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y66/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X4Y65/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X4Y66/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y66/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X4Y66/INT_L.NL1END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][7]_i_2_n_0 - 
wires: CLBLL_L_X4Y64/CLBLL_LOGIC_OUTS10 CLBLL_L_X4Y64/CLBLL_L_C CLBLL_L_X4Y65/CLBLL_NW2A2 CLBLM_R_X3Y65/CLBLM_IMUX11 CLBLM_R_X3Y65/CLBLM_M_A4 CLBLM_R_X3Y65/CLBLM_NW2A2 INT_L_X4Y64/LOGIC_OUTS_L10 INT_L_X4Y64/NW2BEG2 INT_L_X4Y65/NW2A2 INT_R_X3Y65/IMUX11 INT_R_X3Y65/NW2END2 
pips: CLBLL_L_X4Y64/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X3Y65/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X4Y64/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_R_X3Y65/INT_R.NW2END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][8]_i_2_n_0 - 
wires: CLBLL_L_X2Y65/CLBLL_IMUX30 CLBLL_L_X2Y65/CLBLL_L_C5 CLBLL_L_X4Y67/CLBLL_LL_D CLBLL_L_X4Y67/CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y67/CLBLL_WW2A3 CLBLM_R_X3Y67/CLBLM_WW2A3 INT_L_X2Y65/IMUX_L30 INT_L_X2Y65/SS2END3 INT_L_X2Y66/SS2A3 INT_L_X2Y66/SS2END_N0_3 INT_L_X2Y67/SS2BEG3 INT_L_X2Y67/WW2END3 INT_L_X2Y68/WW2END_N0_3 INT_L_X4Y67/LOGIC_OUTS_L15 INT_L_X4Y67/WW2BEG3 INT_R_X3Y67/WW2A3 
pips: CLBLL_L_X2Y65/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y67/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X2Y65/INT_L.SS2END3->>IMUX_L30 INT_L_X2Y67/INT_L.WW2END3->>SS2BEG3 INT_L_X4Y67/INT_L.LOGIC_OUTS_L15->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[scaler][9]_i_2_n_0 - 
wires: CLBLL_L_X4Y67/CLBLL_SW2A0 CLBLL_L_X4Y68/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y68/CLBLL_L_C CLBLL_L_X4Y68/CLBLL_L_CMUX CLBLM_R_X3Y67/CLBLM_IMUX25 CLBLM_R_X3Y67/CLBLM_L_B5 CLBLM_R_X3Y67/CLBLM_SW2A0 INT_L_X4Y67/SW2A0 INT_L_X4Y68/LOGIC_OUTS_L18 INT_L_X4Y68/SW2BEG0 INT_R_X3Y67/IMUX25 INT_R_X3Y67/SW2END0 
pips: CLBLL_L_X4Y68/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X4Y68/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_R_X3Y67/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X4Y68/INT_L.LOGIC_OUTS_L18->>SW2BEG0 INT_R_X3Y67/INT_R.SW2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[tcnt][1]_i_5_n_0 - 
wires: CLBLM_R_X5Y64/CLBLM_IMUX34 CLBLM_R_X5Y64/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y64/CLBLM_L_B CLBLM_R_X5Y64/CLBLM_L_C6 INT_R_X5Y64/IMUX34 INT_R_X5Y64/LOGIC_OUTS9 
pips: CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y64/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X5Y64/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[tcnt][1]_i_6_n_0 - 
wires: CLBLM_R_X5Y64/CLBLM_IMUX23 CLBLM_R_X5Y64/CLBLM_L_C3 CLBLM_R_X5Y65/CLBLM_LOGIC_OUTS11 CLBLM_R_X5Y65/CLBLM_L_D INT_R_X5Y64/IMUX23 INT_R_X5Y64/SL1END3 INT_R_X5Y65/LOGIC_OUTS11 INT_R_X5Y65/SL1BEG3 
pips: CLBLM_R_X5Y64/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y65/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X5Y64/INT_R.SL1END3->>IMUX23 INT_R_X5Y65/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[txstate]_i_2_n_0 - 
wires: CLBLL_L_X4Y69/CLBLL_IMUX15 CLBLL_L_X4Y69/CLBLL_LL_B1 CLBLL_L_X4Y70/CLBLL_LL_D CLBLL_L_X4Y70/CLBLL_LOGIC_OUTS15 INT_L_X4Y69/IMUX_L15 INT_L_X4Y69/SL1END3 INT_L_X4Y70/LOGIC_OUTS_L15 INT_L_X4Y70/SL1BEG3 
pips: CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y70/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X4Y69/INT_L.SL1END3->>IMUX_L15 INT_L_X4Y70/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[txstate]_i_3_n_0 - 
wires: CLBLL_L_X4Y69/CLBLL_IMUX27 CLBLL_L_X4Y69/CLBLL_LL_B4 CLBLL_L_X4Y70/CLBLL_LL_B CLBLL_L_X4Y70/CLBLL_LOGIC_OUTS13 INT_L_X4Y69/IMUX_L27 INT_L_X4Y69/SL1END1 INT_L_X4Y70/LOGIC_OUTS_L13 INT_L_X4Y70/SL1BEG1 
pips: CLBLL_L_X4Y69/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y70/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X4Y69/INT_L.SL1END1->>IMUX_L27 INT_L_X4Y70/INT_L.LOGIC_OUTS_L13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[write]_i_2_n_0 - 
wires: CLBLM_L_X8Y66/CLBLM_IMUX24 CLBLM_L_X8Y66/CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y66/CLBLM_M_B5 CLBLM_L_X8Y66/CLBLM_M_C CLBLM_L_X8Y66/CLBLM_M_CMUX INT_L_X8Y66/IMUX_L24 INT_L_X8Y66/LOGIC_OUTS_L22 
pips: CLBLM_L_X8Y66/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y66/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X8Y66/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y66/INT_L.LOGIC_OUTS_L22->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X10Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)*(~A1))+((~A3)*A6*A5*(~A4)*(~A1))+((~A3)*A6*(~A5)*(~A1)) , 
NAME: SLICE_X10Y67/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y66/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*(~A3))+(A4*(~A1))+((~A4)) , 
NAME: SLICE_X10Y66/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A4*A1*A3*A2)+(A5*(~A6)*A1*A3*A2)+((~A5)*A6*A4*A1*A3*A2) , 
NAME: SLICE_X9Y67/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A2*A3*A4)+((~A5)*A2*A3*(~A4)*A6)+((~A5)*A2*(~A3)*A1*A4)+((~A5)*A2*(~A3)*A1*(~A4)*A6)+((~A5)*A2*(~A3)*(~A1)*(~A4)*A6)+((~A5)*(~A2)*A4) , 
NAME: SLICE_X9Y68/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4*A1*A5*A2)+(A3*(~A6)*A1*A5*A2)+((~A3)*A6*A4*A1*A5*A2) , 
NAME: SLICE_X9Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y68/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A1*A2*A5)+((~A6)*A1*A2*(~A5)*(~A4))+((~A6)*A1*(~A2)*A3*A5)+((~A6)*A1*(~A2)*A3*(~A5)*(~A4))+((~A6)*A1*(~A2)*(~A3)*(~A5)*(~A4))+((~A6)*(~A1)*A5) , 
NAME: SLICE_X9Y68/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A5))+(A1*(~A6)*A2*A5)+(A1*(~A6)*A2*(~A5)*A4*A3)+(A1*(~A6)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A6)*A2*A5)+((~A1)*(~A6)*A2*(~A5)*A4*A3)+((~A1)*(~A6)*(~A2)*(~A5)*A4*A3) , 
NAME: SLICE_X9Y66/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*A2)+((~A1)*A5*A4*A3*(~A6)*A2)+((~A1)*A5*A4*(~A3)*A6)+((~A1)*A5*A4*(~A3)*(~A6)*A2)+((~A1)*A5*(~A4)*(~A6)*A2)+((~A1)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X9Y66/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y65/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*A4) , 
NAME: SLICE_X10Y65/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y65/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1*A6)+(A2*(~A3)*A1*A4*A6)+((~A2)*(~A3)*A1*A4*A6) , 
NAME: SLICE_X10Y65/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y66/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X9Y66/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X6Y65/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+((~A4)*(~A6)) , 
NAME: SLICE_X6Y65/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y65/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+((~A2)*(~A3)) , 
NAME: SLICE_X6Y65/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+((~A3)*(~A6)) , 
NAME: SLICE_X6Y65/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*(~A3)) , 
NAME: SLICE_X6Y65/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y66/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*(~A3)) , 
NAME: SLICE_X6Y66/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y66/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+((~A5)*(~A1)) , 
NAME: SLICE_X6Y66/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*(~A3)) , 
NAME: SLICE_X6Y66/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*(~A3)) , 
NAME: SLICE_X6Y66/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y67/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*(~A6)) , 
NAME: SLICE_X6Y67/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+((~A3)*(~A1)) , 
NAME: SLICE_X6Y67/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*(~A3)) , 
NAME: SLICE_X6Y67/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+((~A4)*(~A6)) , 
NAME: SLICE_X6Y67/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*(~A3)) , 
NAME: SLICE_X6Y68/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y64/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4))+((~A5)) , 
NAME: SLICE_X6Y64/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X6Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+((~A3)*(~A6)) , 
NAME: SLICE_X6Y64/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*(~A3)) , 
NAME: SLICE_X6Y64/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+((~A1)*(~A4)) , 
NAME: SLICE_X6Y64/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*(~A5))+(A1*(~A4))+((~A1)*A4*A5)) , 
NAME: SLICE_X6Y64/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1)*A2*(~A5))+((~A3)*A1*(~A2)*(~A5))) , 
NAME: SLICE_X11Y65/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y65/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A6*(~A3)*A5*(~A1))+((~A2)*(~A6)*A3*(~A5)*(~A1)) , 
NAME: SLICE_X10Y65/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y65/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*A4*(~A2)*A6*A3)+(A5*A4*(~A2)*(~A6))+(A5*(~A4)*A2*A6)+(A5*(~A4)*(~A2)*A6*A3)+(A5*(~A4)*(~A2)*(~A6))+((~A5)*A4*A2*(~A6))+((~A5)*A4*(~A2)*A6*A3)+((~A5)*(~A4)*(~A2)*A6*A3) , 
NAME: SLICE_X3Y65/D6LUT, 
TYPE: LUT6, 

SLICE_X1Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5)+((~A3)*(~A1)*A5) , 
NAME: SLICE_X1Y68/B6LUT, 
TYPE: LUT6, 

SLICE_X0Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+((~A1)*(~A2)*A3) , 
NAME: SLICE_X0Y65/B6LUT, 
TYPE: LUT6, 

SLICE_X0Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1)+((~A4)*(~A3)*A1) , 
NAME: SLICE_X0Y66/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+((~A5)*(~A4)*A3) , 
NAME: SLICE_X1Y69/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2)+((~A5)*(~A3)*A2) , 
NAME: SLICE_X3Y69/C6LUT, 
TYPE: LUT6, 

SLICE_X1Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X1Y69/B6LUT, 
TYPE: LUT6, 

SLICE_X1Y68/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5)+((~A2)*(~A4)*A5) , 
NAME: SLICE_X1Y68/C6LUT, 
TYPE: LUT6, 

SLICE_X1Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5)+((~A1)*(~A6)*A5) , 
NAME: SLICE_X1Y69/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A3)+(A6*A2*(~A5))+(A6*(~A2)*A5*A4)+(A6*(~A2)*A5*(~A4)*A1)+(A6*(~A2)*(~A5)*A3)+((~A6)*A2*A5*A3)+((~A6)*(~A2)*A5*A4)+((~A6)*(~A2)*A5*(~A4)*A1)+((~A6)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X4Y62/B6LUT, 
TYPE: LUT6, 

SLICE_X1Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5)+(A2*A1*(~A5)*(~A3))+(A2*(~A1)*A5*A3)+(A2*(~A1)*(~A5)*(~A3))+((~A2)*A1*A5*(~A3)) , 
NAME: SLICE_X1Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y63/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*(~A2))+(A3*(~A1)*A4*A2)+(A3*(~A1)*(~A4)*(~A2))+((~A3)*A1*A4*(~A2)) , 
NAME: SLICE_X4Y63/D6LUT, 
TYPE: LUT6, 

SLICE_X2Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*A6*(~A3)*(~A1))+(A4*(~A6)*A3*(~A1))+((~A4)*A6*A3*A1)+((~A4)*A6*(~A3)*(~A1)) , 
NAME: SLICE_X2Y64/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X0Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4)+((~A6)*(~A3)*A4) , 
NAME: SLICE_X0Y66/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y65/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4)+(A1*A6*(~A4)*(~A3))+(A1*(~A6)*A4*(~A3))+((~A1)*A6*A4*A3)+((~A1)*A6*(~A4)*(~A3)) , 
NAME: SLICE_X4Y65/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y66/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4)+(A6*A1*(~A4)*(~A3))+(A6*(~A1)*A4*A3)+(A6*(~A1)*(~A4)*(~A3))+((~A6)*A1*A4*(~A3)) , 
NAME: SLICE_X4Y66/D6LUT, 
TYPE: LUT6, 

SLICE_X3Y67/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6)+(A4*A1*(~A6)*(~A5))+(A4*(~A1)*A6*A5)+(A4*(~A1)*(~A6)*(~A5))+((~A4)*A1*A6*(~A5)) , 
NAME: SLICE_X3Y67/D6LUT, 
TYPE: LUT6, 

SLICE_X1Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5)+(A2*A1*(~A5)*(~A4))+(A2*(~A1)*A5*A4)+(A2*(~A1)*(~A5)*(~A4))+((~A2)*A1*A5*(~A4)) , 
NAME: SLICE_X1Y67/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y67/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y67/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3)+(A4*(~A2)*A1*A3)+(A4*(~A2)*(~A1)*A6*A5)+(A4*(~A2)*(~A1)*A6*(~A5)*A3)+(A4*(~A2)*(~A1)*(~A6)*A3)+((~A4)*A2*A3)+((~A4)*(~A2)*A1*A3)+((~A4)*(~A2)*(~A1)*A6*(~A5)*A3)+((~A4)*(~A2)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X8Y69/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*(~A2)*A3*A4)+(A1*(~A2)*(~A3)*A6*A5)+(A1*(~A2)*(~A3)*A6*(~A5)*A4)+(A1*(~A2)*(~A3)*(~A6)*A4)+((~A1)*A2*A4)+((~A1)*(~A2)*A3*A4)+((~A1)*(~A2)*(~A3)*A6*(~A5)*A4)+((~A1)*(~A2)*(~A3)*(~A6)*A4) , 
NAME: SLICE_X8Y69/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*A6*A3)+(A5*A2*A1*(~A6)*(~A4)*(~A3))+(A5*A2*(~A1)*A4*(~A3))+(A5*(~A2)*A1*A6*A3)+(A5*(~A2)*A1*(~A6)*(~A4)*(~A3))+(A5*(~A2)*(~A1)*A6*A4*A3)+(A5*(~A2)*(~A1)*(~A6)*A4*(~A3))+((~A5)*A2*A1*A6*A3)+((~A5)*A2*A1*(~A6)*(~A4)*A3)+((~A5)*A2*(~A1)*A6*A4*(~A3))+((~A5)*A2*(~A1)*(~A6)*A4*A3)+((~A5)*(~A2)*A1*A6*A3)+((~A5)*(~A2)*A1*(~A6)*(~A4)*A3)+((~A5)*(~A2)*(~A1)*A4*A3) , 
NAME: SLICE_X10Y64/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*A4*A5)+(A6*A3*A1*(~A4))+(A6*A3*(~A1))+(A6*(~A3)*A1*A4*A5)+(A6*(~A3)*A1*(~A4))+(A6*(~A3)*(~A1)*A4*A2*A5)+(A6*(~A3)*(~A1)*A4*(~A2))+(A6*(~A3)*(~A1)*(~A4))+((~A6)*A3*A1*A4*A5)+((~A6)*(~A3)*A1*A4*A5)+((~A6)*(~A3)*(~A1)*A4*A2*A5) , 
NAME: SLICE_X10Y64/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y70/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A4))+((~A1)*A5*(~A4))+((~A1)*(~A5)*A2*(~A4))+((~A1)*(~A5)*(~A2)*A4) , 
NAME: SLICE_X9Y70/A5LUT, 
TYPE: LUT5, 

SLICE_X9Y70/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3))+((~A4)*A2*(~A3))+((~A4)*(~A2)*A5*(~A3))+((~A4)*(~A2)*(~A5)*A1*(~A3))+((~A4)*(~A2)*(~A5)*(~A1)*A3)) , 
NAME: SLICE_X9Y70/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y70/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A2*(~A5))+((~A3)*(~A2)*A1*(~A5))+((~A3)*(~A2)*(~A1)*A4*(~A5))+((~A3)*(~A2)*(~A1)*(~A4)*A6*(~A5))+((~A3)*(~A2)*(~A1)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X9Y70/D6LUT, 
TYPE: LUT6, 

SLICE_X8Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y69/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y69/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y70/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y70/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y70/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y70/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y70/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y70/CFF, 
TYPE: REG_INIT, 

SLICE_X6Y70/DFF - 
CLASS: bel, 
NAME: SLICE_X6Y70/DFF, 
TYPE: REG_INIT, 

SLICE_X7Y70/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y70/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y71/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y71/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y71/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y71/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y71/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y71/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y71/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y71/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y71/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y71/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y72/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y72/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y69/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y69/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y72/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y72/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y72/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y72/CFF, 
TYPE: REG_INIT, 

SLICE_X6Y72/DFF - 
CLASS: bel, 
NAME: SLICE_X6Y72/DFF, 
TYPE: REG_INIT, 

SLICE_X7Y72/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y72/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y73/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y73/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y73/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y73/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y73/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y73/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y73/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y73/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y73/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y73/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y74/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y74/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y74/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y74/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y74/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y74/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y74/DFF - 
CLASS: bel, 
NAME: SLICE_X6Y74/DFF, 
TYPE: REG_INIT, 

SLICE_X7Y74/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y74/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y73/DFF - 
CLASS: bel, 
NAME: SLICE_X6Y73/DFF, 
TYPE: REG_INIT, 

SLICE_X7Y75/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y75/CARRY4, 
TYPE: CARRY4, 

SLICE_X8Y68/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y68/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y68/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y68/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y68/DFF - 
CLASS: bel, 
NAME: SLICE_X8Y68/DFF, 
TYPE: REG_INIT, 

SLICE_X5Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y68/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y68/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y69/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y69/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y69/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y69/CFF, 
TYPE: REG_INIT, 

SLICE_X6Y69/DFF - 
CLASS: bel, 
NAME: SLICE_X6Y69/DFF, 
TYPE: REG_INIT, 

SLICE_X10Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y74/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y74/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y73/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y73/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y70/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y70/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y72/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y72/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y73/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y73/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y72/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y72/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y73/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y73/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y74/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y74/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y73/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y73/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y71/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y71/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y72/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y72/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y74/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y74/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y73/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y73/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y73/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y73/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y73/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y73/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y73/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y73/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y71/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y71/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y72/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y72/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y73/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y73/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y73/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y73/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y69/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y69/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y73/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y73/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y71/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y71/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y71/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y71/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y68/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y68/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y72/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y72/DFF, 
TYPE: REG_INIT, 

SLICE_X8Y74/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y74/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y74/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y74/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y70/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y70/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y70/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y70/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y70/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y70/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y70/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y70/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y70/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y70/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y66/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y66/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A1)+((~A6)*A2*A1) , 
NAME: SLICE_X8Y66/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y64/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y64/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y65/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y65/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y66/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y66/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y67/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y67/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y68/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y68/CARRY4, 
TYPE: CARRY4, 

SLICE_X8Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A3))+(A5*(~A6)*A1*A2*(~A3))+(A5*(~A6)*A1*(~A2)*(~A4)*(~A3))+(A5*(~A6)*(~A1)*(~A3))+((~A5)*A6*A3)+((~A5)*(~A6)*A1*A2*A3)+((~A5)*(~A6)*A1*(~A2)*(~A4)*A3)+((~A5)*(~A6)*(~A1)*A3) , 
NAME: SLICE_X8Y64/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*(~A2))+(A4*(~A5)*A3*A2)+((~A4)*A3*A2)) , 
NAME: SLICE_X8Y64/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y64/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A5*A3*(~A1))+(A4*A2*A5*(~A3))+(A4*A2*(~A5)*A3*A1)+(A4*A2*(~A5)*(~A3))+(A4*(~A2)*A3*A1)+(A4*(~A2)*(~A3))+((~A4)*A3*A1)+((~A4)*(~A3)) , 
NAME: SLICE_X8Y64/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A1*A4)+(A6*A3*A5*A1*(~A4)*A2)+(A6*A3*A5*(~A1))+(A6*A3*(~A5))+(A6*(~A3)*A5*A1*A4)+(A6*(~A3)*A5*A1*(~A4)*A2)+(A6*(~A3)*A5*(~A1)*A2)+(A6*(~A3)*(~A5)*A2)+((~A6)*A3*A5*A1*(~A4)*A2)+((~A6)*(~A3)*A5*A1*(~A4)*A2)+((~A6)*(~A3)*A5*(~A1)*A2)+((~A6)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X8Y66/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y66/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1*A3*A2)+(A4*A6*A1*A3*(~A2)*A5)+(A4*A6*A1*(~A3))+(A4*A6*(~A1))+(A4*(~A6)*A1*A3*A2)+(A4*(~A6)*A1*A3*(~A2)*A5)+(A4*(~A6)*A1*(~A3)*A5)+(A4*(~A6)*(~A1)*A5)+((~A4)*A6*A1*A3*(~A2)*A5)+((~A4)*(~A6)*A1*A3*(~A2)*A5)+((~A4)*(~A6)*A1*(~A3)*A5)+((~A4)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X8Y66/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y66/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1*A3*A2)+(A5*A6*A1*A3*(~A2)*A4)+(A5*A6*A1*(~A3))+(A5*A6*(~A1))+(A5*(~A6)*A1*A3*A2)+(A5*(~A6)*A1*A3*(~A2)*A4)+(A5*(~A6)*A1*(~A3)*A4)+(A5*(~A6)*(~A1)*A4)+((~A5)*A6*A1*A3*(~A2)*A4)+((~A5)*(~A6)*A1*A3*(~A2)*A4)+((~A5)*(~A6)*A1*(~A3)*A4)+((~A5)*(~A6)*(~A1)*A4) , 
NAME: SLICE_X8Y66/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y64/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*A2*A1*(~A4))+(A5*A3*(~A2)*A1*(~A4))+(A5*A3*(~A2)*(~A1)*A4)+(A5*(~A3)*A1*(~A4))+((~A5)*A3*(~A1)*A4)+((~A5)*(~A3)*(~A1)) , 
NAME: SLICE_X9Y64/B5LUT, 
TYPE: LUT5, 

SLICE_X9Y64/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*A2*A1*(~A3))+(A5*A4*A2*(~A1))+(A5*(~A4)*A2*(~A1)*A3)+((~A5)*A4*A2*A1*(~A3))+((~A5)*A4*A2*(~A1))+((~A5)*A4*(~A2)*A1*A3)+((~A5)*(~A4)*A2*(~A1)*A3)+((~A5)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X9Y64/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A1*(~A6)*A3)+(A4*A5*A2*(~A1)*A6*(~A3))+(A4*A5*A2*(~A1)*(~A6)*A3)+(A4*A5*(~A2)*(~A6)*A3)+(A4*(~A5)*A6)+(A4*(~A5)*(~A6)*A3)+((~A4)*A5*A2*A1*(~A6)*A3)+((~A4)*A5*A2*(~A1)*A6*(~A3))+((~A4)*A5*A2*(~A1)*(~A6)*A3)+((~A4)*A5*(~A2)*(~A6)*A3)+((~A4)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X7Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*A6)+(A1*A3*A5*(~A6)*A2)+(A1*A3*(~A5)*(~A6)*A2)+(A1*(~A3)*A6)+(A1*(~A3)*(~A6)*A2)+((~A1)*A3*A5*A6)+((~A1)*A3*A5*(~A6)*A2)+((~A1)*A3*(~A5)*(~A6)*A2)+((~A1)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X7Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A3)+(A4*(~A2)*(~A6)*A3)+((~A4)*A1*A5*A2*A6)+((~A4)*A1*A5*A2*(~A6)*A3)+((~A4)*A1*A5*(~A2)*(~A6)*A3)+((~A4)*A1*(~A5)*(~A6)*A3)+((~A4)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X4Y69/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A3))+(A1*(~A2)*A4*A5*(~A3))+(A1*(~A2)*A4*(~A5)*A6)+(A1*(~A2)*A4*(~A5)*(~A6)*(~A3))+(A1*(~A2)*(~A4)*(~A3))+((~A1)*A2*A3)+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5)*(~A6)*A3)+((~A1)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X5Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A5)*A4*A1)+(A2*(~A6)*A4*A1)+((~A2)*A6*A5*A4*A1) , 
NAME: SLICE_X4Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5*(~A3)*A4*A1)+(A2*A6*(~A5)*A4*A1)+(A2*(~A6)*A4*A1)+((~A2)*A6*A5*A3*A4*A1) , 
NAME: SLICE_X4Y67/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y68/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y68/BFF, 
TYPE: REG_INIT, 

SLICE_X2Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y68/CFF - 
CLASS: bel, 
NAME: SLICE_X2Y68/CFF, 
TYPE: REG_INIT, 

SLICE_X4Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y66/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y66/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X1Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y66/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y66/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y68/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y68/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y64/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y64/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y65/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y65/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y65/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y65/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y65/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y65/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y65/DFF - 
CLASS: bel, 
NAME: SLICE_X11Y65/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y65/A5FF - 
CLASS: bel, 
NAME: SLICE_X11Y65/A5FF, 
TYPE: FF_INIT, 

SLICE_X11Y65/B5FF - 
CLASS: bel, 
NAME: SLICE_X11Y65/B5FF, 
TYPE: FF_INIT, 

SLICE_X11Y65/C5FF - 
CLASS: bel, 
NAME: SLICE_X11Y65/C5FF, 
TYPE: FF_INIT, 

SLICE_X9Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y64/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y64/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y64/A5FF - 
CLASS: bel, 
NAME: SLICE_X11Y64/A5FF, 
TYPE: FF_INIT, 

SLICE_X11Y64/B5FF - 
CLASS: bel, 
NAME: SLICE_X11Y64/B5FF, 
TYPE: FF_INIT, 

SLICE_X11Y64/C5FF - 
CLASS: bel, 
NAME: SLICE_X11Y64/C5FF, 
TYPE: FF_INIT, 

SLICE_X11Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y63/A5FF - 
CLASS: bel, 
NAME: SLICE_X11Y63/A5FF, 
TYPE: FF_INIT, 

SLICE_X8Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y64/B5FF - 
CLASS: bel, 
NAME: SLICE_X8Y64/B5FF, 
TYPE: FF_INIT, 

SLICE_X8Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y64/A5FF - 
CLASS: bel, 
NAME: SLICE_X10Y64/A5FF, 
TYPE: FF_INIT, 

SLICE_X5Y63/CFF - 
CLASS: bel, 
NAME: SLICE_X5Y63/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y66/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y66/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y66/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y66/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y66/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y66/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y66/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y66/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y66/DFF - 
CLASS: bel, 
NAME: SLICE_X8Y66/DFF, 
TYPE: REG_INIT, 

SLICE_X8Y64/A5FF - 
CLASS: bel, 
NAME: SLICE_X8Y64/A5FF, 
TYPE: FF_INIT, 

SLICE_X8Y64/C5FF - 
CLASS: bel, 
NAME: SLICE_X8Y64/C5FF, 
TYPE: FF_INIT, 

SLICE_X9Y64/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y64/CFF, 
TYPE: REG_INIT, 

SLICE_X3Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y67/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y67/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y66/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y66/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y68/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y68/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y66/CFF - 
CLASS: bel, 
NAME: SLICE_X4Y66/CFF, 
TYPE: REG_INIT, 

SLICE_X2Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y65/CFF - 
CLASS: bel, 
NAME: SLICE_X1Y65/CFF, 
TYPE: REG_INIT, 

SLICE_X3Y67/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y67/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y72/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y72/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y72/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y72/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y72/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y72/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y71/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y71/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y72/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y72/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y72/A5FF - 
CLASS: bel, 
NAME: SLICE_X9Y72/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y71/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y71/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y72/B5FF - 
CLASS: bel, 
NAME: SLICE_X9Y72/B5FF, 
TYPE: FF_INIT, 

SLICE_X5Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y67/A5FF - 
CLASS: bel, 
NAME: SLICE_X5Y67/A5FF, 
TYPE: FF_INIT, 

SLICE_X4Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y70/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y70/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y70/A5FF - 
CLASS: bel, 
NAME: SLICE_X4Y70/A5FF, 
TYPE: FF_INIT, 

SLICE_X4Y71/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y71/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y71/A5FF - 
CLASS: bel, 
NAME: SLICE_X4Y71/A5FF, 
TYPE: FF_INIT, 

SLICE_X4Y71/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y71/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y71/CFF - 
CLASS: bel, 
NAME: SLICE_X4Y71/CFF, 
TYPE: REG_INIT, 

SLICE_X4Y71/C5FF - 
CLASS: bel, 
NAME: SLICE_X4Y71/C5FF, 
TYPE: FF_INIT, 

SLICE_X4Y71/B5FF - 
CLASS: bel, 
NAME: SLICE_X4Y71/B5FF, 
TYPE: FF_INIT, 

SLICE_X4Y70/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y70/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y67/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y67/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y69/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y69/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y67/CFF - 
CLASS: bel, 
NAME: SLICE_X4Y67/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y66/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y66/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y67/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y67/CARRY4, 
TYPE: CARRY4, 

SLICE_X5Y65/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X5Y65/CARRY4, 
TYPE: CARRY4, 

SLICE_X5Y66/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X5Y66/CARRY4, 
TYPE: CARRY4, 

SLICE_X10Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2)+(A6*A4*(~A2)*A3)+(A6*(~A4)*(~A2)*A3)+((~A6)*(~A2)*A3) , 
NAME: SLICE_X10Y65/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A3))+((~A1)*A2*A3)+((~A1)*A2*(~A3)*A5)+((~A1)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X6Y69/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y70/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A4))+((~A5)*A1*A4)+((~A5)*A1*(~A4)*A6)+((~A5)*(~A1)*(~A4)*A6) , 
NAME: SLICE_X6Y70/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y70/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A4))+((~A5)*A6*A4)+((~A5)*A6*(~A4)*A1)+((~A5)*(~A6)*(~A4)*A1) , 
NAME: SLICE_X6Y70/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y70/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A4))+((~A1)*A2*A4)+((~A1)*A2*(~A4)*A3)+((~A1)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X6Y70/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y70/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A4))+((~A1)*A3*A4)+((~A1)*A3*(~A4)*A6)+((~A1)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X6Y70/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y71/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A5))+((~A1)*A3*A5)+((~A1)*A3*(~A5)*A2)+((~A1)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X6Y71/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y71/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A3))+((~A1)*A2*A3)+((~A1)*A2*(~A3)*A6)+((~A1)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X6Y71/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y71/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A2))+((~A6)*A4*A2)+((~A6)*A4*(~A2)*A3)+((~A6)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X5Y71/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y71/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*(~A3))+((~A5)*A4*A3)+((~A5)*A4*(~A3)*A2)+((~A5)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X6Y71/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y72/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A4))+((~A5)*A1*A4)+((~A5)*A1*(~A4)*A3)+((~A5)*(~A1)*(~A4)*A3) , 
NAME: SLICE_X6Y72/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y72/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A4))+((~A5)*A6*A4)+((~A5)*A6*(~A4)*A2)+((~A5)*(~A6)*(~A4)*A2) , 
NAME: SLICE_X6Y72/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y72/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A6))+((~A1)*A2*A6)+((~A1)*A2*(~A6)*A4)+((~A1)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X6Y72/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y72/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A6))+((~A1)*A3*A6)+((~A1)*A3*(~A6)*A2)+((~A1)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X6Y72/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y73/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*(~A2))+((~A6)*A1*A2)+((~A6)*A1*(~A2)*A5)+((~A6)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X6Y73/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y73/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A1))+((~A6)*A3*A1)+((~A6)*A3*(~A1)*A2)+((~A6)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X6Y73/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y73/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*(~A6))+((~A1)*A4*A6)+((~A1)*A4*(~A6)*A3)+((~A1)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X5Y73/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y73/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*(~A5))+((~A6)*A1*A5)+((~A6)*A1*(~A5)*A4)+((~A6)*(~A1)*(~A5)*A4) , 
NAME: SLICE_X6Y73/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y74/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*(~A5))+((~A1)*A4*A5)+((~A1)*A4*(~A5)*A3)+((~A1)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X6Y74/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y74/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A5))+((~A1)*A6*A5)+((~A1)*A6*(~A5)*A2)+((~A1)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X6Y74/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y74/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*(~A1))+((~A3)*A2*A1)+((~A3)*A2*(~A1)*A4)+((~A3)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X6Y74/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3)*(~A6))+((~A4)*A3*(~A6)*A2)+((~A4)*(~A3)*A6)+((~A4)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X8Y68/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y74/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A1))+((~A3)*A4*A1)+((~A3)*A4*(~A1)*A2)+((~A3)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X6Y74/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y68/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*A1*A2*A5)+(A4*A6*A3*(~A1)*A5)+(A4*A6*(~A3)*A1*A2*A5)+(A4*(~A6)*A1*A2*A5)+(A4*(~A6)*(~A1)*A5)+((~A4)*A6*A3*A1*A2*A5)+((~A4)*A6*A3*(~A1)*A5)+((~A4)*A6*(~A3)*A1*A2*A5)+((~A4)*(~A6)*A1*A2*A5) , 
NAME: SLICE_X10Y68/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y73/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A5))+((~A6)*A3*A5)+((~A6)*A3*(~A5)*A2)+((~A6)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X6Y73/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*A4)) , 
NAME: SLICE_X10Y65/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y66/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A1*A2*(~A6)) , 
NAME: SLICE_X10Y66/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A3))+((~A5)*A6*A3)+((~A5)*A6*(~A3)*A4)+((~A5)*(~A6)*(~A3)*A4) , 
NAME: SLICE_X8Y68/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y68/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*(~A1))+((~A6)*A5*A1)+((~A6)*A5*(~A1)*A3)+((~A6)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X8Y68/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y68/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*(~A3))+((~A2)*A1*A3)+((~A2)*A1*(~A3)*A6)+((~A2)*(~A1)*(~A3)*A6) , 
NAME: SLICE_X8Y68/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A6))+((~A2)*A4*A6)+((~A2)*A4*(~A6)*A1)+((~A2)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X5Y68/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A2))+((~A4)*A3*A2)+((~A4)*A3*(~A2)*A1)+((~A4)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X6Y69/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A1))+((~A5)*A3*A1)+((~A5)*A3*(~A1)*A4)+((~A5)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X6Y69/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y69/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*(~A1))+((~A5)*A2*A1)+((~A5)*A2*(~A1)*A4)+((~A5)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X6Y69/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A1*A5)+((~A4)*A1*(~A5)*A2*A6)+((~A4)*A1*(~A5)*A2*(~A6)*A3)+((~A4)*A1*(~A5)*(~A2)*A3)+((~A4)*(~A1)*A2*A6)+((~A4)*(~A1)*A2*(~A6)*A3)+((~A4)*(~A1)*(~A2)*A3) , 
NAME: SLICE_X3Y65/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*A1*A3*A5) , 
NAME: SLICE_X3Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3*A5)+((~A1)*A3*(~A5)*A4*A6)+((~A1)*A3*(~A5)*A4*(~A6)*A2)+((~A1)*A3*(~A5)*(~A4)*A2)+((~A1)*(~A3)*A4*A6)+((~A1)*(~A3)*A4*(~A6)*A2)+((~A1)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X2Y68/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X1Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A3*A6*A5) , 
NAME: SLICE_X1Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X2Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6*A3)+((~A4)*A6*(~A3)*A5*A1)+((~A4)*A6*(~A3)*A5*(~A1)*A2)+((~A4)*A6*(~A3)*(~A5)*A2)+((~A4)*(~A6)*A5*A1)+((~A4)*(~A6)*A5*(~A1)*A2)+((~A4)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X2Y66/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X1Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*A4*A5*A2) , 
NAME: SLICE_X1Y66/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y68/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A5*A1)+((~A4)*A5*(~A1)*A2*A6)+((~A4)*A5*(~A1)*A2*(~A6)*A3)+((~A4)*A5*(~A1)*(~A2)*A3)+((~A4)*(~A5)*A2*A6)+((~A4)*(~A5)*A2*(~A6)*A3)+((~A4)*(~A5)*(~A2)*A3) , 
NAME: SLICE_X2Y68/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X0Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*A6*A1*A3) , 
NAME: SLICE_X0Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4*A1)+((~A2)*A4*(~A1)*A3*A6)+((~A2)*A4*(~A1)*A3*(~A6)*A5)+((~A2)*A4*(~A1)*(~A3)*A5)+((~A2)*(~A4)*A3*A6)+((~A2)*(~A4)*A3*(~A6)*A5)+((~A2)*(~A4)*(~A3)*A5) , 
NAME: SLICE_X4Y68/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y68/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A1*A5*A6) , 
NAME: SLICE_X3Y68/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y66/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A5*A2*A4) , 
NAME: SLICE_X3Y66/A5LUT, 
TYPE: LUT5, 

SLICE_X2Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6*A2*A5*A3)+((~A4)*A6*(~A2))+((~A4)*(~A6)*A5*A3) , 
NAME: SLICE_X2Y68/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1*A4*A5*A3)+((~A2)*A1*(~A4))+((~A2)*(~A1)*A5*A3) , 
NAME: SLICE_X2Y66/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6*A5*A2*A3)+((~A4)*A6*(~A5))+((~A4)*(~A6)*A2*A3) , 
NAME: SLICE_X3Y69/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y65/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*A4)+(A5*A3*A1*(~A4)*(~A2))+(A5*A3*(~A1)*A4)+(A5*A3*(~A1)*(~A4)*(~A2)*A6)+(A5*(~A3)*A4)+(A5*(~A3)*(~A4)*(~A2)*A6)+((~A5)) , 
NAME: SLICE_X7Y65/C6LUT, 
TYPE: LUT6, 

SLICE_X2Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4*A6*A5*A3)+((~A2)*A4*(~A6))+((~A2)*(~A4)*A5*A3) , 
NAME: SLICE_X2Y69/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*A6*(~A4))+(A5*A3*A1*(~A6))+(A5*A3*(~A1))+(A5*(~A3))+((~A5)) , 
NAME: SLICE_X2Y62/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y64/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A4))+((~A2)) , 
NAME: SLICE_X7Y64/B5LUT, 
TYPE: LUT5, 

SLICE_X7Y65/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5*A4*A3) , 
NAME: SLICE_X7Y65/A5LUT, 
TYPE: LUT5, 

SLICE_X5Y63/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*(~A3))+((~A4)) , 
NAME: SLICE_X5Y63/D5LUT, 
TYPE: LUT5, 

SLICE_X6Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A5)) , 
NAME: SLICE_X6Y63/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A5*A2*A1)) , 
NAME: SLICE_X7Y65/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A3)*(~A2)*A4)+((~A5)*A4)) , 
NAME: SLICE_X3Y66/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A5*A3)+((~A2)*A5*(~A3)*A1*A6)+((~A2)*A5*(~A3)*A1*(~A6)*A4)+((~A2)*A5*(~A3)*(~A1)*A4)+((~A2)*(~A5)*A1*A6)+((~A2)*(~A5)*A1*(~A6)*A4)+((~A2)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X4Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6*A1*A4*A3) , 
NAME: SLICE_X3Y62/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4*A3)+((~A5)*A4*(~A3)*A6*A1)+((~A5)*A4*(~A3)*A6*(~A1)*A2)+((~A5)*A4*(~A3)*(~A6)*A2)+((~A5)*(~A4)*A6*A1)+((~A5)*(~A4)*A6*(~A1)*A2)+((~A5)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X2Y64/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6*A5*A1) , 
NAME: SLICE_X2Y64/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A5*A3)+((~A2)*A5*(~A3)*A1*A6)+((~A2)*A5*(~A3)*A1*(~A6)*A4)+((~A2)*A5*(~A3)*(~A1)*A4)+((~A2)*(~A5)*A1*A6)+((~A2)*(~A5)*A1*(~A6)*A4)+((~A2)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X4Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*A2*A5*A3) , 
NAME: SLICE_X2Y63/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X1Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4*A3)+((~A5)*A4*(~A3)*A2*A6)+((~A5)*A4*(~A3)*A2*(~A6)*A1)+((~A5)*A4*(~A3)*(~A2)*A1)+((~A5)*(~A4)*A2*A6)+((~A5)*(~A4)*A2*(~A6)*A1)+((~A5)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X1Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6*A4*A1*A2) , 
NAME: SLICE_X1Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X2Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3*A5)+((~A6)*A3*(~A5)*A4*A1)+((~A6)*A3*(~A5)*A4*(~A1)*A2)+((~A6)*A3*(~A5)*(~A4)*A2)+((~A6)*(~A3)*A4*A1)+((~A6)*(~A3)*A4*(~A1)*A2)+((~A6)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X2Y64/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y62/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A4*A3*A2*A1) , 
NAME: SLICE_X3Y62/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A1*A5)+((~A3)*A1*(~A5)*A2*A6)+((~A3)*A1*(~A5)*A2*(~A6)*A4)+((~A3)*A1*(~A5)*(~A2)*A4)+((~A3)*(~A1)*A2*A6)+((~A3)*(~A1)*A2*(~A6)*A4)+((~A3)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X3Y66/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y66/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2*A1*A3*A4) , 
NAME: SLICE_X2Y66/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A4*A5)+((~A3)*A4*(~A5)*A1*A6)+((~A3)*A4*(~A5)*A1*(~A6)*A2)+((~A3)*A4*(~A5)*(~A1)*A2)+((~A3)*(~A4)*A1*A6)+((~A3)*(~A4)*A1*(~A6)*A2)+((~A3)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X4Y65/A6LUT, 
TYPE: LUT6, 

SLICE_X2Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6*A2*A1) , 
NAME: SLICE_X2Y65/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X1Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A6*A4)+((~A3)*A6*(~A4)*A2*A1)+((~A3)*A6*(~A4)*A2*(~A1)*A5)+((~A3)*A6*(~A4)*(~A2)*A5)+((~A3)*(~A6)*A2*A1)+((~A3)*(~A6)*A2*(~A1)*A5)+((~A3)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X1Y66/A6LUT, 
TYPE: LUT6, 

SLICE_X0Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A4*A5*A1) , 
NAME: SLICE_X0Y65/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A2*A1)+((~A5)*A2*(~A1)*A4*A6)+((~A5)*A2*(~A1)*A4*(~A6)*A3)+((~A5)*A2*(~A1)*(~A4)*A3)+((~A5)*(~A2)*A4*A6)+((~A5)*(~A2)*A4*(~A6)*A3)+((~A5)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X4Y68/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2*A1*A5*A3) , 
NAME: SLICE_X2Y67/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3*A2)+(A6*A5*A3*(~A2)*A1)+(A6*A5*A3*(~A2)*(~A1)*A4)+(A6*A5*(~A3)*A1)+(A6*A5*(~A3)*(~A1)*A4)+(A6*(~A5)*A3)+(A6*(~A5)*(~A3)*A1)+(A6*(~A5)*(~A3)*(~A1)*A4)+((~A6)*A5*A3*A2*A1*A4)+((~A6)*A5*A3*A2*(~A1))+((~A6)*A5*A3*(~A2)*A4)+((~A6)*A5*(~A3)*A4)+((~A6)*(~A5)*A3*A1*A4)+((~A6)*(~A5)*A3*(~A1))+((~A6)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X5Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y63/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A2*A5*A1*A3) , 
NAME: SLICE_X3Y63/A5LUT, 
TYPE: LUT5, 

SLICE_X10Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*A3*A1*A4*(~A5))) , 
NAME: SLICE_X10Y63/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4)+((~A2)*(~A4)*A5)+((~A2)*(~A4)*(~A5)*A3)+((~A2)*(~A4)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X11Y64/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*A6)+((~A2)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X11Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A3)*A2*(~A1))+(A6*A4*(~A3)*(~A2)*A1)+(A6*(~A4)*(~A3)*A5*A2*(~A1))+(A6*(~A4)*(~A3)*A5*(~A2)*A1)+(A6*(~A4)*(~A3)*(~A5)*A1)+((~A6)*(~A4)*A3*A5*A2*(~A1))+((~A6)*(~A4)*A3*A5*(~A2)*A1)+((~A6)*(~A4)*A3*(~A5)*A1) , 
NAME: SLICE_X10Y64/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y74/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5*(~A4))+(A2*A3*(~A5))+((~A2)*A1*A3*A5*(~A4))+((~A2)*A1*A3*(~A5))+((~A2)*A1*(~A3)*(~A4))+((~A2)*(~A1)*A3*(~A5)*A4) , 
NAME: SLICE_X8Y74/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y73/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6*(~A2))+(A5*A1*(~A6))+((~A5)*A4*A1*A6*(~A2))+((~A5)*A4*A1*(~A6))+((~A5)*A4*(~A1)*(~A2))+((~A5)*(~A4)*A1*(~A6)*A2) , 
NAME: SLICE_X11Y73/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y70/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2*(~A6))+(A3*A5*(~A2))+((~A3)*A4*A5*A2*(~A6))+((~A3)*A4*A5*(~A2))+((~A3)*A4*(~A5)*(~A6))+((~A3)*(~A4)*A5*(~A2)*A6) , 
NAME: SLICE_X11Y70/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y72/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*(~A1))+(A2*A3*(~A4))+((~A2)*A5*A3*A4*(~A1))+((~A2)*A5*A3*(~A4))+((~A2)*A5*(~A3)*(~A1))+((~A2)*(~A5)*A3*(~A4)*A1) , 
NAME: SLICE_X10Y72/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y73/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*(~A6))+(A2*A4*(~A5))+((~A2)*A3*A4*A5*(~A6))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*(~A6))+((~A2)*(~A3)*A4*(~A5)*A6) , 
NAME: SLICE_X10Y73/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*(~A3))+(A5*A2*(~A4))+((~A5)*A1*A2*A4*(~A3))+((~A5)*A1*A2*(~A4))+((~A5)*A1*(~A2)*(~A3))+((~A5)*(~A1)*A2*(~A4)*A3) , 
NAME: SLICE_X10Y68/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y72/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*(~A4))+(A3*A2*(~A1))+((~A3)*A6*A2*A1*(~A4))+((~A3)*A6*A2*(~A1))+((~A3)*A6*(~A2)*(~A4))+((~A3)*(~A6)*A2*(~A1)*A4) , 
NAME: SLICE_X10Y72/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y73/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*(~A5))+(A6*A3*(~A4))+((~A6)*A2*A3*A4*(~A5))+((~A6)*A2*A3*(~A4))+((~A6)*A2*(~A3)*(~A5))+((~A6)*(~A2)*A3*(~A4)*A5) , 
NAME: SLICE_X8Y73/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y74/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*(~A1))+(A5*A2*(~A3))+((~A5)*A6*A2*A3*(~A1))+((~A5)*A6*A2*(~A3))+((~A5)*A6*(~A2)*(~A1))+((~A5)*(~A6)*A2*(~A3)*A1) , 
NAME: SLICE_X9Y74/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y73/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*(~A2))+(A4*A3*(~A1))+((~A4)*A5*A3*A1*(~A2))+((~A4)*A5*A3*(~A1))+((~A4)*A5*(~A3)*(~A2))+((~A4)*(~A5)*A3*(~A1)*A2) , 
NAME: SLICE_X11Y73/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y71/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*(~A1))+(A2*A5*(~A3))+((~A2)*A6*A5*A3*(~A1))+((~A2)*A6*A5*(~A3))+((~A2)*A6*(~A5)*(~A1))+((~A2)*(~A6)*A5*(~A3)*A1) , 
NAME: SLICE_X11Y71/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*(~A5))+(A3*A1*(~A4))+((~A3)*A6*A1*A4*(~A5))+((~A3)*A6*A1*(~A4))+((~A3)*A6*(~A1)*(~A5))+((~A3)*(~A6)*A1*(~A4)*A5) , 
NAME: SLICE_X9Y69/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y72/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*(~A2))+(A4*A3*(~A1))+((~A4)*A5*A3*A1*(~A2))+((~A4)*A5*A3*(~A1))+((~A4)*A5*(~A3)*(~A2))+((~A4)*(~A5)*A3*(~A1)*A2) , 
NAME: SLICE_X10Y72/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y74/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*(~A6))+(A2*A5*(~A1))+((~A2)*A4*A5*A1*(~A6))+((~A2)*A4*A5*(~A1))+((~A2)*A4*(~A5)*(~A6))+((~A2)*(~A4)*A5*(~A1)*A6) , 
NAME: SLICE_X10Y74/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*(~A3))+(A1*A2*(~A5))+((~A1)*A4*A2*A5*(~A3))+((~A1)*A4*A2*(~A5))+((~A1)*A4*(~A2)*(~A3))+((~A1)*(~A4)*A2*(~A5)*A3) , 
NAME: SLICE_X10Y69/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y73/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5*(~A4))+(A2*A1*(~A5))+((~A2)*A6*A1*A5*(~A4))+((~A2)*A6*A1*(~A5))+((~A2)*A6*(~A1)*(~A4))+((~A2)*(~A6)*A1*(~A5)*A4) , 
NAME: SLICE_X10Y73/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y73/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*(~A3))+(A2*A5*(~A6))+((~A2)*A4*A5*A6*(~A3))+((~A2)*A4*A5*(~A6))+((~A2)*A4*(~A5)*(~A3))+((~A2)*(~A4)*A5*(~A6)*A3) , 
NAME: SLICE_X9Y73/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y73/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5*(~A6))+(A2*A3*(~A5))+((~A2)*A1*A3*A5*(~A6))+((~A2)*A1*A3*(~A5))+((~A2)*A1*(~A3)*(~A6))+((~A2)*(~A1)*A3*(~A5)*A6) , 
NAME: SLICE_X9Y73/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y73/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*(~A5))+(A3*A2*(~A6))+((~A3)*A4*A2*A6*(~A5))+((~A3)*A4*A2*(~A6))+((~A3)*A4*(~A2)*(~A5))+((~A3)*(~A4)*A2*(~A6)*A5) , 
NAME: SLICE_X9Y73/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y71/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*(~A1))+(A2*A3*(~A4))+((~A2)*A5*A3*A4*(~A1))+((~A2)*A5*A3*(~A4))+((~A2)*A5*(~A3)*(~A1))+((~A2)*(~A5)*A3*(~A4)*A1) , 
NAME: SLICE_X11Y71/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y72/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*(~A3))+(A2*A4*(~A6))+((~A2)*A1*A4*A6*(~A3))+((~A2)*A1*A4*(~A6))+((~A2)*A1*(~A4)*(~A3))+((~A2)*(~A1)*A4*(~A6)*A3) , 
NAME: SLICE_X8Y72/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y73/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*(~A3))+(A4*A1*(~A2))+((~A4)*A6*A1*A2*(~A3))+((~A4)*A6*A1*(~A2))+((~A4)*A6*(~A1)*(~A3))+((~A4)*(~A6)*A1*(~A2)*A3) , 
NAME: SLICE_X10Y73/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y73/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*(~A2))+(A4*A1*(~A5))+((~A4)*A6*A1*A5*(~A2))+((~A4)*A6*A1*(~A5))+((~A4)*A6*(~A1)*(~A2))+((~A4)*(~A6)*A1*(~A5)*A2) , 
NAME: SLICE_X11Y73/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*(~A3))+(A1*A4*(~A5))+((~A1)*A2*A4*A5*(~A3))+((~A1)*A2*A4*(~A5))+((~A1)*A2*(~A4)*(~A3))+((~A1)*(~A2)*A4*(~A5)*A3) , 
NAME: SLICE_X9Y69/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*(~A4)*A5)+(A6*(~A1)*A2*A4*(~A5))+(A6*(~A1)*A2*(~A4)*A5*A3)+(A6*(~A1)*(~A2)*(~A4)*A5*A3)+((~A6)*(~A1)*A2*A4*(~A5))+((~A6)*(~A1)*A2*(~A4)*A5*A3)+((~A6)*(~A1)*(~A2)*(~A4)*A5*A3) , 
NAME: SLICE_X9Y67/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y73/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*(~A5))+(A2*A4*(~A6))+((~A2)*A3*A4*A6*(~A5))+((~A2)*A3*A4*(~A6))+((~A2)*A3*(~A4)*(~A5))+((~A2)*(~A3)*A4*(~A6)*A5) , 
NAME: SLICE_X9Y73/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y66/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*(~A1)) , 
NAME: SLICE_X10Y66/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X11Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*(~A5))+(A1*A6*(~A3))+((~A1)*A4*A6*A3*(~A5))+((~A1)*A4*A6*(~A3))+((~A1)*A4*(~A6)*(~A5))+((~A1)*(~A4)*A6*(~A3)*A5) , 
NAME: SLICE_X11Y69/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y71/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*(~A1))+(A4*A2*(~A5))+((~A4)*A3*A2*A5*(~A1))+((~A4)*A3*A2*(~A5))+((~A4)*A3*(~A2)*(~A1))+((~A4)*(~A3)*A2*(~A5)*A1) , 
NAME: SLICE_X10Y71/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y71/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5*(~A1))+(A4*A6*(~A5))+((~A4)*A2*A6*A5*(~A1))+((~A4)*A2*A6*(~A5))+((~A4)*A2*(~A6)*(~A1))+((~A4)*(~A2)*A6*(~A5)*A1) , 
NAME: SLICE_X10Y71/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*(~A3))+(A5*A1*(~A2))+((~A5)*A6*A1*A2*(~A3))+((~A5)*A6*A1*(~A2))+((~A5)*A6*(~A1)*(~A3))+((~A5)*(~A6)*A1*(~A2)*A3) , 
NAME: SLICE_X10Y68/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y72/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5*(~A2))+(A4*A6*(~A5))+((~A4)*A3*A6*A5*(~A2))+((~A4)*A3*A6*(~A5))+((~A4)*A3*(~A6)*(~A2))+((~A4)*(~A3)*A6*(~A5)*A2) , 
NAME: SLICE_X10Y72/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y74/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5*(~A4))+(A2*A3*(~A5))+((~A2)*A6*A3*A5*(~A4))+((~A2)*A6*A3*(~A5))+((~A2)*A6*(~A3)*(~A4))+((~A2)*(~A6)*A3*(~A5)*A4) , 
NAME: SLICE_X8Y74/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y74/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3*(~A2))+(A5*A6*(~A3))+((~A5)*A4*A6*A3*(~A2))+((~A5)*A4*A6*(~A3))+((~A5)*A4*(~A6)*(~A2))+((~A5)*(~A4)*A6*(~A3)*A2) , 
NAME: SLICE_X9Y74/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*A2)+(A4*(~A1)*A6*A5*A2)+(A4*(~A1)*(~A6)*A3*A5*A2)+(A4*(~A1)*(~A6)*(~A3))+((~A4)) , 
NAME: SLICE_X8Y64/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A3))+(A5*(~A6)*A4*(~A3))+(A5*(~A6)*(~A4))+((~A5)*A4*(~A3))+((~A5)*(~A4)) , 
NAME: SLICE_X9Y63/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A1)) , 
NAME: SLICE_X9Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*A6*(~A3)*(~A5)*A2*A1)+(A4*(~A6)*A3*(~A1))+(A4*(~A6)*(~A3)*(~A5)*A2*A1)+((~A4)*A3)+((~A4)*(~A3)*(~A5)*A2*A1) , 
NAME: SLICE_X7Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A6)+(A5*(~A4)*(~A6)*A2)+((~A5)*A4)+((~A5)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X7Y65/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y63/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A2)*A3*A1*A4) , 
NAME: SLICE_X10Y63/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X9Y65/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y70/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3)*(~A6))+((~A5)*A3*(~A6)*A2)+((~A5)*(~A3)*A6)+((~A5)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X8Y70/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y70/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*(~A6))+(A1*(~A2)*(~A5)*(~A6))+((~A1)*A2*A5*A6)+((~A1)*A2*A5*(~A6)*A3)+((~A1)*A2*(~A5)*(~A6)*A3)+((~A1)*(~A2)*A5*(~A6)*A3)+((~A1)*(~A2)*(~A5)*A6)+((~A1)*(~A2)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X9Y70/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y70/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*(~A4))+(A5*A2*(~A1)*A3*(~A4))+(A5*(~A2)*(~A1)*(~A3)*(~A4))+((~A5)*A2*A1*A4)+((~A5)*A2*A1*(~A4)*A6)+((~A5)*A2*(~A1)*A3*A4)+((~A5)*A2*(~A1)*A3*(~A4)*A6)+((~A5)*A2*(~A1)*(~A3)*(~A4)*A6)+((~A5)*(~A2)*A1*(~A4)*A6)+((~A5)*(~A2)*(~A1)*A3*(~A4)*A6)+((~A5)*(~A2)*(~A1)*(~A3)*A4)+((~A5)*(~A2)*(~A1)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X9Y70/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y70/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2)*(~A4))+((~A1)*A2*(~A4)*A3)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X10Y70/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y70/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*(~A2))+((~A1)*A6*(~A2)*A4)+((~A1)*(~A6)*A2)+((~A1)*(~A6)*(~A2)*A4) , 
NAME: SLICE_X10Y70/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y68/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1)+(A4*A2*A3*(~A1)*A5)+(A4*A2*(~A3)*A6*(~A1)*(~A5))+(A4*(~A2)*A3*A1)+(A4*(~A2)*(~A3)*A6*(~A1)*(~A5))+((~A4)*A2*A3*(~A1)*A5)+((~A4)*A2*(~A3)*A6*(~A1)*(~A5))+((~A4)*(~A2)*(~A3)*A6*(~A1)*(~A5)) , 
NAME: SLICE_X10Y68/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)*(~A5))+((~A3)*A1*(~A5)*A6)+((~A3)*(~A1)*A5)+((~A3)*(~A1)*(~A5)*A6) , 
NAME: SLICE_X9Y68/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1)+(A3*A6*(~A1)*A2)+(A3*(~A6)*A4*A5*A1)+(A3*(~A6)*A4*A5*(~A1)*A2)+(A3*(~A6)*A4*(~A5))+(A3*(~A6)*(~A4)*A1)+(A3*(~A6)*(~A4)*(~A1)*A2)+((~A3)*A6*(~A1)*A2)+((~A3)*(~A6)*A4*A5*(~A1)*A2)+((~A3)*(~A6)*A4*(~A5))+((~A3)*(~A6)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X5Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A5*(~A2))+(A3*(~A4)*A5*A2*A1)+(A3*(~A4)*A5*(~A2))+((~A3)*(~A4)*A5*A2*A1)) , 
NAME: SLICE_X10Y66/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*A3)+((~A2)*A4*A5*A6*A3)+((~A2)*(~A4)*A1*A5*A6*A3)+((~A2)*(~A4)*(~A1)) , 
NAME: SLICE_X9Y64/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*A5*A2)+(A1*A4*A6*A5*(~A2)*A3)+(A1*A4*A6*(~A5)*A2*A3)+(A1*A4*A6*(~A5)*(~A2))+(A1*A4*(~A6)*A5*A3)+(A1*A4*(~A6)*(~A5)*A2*A3)+(A1*A4*(~A6)*(~A5)*(~A2))+(A1*(~A4)*A6*A5*A2)+(A1*(~A4)*A6*A5*(~A2)*A3)+(A1*(~A4)*A6*(~A5)*A2*A3)+(A1*(~A4)*(~A6)*A5*A3)+(A1*(~A4)*(~A6)*(~A5)*A2*A3)+((~A1)*A4*A6*A5*A2)+((~A1)*A4*A6*A5*(~A2)*A3)+((~A1)*A4*A6*(~A5)*A2*A3)+((~A1)*A4*A6*(~A5)*(~A2))+((~A1)*A4*(~A6)*A5*A3)+((~A1)*A4*(~A6)*(~A5)*A2*A3)+((~A1)*A4*(~A6)*(~A5)*(~A2))+((~A1)*(~A4)*A6*A5*(~A2)*A3)+((~A1)*(~A4)*A6*(~A5)*A2*A3)+((~A1)*(~A4)*(~A6)*A5*A3)+((~A1)*(~A4)*(~A6)*(~A5)*A2*A3) , 
NAME: SLICE_X9Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y63/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A6*(~A5)*A3)+((~A4)*(~A6)*A3) , 
NAME: SLICE_X9Y63/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*(~A5))+(A6*(~A2)*A3*A4*A1*A5)+(A6*(~A2)*A3*A4*(~A1))+(A6*(~A2)*A3*(~A4))+(A6*(~A2)*(~A3)*A5)+((~A6)*A2)+((~A6)*(~A2)*A4*A1*A5)+((~A6)*(~A2)*A4*(~A1))+((~A6)*(~A2)*(~A4)) , 
NAME: SLICE_X9Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+((~A2)*A4*A5)) , 
NAME: SLICE_X11Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+((~A4)*A2*A1)) , 
NAME: SLICE_X11Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+((~A2)*A5*A4)) , 
NAME: SLICE_X11Y64/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y64/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+((~A2)*A4*A1) , 
NAME: SLICE_X11Y64/A5LUT, 
TYPE: LUT5, 

SLICE_X11Y64/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+((~A4)*A2*A5) , 
NAME: SLICE_X11Y64/B5LUT, 
TYPE: LUT5, 

SLICE_X11Y64/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+((~A2)*A5*A1) , 
NAME: SLICE_X11Y64/C5LUT, 
TYPE: LUT5, 

SLICE_X11Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*A4*A6) , 
NAME: SLICE_X11Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y63/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A3)*A4*(~A1)*A6) , 
NAME: SLICE_X10Y63/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A2)*A5*A3)+(A4*(~A1)*A6*A2*A5*(~A3))+(A4*(~A1)*A6*(~A2)*A5)+(A4*(~A1)*A6*(~A2)*(~A5)*(~A3))+(A4*(~A1)*(~A6)*A2*A5*(~A3))+(A4*(~A1)*(~A6)*(~A2)*A5*A3)+((~A4)*A1*(~A2)*A5*A3)+((~A4)*(~A1)*A2*A5*(~A3))+((~A4)*(~A1)*(~A2)*A5*A3) , 
NAME: SLICE_X10Y63/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y63/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*(~A2)) , 
NAME: SLICE_X10Y63/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A3)) , 
NAME: SLICE_X9Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1*A5)+(A4*(~A3)*A1*(~A5)*A2)+(A4*(~A3)*(~A1))+((~A4))) , 
NAME: SLICE_X10Y63/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A6)+(A4*A5*A3*(~A6)*A1*A2)+(A4*A5*A3*(~A6)*(~A1))+(A4*A5*(~A3)*A6*(~A1))+(A4*A5*(~A3)*(~A6)*A1*A2)+(A4*A5*(~A3)*(~A6)*(~A1))+(A4*(~A5)*A6*(~A1))+(A4*(~A5)*(~A6)*A1*A2)+(A4*(~A5)*(~A6)*(~A1))+((~A4)*A5*A3*A6*A1)+((~A4)*A5*A3*(~A6)*A1*A2)+((~A4)*A5*(~A3)*(~A6)*A1*A2)+((~A4)*(~A5)*(~A6)*A1*A2) , 
NAME: SLICE_X5Y63/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1*A3*A6)+((~A4)*A2*A5*A1*A3*A6)+((~A4)*A2*(~A5)*A1)+((~A4)*(~A2)*A5*A1*A3*A6) , 
NAME: SLICE_X6Y63/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3*A2*A1) , 
NAME: SLICE_X9Y64/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A2*A4*A6)+((~A5)*A2*(~A4))+((~A5)*(~A2)*A6) , 
NAME: SLICE_X3Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y65/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A6*A4)+(A3*(~A1)*A6*(~A4)*(~A2)*A5)+(A3*(~A1)*(~A6)*(~A2)*A5)+((~A3)*A6*A4)+((~A3)*A6*(~A4)*(~A2)*A5)+((~A3)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X3Y65/C6LUT, 
TYPE: LUT6, 

SLICE_X2Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4*A2*A5)+((~A6)*A4*(~A2))+((~A6)*(~A4)*A5) , 
NAME: SLICE_X2Y67/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y67/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A2*A3)+(A4*(~A1)*A2*(~A3)*A5*A6)+(A4*(~A1)*(~A2)*A5*A6)+((~A4)*A2*A3)+((~A4)*A2*(~A3)*A5*A6)+((~A4)*(~A2)*A5*A6) , 
NAME: SLICE_X5Y67/D6LUT, 
TYPE: LUT6, 

SLICE_X1Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2)+((~A6)*(~A2)*A4)+((~A6)*(~A2)*(~A4)*A3*A5*A1)+((~A6)*(~A2)*(~A4)*A3*(~A5))+((~A6)*(~A2)*(~A4)*(~A3)*A1) , 
NAME: SLICE_X1Y65/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*A2*(~A4))+(A6*A1*(~A3)*(~A5)*A2*(~A4))+(A6*(~A1)*A2*(~A4)) , 
NAME: SLICE_X4Y65/B6LUT, 
TYPE: LUT6, 

SLICE_X1Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*A2*A4*A5)) , 
NAME: SLICE_X1Y65/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y65/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6)+(A1*A2*(~A6)*A5)+(A1*A2*(~A6)*(~A5)*A4*A3)+(A1*(~A2)*A4*A3)+((~A1)*A2*A5)+((~A1)*A2*(~A5)*A4*A3)+((~A1)*(~A2)*A4*A3) , 
NAME: SLICE_X2Y65/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4*A2*A5)+((~A6)*A4*(~A2))+((~A6)*(~A4)*A5) , 
NAME: SLICE_X2Y67/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A2*A3)+(A4*(~A6)*A2*(~A3)*A1*A5)+(A4*(~A6)*(~A2)*A1*A5)+((~A4)*A2*A3)+((~A4)*A2*(~A3)*A1*A5)+((~A4)*(~A2)*A1*A5) , 
NAME: SLICE_X3Y67/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A4*A5)+((~A6)*A1*(~A4))+((~A6)*(~A1)*A5) , 
NAME: SLICE_X3Y68/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A4*A5)+(A1*(~A3)*A4*(~A5)*A2*A6)+(A1*(~A3)*(~A4)*A2*A6)+((~A1)*A4*A5)+((~A1)*A4*(~A5)*A2*A6)+((~A1)*(~A4)*A2*A6) , 
NAME: SLICE_X5Y68/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A3*A2)+((~A5)*A3*(~A2)*A4*A1)+((~A5)*A3*(~A2)*A4*(~A1)*A6)+((~A5)*A3*(~A2)*(~A4)*A6)+((~A5)*(~A3)*A4*A1)+((~A5)*(~A3)*A4*(~A1)*A6)+((~A5)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X4Y66/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6*A4*A1*A3) , 
NAME: SLICE_X1Y68/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2)+((~A4)*(~A2)*A5*A6)+((~A4)*(~A2)*(~A5)*A3*A1)+((~A4)*(~A2)*(~A5)*A3*(~A1)*A6)+((~A4)*(~A2)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X4Y66/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y66/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*A1*A5*A4) , 
NAME: SLICE_X2Y66/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A1*A5)+(A3*(~A2)*A4*A1*A5)) , 
NAME: SLICE_X5Y67/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A4*A3*A6*A5*A2) , 
NAME: SLICE_X2Y63/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1*A5)+((~A2)*A1*(~A5)*A3*A4)+((~A2)*A1*(~A5)*A3*(~A4)*A6)+((~A2)*A1*(~A5)*(~A3)*A6)+((~A2)*(~A1)*A3*A4)+((~A2)*(~A1)*A3*(~A4)*A6)+((~A2)*(~A1)*(~A3)*A6) , 
NAME: SLICE_X3Y68/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*A5*A1*A3) , 
NAME: SLICE_X3Y69/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2*A1*(~A3))+(A6*(~A4)*A2*A1*(~A3))+(A6*(~A4)*A2*(~A1)*(~A5)*(~A3))+(A6*(~A4)*(~A2)*(~A3))+((~A6)*A4*(~A3))+((~A6)*(~A4)*A2*A1*(~A3))+((~A6)*(~A4)*A2*(~A1)*(~A5)*(~A3))+((~A6)*(~A4)*(~A2)*(~A3)) , 
NAME: SLICE_X3Y63/C6LUT, 
TYPE: LUT6, 

SLICE_X2Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*(~A4)) , 
NAME: SLICE_X2Y63/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A5)+(A3*A1*A2*(~A5)*A6*A4)+(A3*A1*A2*(~A5)*(~A6))+(A3*A1*(~A2))+(A3*(~A1)*A2*A5)+(A3*(~A1)*A2*(~A5)*A6*A4)+(A3*(~A1)*A2*(~A5)*(~A6))+(A3*(~A1)*(~A2)*A6*A4)+(A3*(~A1)*(~A2)*(~A6))+((~A3)*A2*A5)+((~A3)*A2*(~A5)*A6*A4)+((~A3)*A2*(~A5)*(~A6))+((~A3)*(~A2)*A6*A4)+((~A3)*(~A2)*(~A6)) , 
NAME: SLICE_X4Y63/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3*A1)+((~A6)*A3*(~A1)*A4*A5)+((~A6)*A3*(~A1)*A4*(~A5)*A2)+((~A6)*A3*(~A1)*(~A4)*A2)+((~A6)*(~A3)*A4*A5)+((~A6)*(~A3)*A4*(~A5)*A2)+((~A6)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X3Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y66/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*(~A6)*A5)+(A2*(~A1)*A5)+((~A2)*A3*A4*A1)+((~A2)*A3*A4*(~A1)*A5)+((~A2)*A3*(~A4)*A1*(~A6)*A5)+((~A2)*A3*(~A4)*(~A1)*A5)+((~A2)*(~A3)*A1*(~A6)*A5)+((~A2)*(~A3)*(~A1)*A5) , 
NAME: SLICE_X3Y66/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y65/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*A4)+(A2*(~A1)*A4*A3)+((~A2)*A5*(~A1)*A4*A3)+((~A2)*(~A5)*A1*A4)+((~A2)*(~A5)*(~A1)*A4*A3) , 
NAME: SLICE_X3Y65/B5LUT, 
TYPE: LUT5, 

SLICE_X3Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A5*(~A2))) , 
NAME: SLICE_X3Y65/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5*A2*A1*A3) , 
NAME: SLICE_X2Y69/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y63/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A2)*A3*(~A5)*A4)) , 
NAME: SLICE_X5Y63/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3*A4*A5)+((~A6)*A3*(~A4))+((~A6)*(~A3)*A5) , 
NAME: SLICE_X4Y62/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A6*A1)+(A3*(~A4)*A6*(~A1)*A2*A5)+(A3*(~A4)*(~A6)*A2*A5)+((~A3)*A6*A1)+((~A3)*A6*(~A1)*A2*A5)+((~A3)*(~A6)*A2*A5) , 
NAME: SLICE_X4Y64/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2*A5)+((~A6)*A2*(~A5)*A1)+((~A6)*A2*(~A5)*(~A1)*A4*(~A3))+((~A6)*(~A2)*A1)+((~A6)*(~A2)*(~A1)*A4*(~A3)) , 
NAME: SLICE_X3Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3)+(A5*A1*(~A3)*A6*A2*A4)+(A5*(~A1)*A6*A2*A4)+((~A5)*A6*A2*A4) , 
NAME: SLICE_X3Y64/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A6*A4*(~A5))+(A1*A2*A3*(~A6)*(~A5)) , 
NAME: SLICE_X3Y64/D6LUT, 
TYPE: LUT6, 

SLICE_X0Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2*A1*(~A5)*A3)+(A4*A6*A2*(~A1)*A3)+(A4*A6*(~A2)*A3)+(A4*(~A6)*A3)+((~A4)*A3) , 
NAME: SLICE_X0Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y65/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*(~A3)) , 
NAME: SLICE_X1Y65/B5LUT, 
TYPE: LUT5, 

SLICE_X4Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6*A2*A5)+((~A4)*A6*(~A2))+((~A4)*(~A6)*A5) , 
NAME: SLICE_X4Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A6*A1)+(A4*(~A2)*A6*(~A1)*A3*A5)+(A4*(~A2)*(~A6)*A3*A5)+((~A4)*A6*A1)+((~A4)*A6*(~A1)*A3*A5)+((~A4)*(~A6)*A3*A5) , 
NAME: SLICE_X4Y64/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3*A2*A5)+((~A6)*A3*(~A2))+((~A6)*(~A3)*A5) , 
NAME: SLICE_X4Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A4*A3)+(A1*(~A2)*A4*(~A3)*A5*A6)+(A1*(~A2)*(~A4)*A5*A6)+((~A1)*A4*A3)+((~A1)*A4*(~A3)*A5*A6)+((~A1)*(~A4)*A5*A6) , 
NAME: SLICE_X5Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A3*A5)+((~A6)*A1*(~A3))+((~A6)*(~A1)*A5) , 
NAME: SLICE_X3Y62/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A4*A5)+(A2*(~A3)*A4*(~A5)*A1*A6)+(A2*(~A3)*(~A4)*A1*A6)+((~A2)*A4*A5)+((~A2)*A4*(~A5)*A1*A6)+((~A2)*(~A4)*A1*A6) , 
NAME: SLICE_X5Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y66/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3*A1*A6)+((~A4)*A3*(~A1))+((~A4)*(~A3)*A6) , 
NAME: SLICE_X4Y66/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y65/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A3*A6)+(A1*(~A5)*A3*(~A6)*A2*A4)+(A1*(~A5)*(~A3)*A2*A4)+((~A1)*A3*A6)+((~A1)*A3*(~A6)*A2*A4)+((~A1)*(~A3)*A2*A4) , 
NAME: SLICE_X4Y65/C6LUT, 
TYPE: LUT6, 

SLICE_X2Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3*A1*A4)+((~A6)*A3*(~A1))+((~A6)*(~A3)*A4) , 
NAME: SLICE_X2Y65/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A6*A2)+(A5*(~A1)*A6*(~A2)*A3*A4)+(A5*(~A1)*(~A6)*A3*A4)+((~A5)*A6*A2)+((~A5)*A6*(~A2)*A3*A4)+((~A5)*(~A6)*A3*A4) , 
NAME: SLICE_X5Y64/C6LUT, 
TYPE: LUT6, 

SLICE_X1Y65/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3*A1*A5)+((~A4)*A3*(~A1))+((~A4)*(~A3)*A5) , 
NAME: SLICE_X1Y65/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y67/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A1*A5)+(A3*(~A2)*A1*(~A5)*A4*A6)+(A3*(~A2)*(~A1)*A4*A6)+((~A3)*A1*A5)+((~A3)*A1*(~A5)*A4*A6)+((~A3)*(~A1)*A4*A6) , 
NAME: SLICE_X4Y67/D6LUT, 
TYPE: LUT6, 

SLICE_X3Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2*A3*A5)+((~A6)*A2*(~A3))+((~A6)*(~A2)*A5) , 
NAME: SLICE_X3Y67/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y68/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A1*A6)+(A5*(~A2)*A1*(~A6)*A3*A4)+(A5*(~A2)*(~A1)*A3*A4)+((~A5)*A1*A6)+((~A5)*A1*(~A6)*A3*A4)+((~A5)*(~A1)*A3*A4) , 
NAME: SLICE_X5Y68/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A1*A5*A2)+(A4*A3*A1*(~A5))+(A4*A3*(~A1))+(A4*(~A3))+((~A4))) , 
NAME: SLICE_X3Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A5)*A1*(~A2)*A3)+(A6*(~A4)*A5*A1*(~A2)*A3) , 
NAME: SLICE_X7Y63/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4*A6)+(A2*A5*A4*(~A6)*A1*A3)+(A2*A5*A4*(~A6)*(~A1))+(A2*A5*(~A4))+(A2*(~A5)*A6)+(A2*(~A5)*(~A6)*A1*A3)+(A2*(~A5)*(~A6)*(~A1))+((~A2)*A6)+((~A2)*(~A6)*A1*A3)+((~A2)*(~A6)*(~A1)) , 
NAME: SLICE_X7Y64/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2)*A3*(~A1)*A5)+((~A4)*A3*(~A1)*A5)) , 
NAME: SLICE_X7Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y65/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5)*A6*A2)+((~A4)*A3*A1*A5*A2)+((~A4)*A3*A1*(~A5)*A6*A2)+((~A4)*A3*(~A1)*(~A5)*A6*A2)+((~A4)*(~A3)*(~A5)*A6*A2) , 
NAME: SLICE_X7Y65/D6LUT, 
TYPE: LUT6, 

SLICE_X5Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A1*A3)+((~A2)*(~A1)*A4*A3)+((~A2)*(~A1)*A4*(~A3)*A6)+((~A2)*(~A1)*(~A4)*A3) , 
NAME: SLICE_X5Y69/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A4*A5*A6) , 
NAME: SLICE_X9Y69/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y67/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*(~A2)) , 
NAME: SLICE_X5Y67/B5LUT, 
TYPE: LUT5, 

SLICE_X5Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+((~A2)*A4*A1)+((~A2)*A4*(~A1)*(~A5))+((~A2)*(~A4)*A3)) , 
NAME: SLICE_X5Y67/C6LUT, 
TYPE: LUT6, 

SLICE_X8Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X8Y67/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y70/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2*A6*A1*A3) , 
NAME: SLICE_X4Y70/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y70/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5) , 
NAME: SLICE_X4Y70/B5LUT, 
TYPE: LUT5, 

SLICE_X4Y70/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A1)+((~A5)*(~A4)*A1)) , 
NAME: SLICE_X4Y70/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y70/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A2)+((~A3)*(~A4)*A2) , 
NAME: SLICE_X4Y70/A5LUT, 
TYPE: LUT5, 

SLICE_X4Y71/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A1)+((~A5)*(~A4)*A1)) , 
NAME: SLICE_X4Y71/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y71/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A3)+((~A2)*(~A4)*A3) , 
NAME: SLICE_X4Y71/A5LUT, 
TYPE: LUT5, 

SLICE_X4Y71/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A3)+((~A5)*(~A2)*A3)) , 
NAME: SLICE_X4Y71/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y71/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A3)+((~A2)*(~A1)*A3)) , 
NAME: SLICE_X4Y71/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y71/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A4)+((~A5)*(~A1)*A4) , 
NAME: SLICE_X4Y71/C5LUT, 
TYPE: LUT5, 

SLICE_X4Y71/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*(~A2)*A1) , 
NAME: SLICE_X4Y71/B5LUT, 
TYPE: LUT5, 

SLICE_X4Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+((~A3)*A4*(~A1)*A6) , 
NAME: SLICE_X4Y69/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y67/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A5*A2)+(A4*(~A1)*(~A5))+((~A4)) , 
NAME: SLICE_X5Y67/C5LUT, 
TYPE: LUT5, 

SLICE_X4Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*(~A2)*A3*(~A5)*A6)+(A1*(~A4)*A2)+(A1*(~A4)*(~A2)*A3*(~A5)*A6)+((~A1)*A2)+((~A1)*(~A2)*A3*(~A5)*A6) , 
NAME: SLICE_X4Y69/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y70/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*A6*A2*A4) , 
NAME: SLICE_X4Y70/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y70/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*A1*A5*A4*A2)) , 
NAME: SLICE_X4Y70/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A4*A6) , 
NAME: SLICE_X4Y67/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A1*A4)) , 
NAME: SLICE_X10Y66/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y66/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1)+(A3*(~A4)*A6*A1)+(A3*(~A4)*(~A6)*A2*A5*A1)+(A3*(~A4)*(~A6)*A2*(~A5))+(A3*(~A4)*(~A6)*(~A2)*A1)+((~A3)*A4*A1)+((~A3)*(~A4)*A6*A1)+((~A3)*(~A4)*(~A6)*A2*A5*A1)+((~A3)*(~A4)*(~A6)*(~A2)*A1) , 
NAME: SLICE_X10Y66/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2) , 
NAME: SLICE_X11Y63/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y66/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*A4*(~A3))+(A2*(~A1))+((~A2)*(~A1)*A4*(~A3)) , 
NAME: SLICE_X7Y66/D5LUT, 
TYPE: LUT5, 

SLICE_X7Y67/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A5*(~A4))+(A1*(~A2))+((~A1)*(~A2)*A5*(~A4)) , 
NAME: SLICE_X7Y67/C5LUT, 
TYPE: LUT5, 

SLICE_X7Y66/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A2*(~A1))+(A4*(~A5))+((~A4)*(~A5)*A2*(~A1)) , 
NAME: SLICE_X7Y66/C5LUT, 
TYPE: LUT5, 

SLICE_X7Y67/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A4*(~A1))+(A3*(~A5))+((~A3)*(~A5)*A4*(~A1)) , 
NAME: SLICE_X7Y67/B5LUT, 
TYPE: LUT5, 

SLICE_X7Y66/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A2*(~A3))+(A4*(~A1))+((~A4)*(~A1)*A2*(~A3)) , 
NAME: SLICE_X7Y66/B5LUT, 
TYPE: LUT5, 

SLICE_X7Y67/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A1*(~A2))+(A3*(~A4))+((~A3)*(~A4)*A1*(~A2)) , 
NAME: SLICE_X7Y67/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A1*A2)+(A5*A4*(~A1)*(~A2))+((~A5)*(~A4)*A1*A2)+((~A5)*(~A4)*(~A1)*(~A2))) , 
NAME: SLICE_X7Y67/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y66/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A5*(~A3))+(A4*(~A1))+((~A4)*(~A1)*A5*(~A3)) , 
NAME: SLICE_X7Y66/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y66/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A2*A1)+(A4*A3*(~A2)*(~A1))+((~A4)*(~A3)*A2*A1)+((~A4)*(~A3)*(~A2)*(~A1))) , 
NAME: SLICE_X7Y66/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A3*A5)+(A4*A1*(~A3)*(~A5))+((~A4)*(~A1)*A3*A5)+((~A4)*(~A1)*(~A3)*(~A5))) , 
NAME: SLICE_X7Y67/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y66/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A4*A5)+(A2*A1*(~A4)*(~A5))+((~A2)*(~A1)*A4*A5)+((~A2)*(~A1)*(~A4)*(~A5))) , 
NAME: SLICE_X7Y66/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A1*A2)+(A3*A4*(~A1)*(~A2))+((~A3)*(~A4)*A1*A2)+((~A3)*(~A4)*(~A1)*(~A2))) , 
NAME: SLICE_X7Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A2*A3)+(A4*A1*(~A2)*(~A3))+((~A4)*(~A1)*A2*A3)+((~A4)*(~A1)*(~A2)*(~A3))) , 
NAME: SLICE_X7Y66/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A4*A1)+(A5*A3*(~A4)*(~A1))+((~A5)*(~A3)*A4*A1)+((~A5)*(~A3)*(~A4)*(~A1))) , 
NAME: SLICE_X7Y66/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A3*A1)+(A4*A2*(~A3)*(~A1))+((~A4)*(~A2)*A3*A1)+((~A4)*(~A2)*(~A3)*(~A1))) , 
NAME: SLICE_X5Y66/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y65/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A4*A1*A2*A3)+(A5*A6*A4*A1*(~A2)*(~A3))+(A5*A6*(~A4)*(~A1)*A2*A3)+(A5*A6*(~A4)*(~A1)*(~A2)*(~A3))+((~A5)*(~A6)*A4*A1*A2*A3)+((~A5)*(~A6)*A4*A1*(~A2)*(~A3))+((~A5)*(~A6)*(~A4)*(~A1)*A2*A3)+((~A5)*(~A6)*(~A4)*(~A1)*(~A2)*(~A3)) , 
NAME: SLICE_X5Y65/D6LUT, 
TYPE: LUT6, 

SLICE_X5Y65/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*A2*A4*A5)+(A1*A6*A3*A2*(~A4)*(~A5))+(A1*A6*(~A3)*(~A2)*A4*A5)+(A1*A6*(~A3)*(~A2)*(~A4)*(~A5))+((~A1)*(~A6)*A3*A2*A4*A5)+((~A1)*(~A6)*A3*A2*(~A4)*(~A5))+((~A1)*(~A6)*(~A3)*(~A2)*A4*A5)+((~A1)*(~A6)*(~A3)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X5Y65/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A3*A5*A4)+(A1*A2*A6*A3*(~A5)*(~A4))+(A1*A2*(~A6)*(~A3)*A5*A4)+(A1*A2*(~A6)*(~A3)*(~A5)*(~A4))+((~A1)*(~A2)*A6*A3*A5*A4)+((~A1)*(~A2)*A6*A3*(~A5)*(~A4))+((~A1)*(~A2)*(~A6)*(~A3)*A5*A4)+((~A1)*(~A2)*(~A6)*(~A3)*(~A5)*(~A4)) , 
NAME: SLICE_X5Y65/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*A3*A5*A4)+(A6*A2*A1*A3*(~A5)*(~A4))+(A6*A2*(~A1)*(~A3)*A5*A4)+(A6*A2*(~A1)*(~A3)*(~A5)*(~A4))+((~A6)*(~A2)*A1*A3*A5*A4)+((~A6)*(~A2)*A1*A3*(~A5)*(~A4))+((~A6)*(~A2)*(~A1)*(~A3)*A5*A4)+((~A6)*(~A2)*(~A1)*(~A3)*(~A5)*(~A4)) , 
NAME: SLICE_X5Y65/A6LUT, 
TYPE: LUT6, 

