// Seed: 3351792703
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input supply1 id_10,
    output wor id_11,
    input wand id_12,
    output tri0 id_13
);
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output tri0 id_7,
    inout wor id_8,
    output wor id_9,
    input supply0 id_10,
    input wand id_11,
    input wand id_12,
    input tri0 id_13,
    input tri0 id_14,
    input wand id_15,
    output wand id_16,
    output uwire id_17
);
  assign id_17 = -1 && id_14;
  assign id_7  = id_5 ? id_4 : id_3 / id_8 - 1;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_4,
      id_13,
      id_13,
      id_4,
      id_7,
      id_11,
      id_10,
      id_5,
      id_16,
      id_15,
      id_2
  );
  wire id_19;
endmodule
