{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 11:21:52 2024 " "Info: Processing started: Thu Aug 08 11:21:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Game -c Game --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Game -c Game --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "STOPPER_CLK " "Info: Assuming node \"STOPPER_CLK\" is an undefined clock" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 576 200 368 592 "STOPPER_CLK" "" } { 384 1688 1768 400 "STOPPER_CLK" "" } { 480 1688 1768 496 "STOPPER_CLK" "" } { 672 1688 1768 688 "STOPPER_CLK" "" } { 768 1688 1768 784 "STOPPER_CLK" "" } { 864 1688 1768 880 "STOPPER_CLK" "" } { 960 1688 1768 976 "STOPPER_CLK" "" } { 1056 1688 1768 1072 "STOPPER_CLK" "" } { 576 1688 1768 592 "STOPPER_CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "STOPPER_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "26 " "Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 904 2144 2208 984 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst18~0 " "Info: Detected gated clock \"inst18~0\" as buffer" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 752 2104 2208 864 "inst18" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 752 2104 2208 864 "inst18" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst32\|inst " "Info: Detected ripple clock \"gozer_du:inst32\|inst\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst32\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst32\|inst3 " "Info: Detected ripple clock \"gozer_du:inst32\|inst3\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 784 848 208 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst32\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 680 2144 2208 728 "inst17" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst22\|inst " "Info: Detected ripple clock \"gozer_du:inst22\|inst\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst22\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst22\|inst3 " "Info: Detected ripple clock \"gozer_du:inst22\|inst3\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 784 848 208 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst22\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst14~1 " "Info: Detected gated clock \"inst14~1\" as buffer" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 368 2136 2200 416 "inst14" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst16~0 " "Info: Detected gated clock \"inst16~0\" as buffer" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 528 2104 2208 640 "inst16" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 528 2104 2208 640 "inst16" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst20\|inst3 " "Info: Detected ripple clock \"gozer_du:inst20\|inst3\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 784 848 208 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst20\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst20\|inst " "Info: Detected ripple clock \"gozer_du:inst20\|inst\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst20\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst24\|inst3 " "Info: Detected ripple clock \"gozer_du:inst24\|inst3\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 784 848 208 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst24\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst34\|inst3 " "Info: Detected ripple clock \"gozer_du:inst34\|inst3\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 784 848 208 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst34\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15~0 " "Info: Detected gated clock \"inst15~0\" as buffer" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 440 2136 2200 520 "inst15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst34\|inst " "Info: Detected ripple clock \"gozer_du:inst34\|inst\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst34\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst24\|inst " "Info: Detected ripple clock \"gozer_du:inst24\|inst\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst24\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 440 2136 2200 520 "inst15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst26\|inst " "Info: Detected ripple clock \"gozer_du:inst26\|inst\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst26\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst28\|inst3 " "Info: Detected ripple clock \"gozer_du:inst28\|inst3\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 784 848 208 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst28\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst30\|inst3 " "Info: Detected ripple clock \"gozer_du:inst30\|inst3\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 784 848 208 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst30\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst26\|inst3 " "Info: Detected ripple clock \"gozer_du:inst26\|inst3\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 784 848 208 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst26\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst30\|inst " "Info: Detected ripple clock \"gozer_du:inst30\|inst\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst30\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gozer_du:inst28\|inst " "Info: Detected ripple clock \"gozer_du:inst28\|inst\" as buffer" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "gozer_du:inst28\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 368 2136 2200 416 "inst14" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "STOPPER_CLK register register inst13 inst13 500.0 MHz Internal " "Info: Clock \"STOPPER_CLK\" Internal fmax is restricted to 500.0 MHz between source register \"inst13\" and destination register \"inst13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst13 1 REG LCFF_X7_Y4_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y4_N1; Fanout = 2; REG Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 920 2248 2312 1000 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns inst13~0 2 COMB LCCOMB_X7_Y4_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X7_Y4_N0; Fanout = 1; COMB Node = 'inst13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { inst13 inst13~0 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 920 2248 2312 1000 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns inst13 3 REG LCFF_X7_Y4_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X7_Y4_N1; Fanout = 2; REG Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst13~0 inst13 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 920 2248 2312 1000 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst13 inst13~0 inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst13 {} inst13~0 {} inst13 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.938 ns - Smallest " "Info: - Smallest clock skew is -0.938 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STOPPER_CLK destination 3.845 ns + Shortest register " "Info: + Shortest clock path from clock \"STOPPER_CLK\" to destination register is 3.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns STOPPER_CLK 1 CLK PIN_U13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 16; CLK Node = 'STOPPER_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOPPER_CLK } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 576 200 368 592 "STOPPER_CLK" "" } { 384 1688 1768 400 "STOPPER_CLK" "" } { 480 1688 1768 496 "STOPPER_CLK" "" } { 672 1688 1768 688 "STOPPER_CLK" "" } { 768 1688 1768 784 "STOPPER_CLK" "" } { 864 1688 1768 880 "STOPPER_CLK" "" } { 960 1688 1768 976 "STOPPER_CLK" "" } { 1056 1688 1768 1072 "STOPPER_CLK" "" } { 576 1688 1768 592 "STOPPER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.712 ns) 2.439 ns gozer_du:inst32\|inst3 2 REG LCFF_X10_Y4_N29 3 " "Info: 2: + IC(0.900 ns) + CELL(0.712 ns) = 2.439 ns; Loc. = LCFF_X10_Y4_N29; Fanout = 3; REG Node = 'gozer_du:inst32\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { STOPPER_CLK gozer_du:inst32|inst3 } "NODE_NAME" } } { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 784 848 208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 2.680 ns inst19 3 COMB LCCOMB_X10_Y4_N28 2 " "Info: 3: + IC(0.000 ns) + CELL(0.241 ns) = 2.680 ns; Loc. = LCCOMB_X10_Y4_N28; Fanout = 2; COMB Node = 'inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { gozer_du:inst32|inst3 inst19 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 904 2144 2208 984 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.618 ns) 3.845 ns inst13 4 REG LCFF_X7_Y4_N1 2 " "Info: 4: + IC(0.547 ns) + CELL(0.618 ns) = 3.845 ns; Loc. = LCFF_X7_Y4_N1; Fanout = 2; REG Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { inst19 inst13 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 920 2248 2312 1000 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.398 ns ( 62.37 % ) " "Info: Total cell delay = 2.398 ns ( 62.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.447 ns ( 37.63 % ) " "Info: Total interconnect delay = 1.447 ns ( 37.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.845 ns" { STOPPER_CLK gozer_du:inst32|inst3 inst19 inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.845 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst32|inst3 {} inst19 {} inst13 {} } { 0.000ns 0.000ns 0.900ns 0.000ns 0.547ns } { 0.000ns 0.827ns 0.712ns 0.241ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STOPPER_CLK source 4.783 ns - Longest register " "Info: - Longest clock path from clock \"STOPPER_CLK\" to source register is 4.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns STOPPER_CLK 1 CLK PIN_U13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 16; CLK Node = 'STOPPER_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOPPER_CLK } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 576 200 368 592 "STOPPER_CLK" "" } { 384 1688 1768 400 "STOPPER_CLK" "" } { 480 1688 1768 496 "STOPPER_CLK" "" } { 672 1688 1768 688 "STOPPER_CLK" "" } { 768 1688 1768 784 "STOPPER_CLK" "" } { 864 1688 1768 880 "STOPPER_CLK" "" } { 960 1688 1768 976 "STOPPER_CLK" "" } { 1056 1688 1768 1072 "STOPPER_CLK" "" } { 576 1688 1768 592 "STOPPER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.712 ns) 2.439 ns gozer_du:inst28\|inst3 2 REG LCFF_X10_Y4_N11 3 " "Info: 2: + IC(0.900 ns) + CELL(0.712 ns) = 2.439 ns; Loc. = LCFF_X10_Y4_N11; Fanout = 3; REG Node = 'gozer_du:inst28\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { STOPPER_CLK gozer_du:inst28|inst3 } "NODE_NAME" } } { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 784 848 208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.272 ns) 3.055 ns inst14~1 3 COMB LCCOMB_X10_Y4_N6 2 " "Info: 3: + IC(0.344 ns) + CELL(0.272 ns) = 3.055 ns; Loc. = LCCOMB_X10_Y4_N6; Fanout = 2; COMB Node = 'inst14~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { gozer_du:inst28|inst3 inst14~1 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 368 2136 2200 416 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.053 ns) 3.618 ns inst19 4 COMB LCCOMB_X10_Y4_N28 2 " "Info: 4: + IC(0.510 ns) + CELL(0.053 ns) = 3.618 ns; Loc. = LCCOMB_X10_Y4_N28; Fanout = 2; COMB Node = 'inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { inst14~1 inst19 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 904 2144 2208 984 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.618 ns) 4.783 ns inst13 5 REG LCFF_X7_Y4_N1 2 " "Info: 5: + IC(0.547 ns) + CELL(0.618 ns) = 4.783 ns; Loc. = LCFF_X7_Y4_N1; Fanout = 2; REG Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { inst19 inst13 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 920 2248 2312 1000 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 51.89 % ) " "Info: Total cell delay = 2.482 ns ( 51.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.301 ns ( 48.11 % ) " "Info: Total interconnect delay = 2.301 ns ( 48.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { STOPPER_CLK gozer_du:inst28|inst3 inst14~1 inst19 inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst28|inst3 {} inst14~1 {} inst19 {} inst13 {} } { 0.000ns 0.000ns 0.900ns 0.344ns 0.510ns 0.547ns } { 0.000ns 0.827ns 0.712ns 0.272ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.845 ns" { STOPPER_CLK gozer_du:inst32|inst3 inst19 inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.845 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst32|inst3 {} inst19 {} inst13 {} } { 0.000ns 0.000ns 0.900ns 0.000ns 0.547ns } { 0.000ns 0.827ns 0.712ns 0.241ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { STOPPER_CLK gozer_du:inst28|inst3 inst14~1 inst19 inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst28|inst3 {} inst14~1 {} inst19 {} inst13 {} } { 0.000ns 0.000ns 0.900ns 0.344ns 0.510ns 0.547ns } { 0.000ns 0.827ns 0.712ns 0.272ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 920 2248 2312 1000 "inst13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 920 2248 2312 1000 "inst13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst13 inst13~0 inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst13 {} inst13~0 {} inst13 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.845 ns" { STOPPER_CLK gozer_du:inst32|inst3 inst19 inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.845 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst32|inst3 {} inst19 {} inst13 {} } { 0.000ns 0.000ns 0.900ns 0.000ns 0.547ns } { 0.000ns 0.827ns 0.712ns 0.241ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { STOPPER_CLK gozer_du:inst28|inst3 inst14~1 inst19 inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst28|inst3 {} inst14~1 {} inst19 {} inst13 {} } { 0.000ns 0.000ns 0.900ns 0.344ns 0.510ns 0.547ns } { 0.000ns 0.827ns 0.712ns 0.272ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { inst13 {} } {  } {  } "" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 920 2248 2312 1000 "inst13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "STOPPER_CLK 51 " "Warning: Circuit may not operate. Detected 51 non-operational path(s) clocked by clock \"STOPPER_CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "gozer_du:inst24\|inst inst9 STOPPER_CLK 1.493 ns " "Info: Found hold time violation between source  pin or register \"gozer_du:inst24\|inst\" and destination pin or register \"inst9\" for clock \"STOPPER_CLK\" (Hold time is 1.493 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.534 ns + Largest " "Info: + Largest clock skew is 2.534 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STOPPER_CLK destination 4.879 ns + Longest register " "Info: + Longest clock path from clock \"STOPPER_CLK\" to destination register is 4.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns STOPPER_CLK 1 CLK PIN_U13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 16; CLK Node = 'STOPPER_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOPPER_CLK } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 576 200 368 592 "STOPPER_CLK" "" } { 384 1688 1768 400 "STOPPER_CLK" "" } { 480 1688 1768 496 "STOPPER_CLK" "" } { 672 1688 1768 688 "STOPPER_CLK" "" } { 768 1688 1768 784 "STOPPER_CLK" "" } { 864 1688 1768 880 "STOPPER_CLK" "" } { 960 1688 1768 976 "STOPPER_CLK" "" } { 1056 1688 1768 1072 "STOPPER_CLK" "" } { 576 1688 1768 592 "STOPPER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.712 ns) 2.439 ns gozer_du:inst22\|inst3 2 REG LCFF_X10_Y4_N9 2 " "Info: 2: + IC(0.900 ns) + CELL(0.712 ns) = 2.439 ns; Loc. = LCFF_X10_Y4_N9; Fanout = 2; REG Node = 'gozer_du:inst22\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { STOPPER_CLK gozer_du:inst22|inst3 } "NODE_NAME" } } { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 784 848 208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.366 ns) 3.088 ns inst16~0 3 COMB LCCOMB_X10_Y4_N18 1 " "Info: 3: + IC(0.283 ns) + CELL(0.366 ns) = 3.088 ns; Loc. = LCCOMB_X10_Y4_N18; Fanout = 1; COMB Node = 'inst16~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { gozer_du:inst22|inst3 inst16~0 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 528 2104 2208 640 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.346 ns) 3.687 ns inst16 4 COMB LCCOMB_X10_Y4_N16 2 " "Info: 4: + IC(0.253 ns) + CELL(0.346 ns) = 3.687 ns; Loc. = LCCOMB_X10_Y4_N16; Fanout = 2; COMB Node = 'inst16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { inst16~0 inst16 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 528 2104 2208 640 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.618 ns) 4.879 ns inst9 5 REG LCFF_X10_Y3_N17 2 " "Info: 5: + IC(0.574 ns) + CELL(0.618 ns) = 4.879 ns; Loc. = LCFF_X10_Y3_N17; Fanout = 2; REG Node = 'inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { inst16 inst9 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 576 2248 2312 656 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.869 ns ( 58.80 % ) " "Info: Total cell delay = 2.869 ns ( 58.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.010 ns ( 41.20 % ) " "Info: Total interconnect delay = 2.010 ns ( 41.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { STOPPER_CLK gozer_du:inst22|inst3 inst16~0 inst16 inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst22|inst3 {} inst16~0 {} inst16 {} inst9 {} } { 0.000ns 0.000ns 0.900ns 0.283ns 0.253ns 0.574ns } { 0.000ns 0.827ns 0.712ns 0.366ns 0.346ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STOPPER_CLK source 2.345 ns - Shortest register " "Info: - Shortest clock path from clock \"STOPPER_CLK\" to source register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns STOPPER_CLK 1 CLK PIN_U13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 16; CLK Node = 'STOPPER_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOPPER_CLK } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 576 200 368 592 "STOPPER_CLK" "" } { 384 1688 1768 400 "STOPPER_CLK" "" } { 480 1688 1768 496 "STOPPER_CLK" "" } { 672 1688 1768 688 "STOPPER_CLK" "" } { 768 1688 1768 784 "STOPPER_CLK" "" } { 864 1688 1768 880 "STOPPER_CLK" "" } { 960 1688 1768 976 "STOPPER_CLK" "" } { 1056 1688 1768 1072 "STOPPER_CLK" "" } { 576 1688 1768 592 "STOPPER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.618 ns) 2.345 ns gozer_du:inst24\|inst 2 REG LCFF_X10_Y4_N17 5 " "Info: 2: + IC(0.900 ns) + CELL(0.618 ns) = 2.345 ns; Loc. = LCFF_X10_Y4_N17; Fanout = 5; REG Node = 'gozer_du:inst24\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { STOPPER_CLK gozer_du:inst24|inst } "NODE_NAME" } } { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 61.62 % ) " "Info: Total cell delay = 1.445 ns ( 61.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 38.38 % ) " "Info: Total interconnect delay = 0.900 ns ( 38.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { STOPPER_CLK gozer_du:inst24|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst24|inst {} } { 0.000ns 0.000ns 0.900ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { STOPPER_CLK gozer_du:inst22|inst3 inst16~0 inst16 inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst22|inst3 {} inst16~0 {} inst16 {} inst9 {} } { 0.000ns 0.000ns 0.900ns 0.283ns 0.253ns 0.574ns } { 0.000ns 0.827ns 0.712ns 0.366ns 0.346ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { STOPPER_CLK gozer_du:inst24|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst24|inst {} } { 0.000ns 0.000ns 0.900ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.096 ns - Shortest register register " "Info: - Shortest register to register delay is 1.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gozer_du:inst24\|inst 1 REG LCFF_X10_Y4_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N17; Fanout = 5; REG Node = 'gozer_du:inst24\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gozer_du:inst24|inst } "NODE_NAME" } } { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns inst16 2 COMB LCCOMB_X10_Y4_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X10_Y4_N16; Fanout = 2; COMB Node = 'inst16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { gozer_du:inst24|inst inst16 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 528 2104 2208 640 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.053 ns) 0.941 ns inst9~0 3 COMB LCCOMB_X10_Y3_N16 1 " "Info: 3: + IC(0.555 ns) + CELL(0.053 ns) = 0.941 ns; Loc. = LCCOMB_X10_Y3_N16; Fanout = 1; COMB Node = 'inst9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { inst16 inst9~0 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 576 2248 2312 656 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.096 ns inst9 4 REG LCFF_X10_Y3_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.096 ns; Loc. = LCFF_X10_Y3_N17; Fanout = 2; REG Node = 'inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst9~0 inst9 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 576 2248 2312 656 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.541 ns ( 49.36 % ) " "Info: Total cell delay = 0.541 ns ( 49.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.555 ns ( 50.64 % ) " "Info: Total interconnect delay = 0.555 ns ( 50.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { gozer_du:inst24|inst inst16 inst9~0 inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.096 ns" { gozer_du:inst24|inst {} inst16 {} inst9~0 {} inst9 {} } { 0.000ns 0.000ns 0.555ns 0.000ns } { 0.000ns 0.333ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 576 2248 2312 656 "inst9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { STOPPER_CLK gozer_du:inst22|inst3 inst16~0 inst16 inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst22|inst3 {} inst16~0 {} inst16 {} inst9 {} } { 0.000ns 0.000ns 0.900ns 0.283ns 0.253ns 0.574ns } { 0.000ns 0.827ns 0.712ns 0.366ns 0.346ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { STOPPER_CLK gozer_du:inst24|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst24|inst {} } { 0.000ns 0.000ns 0.900ns } { 0.000ns 0.827ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { gozer_du:inst24|inst inst16 inst9~0 inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.096 ns" { gozer_du:inst24|inst {} inst16 {} inst9~0 {} inst9 {} } { 0.000ns 0.000ns 0.555ns 0.000ns } { 0.000ns 0.333ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "gozer_du:inst20\|inst SW\[0\] STOPPER_CLK 3.658 ns register " "Info: tsu for register \"gozer_du:inst20\|inst\" (data pin = \"SW\[0\]\", clock pin = \"STOPPER_CLK\") is 3.658 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.913 ns + Longest pin register " "Info: + Longest pin to register delay is 5.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns SW\[0\] 1 PIN PIN_D14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D14; Fanout = 1; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 280 1736 1904 296 "SW\[7..0\]" "" } { 368 1688 1768 384 "SW\[0\]" "" } { 560 1688 1768 576 "SW\[2\]" "" } { 656 1688 1768 672 "SW\[3\]" "" } { 752 1688 1768 768 "SW\[4\]" "" } { 848 1688 1768 864 "SW\[5\]" "" } { 944 1688 1768 960 "SW\[6\]" "" } { 1040 1688 1768 1056 "SW\[7\]" "" } { 464 1688 1768 480 "SW\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.767 ns) + CELL(0.309 ns) 5.913 ns gozer_du:inst20\|inst 2 REG LCFF_X10_Y4_N27 3 " "Info: 2: + IC(4.767 ns) + CELL(0.309 ns) = 5.913 ns; Loc. = LCFF_X10_Y4_N27; Fanout = 3; REG Node = 'gozer_du:inst20\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.076 ns" { SW[0] gozer_du:inst20|inst } "NODE_NAME" } } { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.146 ns ( 19.38 % ) " "Info: Total cell delay = 1.146 ns ( 19.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.767 ns ( 80.62 % ) " "Info: Total interconnect delay = 4.767 ns ( 80.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { SW[0] gozer_du:inst20|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { SW[0] {} SW[0]~combout {} gozer_du:inst20|inst {} } { 0.000ns 0.000ns 4.767ns } { 0.000ns 0.837ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STOPPER_CLK destination 2.345 ns - Shortest register " "Info: - Shortest clock path from clock \"STOPPER_CLK\" to destination register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns STOPPER_CLK 1 CLK PIN_U13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 16; CLK Node = 'STOPPER_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOPPER_CLK } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 576 200 368 592 "STOPPER_CLK" "" } { 384 1688 1768 400 "STOPPER_CLK" "" } { 480 1688 1768 496 "STOPPER_CLK" "" } { 672 1688 1768 688 "STOPPER_CLK" "" } { 768 1688 1768 784 "STOPPER_CLK" "" } { 864 1688 1768 880 "STOPPER_CLK" "" } { 960 1688 1768 976 "STOPPER_CLK" "" } { 1056 1688 1768 1072 "STOPPER_CLK" "" } { 576 1688 1768 592 "STOPPER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.618 ns) 2.345 ns gozer_du:inst20\|inst 2 REG LCFF_X10_Y4_N27 3 " "Info: 2: + IC(0.900 ns) + CELL(0.618 ns) = 2.345 ns; Loc. = LCFF_X10_Y4_N27; Fanout = 3; REG Node = 'gozer_du:inst20\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { STOPPER_CLK gozer_du:inst20|inst } "NODE_NAME" } } { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 61.62 % ) " "Info: Total cell delay = 1.445 ns ( 61.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 38.38 % ) " "Info: Total interconnect delay = 0.900 ns ( 38.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { STOPPER_CLK gozer_du:inst20|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst20|inst {} } { 0.000ns 0.000ns 0.900ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { SW[0] gozer_du:inst20|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { SW[0] {} SW[0]~combout {} gozer_du:inst20|inst {} } { 0.000ns 0.000ns 4.767ns } { 0.000ns 0.837ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { STOPPER_CLK gozer_du:inst20|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst20|inst {} } { 0.000ns 0.000ns 0.900ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "STOPPER_CLK led5 inst8 8.421 ns register " "Info: tco from clock \"STOPPER_CLK\" to destination pin \"led5\" through register \"inst8\" is 8.421 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STOPPER_CLK source 4.394 ns + Longest register " "Info: + Longest clock path from clock \"STOPPER_CLK\" to source register is 4.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns STOPPER_CLK 1 CLK PIN_U13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 16; CLK Node = 'STOPPER_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOPPER_CLK } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 576 200 368 592 "STOPPER_CLK" "" } { 384 1688 1768 400 "STOPPER_CLK" "" } { 480 1688 1768 496 "STOPPER_CLK" "" } { 672 1688 1768 688 "STOPPER_CLK" "" } { 768 1688 1768 784 "STOPPER_CLK" "" } { 864 1688 1768 880 "STOPPER_CLK" "" } { 960 1688 1768 976 "STOPPER_CLK" "" } { 1056 1688 1768 1072 "STOPPER_CLK" "" } { 576 1688 1768 592 "STOPPER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.712 ns) 2.439 ns gozer_du:inst26\|inst3 2 REG LCFF_X10_Y4_N31 2 " "Info: 2: + IC(0.900 ns) + CELL(0.712 ns) = 2.439 ns; Loc. = LCFF_X10_Y4_N31; Fanout = 2; REG Node = 'gozer_du:inst26\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { STOPPER_CLK gozer_du:inst26|inst3 } "NODE_NAME" } } { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 784 848 208 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.272 ns) 2.967 ns inst15~0 3 COMB LCCOMB_X10_Y4_N26 2 " "Info: 3: + IC(0.256 ns) + CELL(0.272 ns) = 2.967 ns; Loc. = LCCOMB_X10_Y4_N26; Fanout = 2; COMB Node = 'inst15~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { gozer_du:inst26|inst3 inst15~0 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 440 2136 2200 520 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 3.448 ns inst15 4 COMB LCCOMB_X10_Y4_N20 2 " "Info: 4: + IC(0.253 ns) + CELL(0.228 ns) = 3.448 ns; Loc. = LCCOMB_X10_Y4_N20; Fanout = 2; COMB Node = 'inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { inst15~0 inst15 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 440 2136 2200 520 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.618 ns) 4.394 ns inst8 5 REG LCFF_X10_Y4_N23 2 " "Info: 5: + IC(0.328 ns) + CELL(0.618 ns) = 4.394 ns; Loc. = LCFF_X10_Y4_N23; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { inst15 inst8 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 456 2248 2312 536 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.657 ns ( 60.47 % ) " "Info: Total cell delay = 2.657 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.737 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.394 ns" { STOPPER_CLK gozer_du:inst26|inst3 inst15~0 inst15 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.394 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst26|inst3 {} inst15~0 {} inst15 {} inst8 {} } { 0.000ns 0.000ns 0.900ns 0.256ns 0.253ns 0.328ns } { 0.000ns 0.827ns 0.712ns 0.272ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 456 2248 2312 536 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.933 ns + Longest register pin " "Info: + Longest register to pin delay is 3.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst8 1 REG LCFF_X10_Y4_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N23; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 456 2248 2312 536 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(2.134 ns) 3.933 ns led5 2 PIN PIN_U4 0 " "Info: 2: + IC(1.799 ns) + CELL(2.134 ns) = 3.933 ns; Loc. = PIN_U4; Fanout = 0; PIN Node = 'led5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { inst8 led5 } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 472 2408 2584 488 "led5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 54.26 % ) " "Info: Total cell delay = 2.134 ns ( 54.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.799 ns ( 45.74 % ) " "Info: Total interconnect delay = 1.799 ns ( 45.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { inst8 led5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.933 ns" { inst8 {} led5 {} } { 0.000ns 1.799ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.394 ns" { STOPPER_CLK gozer_du:inst26|inst3 inst15~0 inst15 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.394 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst26|inst3 {} inst15~0 {} inst15 {} inst8 {} } { 0.000ns 0.000ns 0.900ns 0.256ns 0.253ns 0.328ns } { 0.000ns 0.827ns 0.712ns 0.272ns 0.228ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { inst8 led5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.933 ns" { inst8 {} led5 {} } { 0.000ns 1.799ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "gozer_du:inst32\|inst SW\[6\] STOPPER_CLK -2.330 ns register " "Info: th for register \"gozer_du:inst32\|inst\" (data pin = \"SW\[6\]\", clock pin = \"STOPPER_CLK\") is -2.330 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STOPPER_CLK destination 2.343 ns + Longest register " "Info: + Longest clock path from clock \"STOPPER_CLK\" to destination register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns STOPPER_CLK 1 CLK PIN_U13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 16; CLK Node = 'STOPPER_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOPPER_CLK } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 576 200 368 592 "STOPPER_CLK" "" } { 384 1688 1768 400 "STOPPER_CLK" "" } { 480 1688 1768 496 "STOPPER_CLK" "" } { 672 1688 1768 688 "STOPPER_CLK" "" } { 768 1688 1768 784 "STOPPER_CLK" "" } { 864 1688 1768 880 "STOPPER_CLK" "" } { 960 1688 1768 976 "STOPPER_CLK" "" } { 1056 1688 1768 1072 "STOPPER_CLK" "" } { 576 1688 1768 592 "STOPPER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.618 ns) 2.343 ns gozer_du:inst32\|inst 2 REG LCFF_X9_Y4_N11 4 " "Info: 2: + IC(0.898 ns) + CELL(0.618 ns) = 2.343 ns; Loc. = LCFF_X9_Y4_N11; Fanout = 4; REG Node = 'gozer_du:inst32\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { STOPPER_CLK gozer_du:inst32|inst } "NODE_NAME" } } { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 61.67 % ) " "Info: Total cell delay = 1.445 ns ( 61.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.898 ns ( 38.33 % ) " "Info: Total interconnect delay = 0.898 ns ( 38.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { STOPPER_CLK gozer_du:inst32|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst32|inst {} } { 0.000ns 0.000ns 0.898ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.822 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns SW\[6\] 1 PIN PIN_AA18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 1; PIN Node = 'SW\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "Game.bdf" "" { Schematic "C:/Quartus Projects/Game/Game.bdf" { { 280 1736 1904 296 "SW\[7..0\]" "" } { 368 1688 1768 384 "SW\[0\]" "" } { 560 1688 1768 576 "SW\[2\]" "" } { 656 1688 1768 672 "SW\[3\]" "" } { 752 1688 1768 768 "SW\[4\]" "" } { 848 1688 1768 864 "SW\[5\]" "" } { 944 1688 1768 960 "SW\[6\]" "" } { 1040 1688 1768 1056 "SW\[7\]" "" } { 464 1688 1768 480 "SW\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.757 ns) + CELL(0.053 ns) 4.667 ns gozer_du:inst32\|inst~feeder 2 COMB LCCOMB_X9_Y4_N10 1 " "Info: 2: + IC(3.757 ns) + CELL(0.053 ns) = 4.667 ns; Loc. = LCCOMB_X9_Y4_N10; Fanout = 1; COMB Node = 'gozer_du:inst32\|inst~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { SW[6] gozer_du:inst32|inst~feeder } "NODE_NAME" } } { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.822 ns gozer_du:inst32\|inst 3 REG LCFF_X9_Y4_N11 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.822 ns; Loc. = LCFF_X9_Y4_N11; Fanout = 4; REG Node = 'gozer_du:inst32\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { gozer_du:inst32|inst~feeder gozer_du:inst32|inst } "NODE_NAME" } } { "gozer_du.bdf" "" { Schematic "C:/Quartus Projects/Game/gozer_du.bdf" { { 128 616 680 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.065 ns ( 22.09 % ) " "Info: Total cell delay = 1.065 ns ( 22.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.757 ns ( 77.91 % ) " "Info: Total interconnect delay = 3.757 ns ( 77.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.822 ns" { SW[6] gozer_du:inst32|inst~feeder gozer_du:inst32|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.822 ns" { SW[6] {} SW[6]~combout {} gozer_du:inst32|inst~feeder {} gozer_du:inst32|inst {} } { 0.000ns 0.000ns 3.757ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { STOPPER_CLK gozer_du:inst32|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { STOPPER_CLK {} STOPPER_CLK~combout {} gozer_du:inst32|inst {} } { 0.000ns 0.000ns 0.898ns } { 0.000ns 0.827ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.822 ns" { SW[6] gozer_du:inst32|inst~feeder gozer_du:inst32|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.822 ns" { SW[6] {} SW[6]~combout {} gozer_du:inst32|inst~feeder {} gozer_du:inst32|inst {} } { 0.000ns 0.000ns 3.757ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 08 11:21:52 2024 " "Info: Processing ended: Thu Aug 08 11:21:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
