# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TempAlarm_NexysA7.srcs/sources_1/new/top_level_sim.vhd" \
"../../../../TempAlarm_NexysA7.srcs/sim_1/new/top_level_tb.vhd" \

# Do not sort compile order
nosort
