Also called "SR Flip-flop"

A [[Sequential Logic]] circuit, that stores 1 bit.
* **S** for setting the bit
* **R** for resetting the bit

When both R and S are 0 there is unpredictable behavior
This is fixed by [[Gated D Latch]]
![[Pasted image 20250130211818.png]]