Analysis & Synthesis report for FP
Tue Feb 27 15:52:54 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|altsyncram_u5e2:altsyncram1
 16. Source assignments for Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component|altsyncram_nkg1:auto_generated
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectPcPlus1
 19. Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectTarget
 20. Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_Mux1
 21. Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_Mux
 22. Parameter Settings for User Entity Instance: fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: Decode_Cycle:D_c|Mux2_to1:forward_rs1
 24. Parameter Settings for User Entity Instance: Decode_Cycle:D_c|Mux2_to1:forward_rs2
 25. Parameter Settings for User Entity Instance: Decode_Cycle:D_c|sign_extention:SE_o
 26. Parameter Settings for User Entity Instance: Decode_Cycle:D_c|Mux2_to1:imm_mux
 27. Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux3to_1_d:ForwardAMux
 28. Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux3to_1_d:ForwardBMux
 29. Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux2_to1:RandIdea
 30. Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux2_to1:muxRegDst
 31. Parameter Settings for User Entity Instance: Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: WriteBack_Cycle:WB_c|Mux2_to1:writeBack_Mux
 33. Parameter Settings for User Entity Instance: WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux
 34. Parameter Settings for User Entity Instance: WriteBack_Cycle:WB_c|Mux2_to1:WriteRegisterAddress
 35. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "WriteBack_Cycle:WB_c|Mux2_to1:WriteRegisterAddress"
 38. Port Connectivity Checks: "WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux"
 39. Port Connectivity Checks: "Excuation_Cycle:E_c|Alu:alu"
 40. Port Connectivity Checks: "Decode_Cycle:D_c|Adder32:tagetAddressAdder"
 41. Port Connectivity Checks: "fetch_Cycle:F_c|instmem:Inst"
 42. Port Connectivity Checks: "fetch_Cycle:F_c|Direction_Predictor:PHTable"
 43. Port Connectivity Checks: "fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectPcPlus1"
 44. Signal Tap Logic Analyzer Settings
 45. In-System Memory Content Editor Settings
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Connections to In-System Debugging Instance "auto_signaltap_0"
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 27 15:52:54 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; FP                                          ;
; Top-level Entity Name              ; pipeline_TopLevel                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 6,167                                       ;
;     Total combinational functions  ; 3,963                                       ;
;     Dedicated logic registers      ; 3,150                                       ;
; Total registers                    ; 3150                                        ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 53,760                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; pipeline_TopLevel  ; FP                 ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; Zero.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Zero.v                                                             ;             ;
; WriteBack_Cycle.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/WriteBack_Cycle.v                                                  ;             ;
; sign_extention.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/sign_extention.v                                                   ;             ;
; Register_File.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Register_File.v                                                    ;             ;
; pipeline_TopLevel.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v                                                ;             ;
; Mux3to_1_d.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux3to_1_d.v                                                       ;             ;
; Mux2_to1.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v                                                         ;             ;
; Memory_Cycle.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Memory_Cycle.v                                                     ;             ;
; is_jump.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/is_jump.v                                                          ;             ;
; instmem.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v                                                          ;             ;
; Hazard_Detection_Unit.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Hazard_Detection_Unit.v                                            ;             ;
; Global_History_Register.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Global_History_Register.v                                          ;             ;
; forwarding_Unit.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/forwarding_Unit.v                                                  ;             ;
; fetch_Cycle.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v                                                      ;             ;
; Excuation_Cycle.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v                                                  ;             ;
; Direction_Predictor.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Direction_Predictor.v                                              ;             ;
; Decode_Cycle.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v                                                     ;             ;
; datamem1.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v                                                         ;             ;
; Control_pip.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Control_pip.v                                                      ;             ;
; Branch_Target_Buffer.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Branch_Target_Buffer.v                                             ;             ;
; ALUcontrol.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/ALUcontrol.v                                                       ;             ;
; Alu.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Alu.v                                                              ;             ;
; Adder32.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Adder32.v                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_upc1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_upc1.tdf                                             ;             ;
; db/altsyncram_u5e2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_u5e2.tdf                                             ;             ;
; inst_init.mif                                                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/inst_init.mif                                                      ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; db/altsyncram_nkg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_nkg1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                   ;             ;
; db/altsyncram_ei14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_ei14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; db/mux_m7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/mux_m7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                  ;             ;
; db/cntr_jsh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cntr_jsh.tdf                                                    ;             ;
; db/cmpr_jrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cmpr_jrb.tdf                                                    ;             ;
; db/cntr_7hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cntr_7hi.tdf                                                    ;             ;
; db/cntr_9rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cntr_9rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cmpr_drb.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sldf2e8f864/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/ip/sldf2e8f864/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                               ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                          ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                        ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                        ;             ;
; db/pll1_altpll.v                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/pll1_altpll.v                                                   ;             ;
; db/altsyncram_moa1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_moa1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 6,167     ;
;                                             ;           ;
; Total combinational functions               ; 3963      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2719      ;
;     -- 3 input functions                    ; 823       ;
;     -- <=2 input functions                  ; 421       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3781      ;
;     -- arithmetic mode                      ; 182       ;
;                                             ;           ;
; Total registers                             ; 3150      ;
;     -- Dedicated logic registers            ; 3150      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 7         ;
; Total memory bits                           ; 53760     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1481      ;
; Total fan-out                               ; 27177     ;
; Average fan-out                             ; 3.72      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |pipeline_TopLevel                                                                                                                      ; 3963 (3)            ; 3150 (0)                  ; 53760       ; 0          ; 0            ; 0       ; 0         ; 7    ; 0            ; 0          ; |pipeline_TopLevel                                                                                                                                                                                                                                                                                                                                            ; pipeline_TopLevel                 ; work         ;
;    |Decode_Cycle:D_c|                                                                                                                   ; 1675 (156)          ; 1113 (121)                ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Decode_Cycle:D_c                                                                                                                                                                                                                                                                                                                           ; Decode_Cycle                      ; work         ;
;       |Adder32:tagetAddressAdder|                                                                                                       ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Decode_Cycle:D_c|Adder32:tagetAddressAdder                                                                                                                                                                                                                                                                                                 ; Adder32                           ; work         ;
;       |Control_pip:Cu|                                                                                                                  ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Decode_Cycle:D_c|Control_pip:Cu                                                                                                                                                                                                                                                                                                            ; Control_pip                       ; work         ;
;       |Mux2_to1:forward_rs1|                                                                                                            ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Decode_Cycle:D_c|Mux2_to1:forward_rs1                                                                                                                                                                                                                                                                                                      ; Mux2_to1                          ; work         ;
;       |Mux2_to1:forward_rs2|                                                                                                            ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Decode_Cycle:D_c|Mux2_to1:forward_rs2                                                                                                                                                                                                                                                                                                      ; Mux2_to1                          ; work         ;
;       |Register_File:rf|                                                                                                                ; 1399 (1399)         ; 992 (992)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf                                                                                                                                                                                                                                                                                                          ; Register_File                     ; work         ;
;    |Excuation_Cycle:E_c|                                                                                                                ; 922 (301)           ; 78 (78)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c                                                                                                                                                                                                                                                                                                                        ; Excuation_Cycle                   ; work         ;
;       |ALUcontrol:Alucontrol|                                                                                                           ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c|ALUcontrol:Alucontrol                                                                                                                                                                                                                                                                                                  ; ALUcontrol                        ; work         ;
;       |Alu:alu|                                                                                                                         ; 424 (424)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c|Alu:alu                                                                                                                                                                                                                                                                                                                ; Alu                               ; work         ;
;       |Mux2_to1:RandIdea|                                                                                                               ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c|Mux2_to1:RandIdea                                                                                                                                                                                                                                                                                                      ; Mux2_to1                          ; work         ;
;       |Mux2_to1:muxRegDst|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c|Mux2_to1:muxRegDst                                                                                                                                                                                                                                                                                                     ; Mux2_to1                          ; work         ;
;       |Mux3to_1_d:ForwardAMux|                                                                                                          ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c|Mux3to_1_d:ForwardAMux                                                                                                                                                                                                                                                                                                 ; Mux3to_1_d                        ; work         ;
;       |Mux3to_1_d:ForwardBMux|                                                                                                          ; 67 (67)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c|Mux3to_1_d:ForwardBMux                                                                                                                                                                                                                                                                                                 ; Mux3to_1_d                        ; work         ;
;    |Hazard_Detection_Unit:HD_u|                                                                                                         ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Hazard_Detection_Unit:HD_u                                                                                                                                                                                                                                                                                                                 ; Hazard_Detection_Unit             ; work         ;
;    |Memory_Cycle:M_c|                                                                                                                   ; 77 (77)             ; 77 (77)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Memory_Cycle:M_c                                                                                                                                                                                                                                                                                                                           ; Memory_Cycle                      ; work         ;
;       |datamem1:data_memory|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Memory_Cycle:M_c|datamem1:data_memory                                                                                                                                                                                                                                                                                                      ; datamem1                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_nkg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component|altsyncram_nkg1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_nkg1                   ; work         ;
;    |WriteBack_Cycle:WB_c|                                                                                                               ; 48 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|WriteBack_Cycle:WB_c                                                                                                                                                                                                                                                                                                                       ; WriteBack_Cycle                   ; work         ;
;       |Mux2_to1:JAL_Mux|                                                                                                                ; 26 (26)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux                                                                                                                                                                                                                                                                                                      ; Mux2_to1                          ; work         ;
;       |Mux2_to1:WriteRegisterAddress|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|WriteBack_Cycle:WB_c|Mux2_to1:WriteRegisterAddress                                                                                                                                                                                                                                                                                         ; Mux2_to1                          ; work         ;
;    |fetch_Cycle:F_c|                                                                                                                    ; 349 (64)            ; 239 (48)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c                                                                                                                                                                                                                                                                                                                            ; fetch_Cycle                       ; work         ;
;       |Branch_Target_Buffer:BTb|                                                                                                        ; 52 (52)             ; 96 (96)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb                                                                                                                                                                                                                                                                                                   ; Branch_Target_Buffer              ; work         ;
;       |Direction_Predictor:PHTable|                                                                                                     ; 61 (61)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|Direction_Predictor:PHTable                                                                                                                                                                                                                                                                                                ; Direction_Predictor               ; work         ;
;       |Global_History_Register:GHR_module|                                                                                              ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|Global_History_Register:GHR_module                                                                                                                                                                                                                                                                                         ; Global_History_Register           ; work         ;
;       |Mux2_to1:Pc_Mux|                                                                                                                 ; 74 (74)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|Mux2_to1:Pc_Mux                                                                                                                                                                                                                                                                                                            ; Mux2_to1                          ; work         ;
;       |instmem:Inst|                                                                                                                    ; 89 (0)              ; 59 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst                                                                                                                                                                                                                                                                                                               ; instmem                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 89 (0)              ; 59 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_upc1:auto_generated|                                                                                            ; 89 (0)              ; 59 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_upc1                   ; work         ;
;                |altsyncram_u5e2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|altsyncram_u5e2:altsyncram1                                                                                                                                                                                                                    ; altsyncram_u5e2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 89 (67)             ; 59 (50)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                      ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                   ; sld_rom_sr                        ; work         ;
;       |is_jump:isJUMP|                                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|is_jump:isJUMP                                                                                                                                                                                                                                                                                                             ; is_jump                           ; work         ;
;    |forwarding_Unit:F_u|                                                                                                                ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|forwarding_Unit:F_u                                                                                                                                                                                                                                                                                                                        ; forwarding_Unit                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 182 (1)             ; 118 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 181 (0)             ; 118 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 181 (0)             ; 118 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 181 (1)             ; 118 (6)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 180 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 180 (141)           ; 112 (84)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 662 (2)             ; 1525 (202)                ; 51712       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 660 (0)             ; 1323 (0)                  ; 51712       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 660 (88)            ; 1323 (482)                ; 51712       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)              ; 58 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_m7c:auto_generated|                                                                                              ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_m7c:auto_generated                                                                                                                              ; mux_m7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 51712       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ei14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 51712       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ei14:auto_generated                                                                                                                                                 ; altsyncram_ei14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 74 (74)             ; 54 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 238 (1)             ; 521 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 202 (0)             ; 505 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 303 (303)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 202 (0)             ; 202 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 35 (35)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 178 (11)            ; 161 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_jsh:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jsh:auto_generated                                                             ; cntr_jsh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_7hi:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7hi:auto_generated                                                                                      ; cntr_7hi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_9rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_9rh:auto_generated                                                                            ; cntr_9rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 101 (101)           ; 101 (101)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component|altsyncram_nkg1:auto_generated|ALTSYNCRAM                                                                                       ; M9K  ; Single Port      ; 32           ; 32           ; --           ; --           ; 1024  ; None          ;
; fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|altsyncram_u5e2:altsyncram1|ALTSYNCRAM                                                                    ; M9K  ; True Dual Port   ; 32           ; 32           ; 32           ; 32           ; 1024  ; inst_init.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ei14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 101          ; 512          ; 101          ; 51712 ; None          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst                                                                                                                                                                                                                                        ; instmem.v       ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |pipeline_TopLevel|Memory_Cycle:M_c|datamem1:data_memory                                                                                                                                                                                                                               ; datamem1.v      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pipeline_TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pipeline_TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pipeline_TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pipeline_TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pipeline_TopLevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                                     ;
+------------------------------------------------------------+------------------------------------------------------------------------+
; Decode_Cycle:D_c|R31_Ex[5]                                 ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|imm_D[3]                                  ; Merged with Decode_Cycle:D_c|funct[3]                                  ;
; Decode_Cycle:D_c|Read_Data1_D[0]                           ; Merged with Decode_Cycle:D_c|R31_Ex[0]                                 ;
; Decode_Cycle:D_c|Read_Data1_D[1]                           ; Merged with Decode_Cycle:D_c|R31_Ex[1]                                 ;
; Decode_Cycle:D_c|Read_Data1_D[2]                           ; Merged with Decode_Cycle:D_c|R31_Ex[2]                                 ;
; Decode_Cycle:D_c|Read_Data1_D[3]                           ; Merged with Decode_Cycle:D_c|R31_Ex[3]                                 ;
; Decode_Cycle:D_c|Read_Data1_D[4]                           ; Merged with Decode_Cycle:D_c|R31_Ex[4]                                 ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][17] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][18] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][19] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][20] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][21] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][22] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][23] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][24] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][25] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][26] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][27] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][28] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][29] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][30] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][31] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][17] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][18] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][19] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][20] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][21] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][22] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][23] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][24] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][25] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][26] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][27] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][28] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][29] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][30] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][31] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][17] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][18] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][19] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][20] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][21] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][22] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][23] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][24] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][25] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][26] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][27] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][28] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][29] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][30] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][31] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][17] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][18] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][19] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][20] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][21] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][22] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][23] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][24] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][25] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][26] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][27] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][28] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][29] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][30] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][31] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][17] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][18] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][19] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][20] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][21] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][22] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][23] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][24] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][25] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][26] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][27] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][28] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][29] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][30] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][31] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][17] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][18] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][19] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][20] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][21] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][22] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][23] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][24] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][25] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][26] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][27] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][28] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][29] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][30] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][31] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; Decode_Cycle:D_c|imm_D[17..31]                             ; Merged with Decode_Cycle:D_c|imm_D[16]                                 ;
; Decode_Cycle:D_c|shamt[4]                                  ; Merged with Decode_Cycle:D_c|imm_D[10]                                 ;
; Decode_Cycle:D_c|imm_D[1]                                  ; Merged with Decode_Cycle:D_c|funct[1]                                  ;
; Decode_Cycle:D_c|imm_D[2]                                  ; Merged with Decode_Cycle:D_c|funct[2]                                  ;
; Decode_Cycle:D_c|imm_D[5]                                  ; Merged with Decode_Cycle:D_c|funct[5]                                  ;
; Decode_Cycle:D_c|imm_D[4]                                  ; Merged with Decode_Cycle:D_c|funct[4]                                  ;
; Decode_Cycle:D_c|imm_D[0]                                  ; Merged with Decode_Cycle:D_c|funct[0]                                  ;
; Decode_Cycle:D_c|shamt[3]                                  ; Merged with Decode_Cycle:D_c|imm_D[9]                                  ;
; Decode_Cycle:D_c|shamt[2]                                  ; Merged with Decode_Cycle:D_c|imm_D[8]                                  ;
; Decode_Cycle:D_c|shamt[1]                                  ; Merged with Decode_Cycle:D_c|imm_D[7]                                  ;
; Decode_Cycle:D_c|shamt[0]                                  ; Merged with Decode_Cycle:D_c|imm_D[6]                                  ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][31]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][30]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][29]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][28]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][27]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][26]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][25]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][24]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][23]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][22]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][21]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][20]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][19]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][18]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][17]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][16]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][15]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][14]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][13]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][12]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][11]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][10]               ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][9]                ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][8]                ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][7]                ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][6]                ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][5]                ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][4]                ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][3]                ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][2]                ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][1]                ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][0]                ; Stuck at GND due to stuck port clock_enable                            ;
; Decode_Cycle:D_c|stallreg                                  ; Stuck at GND due to stuck port data_in                                 ;
; Excuation_Cycle:E_c|MemRead_Ex                             ; Lost fanout                                                            ;
; fetch_Cycle:F_c|pcTop[5..31]                               ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][15] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][15] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][15] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][15] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][15] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][15] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][14] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][14] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][14] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][14] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][14] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][14] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][13] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][13] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][13] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][13] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][13] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][13] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][12] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][12] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][12] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][12] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][12] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][12] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][11] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][11] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][11] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][11] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][11] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][11] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][10] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][10] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][10] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][10] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][10] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][10] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][9]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][9]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][9]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][9]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][9]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][9]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][8]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][8]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][8]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][8]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][8]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][8]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][7]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][7]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][7]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][7]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][7]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][7]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][6]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][6]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][6]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][6]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][6]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][6]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][5]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][5]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][5]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][5]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][5]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][5]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][5]   ; Lost fanout                                                            ;
; Total Number of Removed Registers = 525                    ;                                                                        ;
+------------------------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+----------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+----------------------------+---------------------------+----------------------------------------------------------------------------------+
; fetch_Cycle:F_c|pcTop[31]  ; Lost Fanouts              ; fetch_Cycle:F_c|pcTop[30], fetch_Cycle:F_c|pcTop[29], fetch_Cycle:F_c|pcTop[28], ;
;                            ;                           ; fetch_Cycle:F_c|pcTop[27], fetch_Cycle:F_c|pcTop[26], fetch_Cycle:F_c|pcTop[25], ;
;                            ;                           ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]                        ;
; Decode_Cycle:D_c|R31_Ex[5] ; Stuck at GND              ; Excuation_Cycle:E_c|MemRead_Ex                                                   ;
;                            ; due to stuck port data_in ;                                                                                  ;
; fetch_Cycle:F_c|pcTop[5]   ; Lost Fanouts              ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][5]                         ;
+----------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3150  ;
; Number of registers using Synchronous Clear  ; 105   ;
; Number of registers using Synchronous Load   ; 97    ;
; Number of registers using Asynchronous Clear ; 1588  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1829  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Decode_Cycle:D_c|Register_File:rf|mem[9][2]                                                                                                                                                                                                                                                                                     ; 3       ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][5]                                                                                                                                                                                                                                                                                     ; 3       ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][6]                                                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Global_History_Register:GHR_module|GHR_Reg[3]                                                                                                                            ;
; 3:1                ; 105 bits  ; 210 LEs       ; 105 LEs              ; 105 LEs                ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Read_Data2_D[10]                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|pcTop[1]                                                                                                                                                                 ;
; 3:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|InstrReg[0]                                                                                                                                                              ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][6]                                                                                                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][7]                                                                                                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][14]                                                                                                                               ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][13]                                                                                                                               ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][5]                                                                                                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][13]                                                                                                                               ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][15]                                                                                                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][0]                                                                                                                                 ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][7]                                                                                                                                 ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][9]                                                                                                                                 ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][9]                                                                                                                                 ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][15]                                                                                                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][14]                                                                                                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]                                                                                                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][10]                                                                                                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][4]                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|pcTop[30]                                                                                                                                                                ;
; 8:1                ; 10 bits   ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|pcTop[16]                                                                                                                                                                ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 20:1               ; 8 bits    ; 104 LEs       ; 48 LEs               ; 56 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[10]                                                                                                                                                        ;
; 20:1               ; 8 bits    ; 104 LEs       ; 48 LEs               ; 56 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[19]                                                                                                                                                        ;
; 21:1               ; 4 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[7]                                                                                                                                                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[25]                                                                                                                                                        ;
; 22:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[3]                                                                                                                                                         ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[29]                                                                                                                                                        ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[30]                                                                                                                                                        ;
; 39:1               ; 10 bits   ; 260 LEs       ; 130 LEs              ; 130 LEs                ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|pcTop[12]                                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |pipeline_TopLevel|Decode_Cycle:D_c|RegDistination                                                                                                                                                          ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |pipeline_TopLevel|WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux|out[23]                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pipeline_TopLevel|WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux|out[0]                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipeline_TopLevel|Excuation_Cycle:E_c|Mux3to_1_d:ForwardAMux|Mux19                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipeline_TopLevel|Excuation_Cycle:E_c|Mux3to_1_d:ForwardBMux|Mux17                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |pipeline_TopLevel|Excuation_Cycle:E_c|ALUcontrol:Alucontrol|Mux2                                                                                                                                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |pipeline_TopLevel|fetch_Cycle:F_c|Direction_Predictor:PHTable|Mux0                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; No         ; |pipeline_TopLevel|Excuation_Cycle:E_c|Alu:alu|Add0                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |pipeline_TopLevel|Excuation_Cycle:E_c|Alu:alu|Add0                                                                                                                                                         ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|Rd2[3]                                                                                                                                                 ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|Rd1[0]                                                                                                                                                 ;
; 37:1               ; 5 bits    ; 120 LEs       ; 65 LEs               ; 55 LEs                 ; No         ; |pipeline_TopLevel|fetch_Cycle:F_c|Mux2_to1:Pc_Mux|out[2]                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|altsyncram_u5e2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component|altsyncram_nkg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectPcPlus1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectTarget ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_Mux1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_Mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; inst_init.mif        ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_upc1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Cycle:D_c|Mux2_to1:forward_rs1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Cycle:D_c|Mux2_to1:forward_rs2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Cycle:D_c|sign_extention:SE_o ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Cycle:D_c|Mux2_to1:imm_mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux3to_1_d:ForwardAMux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux3to_1_d:ForwardBMux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux2_to1:RandIdea ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux2_to1:muxRegDst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_nkg1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WriteBack_Cycle:WB_c|Mux2_to1:writeBack_Mux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WriteBack_Cycle:WB_c|Mux2_to1:WriteRegisterAddress ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 101                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 101                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 326                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 101                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                     ;
; Entity Instance                           ; fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "WriteBack_Cycle:WB_c|Mux2_to1:WriteRegisterAddress" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux" ;
+----------+-------+----------+-------------------------------------+
; Port     ; Type  ; Severity ; Details                             ;
+----------+-------+----------+-------------------------------------+
; y[31..6] ; Input ; Info     ; Stuck at GND                        ;
+----------+-------+----------+-------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Excuation_Cycle:E_c|Alu:alu" ;
+-------+--------+----------+-----------------------------+
; Port  ; Type   ; Severity ; Details                     ;
+-------+--------+----------+-----------------------------+
; ZeroF ; Output ; Info     ; Explicitly unconnected      ;
+-------+--------+----------+-----------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "Decode_Cycle:D_c|Adder32:tagetAddressAdder" ;
+----------+-------+----------+------------------------------------------+
; Port     ; Type  ; Severity ; Details                                  ;
+----------+-------+----------+------------------------------------------+
; x[31..6] ; Input ; Info     ; Stuck at GND                             ;
+----------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch_Cycle:F_c|instmem:Inst"                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch_Cycle:F_c|Direction_Predictor:PHTable"                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pc_F ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectPcPlus1" ;
+----------+-------+----------+------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                        ;
+----------+-------+----------+------------------------------------------------+
; y[31..6] ; Input ; Info     ; Stuck at GND                                   ;
+----------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 101                 ; 101              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                          ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; 0              ; inst        ; 32    ; 32    ; Read/Write ; fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 135                         ;
; cycloneiii_ff         ; 1507                        ;
;     CLR               ; 8                           ;
;     ENA               ; 200                         ;
;     ENA CLR           ; 997                         ;
;     ENA CLR SLD       ; 5                           ;
;     ENA SCLR          ; 5                           ;
;     SCLR              ; 36                          ;
;     SCLR SLD          ; 16                          ;
;     plain             ; 240                         ;
; cycloneiii_lcell_comb ; 3117                        ;
;     arith             ; 97                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 67                          ;
;     normal            ; 3020                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 202                         ;
;         3 data inputs ; 491                         ;
;         4 data inputs ; 2313                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 9.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                     ; Details                                                                                                                                                        ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Decode_Cycle:D_c|Register_File:rf|mem[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][0]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][0]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][10]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][10]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][11]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][11]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][12]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][12]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][13]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][13]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][14]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][14]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][15]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][15]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][16]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][16]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][17]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][17]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][18]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][18]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][19]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][19]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][1]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][1]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][20]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][20]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][21]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][21]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][22]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][22]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][23]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][23]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][24]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][24]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][25]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][25]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][26]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][26]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][27]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][27]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][28]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][28]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][29]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][29]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][2]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][2]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][30]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][30]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][31]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][31]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][3]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][3]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][4]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][4]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][5]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][5]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][6]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][6]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][7]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][7]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][8]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][8]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][9]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[1][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[1][9]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][0]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][0]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][10]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][10]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][11]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][11]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][12]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][12]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][13]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][13]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][14]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][14]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][15]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][15]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][16]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][16]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][17]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][17]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][18]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][18]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][19]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][19]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][1]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][1]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][20]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][20]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][21]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][21]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][22]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][22]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][23]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][23]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][24]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][24]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][25]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][25]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][26]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][26]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][27]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][27]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][28]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][28]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][29]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][29]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][2]~_wirecell ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][2]~_wirecell ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][30]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][30]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][31]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][31]          ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][3]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][3]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][4]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][4]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][5]~_wirecell ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][5]~_wirecell ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][6]~_wirecell ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][6]~_wirecell ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][7]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][7]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][8]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][8]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][9]           ; N/A                                                                                                                                                            ;
; Decode_Cycle:D_c|Register_File:rf|mem[9][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decode_Cycle:D_c|Register_File:rf|mem[9][9]           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[0]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[0]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[10]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[10]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[11]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[11]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[12]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[12]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[13]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[13]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[14]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[14]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[15]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[15]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[16]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[16]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[17]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[17]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[18]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[18]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[19]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[19]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[1]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[1]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[20]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[20]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[21]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[21]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[22]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[22]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[23]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[23]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[24]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[24]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[25]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[25]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[26]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[26]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[27]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[27]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[28]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[28]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[29]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[29]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[2]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[2]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[30]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[30]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[31]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[31]                          ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[3]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[3]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[4]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[4]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[5]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[5]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[6]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[6]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[7]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[7]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[8]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[8]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[9]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|InstrReg[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|InstrReg[9]                           ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|Pc_Reg[0]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|Pc_Reg[0]                             ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|Pc_Reg[0]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|Pc_Reg[0]                             ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|Pc_Reg[1]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|Pc_Reg[1]                             ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|Pc_Reg[1]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|Pc_Reg[1]                             ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|Pc_Reg[2]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|Pc_Reg[2]                             ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|Pc_Reg[2]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|Pc_Reg[2]                             ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|Pc_Reg[3]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|Pc_Reg[3]                             ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|Pc_Reg[3]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|Pc_Reg[3]                             ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|Pc_Reg[4]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|Pc_Reg[4]                             ; N/A                                                                                                                                                            ;
; fetch_Cycle:F_c|Pc_Reg[4]~reg0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch_Cycle:F_c|Pc_Reg[4]                             ; N/A                                                                                                                                                            ;
; pll1:pll1_inst|c0                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A                                                                                                                                                            ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Feb 27 15:52:30 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FP -c FP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: TestBench File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/TestBench.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file zeroext.v
    Info (12023): Found entity 1: Zeroext File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Zeroext.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zero.v
    Info (12023): Found entity 1: Zero File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Zero.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file writeback_cycle.v
    Info (12023): Found entity 1: WriteBack_Cycle File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/WriteBack_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extention.v
    Info (12023): Found entity 1: sign_extention File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/sign_extention.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft_2.v
    Info (12023): Found entity 1: ShiftLeft_2 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/ShiftLeft_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: Register_File File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Register_File.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_toplevel.v
    Info (12023): Found entity 1: pipeline_TopLevel File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3to_1_d.v
    Info (12023): Found entity 1: Mux3to_1_d File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux3to_1_d.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_to1.v
    Info (12023): Found entity 1: Mux2_to1 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_cycle.v
    Info (12023): Found entity 1: Memory_Cycle File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Memory_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file is_jump.v
    Info (12023): Found entity 1: is_jump File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/is_jump.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instmem.v
    Info (12023): Found entity 1: instmem File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection_unit.v
    Info (12023): Found entity 1: Hazard_Detection_Unit File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Hazard_Detection_Unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file global_history_register.v
    Info (12023): Found entity 1: Global_History_Register File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Global_History_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.v
    Info (12023): Found entity 1: forwarding_Unit File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/forwarding_Unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch_cycle.v
    Info (12023): Found entity 1: fetch_Cycle File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file excuation_cycle.v
    Info (12023): Found entity 1: Excuation_Cycle File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file direction_predictor.v
    Info (12023): Found entity 1: Direction_Predictor File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Direction_Predictor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode_cycle.v
    Info (12023): Found entity 1: Decode_Cycle File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamem1.v
    Info (12023): Found entity 1: datamem1 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file control_pip.v
    Info (12023): Found entity 1: Control_pip File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Control_pip.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branch_target_buffer.v
    Info (12023): Found entity 1: Branch_Target_Buffer File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Branch_Target_Buffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: ALUcontrol File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/ALUcontrol.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: Alu File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder32.v
    Info (12023): Found entity 1: Adder32 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Adder32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: pll1 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pll1.v Line: 40
Critical Warning (10226): Verilog HDL Port Declaration warning at pipeline_TopLevel.v(20): port declaration for "Pc_D" declares unpacked dimensions but the data type declaration does not File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 20
Info (10499): HDL info at pipeline_TopLevel.v(3): see declaration for object "Pc_D" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 3
Warning (10227): Verilog HDL Port Declaration warning at pipeline_TopLevel.v(20): data type declaration for "Pc_D" declares packed dimensions but the port declaration declaration does not File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 20
Info (12127): Elaborating entity "pipeline_TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "fetch_Cycle" for hierarchy "fetch_Cycle:F_c" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 98
Info (12128): Elaborating entity "is_jump" for hierarchy "fetch_Cycle:F_c|is_jump:isJUMP" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 46
Info (12128): Elaborating entity "Mux2_to1" for hierarchy "fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectPcPlus1" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 52
Info (12128): Elaborating entity "Global_History_Register" for hierarchy "fetch_Cycle:F_c|Global_History_Register:GHR_module" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 60
Info (12128): Elaborating entity "Branch_Target_Buffer" for hierarchy "fetch_Cycle:F_c|Branch_Target_Buffer:BTb" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 66
Info (12128): Elaborating entity "Direction_Predictor" for hierarchy "fetch_Cycle:F_c|Direction_Predictor:PHTable" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 69
Info (12128): Elaborating entity "instmem" for hierarchy "fetch_Cycle:F_c|instmem:Inst" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 84
Info (12128): Elaborating entity "altsyncram" for hierarchy "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v Line: 82
Info (12130): Elaborated megafunction instantiation "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v Line: 82
Info (12133): Instantiated megafunction "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "inst_init.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=inst"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_upc1.tdf
    Info (12023): Found entity 1: altsyncram_upc1 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_upc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_upc1" for hierarchy "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u5e2.tdf
    Info (12023): Found entity 1: altsyncram_u5e2 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_u5e2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u5e2" for hierarchy "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|altsyncram_u5e2:altsyncram1" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_upc1.tdf Line: 35
Critical Warning (127004): Memory depth (32) in the design file differs from memory depth (256) in the Memory Initialization File "C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/inst_init.mif" -- truncated remaining initial content value to fit RAM File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v Line: 82
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_upc1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_upc1.tdf Line: 36
Info (12133): Instantiated megafunction "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_upc1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1768846196"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_upc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Decode_Cycle" for hierarchy "Decode_Cycle:D_c" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 135
Info (12128): Elaborating entity "Adder32" for hierarchy "Decode_Cycle:D_c|Adder32:tagetAddressAdder" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v Line: 47
Info (12128): Elaborating entity "Register_File" for hierarchy "Decode_Cycle:D_c|Register_File:rf" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at Register_File.v(14): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Register_File.v Line: 14
Info (12128): Elaborating entity "Control_pip" for hierarchy "Decode_Cycle:D_c|Control_pip:Cu" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v Line: 53
Info (12128): Elaborating entity "sign_extention" for hierarchy "Decode_Cycle:D_c|sign_extention:SE_o" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v Line: 73
Info (12128): Elaborating entity "Zero" for hierarchy "Decode_Cycle:D_c|Zero:ZeroExt" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v Line: 76
Info (12128): Elaborating entity "Excuation_Cycle" for hierarchy "Excuation_Cycle:E_c" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 157
Info (12128): Elaborating entity "Mux3to_1_d" for hierarchy "Excuation_Cycle:E_c|Mux3to_1_d:ForwardAMux" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v Line: 23
Info (12128): Elaborating entity "ALUcontrol" for hierarchy "Excuation_Cycle:E_c|ALUcontrol:Alucontrol" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v Line: 31
Info (12128): Elaborating entity "Alu" for hierarchy "Excuation_Cycle:E_c|Alu:alu" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v Line: 34
Info (12128): Elaborating entity "Mux2_to1" for hierarchy "Excuation_Cycle:E_c|Mux2_to1:muxRegDst" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v Line: 37
Info (12128): Elaborating entity "Memory_Cycle" for hierarchy "Memory_Cycle:M_c" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 169
Info (12128): Elaborating entity "datamem1" for hierarchy "Memory_Cycle:M_c|datamem1:data_memory" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Memory_Cycle.v Line: 20
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v Line: 86
Info (12130): Elaborated megafunction instantiation "Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v Line: 86
Info (12133): Instantiated megafunction "Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nkg1.tdf
    Info (12023): Found entity 1: altsyncram_nkg1 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_nkg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nkg1" for hierarchy "Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component|altsyncram_nkg1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "WriteBack_Cycle" for hierarchy "WriteBack_Cycle:WB_c" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 182
Info (12128): Elaborating entity "Hazard_Detection_Unit" for hierarchy "Hazard_Detection_Unit:HD_u" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 193
Info (12128): Elaborating entity "forwarding_Unit" for hierarchy "forwarding_Unit:F_u" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 202
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ei14.tdf
    Info (12023): Found entity 1: altsyncram_ei14 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_ei14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_m7c.tdf
    Info (12023): Found entity 1: mux_m7c File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/mux_m7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jsh.tdf
    Info (12023): Found entity 1: cntr_jsh File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cntr_jsh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf
    Info (12023): Found entity 1: cmpr_jrb File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cmpr_jrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7hi.tdf
    Info (12023): Found entity 1: cntr_7hi File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cntr_7hi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9rh.tdf
    Info (12023): Found entity 1: cntr_9rh File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cntr_9rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.02.27.14:52:42 Progress: Loading sldf2e8f864/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/ip/sldf2e8f864/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[0] File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v Line: 5
    Warning (19017): Found clock multiplexer Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[1] File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v Line: 5
    Warning (19017): Found clock multiplexer Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[2] File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v Line: 5
    Warning (19017): Found clock multiplexer Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[3] File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v Line: 5
    Warning (19017): Found clock multiplexer Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[4] File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v Line: 5
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Register_File.v Line: 20
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 220 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/output_files/FP.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 234 of its 235 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6407 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 6230 logic cells
    Info (21064): Implemented 165 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4926 megabytes
    Info: Processing ended: Tue Feb 27 15:52:54 2024
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/output_files/FP.map.smsg.


