C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/24/2021 23:06:32 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src\InitDevice.OBJ
COMPILER INVOKED BY: C:\SiliconLabs\SimplicityStudio\v5\developer\toolchains\keil_8051\9.60\BIN\C51.exe C:\Users\kovac\D
                    -esktop\miclab-zh-1\efm8-bb1-low-cost-board\adc\adc2\src\InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEV
                    -EL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(C:\Users\kovac\Desktop\miclab-
                    -zh-1\efm8-bb1-low-cost-board\adc\adc2\inc;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.2.1//Device/shared/s
                    -i8051Base;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.2.1//Device/EFM8BB1/inc) PRINT(.\src\InitDevice.lst)
                    - COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB1_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        WDT_0_enter_DefaultMode_from_RESET ();
  27   1        PORTS_1_enter_DefaultMode_from_RESET ();
  28   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  29   1        ADC_0_enter_DefaultMode_from_RESET ();
  30   1        VREF_0_enter_DefaultMode_from_RESET ();
  31   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  32   1        // [Config Calls]$
  33   1      
  34   1      }
  35          
  36          extern void
  37          PORTS_1_enter_DefaultMode_from_RESET (void)
  38          {
  39   1        // $[P1 - Port 1 Pin Latch]
  40   1        // [P1 - Port 1 Pin Latch]$
  41   1      
  42   1        // $[P1MDOUT - Port 1 Output Mode]
  43   1        // [P1MDOUT - Port 1 Output Mode]$
  44   1      
  45   1        // $[P1MDIN - Port 1 Input Mode]
  46   1        /***********************************************************************
  47   1         - P1.0 pin is configured for digital mode
  48   1         - P1.1 pin is configured for digital mode
  49   1         - P1.2 pin is configured for digital mode
  50   1         - P1.3 pin is configured for digital mode
  51   1         - P1.4 pin is configured for digital mode
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/24/2021 23:06:32 PAGE 2   

  52   1         - P1.5 pin is configured for digital mode
  53   1         - P1.6 pin is configured for digital mode
  54   1         - P1.7 pin is configured for analog mode
  55   1         ***********************************************************************/
  56   1        P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
  57   1            | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__DIGITAL
  58   1            | P1MDIN_B6__DIGITAL | P1MDIN_B7__ANALOG;
  59   1        // [P1MDIN - Port 1 Input Mode]$
  60   1      
  61   1        // $[P1SKIP - Port 1 Skip]
  62   1        /***********************************************************************
  63   1         - P1.0 pin is not skipped by the crossbar
  64   1         - P1.1 pin is not skipped by the crossbar
  65   1         - P1.2 pin is not skipped by the crossbar
  66   1         - P1.3 pin is not skipped by the crossbar
  67   1         - P1.4 pin is not skipped by the crossbar
  68   1         - P1.5 pin is not skipped by the crossbar
  69   1         - P1.6 pin is not skipped by the crossbar
  70   1         - P1.7 pin is skipped by the crossbar
  71   1         ***********************************************************************/
  72   1        P1SKIP = P1SKIP_B0__NOT_SKIPPED | P1SKIP_B1__NOT_SKIPPED
  73   1            | P1SKIP_B2__NOT_SKIPPED | P1SKIP_B3__NOT_SKIPPED | P1SKIP_B4__NOT_SKIPPED
  74   1            | P1SKIP_B5__NOT_SKIPPED | P1SKIP_B6__NOT_SKIPPED | P1SKIP_B7__SKIPPED;
  75   1        // [P1SKIP - Port 1 Skip]$
  76   1      
  77   1        // $[P1MASK - Port 1 Mask]
  78   1        // [P1MASK - Port 1 Mask]$
  79   1      
  80   1        // $[P1MAT - Port 1 Match]
  81   1        // [P1MAT - Port 1 Match]$
  82   1      
  83   1      }
  84          
  85          extern void
  86          PBCFG_0_enter_DefaultMode_from_RESET (void)
  87          {
  88   1        // $[XBR2 - Port I/O Crossbar 2]
  89   1        /***********************************************************************
  90   1         - Weak Pullups enabled 
  91   1         - Crossbar enabled
  92   1         ***********************************************************************/
  93   1        XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED;
  94   1        // [XBR2 - Port I/O Crossbar 2]$
  95   1      
  96   1        // $[PRTDRV - Port Drive Strength]
  97   1        // [PRTDRV - Port Drive Strength]$
  98   1      
  99   1        // $[XBR0 - Port I/O Crossbar 0]
 100   1        // [XBR0 - Port I/O Crossbar 0]$
 101   1      
 102   1        // $[XBR1 - Port I/O Crossbar 1]
 103   1        // [XBR1 - Port I/O Crossbar 1]$
 104   1      
 105   1      }
 106          
 107          extern void
 108          WDT_0_enter_DefaultMode_from_RESET (void)
 109          {
 110   1        // $[Watchdog Timer Init Variable Declarations]
 111   1        uint32_t i;
 112   1        bool ea;
 113   1        // [Watchdog Timer Init Variable Declarations]$
 114   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/24/2021 23:06:32 PAGE 3   

 115   1        // $[WDTCN - Watchdog Timer Control]
 116   1        // Deprecated
 117   1        // [WDTCN - Watchdog Timer Control]$
 118   1      
 119   1        // $[WDTCN_2 - Watchdog Timer Control]
 120   1      
 121   1        // Feed WDT timer before disabling (Erratum WDT_E102)
 122   1        WDTCN = 0xA5;
 123   1      
 124   1        // Add 2 LFO cycle delay before disabling WDT (Erratum WDT_E102)
 125   1        for (i = 0; i < (2 * 3062500UL) / (10000 * 3); i++)
 126   1          {
 127   2            NOP ();
 128   2          }
 129   1      
 130   1        // Disable WDT
 131   1        ea = IE_EA;
 132   1        IE_EA = 0;
 133   1        WDTCN = 0xDE;
 134   1        WDTCN = 0xAD;
 135   1        IE_EA = ea;
 136   1      
 137   1        // [WDTCN_2 - Watchdog Timer Control]$
 138   1      
 139   1      }
 140          
 141          extern void
 142          VREF_0_enter_DefaultMode_from_RESET (void)
 143          {
 144   1        // $[REF0CN - Voltage Reference Control]
 145   1        /***********************************************************************
 146   1         - Disable the Temperature Sensor
 147   1         - The ADC0 ground reference is the GND pin
 148   1         - The internal reference operates at 1.65 V nominal
 149   1         - The ADC0 voltage reference is the VDD pin
 150   1         ***********************************************************************/
 151   1        REF0CN = REF0CN_TEMPE__TEMP_DISABLED | REF0CN_GNDSL__GND_PIN
 152   1            | REF0CN_IREFLVL__1P65 | REF0CN_REFSL__VDD_PIN;
 153   1        // [REF0CN - Voltage Reference Control]$
 154   1      
 155   1      }
 156          
 157          extern void
 158          CLOCK_0_enter_DefaultMode_from_RESET (void)
 159          {
 160   1        // $[CLKSEL - Clock Select]
 161   1        /***********************************************************************
 162   1         - Clock derived from the Internal High-Frequency Oscillator
 163   1         - SYSCLK is equal to selected clock source divided by 1
 164   1         ***********************************************************************/
 165   1        CLKSEL = CLKSEL_CLKSL__HFOSC | CLKSEL_CLKDIV__SYSCLK_DIV_1;
 166   1        // [CLKSEL - Clock Select]$
 167   1      
 168   1      }
 169          
 170          extern void
 171          ADC_0_enter_DefaultMode_from_RESET (void)
 172          {
 173   1        // $[ADC0CN1 - ADC0 Control 1]
 174   1        // [ADC0CN1 - ADC0 Control 1]$
 175   1      
 176   1        // $[ADC0MX - ADC0 Multiplexer Selection]
 177   1        /***********************************************************************
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/24/2021 23:06:32 PAGE 4   

 178   1         - Select ADC0.15
 179   1         ***********************************************************************/
 180   1        ADC0MX = ADC0MX_ADC0MX__ADC0P15;
 181   1        // [ADC0MX - ADC0 Multiplexer Selection]$
 182   1      
 183   1        // $[ADC0CF - ADC0 Configuration]
 184   1        /***********************************************************************
 185   1         - SAR Clock Divider = 0x03
 186   1         - ADC0 operates in 10-bit or 12-bit mode 
 187   1         - The on-chip PGA gain is 1
 188   1         - Normal Track Mode
 189   1         ***********************************************************************/
 190   1        ADC0CF = (0x03 << ADC0CF_ADSC__SHIFT) | ADC0CF_AD8BE__NORMAL
 191   1            | ADC0CF_ADGN__GAIN_1 | ADC0CF_ADTM__TRACK_NORMAL;
 192   1        // [ADC0CF - ADC0 Configuration]$
 193   1      
 194   1        // $[ADC0AC - ADC0 Accumulator Configuration]
 195   1        // [ADC0AC - ADC0 Accumulator Configuration]$
 196   1      
 197   1        // $[ADC0TK - ADC0 Burst Mode Track Time]
 198   1        // [ADC0TK - ADC0 Burst Mode Track Time]$
 199   1      
 200   1        // $[ADC0PWR - ADC0 Power Control]
 201   1        // [ADC0PWR - ADC0 Power Control]$
 202   1      
 203   1        // $[ADC0GTH - ADC0 Greater-Than High Byte]
 204   1        // [ADC0GTH - ADC0 Greater-Than High Byte]$
 205   1      
 206   1        // $[ADC0GTL - ADC0 Greater-Than Low Byte]
 207   1        // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 208   1      
 209   1        // $[ADC0LTH - ADC0 Less-Than High Byte]
 210   1        // [ADC0LTH - ADC0 Less-Than High Byte]$
 211   1      
 212   1        // $[ADC0LTL - ADC0 Less-Than Low Byte]
 213   1        // [ADC0LTL - ADC0 Less-Than Low Byte]$
 214   1      
 215   1        // $[ADC0CN0 - ADC0 Control 0]
 216   1        /***********************************************************************
 217   1         - Enable ADC0 
 218   1         ***********************************************************************/
 219   1        ADC0CN0 |= ADC0CN0_ADEN__ENABLED;
 220   1        // [ADC0CN0 - ADC0 Control 0]$
 221   1      
 222   1      }
 223          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    120    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       4
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----       1
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
