Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/David/Documents/LabsFPGADigital/LabFPGA4/X7Seg_Top/X7Seg_Top_tb_isim_beh.exe -prj C:/Users/David/Documents/LabsFPGADigital/LabFPGA4/X7Seg_Top/X7Seg_Top_tb_beh.prj work.X7Seg_Top_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA4/X7Seg_Top/Adder1b.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA4/X7Seg_Top/X7Seg.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA4/X7Seg_Top/Adder4bLogic.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA4/X7Seg_Top/X7Seg_top.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA4/X7Seg_Top/X7Seg_Top_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Adder1b [adder1b_default]
Compiling architecture behavioral of entity Adder4bLogic [adder4blogic_default]
Compiling architecture behavioral of entity X7Seg [x7seg_default]
Compiling architecture behavioral of entity X7Seg_top [x7seg_top_default]
Compiling architecture behavior of entity x7seg_top_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/Users/David/Documents/LabsFPGADigital/LabFPGA4/X7Seg_Top/X7Seg_Top_tb_isim_beh.exe
Fuse Memory Usage: 37192 KB
Fuse CPU Usage: 561 ms
