 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:01:49 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX1_RVT)        0.22       0.22 f
  U514/Y (NBUFFX16_RVT)                    0.14       0.36 f
  U813/Y (INVX16_RVT)                      0.06       0.42 r
  U467/Y (XOR2X1_RVT)                      0.27       0.69 f
  U1065/Y (OR2X1_RVT)                      0.14       0.83 f
  U674/Y (AND2X1_RVT)                      0.13       0.96 f
  U673/Y (NAND2X0_RVT)                     0.10       1.06 r
  U1110/Y (OR2X1_RVT)                      0.13       1.18 r
  U487/Y (INVX1_RVT)                       0.04       1.22 f
  U1544/Y (NAND2X4_RVT)                    0.18       1.40 r
  U1052/Y (NOR2X0_RVT)                     0.14       1.54 f
  U1308/Y (AO21X1_RVT)                     0.15       1.69 f
  U1407/Y (XNOR2X2_RVT)                    0.16       1.85 f
  U1406/Y (NAND2X0_RVT)                    0.08       1.93 r
  U1405/Y (NAND2X0_RVT)                    0.07       2.00 f
  Delay3_out1_reg[51]/D (DFFX1_RVT)        0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                    1.54       1.54
  clock network delay (ideal)              0.00       1.54
  Delay3_out1_reg[51]/CLK (DFFX1_RVT)      0.00       1.54 r
  library setup time                      -0.14       1.40
  data required time                                  1.40
  -----------------------------------------------------------
  data required time                                  1.40
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.61


1
