================================================================================ 
Commit: ed510f0823b8fdcbf8f05e95c304724aadc2624e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 19:35:43 2022 -0700 
-------------------------------------------------------------------------------- 
Added SiPkg.dec and  LICENSE.txt files

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: a2cfecd3a64d1c27f025932a66cb607c1099522b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:42:23 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2304_01

Hsd-es-id: N/A
Original commit date: Thu Jul 21 12:42:43 2022 -0700
Original commit hash: 27bc336c7fa5365aed4b2e255fb2ceff9b911660

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a63d784bc504d3a528fd10113d246ea24a2e3eb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:42:20 2022 -0700 
-------------------------------------------------------------------------------- 
Devices not training to Gen5

[Issue/Feature Description]
Improper implementation of LTSSM status checks in new Equalization flow.

[Resolution]
LTSSM status checks updated.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14016998992
Original commit date: Thu Jul 21 08:42:28 2022 +0200
Change-Id: I14c2d8bf1e01953acbf4bb535b5689c8d468ac3e
Original commit hash: a1be1b1aaff0c0034a1d6004a7780755bd1927b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: fab769a4d24aad565e909f297febf5f2c46505d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:41:36 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2304_00

Hsd-es-id: N/A
Original commit date: Thu Jul 21 08:55:10 2022 -0700
Original commit hash: 4d152cc5c63990f1629e2dcba994aa1b223b8e66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8a40764ce3947a8067ed35711a37cc3800e58516 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:41:32 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLP-A0] [GCC Bios] BIOS ASSERT error observed while booting with Bios v2301 GCC Bios with C-State Enabled [POE-Blocker]

Issue: Gcc build boot is failing with "enabled C states"
Resolution: Disabled C-States for GCC build only as WA

Hsd-es-id: 16017337907
Original commit date: Thu Jul 21 20:07:33 2022 +0530
Change-Id: Ie7153b005c96a31887be4729ad4e87aff84dd5dd
Original commit hash: cf68cde729510c534646531f6722e9469ccb205e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 2b191162c984f6f0d38e453a37f09afea891edfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:41:15 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Usb4HcMem: Fix an issue about NULL pointer
- Correct the check of NULL pointer in DEBUG().

Hsd-es-id: 15010912861
Original commit date: Tue Jun 14 14:33:38 2022 +0530
Change-Id: I06cdc2e00b78e37527a7245677df00b256b15da7
Original commit hash: 7cc7650bef138d767237db9675e4f0be00c20baf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HcMem.c

================================================================================ 
Commit: ef5bd9211be1ec5be9abef11f881404bbd1107a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:41:06 2022 -0700 
-------------------------------------------------------------------------------- 
Create BIOS setup option to control CPPMFALIGNCTL for usb2dbc debuggability

[Feature Description]
PkgC6-C9 with DBC cycle active. DBC cycle will halt while in pkgC6-C9 state. This is because pmc assert arb_stall (force alignment) that stop all PSF activities.
Provide BIOS option to disable force alignment in customer platform if hit scenario above.

[Resolution]
Provide a BIOS option that controls CPPM Force Alignment. Default value is enabled.

[Impacted Platform]
MTL M, P

Hsd-es-id: 15011612528
Original commit date: Thu Jul 21 14:37:46 2022 +0800
Change-Id: I30ceed2c456ad7a70615d3040d2a4f9c0db18787
Original commit hash: 7455b6ff6fdb8a8e1283d35f278a7c51eec18c46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: 494cde2e66af7b7c0478efe8e135923dc3823b4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:40:30 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Request to expose PD FW version available on BIOS page to SystemScope tool in MTL update the additional code

[Issue/Feature Description]
Clean up unused functions and update code change.

[Resolution]

Package/Module:

[Impacted Platform]
MTL

Hsd-es-id: 15011626041
Original commit date: Thu Jul 21 16:23:12 2022 +0800
Change-Id: I9fea040a55aa05211fc9dcb2da20ba2236fd223f
Original commit hash: 528d1245e1bf9757effc9191367f4996a12fbd27

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: c04fe2e3a33ab327508b01142a470d54f2bc0463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:40:22 2022 -0700 
-------------------------------------------------------------------------------- 
Move API "IpPcieSipGetDeviceInfo" to DomainPcieInit.c

[Issue/Feature Description]
uninitialized local variable RegInfo in IpPcieSipGetDeviceInfo() causing build error

[Resolution]
Initialized local variable 'RegInfo' and renamed API name to 'PcieGetDeviceInfo'

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 15011542727
Original commit date: Mon Jul 11 14:04:54 2022 +0530
Change-Id: I4f8aea51d5ac7c5667c77150863586438d9d7345
Original commit hash: d10a5f2ef1de96769f68a5bb461dc9672efae033

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcie.h

================================================================================ 
Commit: a515f7e6e914c589bfba7dc8f8edf12f5a863f47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:40:18 2022 -0700 
-------------------------------------------------------------------------------- 
D:\Source\work7\10830aecf937d0c7\Intel\Features\Audio\NhltFeaturePkg\LibraryPrivate\NhltLib\NhltLib.c :
[LNL-MX] [KW] Array '&Endpoint->EndpointConfig' of size 1 may use index value(s) 4..MAX

Hsd-es-id: 15011440380
Original commit date: Tue Jul 19 13:54:21 2022 +0530
Change-Id: I3184fbbc8d25e3aaa28fa91d46d30d46a8cf2653
Original commit hash: ef8e742ef505cfe32dd4fef682ccbe989bb6705a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/LibraryPrivate/NhltLib/NhltLib.c

================================================================================ 
Commit: e7d5af03271510f5b08249f393fe9b19c775f386 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:40:13 2022 -0700 
-------------------------------------------------------------------------------- 
Correct APCI Pin Mapping for MTP-S.

[Issue/Feature Description]
Correct APCI Pin Mapping in GpioAcpiDefinesMtlPchS.h.
This file is not directly used by BIOS but by OS
GPIO Driver they use this to get PIN Map. Earlier
it was reporting DSW (GPD) group as well which
resulted in mismatching number of communities on
OS driver side.

[Resolution]
Removed COM2 DSW (GPD) Pins from OS Pin Map.

Package/Module: ClientOneSiliconPkg/Fru/MtlPch

[Impacted Platform]
MTP-S

Hsd-es-id: 16017357217
Original commit date: Wed Jul 20 13:48:58 2022 +0530
Change-Id: I34435cc8f66f9a6a1fd05f902f445d4ed27438ee
Original commit hash: 23a97a04528a50fa5ed8013879a15464a114545d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/GpioGroupsMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/GpioAcpiDefinesMtlPchS.h

================================================================================ 
Commit: 36601ccbe2e87500f424828d9211de01f2e8fcd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:40:06 2022 -0700 
-------------------------------------------------------------------------------- 
Add possibility to disable SW-ATS of a specific IOMMU

[Feature Description]
There is a need to have a possibility to turn on/off SW-ATS for
IPU/VPU/IAA of non-Gfx IOMMU and for GFX of GFX IOMMU. It may be done
by removing  respective SATC device scope supported by a specific IOMMU.

Changes:
1. Added three bios knobs under VT-d debug settings menu in LNL:
   - SW-ATS of Gfx IOMMU,
   - SW-ATS of Non-Gfx IOMMU,
   - SW-ATS of default IOMMU.
2. Implemented GetVtdEngineForPciDevice API which returns the IOMMU
   instance index which supports a given PCIe device.
3. Updated UpdateSatc API, from now it removes devices from device
   scope if SW-ATS support of their respective IOMMU is disabled,
   or IOMMU is disabled.

[Impacted Platform]
LNL

Hsd-es-id: 18023152394
Original commit date: Wed Jul 20 14:20:46 2022 +0200
Original commit hash: 25b12ce89c130cc539a735c45b74725dcda61685

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/VtdInfoLib.h
ClientOneSiliconPkg/IncludePrivate/Library/VtdInfoFruLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c

================================================================================ 
Commit: 5df7244739cbb694d2f5af610482cdc68c3a0260 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:59 2022 -0700 
-------------------------------------------------------------------------------- 
LNL-M Resource Priority : ACPI Implementation

[Issue/Feature Description]
ACPI Implementation for Resource Priority Feature. Updated RP details on ACPI _CPC (Continuous Performance Control)

[Impacted Platform]
LNL

Hsd-es-id: 16016926178
Original commit date: Fri Jul 8 10:27:56 2022 +0530
Change-Id: I2bb60d7b301eb574c7e6966941d0366e25020ee7
Original commit hash: d1076e28217d30751d274e3ca60955013db190d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPowerManagementDataHob.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuNvs.asl
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/CpuNvsAreaInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c

================================================================================ 
Commit: 9f0c0626a08faed0c2638ccb927c05a1a1a11407 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:55 2022 -0700 
-------------------------------------------------------------------------------- 
MTL: Add Embedded Flag for FSP build

Add embedded option for FSP build to set the right PCD.

Hsd-es-id: 1509151828
Original commit date: Wed Jul 20 17:19:35 2022 +0800
Change-Id: I7e1a7d236b158f9a95ce60bffaa807b45ad189b3
Original commit hash: feb01cf7ee76d50b4f6b2f39a0433357ba113d64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/BuildFsp.cmd

================================================================================ 
Commit: f6cd510771addb3484e1ad5638c97bed03bbba4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:51 2022 -0700 
-------------------------------------------------------------------------------- 
Potential 'EFI_STATUS_CODE_DATA_MAX_SIZE' macro redefinition issue. v2

[Issue/Feature Description]
If EFI_STATUS_CODE_DATA_MAX_SIZE in Edk2\MdeModulePkg\Include\Guid\
StatusCodeDataTypeDebug.h is modified to other value than 200, it
causes 'EFI_STATUS_CODE_DATA_MAX_SIZE' macro redefinition in
TraceHubDebugLib.h

[Resolution]
Check if EFI_STATUS_CODE_DATA_MAX_SIZE is defined before defining it.
Also TrachHubDebugLib.h must be included after StatusCodeDataTypeDebug.h.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 22015530711
Original commit date: Thu Jul 21 12:18:38 2022 +0800
Change-Id: I7d37c7fdb0f89619bfac82fc996a5cf4a2b17cca
Original commit hash: 7b2518afc89bc2a651d2e28b813112bb1e5442dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.c

================================================================================ 
Commit: 19a2627257f3effb2962bce3fd6794662106512a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:40 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][FSP]Remove ADL references in MTL UPD dsc files

[Issue/Feature Description]
Remove ADL references in comments which are present in MTL UPD dsc files

Hsd-es-id: 22015463551
Original commit date: Fri Jul 8 16:14:03 2022 +0530
Change-Id: I9a482d1c56e2914885d488326cca49199eff87a8
Original commit hash: 947ac45da401ba02a2e2f6290da4a1e671000daa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSoc.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/PunitMchBar.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PmcRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioCommonV2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlS03Rvp.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/ITbtRetimerPayloadConfig.ini
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 968afc2baa7e07079f6e9bf907a45324653febbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:27 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2303_01

Hsd-es-id: N/A
Original commit date: Wed Jul 20 21:34:02 2022 -0700
Original commit hash: bb4184f72f80e2b54b784dad0895125ab57922bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6149e8e0a662b61dcafe5b391b4331c327747988 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:12 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2303_00) and reset Minor Version to 0

Wed Jul 20 20:23:59 2022 -0700
Original commit date: Wed Jul 20 20:23:59 2022 -0700
Original commit hash: e80442c380eefecd5f2d5f0886d452506f1cae6a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 33cc036645bd4c4367b75564c50cdee74edaecb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:06 2022 -0700 
-------------------------------------------------------------------------------- 
Potential 'EFI_STATUS_CODE_DATA_MAX_SIZE' macro redefinition issue.

[Issue/Feature Description]
If EFI_STATUS_CODE_DATA_MAX_SIZE in Edk2\MdeModulePkg\Include\Guid\
StatusCodeDataTypeDebug.h is modified to other value than 200, it
causes 'EFI_STATUS_CODE_DATA_MAX_SIZE' macro redefinition in
TraceHubDebugLib.h

[Resolution]
Check if EFI_STATUS_CODE_DATA_MAX_SIZE is defined before defining it.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 22015530711
Original commit date: Wed Jul 20 14:40:37 2022 +0800
Change-Id: I6c6f1d96183d2b8020c4538732b0bb46b9bcbf33
Original commit hash: 1a8847f8d31dc9e0da974c12907f08f6bb9e90db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h

================================================================================ 
Commit: e58b25847d496ccbfbd1ef0114e54f14237aba96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:39:01 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg Enable pre-boot DMA protection by default

[Feature Description]
Provide the capability to enable Pre-boot DMA protection in DXE phase.
Enable Pre-boot DMA protection in PEI phase but default.

[Resolution]
Enable re-boot DMA protection by default.
The feature depends on VTd enable option.

Package/Module: MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
P M

Hsd-es-id: 15011614179
Original commit date: Wed Jul 20 14:42:07 2022 +0800
Change-Id: I51b13fd11563844487d50bbb84a80b9ab2de1220
Original commit hash: 7b8b3a339a4ae31c090180dda1b023868451547c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: e7dcd065f6d32e00d2db9f073b89529a4e045800 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:38:30 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2303_00

Hsd-es-id: N/A
Original commit date: Wed Jul 20 10:53:03 2022 -0700
Original commit hash: 05d1a750dd234624db85fde9338ce0775ef367c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f6cf96496af01f38bf52856d3390369fe00b9855 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:38:27 2022 -0700 
-------------------------------------------------------------------------------- 
PMT Discovery offset change not implemented on BIOS breaks Crashlog Discovery identification

[Feature Description]
PMT Discovery offset changed start from B0 and inherited on MTL S to align with PMT spec.

[Resolution]
BIOS obtained discovery table offset value by forming a 32 bit length value (spread across discovery table offset field and TBIR field)
and the low three TBIR bits are masked off.

Package/Module:
MeteorLakePlatSamplePkg/CrashLog

[Impacted Platform]
MTL

Hsd-es-id: 15011584828
Original commit date: Wed Jul 20 16:27:43 2022 +0800
Change-Id: Ifd106b17c27ecc37da7950b48dda3a30774e2936
Original commit hash: 39484793460d6538180636974f1d9c41abe226e2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.h
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogAgent.inf

================================================================================ 
Commit: 7d1403942093c388a48eb0d8d6a7a4402d03ae94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:38:16 2022 -0700 
-------------------------------------------------------------------------------- 
Enable MTLS external build

[Issue/Feature Description]
Expose mtls build tips

Package/Module: ClientOneSiliconPkg/MeteorLakeFspPkg/MeteorLakePlatSamplePkg/MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 15011578914
Original commit date: Thu Jul 14 22:25:09 2022 +0800
Change-Id: I66f19da303877a999ea1c08f6919f7d3a1fcc6ce
Original commit hash: 79e60e8feb5c7de4306199fb67e105a7365c4c2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcm.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcmRes.fdf
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/bld.bat
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeBoardPkg/prebuild.bat
MeteorLakeBoardPkg/prep.bat
MeteorLakeFspPkg/BuildFv.cmd
MeteorLakeFspPkg/BuildFv.sh
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 0fa7f7a00527d5ed41f41471e944e730646d8c79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:38:12 2022 -0700 
-------------------------------------------------------------------------------- 
NULL ControllerDev cause ASSERT and block IpPcieDisableRootPort() function

[Issue/Feature Description]

[Resolution]
We need to use PInst as an input to SipDisableRootPortInController() Instead of ControllerDev.

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 15011540878
Original commit date: Tue Jul 19 17:43:08 2022 +0530
Change-Id: Id6d6c2819c2c8df54141e878889c60f7864c5438
Original commit hash: 6392f33f9e218a2f0f9053d7ef884e6bb473aca1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocPcieRpLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PcieRpSocLib/PcieRpSocLib.c
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcie.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcieSipInitLib.h

================================================================================ 
Commit: e4d5f6e70552d7de52b9c94e4de2049c8eda515b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:37:28 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL][RPE] Rpe code sync and flow correction

 -LNL Rpe driver code sync with MTL-RPE code base

Hsd-es-id: 15010719756
Original commit date: Wed Jun 29 12:42:41 2022 +0530
Change-Id: Id120b75e667a72d32af1fcddcdfaf4415518c9c1
Original commit hash: 1958c2e149257b9f95b664a5a772774274f4101c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: bacc945b5d5b5e066ea99f65a4d64f12a5223afa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:35:38 2022 -0700 
-------------------------------------------------------------------------------- 
Add possibility to disable SW-ATS of a specific IOMMU

[Feature Description]
BIOS FW needs to have a possibility to turn on/off SW-ATS for IPU/VPU
of default IOMMU and GFX of GFX IOMMU. It may be done by removing the
respective SATC device scope supported by a specific IOMMU.

Changes:
1. Added two bios knobs under VT-d debug settings menu:
   - SW-ATS of Gfx IOMMU,
   - SW-ATS of default IOMMU.
   For MCP A2 these options are set to "Disable" by default.
2. Extended VTD_DXE_CONFIG with array of VTD_ENGINE_CONFIG structures
   which describes behaviors for a specific VT-d engine. For now
   VTD_ENGINE_CONFIG has only one field - SwAts.
3. Implemented GetVtdEngineForPciDevice API which returns the IOMMU
   instance index which supports a given PCIe device.
4. Updated UpdateSatc API, from now it removes devices from device
   scope if SW-ATS of their respective IOMMU is disabled.

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18023106142
Original commit date: Mon Jul 18 16:06:52 2022 +0200
Original commit hash: 4b8643fc90016a7c81c9ecd9c93d6018d16436d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Vtd/Library/PeiDxeSmmVtdInfoFruLib/VtdInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vtd/Library/PeiDxeSmmVtdInfoFruLib/VtdInfoFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/VtdInfoFruLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 321477b0ef93b7adcb1e11709c336e0e4413b6e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:35:34 2022 -0700 
-------------------------------------------------------------------------------- 
Produce GpioV2Wrapper library in board package as a hub to locate corresponding GpioV2Service

[Issue/Feature Description]
Add GpioV2Wrapper library in board layer to locate corresponding GpioV2Service according to ChisetID and build type.
The purpose is to simplified the calling interface of GpioV2Service in platform/baord package since the code will be shared among MTL MP and S.

[Impacted Platform]
MTL M/P/S

Hsd-es-id: 14016704594
Original commit date: Thu May 26 09:55:31 2022 +0800
Change-Id: I71fcf8ff147f20621457f7b5c0c22ef441659d98
Original commit hash: c87eb7012df70824c2b68fb5b81a140894933a24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessDxeLib.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/Library/GpioV2WrapperLib.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
MeteorLakeBoardPkg/Library/PeiDxeGpioV2WrapperLib/PeiDxeGpioV2WrapperLib.c
MeteorLakeBoardPkg/Library/PeiDxeGpioV2WrapperLib/PeiDxeGpioV2WrapperLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeBoardPkg/Library/SmmGpioV2WrapperLib/SmmGpioV2WrapperLib.c
MeteorLakeBoardPkg/Library/SmmGpioV2WrapperLib/SmmGpioV2WrapperLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Features/Nvme/PowerLossNotifySettingDxe/PowerLossNotifySettingDxe.c
MeteorLakePlatSamplePkg/Features/Nvme/PowerLossNotifySettingDxe/PowerLossNotifySettingDxe.h
MeteorLakePlatSamplePkg/Features/Nvme/PowerLossNotifySettingDxe/PowerLossNotifySettingDxe.inf
MeteorLakePlatSamplePkg/Features/Pct/PlatformConfigToolCommonDataShare.c
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.inf
MeteorLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
MeteorLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf

================================================================================ 
Commit: 5322078209286c340f53d342d335ae8f7cbdfe58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:35:26 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P][Security]:Erase Events are not logged in PSR after LPE all erase actions.

[Issue/Feature Description]
[MTL-P][Security]:Erase Events are not logged in PSR after LPE all erase actions.

Hsd-es-id: 16016930138
Original commit date: Fri Jul 15 14:34:30 2022 +0530
Change-Id: I04a1ec29d92bad0f915a6eae655f95405930ac51
Original commit hash: 946ee0e53ea2acea5ec73a8c0efaa4d0e01b1e12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PsrMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: e46d4294697b48624f782a658f7f85478bfd0da7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:35:22 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2302_01

Hsd-es-id: N/A
Original commit date: Tue Jul 19 21:33:34 2022 -0700
Original commit hash: 70be89b172547771ae6f7aedf2f28f94989a7918

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2feb218aa87ca8aa0fd25c05d805ffa4c3dacbce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:35:18 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2302_00) and reset Minor Version to 0

Tue Jul 19 20:25:10 2022 -0700
Original commit date: Tue Jul 19 20:25:10 2022 -0700
Original commit hash: 7fc69d734a0be70e4d18ed585581b452a6e49bae

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: d74d678463643114df0af1f84ccdf908d129c257 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:35:07 2022 -0700 
-------------------------------------------------------------------------------- 
Add 'ESE FW Version' to Platform Information Menu.

[Issue/Feature Description]
'ESE Firmware Version' is missing in BIOS Platform Information Menu

[Resolution]
Add 'ESE FW Version' to Platform Information Menu.

Package/Module: PlatSamplePkg / PlatformSetup

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 16017286830
Original commit date: Tue Jul 19 17:08:07 2022 +0800
Change-Id: I557a1e29730b00ba5e36364483b1aa2f968904e3
Original commit hash: 3223205663b1ca414be217c3540f151574a07427

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/Main.vfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: a5a49de7f57762c81dd63f345c1fb3bbbf420462 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:34:07 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2302_00

Hsd-es-id: N/A
Original commit date: Tue Jul 19 05:15:27 2022 -0700
Original commit hash: 9d7683943974ffb0745f99945e604b6284aaa290

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 44ee5b86c31accbfa73e87ff7253befaea40df83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:34:03 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLP-A0] [GCC Bios] ASSERT error observed while booting with Bios v2301 GCC Bios

Revert "[MTL P] Remove CPU safe settings(C States) from BIOS"

This reverts commit fe63ca6e5f105545e1bff819601717f1f5963bf2.

Hsd-es-id: 16017337907
Original commit date: Mon Jul 18 22:28:28 2022 +0530
Change-Id: Ib72300d3dce51988cef15cb5fb1afcf6cae9c8d5
Original commit hash: aa60149f618df02ef0bbe71d714b3744f45f1b40

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 85ef3638955058c43bd406c90fc9b367bbdc8035 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:33:54 2022 -0700 
-------------------------------------------------------------------------------- 
Requesting BIOS to disable IOE PMC CLk throttling

[Issue/Feature Description]
Disable Ioe PMC Clock throttling for MTL IOE Ax silicon

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 14016881035
Original commit date: Fri Jul 15 11:14:08 2022 -0700
Change-Id: Iac1d814a7842e21845a291e482a60563255cb28c
Original commit hash: d02e70efdd0440a0574f348549ae9fe95eda8108

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocInfoLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: c7c3798fccab95cde8650b53c710133a8b01f935 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:33:50 2022 -0700 
-------------------------------------------------------------------------------- 
Placing GNA Device into D3 before disabling it in BIOS.

[Issue/Feature Description]
[SVOS] Disabling GNA via Bios does not force GNA to D3

[Resolution]
Program PMCSR register(0xE0) to 3 to place GNA device into D3 before disabling it.

Package/Module:

[Impacted Platform]
MTL

Hsd-es-id: 16017340246
Original commit date: Thu Jul 14 23:33:53 2022 +0530
Change-Id: I53114ae43aa0ec122493acd296f55c46ea203212
Original commit hash: 0af1efd84d649d0c1fae5784c1c479d053956fcb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/GnaDefines.h
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.c

================================================================================ 
Commit: ab648b9f586e72ccd037d4c75d952cc7541c65df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:33:45 2022 -0700 
-------------------------------------------------------------------------------- 
MTL-P [ACE@Audio] Unable to disable DMIC endpoint in BIOS after disabling DMIC #0 and DMIC #1

NHLT configuration can be enabled/disabled always, enabling audio links are not required.

Hsd-es-id: 18023058985
Original commit date: Fri Jul 15 09:06:21 2022 +0200
Original commit hash: 3bd5da224dd8402cc860421e1bc146f28de31a1d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: c3e4715c7056046c1f1b581adda23f0480972d92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:33:28 2022 -0700 
-------------------------------------------------------------------------------- 
Package/Module:[MTL] Allow FSP to produce the FPDT HOB for extracting the perf data in linux build.

Build flag added to enable gMeteorLakeFspPkgTokenSpaceGuid.PcdFspPerformanceEnable PCD during FSP build.

Hsd-es-id: 16017247484
Original commit date: Tue Jul 19 10:13:37 2022 +0530
Change-Id: If2e9c5887f38a69156bba737637c96f1734df71c
Original commit hash: f8bb7d82108ca21fe09e75e0a4470ff38496ddef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/BuildFsp.sh
MeteorLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 35eae9f40c972765aeeb463e6b5ac056df7a06d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:33:13 2022 -0700 
-------------------------------------------------------------------------------- 
Program FLATCCS for IGFX Display

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017335343
Original commit date: Mon Jul 18 23:02:27 2022 +0530
Change-Id: Ia10762530fc2739e430b3d7e239f83905c65ef53
Original commit hash: a198761e82b9c584b4a0dd5b7a9ca0442baada87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/PeiDisplayInitFruLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c

================================================================================ 
Commit: 3f9945e7a1a89c230553a9ee98d2262a285e5ebc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:32:48 2022 -0700 
-------------------------------------------------------------------------------- 
Adding support for I2C orientation sensor

Hsd-es-id: 16015803303
Original commit date: Sun May 8 16:52:40 2022 +0300
Change-Id: Iea8e60c9d5deeb97833b69cca52b3096908a3499
Original commit hash: bd06b0e97a68ada1cdb2524fef90b12f04a00c5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/BaseSerialIoI2cLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/SerialIoI2cLib.c

================================================================================ 
Commit: 7f5e7172e12737d5131cc11a328c26172f459fb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:32:24 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2301_01

Hsd-es-id: N/A
Original commit date: Mon Jul 18 21:33:36 2022 -0700
Original commit hash: 481a38f90b7a22536e2b4fc50153730a01860155

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a909a1b4db3dda1d02f28f12f85950e441f9fec2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:32:11 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2301_00) and reset Minor Version to 0

Mon Jul 18 20:32:24 2022 -0700
Original commit date: Mon Jul 18 20:32:24 2022 -0700
Original commit hash: 23d8ba80a36a4f21ea99f1a43deaebd806f20a64

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 258827dd69e663a999f18416c0e7236ce351f530 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:32:01 2022 -0700 
-------------------------------------------------------------------------------- 
PlatformErase: SUT is going to S5 state automatically , once after triggering SSD Erase in Real Mode with SATA SSD on Debug BIOS

[Issue/Feature Description]
When SATA is not power off with board reset. Frozen bit of SATA secury state still be set after board reset.
System is shutdown without notification due to SATA is frozen and Skip HardDisk Password PCD is set,
SATA is shutdown by HDDPassword before LPE/RSE storage erase started.

[Resolution]
Add the gBdsDeviceConnectingProtocolGuid to notify that storage device begin connect.
If Secure Erase / Remote Platform Erase is activated,
LPE/RSE start erase flow when get the event gBdsDeviceConnectingProtocolGuid,
make sure LPE and RSE can register the reset hook when reset happens during the storage devices connecting.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15011588024
Original commit date: Mon Jul 18 08:33:58 2022 +0800
Change-Id: I77f23223db36206d6437051c1af58ae24dff8bc4
Original commit hash: 25fcb0495ad6556bbc0f5d3368cce82aee3d572a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
MeteorLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureEraseDxe.inf
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 82dc03f3413f8ff2fde20049d6565f3b10e92827 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:31:55 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] [KW] fix KW error regarding CnvFormPlatformProtocol

[Issue/Feature Description]
Pointer 'CnvFormPlatformProtocol' checked for NULL at line 683 will be dereferenced at line 688

[Resolution]
Make line 688 if condition under line 683 if condition.

[Impacted Platform]
LNL

Hsd-es-id: 15011528868
Original commit date: Fri Jul 15 15:56:25 2022 +0800
Change-Id: If1c0e61743a4c01ae24f08b7232cd7e329212bb4
Original commit hash: 129bfd144a9b543b5ab36ac47e3d2a03a6d63edb

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuHiiConfigAccess.c

================================================================================ 
Commit: 88f6fd82fd2c3f789341fdb02f307c632794db4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:31:12 2022 -0700 
-------------------------------------------------------------------------------- 
Add support for user to configure TME exclude range from BIOS

[Feature Description]
TME option to configure exclude range is missing. This needs
to be added to BIOS configuration so these registers can be
excercised and validated

[Resolution]
Provide TME exclude Base and Length knobs in BIOS config.
These settings are then percolated through to TME init.

ClientOneSiliconPkg: Update MKTME code to process ExcludeBase and ExcludeSize
MeteorLakeFspPkg: Add TmeExcludeBase and TmeExcludeSize fields
MeteorLakePlatSamplePkg: Add BIOS config field for TmeExcludeBase and TmeExcludeSize
MeteorLakeRestrictedPkg: Set the TmeExcludeBase and TmeExcludeSize

[Impacted Platform]
MTL

Hsd-es-id: 14017056770
Original commit date: Wed Jul 13 17:21:41 2022 -0700
Change-Id: I09da6cb0fd2941b40933cdba956e0602c9804b58
Original commit hash: f1f084ec4ab8acc20ad44bb1d40d3a22dd29d45b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 8898b091c736f6be62991abcc24883559730b5c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:41 2022 -0700 
-------------------------------------------------------------------------------- 
Disable 32B Requests for GT and Media

[Issue/Feature Description]
Program new offset for Disable 32B for GT and Media

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017322917
Original commit date: Sun Jul 17 22:34:58 2022 +0530
Change-Id: I8eaff45fea8594d12c2c9f9b0b739727ef315415
Original commit hash: 44b355f73821aa82b857a01715b02a6b2379d15e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 43a0392f1dfae84528b8b35a67a23f0c13cb26fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:33 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2301_00

Hsd-es-id: N/A
Original commit date: Mon Jul 18 05:43:14 2022 -0700
Original commit hash: f0728feb4f1d691fd49ed6b40306a8052a83d780

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3b6862b1d0a399490216bbbe99a52510741357eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:26 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: USB3 related code preparation for IpSim

Cleaning up types and defines that are not available outside of EDK2 in
preparation to implement support for IPsim in USB3 IP lib.
UsbHostControllerInit and UsbDeviceControllerInit libraries interfaces
update to accomodate for PrintService.h changes.
Added memory allocation for register accesses through IP Wrapper API.

All those changes were done in preparation for IpSim implementation and
enabling for USB3 IP code.

Hsd-es-id: 18021148092, 18021148093
Original commit date: Tue Jul 5 11:16:35 2022 +0200
Original commit hash: 67d8216218fe341fad57e10e74cd05657db1181c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/IncludePrivate/PrintService.h
ClientOneSiliconPkg/IncludePrivate/RegisterAccess.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/IpUsb3Lib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/Usb2PhyLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbDeviceControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbHostControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbController.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/ExternalUsb2PhyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/PeiUsbDeviceControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/UsbDeviceControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 3e07c9fa65f9a18a5b31086fb20ab74c40ca4ddf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:22 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLP-A0][PO] Pre-OS virtual keyboard is not working (BIOS) with I2C touch panel

Touchpanel I2C driver fixes from ADL and some logical errors corrected

Hsd-es-id: 22015140852
Original commit date: Fri Jul 15 11:26:22 2022 +0530
Change-Id: Ib352c3fbb23bd209d20402f78889e9dda2518655
Original commit hash: 675202518f8dfa02f9c455dcf9348066f998e445

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
Features/I2cFeaturePkg/I2cPlatformDxe/I2cPlatformDxe.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.h
MeteorLakeBoardPkg/Library/I2cPlatformDxeHookLib/I2cPlatformDxeLib.c
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.inf

================================================================================ 
Commit: 10ae1989771524bdb058e12347a733df01684558 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:18 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P][SOC M/P][IOE-P][PO]: LTR Snoop/Non-snoop latency programmed differently when VMD enabled vs disabled[POE]

[Issue/Feature Description]
Policy update was broken for LTR override

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: 14017090707
Original commit date: Thu Jul 7 06:17:26 2022 +0530
Change-Id: I638010e01833992d95b6cbf3c4912336501465db
Original commit hash: bcb24f6b1b55a42a46c55ec5699072ce21415a46

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c

================================================================================ 
Commit: fc43ab9938f2789aaa81843c7d70d349eb83a0ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:15 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL P]Remove PM safe settings from Bios

Removed PM safe setting from BIOS.
1.PmcLpmS0i2p0En - Intel Advanced Menu/PCH-IO Configuration/LPM S0i2.0

Hsd-es-id: 14016588819
Original commit date: Mon Jul 18 16:12:37 2022 +0530
Change-Id: I94ec2cd5f6ff9f1c75938115b8dd5336450aa0c1
Original commit hash: 053c82c395bc165b2cce6818a59284db0b342881

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 9ed185b7e9dbfee064076ef4fd69134bf44b5c25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:11 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL P] Remove CPU safe settings(C States) from BIOS

Removed below CPU safe setting from BIOS which added during MTL P Power On.
1.EnableCx - Intel Advanced Menu/Power n Performance/CPU - Power Management Control/C states

Hsd-es-id: 14016587145
Original commit date: Mon Jul 18 15:51:56 2022 +0530
Change-Id: Iae49a92c87160de3bf3900f1ce3143f57992e7d4
Original commit hash: fe63ca6e5f105545e1bff819601717f1f5963bf2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 0961df05fa075f577a8d8842e6e941ac209af6a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:30:07 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeFspPkg/Upd: Update Partial Header list for MTL based on ADL

Update Partial header UPD list for FSP M and FSP S for MTL
based on ADL. This file was suposed to updated for MTL based
on ADL but seems like we missed it.
This PR updates the UPD list from ADL to MTL for UPDs which
were already opned in ADL.

Hsd-es-id: 22015439406, ISE-22015488928
Original commit date: Thu Jun 30 10:58:30 2022 -0700
Change-Id: I0afb2ef08a98d764be5de308f5aea547127e35d1
Original commit hash: 2e9e54a50a0dce37e485d868f641c049623f7dcd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: b7309649b1a5a669c39b8a8cb8304e0483c0911a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:29:56 2022 -0700 
-------------------------------------------------------------------------------- 
[Refactor][OC] Cleanup OC legacy features

[Description]
Some code in CPU RC is not used and need to be removed.

[Resolution]
To remove not used CPU RC

[Impacted Platform]
C1S/MTL/LNL

Hsd-es-id: 22015156512
Original commit date: Fri Jul 1 19:11:15 2022 +0800
Change-Id: Ide202c6a3308309b26d65acb832ba9b5ff26aabf
Original commit hash: 42f36b81ea6378436ecd143d70741ea5238b0774

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/Ver2/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h
ClientOneSiliconPkg/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 72cdad06582a7c1d8e46c407a43762037307433d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:29:49 2022 -0700 
-------------------------------------------------------------------------------- 
MTP-S should have MMIO access for P2SB in DXE and SMM.

[Issue/Feature Description]
MsgAccess will fail since while programming GPIO in DXE and SMM.

[Resolution]
Add MmioAccess instead of Message access.

Package/Module: ClientOneSiliconPkg/Fru/MtlPch

[Impacted Platform]
MTP-S

Hsd-es-id: 16017278081
Original commit date: Mon Jul 18 14:26:01 2022 +0530
Change-Id: Ief43196a0c1f5084598d4e63d321c91ec79eaea5
Original commit hash: dc73d77a43ecc8b481acd261f0732df696e4aafb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.inf

================================================================================ 
Commit: 75323e88c23ebe290e24b1fec35749ab983c1e74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:29:38 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/Cpu: Remove IsKeyLockerSupported() API from FRU layer

Remove IsKeyLockerSupported() API from FRU layer.
Move this API into caller as an internal function.

Hsd-es-id: 22015174040
Original commit date: Fri Jul 15 16:53:53 2022 +0800
Change-Id: I28d491d6eea25d0af7aee2042c08fd36a4155eac
Original commit hash: 3847451b9b2ca2cbd98fd797d822ea4a867a4384

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c

================================================================================ 
Commit: e7af9f332e9fea9c664e844910455deb46cdc336 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:29:17 2022 -0700 
-------------------------------------------------------------------------------- 
BoardPkg/Tools: Add tool to parse the FMS information from S-ACM Binary

[Issue/Feature Description]
StartupAcm provide the Family/Model/Stepping (FMS)/FMS mask information
in each S-ACM binary Processor ID list. This tool is supported to
generate the FitGen tool input argument based on input binary image.

[Resolution]
- Add the new tool to parsing the FMS/FMS mask information from input
  binary image.

[Usages]
py -3 AcmFitEntryGenerator.py
[-F <BIOS_IMAGE_FILE>]
[-A <S-ACM_ALIGNMENT>]
[-O <OUTPUT_FILE>]

Package/Module: BoardPkg/Tools

[Impacted Platform]
MTL

Hsd-es-id: 15011213477
Original commit date: Fri Jul 15 18:58:50 2022 +0800
Change-Id: I1365491099a7cf4bb3c7ff10c1bddd4ca5b69c4a
Original commit hash: 8bf567f12468999cbbae0178f45352cbbd189dec

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmFMSParser.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmFfsParser.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmFitEntryGenerator.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmInfoTableParser.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/AcmProcessorIdListParser.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/BaseLib.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/ByteBuffer.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/ByteBufferIo.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/ConstantLib.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/StructParser.py
MeteorLakeBoardPkg/Tools/BtGAcmParser/Utils/__init__.py

================================================================================ 
Commit: cf0a5712e1f4578c0f37a35b9feb2ce86f1f39d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:29:05 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Remove PEI64 tags

[Issue/Feature Description]
BIOS must remove PEI64 tags from LNL BIOS

[Resolution]
Remove PEI64 tags from LNL BIOS

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 15011559086
Original commit date: Fri Jul 15 22:17:26 2022 +0800
Change-Id: I0e2cfdde207298d4ac77f1e8244a0163233cf760
Original commit hash: e13d4a3b7175abce9fbb352461a2ac456d5b6e47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/X64/SecCpuLib.nasm
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/X64/SecCpuLibNasm.inc
ClientOneSiliconPkg/Fsp/BuildFsp.cmd
ClientOneSiliconPkg/Fsp/BuildFsp.sh
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.inf
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/X64/FspDebugServicePei.nasm
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/X64/FspHelper.nasm
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/X64/FspMpServiceWrapper.nasm
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.inf
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/X64/DebugLibDebugPort.nasm
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/FspHelperLib.inf
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/X64/FspHelper.nasm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/SecHostBridgeLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/X64/SecHostBridgeLib.inc
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/X64/SecHostBridgeLib.nasm
ClientOneSiliconPkg/IpBlock/Txt/Library/PeiDxeTxtLib/PeiDxeTxtLib.inf
ClientOneSiliconPkg/IpBlock/Txt/Library/PeiDxeTxtLib/X64/TxtPeiLib.S
ClientOneSiliconPkg/IpBlock/Txt/Library/PeiDxeTxtLib/X64/TxtPeiLib.nasm
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/X64/TxtPeiBsp.nasm
ClientOneSiliconPkg/Library/PlatformSecLib/FspTPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/X64/ChipsetNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/X64/Long64.nasm
ClientOneSiliconPkg/Library/PlatformSecLib/X64/PlatformNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/X64/SecCoreNasm.inc
ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/SecGetFsptApiParameterLib.inf
ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/X64/SecGetFsptApiParameter.nasm

================================================================================ 
Commit: abed70aba5158ffdcce582f51aa7e0c9e1a74df3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:28:41 2022 -0700 
-------------------------------------------------------------------------------- 
When pInst is NULL in error handling pInst is used.

[Issue/Feature Description]
When pInst is NULL in error handling pInst is used

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
IPSD

Hsd-es-id: 16017299093
Original commit date: Thu Jul 14 13:44:08 2022 +0530
Change-Id: If48c2185c519d3b76c44f3d2e311808a0b924251
Original commit hash: 554ed2814a0534ddfe3b85f719432c2d75e6c175

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcie.h

================================================================================ 
Commit: c7f295c661b34b9e761e4ea57c784f4f63aca27f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:28:11 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS shall not provide BIOS Setup Option and never allowed to disable DEV10EN

[Issue/Feature Description]
BIOS provides BIOS menu options to enable & disable DEV10 (Crash Log & Telemetry SSRAM)

[Resolution]
BIOS shall remove BIOS menu options and not to do Disable DEV10 device using DEVEN bit 17 (D10EN)

Package/Module:

[Impacted Platform]
meteorlake-m, meteorlake-p, meteorlake-s, lunarlake-m, lunarlake-p

Hsd-es-id: 16017156161, 16017222582
Original commit date: Thu Jul 7 09:48:31 2022 +0530
Change-Id: I8f472a8ec230644af0810ae8e2c42a46d9fd457c
Original commit hash: afb38aa494cd3f4a67722ca99897a0c93aded100

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Telemetry/IncludePrivate/Library/TelemetryPrivateLib.h
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 77b047d269c93f31f523956f7a2b42fbf57c55b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:28:01 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S] Cleanup Enhanced SMM SaveState feature.

This patch is to clean the Enhanced SMM SaveState feature since
client doesn't support that.

Hsd-es-id: 16017267069
Original commit date: Thu Jun 30 14:21:34 2022 +0800
Change-Id: Ieccf776dd54b398fed3eb9c496adb708f78c09c6
Original commit hash: 1a8c43176572c5d3b78bb16af749f5bdf2e8b0bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: 16a723622318ef59ebeb3366b8500a662572fc33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:27:45 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2297_01

Hsd-es-id: N/A
Original commit date: Sun Jul 17 21:33:41 2022 -0700
Original commit hash: 62ce88b9067d460552ed4c2310e4794432ff482d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6afc2e939c9b8c432313c75074821c48ce106df1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:27:35 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/CpuCommonLib: Expose new APIs GetCpuStrapData and SetCpuStrapData

1. Simplify function GetCpuStrapData:
Remove code related to retrieving CPU strap data using legacy PMC MMIO
protocol and PchSpiPpi, because currently it is retrieved using mailbox
commands instead.
2. Migrate GetCpuStrapData from PeiCpuPowerOnConfigLib to CpuCommonLib
and expose it as a CpuCommonLib API.
3. Simplify function PmcSetStrapMsgData32:
Remove code related to programming CPU strap data using legacy PMC MMIO
protocol, because currently it is programmed using PMC IPC command.
4. Migrate PmcSetStrapMsgData32 from PmcPrivateLib to CpuCommonLib and
rename it to SetCpuStrapData.

Hsd-es-id: 16016806306
Original commit date: Mon Jun 13 11:17:31 2022 +0800
Change-Id: I1baa772b55117fe81e6a31fdb84ff355127bf944
Original commit hash: df393dee067cd82b6b701538dd48eec932cfd6ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf

================================================================================ 
Commit: 8bbb1ab37f719082c29ba0de72165e5adeef6d0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:27:18 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2297_01) and reset Minor Version to 0

Sun Jul 17 20:27:04 2022 -0700
Original commit date: Sun Jul 17 20:27:04 2022 -0700
Original commit hash: 245a7cc3105fa033abf9a718cbcaf06e5b145258

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: d885cb4cdd62e5bca1364ff6696dfd5262b3e52c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:26:42 2022 -0700 
-------------------------------------------------------------------------------- 
Update BIOS menu option on NPK trace

[Feature Description]
Current BIOS Platform Debug Enable (PDC) has two knobs/options: Enable-High Power, Enable-Low Power.
Both are not able to use for post hang system data collection.

[Resolution]
Modify "Enable-High Power" setting to disable NPK trace. The rest of setting remain the same. i.e. NPK is still powered, D2D DFx link still enable, etc.

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16017220621
Original commit date: Tue Jul 12 17:26:55 2022 +0800
Change-Id: I91d84ba29eea176b3cc2baa425533d644c580f13
Original commit hash: dcc17b3e2474547026c1bbfac945a7b01279a269

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.c

================================================================================ 
Commit: ddeb7f4010ee80606028fc6f7961940980ff48dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:26:24 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Request to expose PD FW version available on BIOS page to SystemScope tool for BKC comparison

[Issue/Feature Description]
Request to expose PD FW version in SystemScope tool for BKC comparison

[Resolution]
Add PD0 FW and PD1 FW in SystemScope FW information.

Package/Module:

[Impacted Platform]
MTL

Hsd-es-id: 16017271111
Original commit date: Thu Jul 14 11:07:58 2022 +0800
Change-Id: I8e2093ce9b059c6b375c5522165f6497a8d43c4b
Original commit hash: 63b43adaa9bd6eceaa8ffa08c18cba1cd053a4d2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 3554b86065c0da3164dbb93ac2056bb005f49292 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:25:55 2022 -0700 
-------------------------------------------------------------------------------- 
Step 5c List of offsets in unit level clk gating registers was cleaned

Hsd-es-id: 16017187656
Original commit date: Tue Jul 5 21:01:45 2022 +0530
Change-Id: I87a01cb25d5cf1e98894f6e487ef531921f5495d
Original commit hash: f3d439f5df73c26df7867d9194e5ec441fb0226a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 25ce88c113edc334dd356416f1f43026bc2850f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:25:45 2022 -0700 
-------------------------------------------------------------------------------- 
Program new ACM offsets added for GT/New CLKDIV_CONTROL offsets.

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017187570
Original commit date: Sun Jul 10 21:29:18 2022 +0530
Change-Id: Id620850816cabd1e3bbd70a50b5b35ebccf313cf
Original commit hash: d87118b161b9e960e9d9ba419731045acaec684c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: a595578dabcbf56f836fd1ceb3443390477d4614 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:25:35 2022 -0700 
-------------------------------------------------------------------------------- 
Die stepping ID definition - Gfx Die

[Issue/Feature Description]
Choose either "Issue Description" or "Feature Description"
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 16016321322
Original commit date: Fri Jul 15 12:11:08 2022 +0530
Change-Id: I3e16de6cb97e509697082b57dd6698a2b5f4e9f1
Original commit hash: 89873b0750a7688e091967fada86421f480b17d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdDisplayRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h

================================================================================ 
Commit: b7797cdbc46ecf2c2dbf7b5d490c44462a66ca59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:25:10 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2297_00

Hsd-es-id: N/A
Original commit date: Sun Jul 17 02:20:40 2022 -0700
Original commit hash: eb94f69226c8b759e7a47e5e253c9999513edb2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d0cd003180db4d7917327077026d447526f2bcd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:25:04 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2297_00) and reset Minor Version to 0

Sun Jul 17 02:08:24 2022 -0700
Original commit date: Sun Jul 17 02:08:24 2022 -0700
Original commit hash: cbd6b2244bfbcaa37a498e2308b2e6015ca9558d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: c2e84e1adb234fe3193925e0141c91aa2d27b252 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:24:43 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2295_00

Hsd-es-id: N/A
Original commit date: Fri Jul 15 21:33:35 2022 -0700
Original commit hash: b1c5726989bfcc6ff0fbb9f62169385444306771

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 63fddbf88371c00c21dd472d2b9d585eafb6e662 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:24:37 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2295_00) and reset Minor Version to 0

Fri Jul 15 20:23:35 2022 -0700
Original commit date: Fri Jul 15 20:23:35 2022 -0700
Original commit hash: c767c719437fef5ddf3f37966e19edbffd3c33a4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 9a82e5cb03aa3f8f27ab4b66a6c72a9ac3656b41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:23:13 2022 -0700 
-------------------------------------------------------------------------------- 
Update I2cPlatformDxeLib structure for I2C touch panel issue

[Issue Description]
Update I2C device creation in I2cPlatformDxeLib to prevent I2C device
failure.

[Resolution]
Correct the creation I2c device method in I2cPlatformDxeLib follow current
I2c device structure in I2cFeaturePkg.

Package/Module: Intel\MeteorLakeBoardPkg\Library\I2cPlatformDxeHookLib

[Impacted Platform]
MTL

Hsd-es-id: 22015140852
Original commit date: Thu Jul 14 15:47:53 2022 +0800
Change-Id: I9c1a8846d61f5952c969dabd50772ee3270ca45a
Original commit hash: 47942590bd9902ee9cb07f202d940b4f8d768c4b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/I2cPlatformDxeHookLib/I2cPlatformDxeLib.c
MeteorLakeBoardPkg/Library/I2cPlatformDxeHookLib/I2cPlatformDxeLib.inf

================================================================================ 
Commit: e8a2d0d375353be72f1b6dcc6622649e64abaffc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:23:06 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GpioV2ServicesInit: Add GpioV2 DXE and SMM driver

[Feature Description]
This commit adds GpioV2 DXE and SMM drivers. They are producing GpioV2Services
protocol that will enable to use GpioV2 API in DXE/SMM phases.

Package/Module: ClientOneSiliconPkg, BirchStreamOpenBoardPkg, BirchStreamRpPkg

[Impacted Platform]
BHS

Hsd-es-id: 18021635459
Original commit date: Thu Jul 14 11:51:04 2022 +0200
Change-Id: I59859435d88154d8a6b638e9eadbffe668c81b12
Original commit hash: af4176b3943b371d38cebaf8df31afc8a5d525e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.inf

================================================================================ 
Commit: e9b315cdbd5a1497eaff459a025298b9d7a33e3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:22:59 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Remove the BPM manifest patch file after building code

[Issue/Feature Description]
After doing the BPM manifest modification, the patch file not
be removing correctly.

[Resolution]
- Assign the correct patch file path to remove it.
- Make when user input "-TS False" could correctly patch the manifest.

Package/Module: BoardPkg/postbuild

[Impacted Platform]
Common
MTL

Hsd-es-id: 15011244031
Original commit date: Fri Jul 15 15:09:48 2022 +0800
Change-Id: If21cf34dfa99973f83913b6e3571a0ca181e77c3
Original commit hash: 10bf126c612c957fe03e3bd0cf075e50fb930643

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Tools/ToolScripts/ModifyBpmManifest/ModifyBpmManifest.py

================================================================================ 
Commit: 8495b25ff00414396fca217242fd1ff7cc9dcff5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:22:48 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MtlPch: Program PMC ACPI base

Added code which will reserve some portion of IO space for internal PCH
usage and resrved in that region memory for ACPI space. Similar to SOC
PMC PCH PMC ACPI base is programed in pre-mem and the PMC device is
hidden soon after so to get the PCH PMC ACPI address you need to use
MTL_PCH_CONFIG_HOB data.

Hsd-es-id: 18022691696
Original commit date: Thu Apr 14 19:06:09 2022 -0700
Original commit hash: 9cb31b769b72ce238865e66f7e75f284cb1fbd86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchConfigHob.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchReservedResources.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitCommon.c

================================================================================ 
Commit: c927d998b4e229dbaf5a0398896237abfd1c1b77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:22:04 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Update mipi camera default setting for MTL-M golden config.
 Update camera default settings by patch table.

Hsd-es-id: 15011543759
Original commit date: Thu Jun 9 15:53:16 2022 +0800
Change-Id: Ie58a5a3c756e900c55449ea30d4a49fb68e8b42f
Original commit hash: 4fd3f5d443ee639216946521419f612d33e22f1c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 23acbca6c9f64e48a11b273db5928862bdf54920 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:22:00 2022 -0700 
-------------------------------------------------------------------------------- 
Features/FirmwareGuard: BPM SVN check process is not correct in Bios Capsule Update.

When checking BPM SVN during Capsule Update, the code refers to the incorrect FIT entry
FIT_TYPE_09_BIOS_POLICY to find BPM header, which should use FIT_TYPE_0C_BOOT_POLICY_MANIFEST instead.

Hsd-es-id: 15011473444
Original commit date: Mon Jun 27 15:17:39 2022 +0800
Change-Id: Id1c39e342b8f3553f1c019d948ad1b2cf7126a63
Original commit hash: 29257760b5218b8bdf874cf77391e737bd5851da

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c

================================================================================ 
Commit: 8b7f94807f80b7f90aedf03db78b1b5e36a45a5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:56 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2294_01

Hsd-es-id: N/A
Original commit date: Thu Jul 14 21:33:34 2022 -0700
Original commit hash: c0649cc2870425c87b96b74cf23c6653a6836de9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a8a5d4aa6c12d8b0280ab531669e861c690379a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:46 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2294_00) and reset Minor Version to 0

Thu Jul 14 20:25:20 2022 -0700
Original commit date: Thu Jul 14 20:25:20 2022 -0700
Original commit hash: 12ee1bc4d36db28d07e8171f941debb7254eee39

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: ab8945ae6b7f30f1e7e69228482dd5ec5934d0db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:43 2022 -0700 
-------------------------------------------------------------------------------- 
[GNRD] Kaseyville ClientSiliconPkg KW issues tracker

Resolving KW issues on ClientSiliconPkg.

Hsd-es-id: 16017270120
Original commit date: Mon Jul 11 21:55:55 2022 +0530
Change-Id: Ib4a0bceac6b9b603ea8018062c31965e8a6e658c
Original commit hash: 92c119a488726e787d6c63fce665a7acf61e2de6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c

================================================================================ 
Commit: 565a36a866d3c6ccad1c11cd22bd3ac7a2be41c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:30 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.6.12.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: 22015507966
Original commit date: Wed Jul 13 13:39:55 2022 -0700
Change-Id: I9a79e074a4ddcec301b8a73d1b05d6b73deae666
Original commit hash: 02583e553fcd2072229426eef64fafcd9e38cf6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16a0998151e032db5fae49ca00fae78ac1757836 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:26 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.27

Wed Jul 13 11:56:28 2022 -0700
Original commit date: Wed Jul 13 11:56:28 2022 -0700
Original commit hash: 0c66f036cf30aae2a7955f3f35ab4aa08b9fe4ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f970c054dd33b8b8c8a3518163b32110f719646 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:23 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Equation for unmatched Rx with Rx DQS delay comp

[Issue/Feature Description]
Initial Rx Comp change definition for A0 was incomplete.
It was further found that all bytes need to be aligned to the same NUI

[Resolution]
Added A0 code for skipping 3.5 NUI based on worst case DQS PI error in the system.
Added B0+ code to align all bytes to the same NUI cycle.
Updated preamble selection code based on design request.

Hsd-es-id: 22015180922
Original commit date: Thu Jun 2 01:04:36 2022 -0500
Change-Id: Iafe6535c0a121871fcb97e02b276062e978a53bf
Original commit hash: a7ee1c78be3806035e4c82dfd29eb54c21e60ced

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatchedPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h

================================================================================ 
Commit: a9196c716acadf2cf19c2e722cef6f6d45113420 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:18 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.26

Wed Jul 13 11:55:06 2022 -0700
Original commit date: Wed Jul 13 11:55:06 2022 -0700
Original commit hash: 3d8d27ea9a0d99a18cde7e7e8d3054c1b409c1a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd0e23ca9606889d338ecfae886df5df720119c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:15 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Create input parameter to control NMOS and CMOS driver mode

[Issue/Feature Description]
    MRC should support external control of choosing to run with NMOS vs CMOS driver mode.
    The default value for this input parameter should be auto, which allows the frequency to
    choose between NMOS vs CMOS mode. However, to help support debug, having an independent control
    of the driver mode regardless of frequency or vccddq is needed.

    Input parameters and CMOS control of vccddq, vccio, and vccclk should only be allowed if
    MrcSafeMode[2] = 0

    Create Input parameter to bypass LP5 Vccddq Fuse limits. POR and recommended setting is to not bypass
      the fuse values, but for debug, we need to allow a way around fuse values

[Impacted Platform]
    Registers impacted: Phy

Hsd-es-id: 22015434510
Original commit date: Wed Jun 29 09:57:53 2022 -0700
Change-Id: I91363f08f534813cace186188d97d61178779235
Original commit hash: 29e24e3a34d8760b87e729be2778ba6aa6d7e3a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: d32bc0d8452d5887c1cb29a206ad2dc6ca145cc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:10 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.25

Wed Jul 13 11:35:39 2022 -0700
Original commit date: Wed Jul 13 11:35:39 2022 -0700
Original commit hash: 0e7d1c2b8702802bde9ce85d7c5053be661a673e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d07511be296167ad68e8ae298bf9d5b5a8dd61b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:06 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] RTT Park not set correctly for DDR5 2R

[Issue/Feature Description]
    For DDR5, 2 Rank, 1 DPC<, RttPark needs to be set to 240. Currently,
    MRC is not programming the MPC command for RTT Park correctly for this
    configuration

    Increase degree of precision when calculating the Effective ODT by increasing the size of
    integers from UINT32 to UINT64. This will produce a more accurate calcualtion from the integer operation

[Impacted Platform]
    Registers impacted: MR

Hsd-es-id: 22015434546
Original commit date: Fri Jul 8 08:46:51 2022 -0700
Change-Id: Iaa8fcefd3ef08cd800fb1557b3491a25d40a2063
Original commit hash: 43f7cf618446db2cd297264808f4ad015ba7c17f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 439214717c7f838c8a6f081ddc1b9dd3ebcb339f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:21:02 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.24

Wed Jul 13 11:30:01 2022 -0700
Original commit date: Wed Jul 13 11:30:01 2022 -0700
Original commit hash: 942e9df4dcf3cfcbeb725a4248458de6c873fc19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd5504bad355502d7be060b922d95666d045ee6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:59 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Increase RcvEnable rsvd to ensure margining does not exceed range

[Issue/Feature Description]
    With current RcvEnable Rsvd value of 32, we are exceeding the minimum value in
    1D RcvEnable margining, power training RcvEnable, and RMT RcvEnable margining.
    With an increase to the RcvEnable Rsvd value and a decrease to the RcvEnable Sweeps within
    1D RcvEnable, power training, and RMT, we can ensure the RcvEnable Rsvd is not exceeded.

[Resolution]
    The minimum RcvEnable Rsvd value should be changed from 32 to 96 within Read Leveling.
    RcvEnable 1D algo max margining range should be changed to +- 24 ticks
    RcvEnable GetBerMargin call in power training should have a max margining range of 24 ticks
    RMT RcvEnable max marigning range limit should be changed to 8 ticks

[Impacted Platform]
    Registers impacted: None

Hsd-es-id: 22015305818
Original commit date: Tue Jun 14 12:09:04 2022 -0700
Change-Id: I5e9aaf1e54b1d8f1bb72d1a5768e453a80e702b4
Original commit hash: bf0a818138cba0f0bc0304ab0322a6127b969dd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 70608335ba22700b2204467200188b1d65fbca1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:54 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.23

Wed Jul 13 10:30:24 2022 -0700
Original commit date: Wed Jul 13 10:30:24 2022 -0700
Original commit hash: 2bfa4851028b0eede420f1a4ae84d4de0f2a7af8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4d0f9dd026974b1f72f34db1c0230dc099041c3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:51 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Update the RcvEnStart equation within read leveling

[Issue/Feature Description]
    The starting location for RcvEn during read leveling needs to be adjusted.
    The current equation for RcvEnStart at certain frequencies does not place the RcvEn
    signal far enough into the DQS bursts, causing errors in read leveling. By pushing the
    RcvEn signal farther into the DQS burst,it will ensure more room for margin during training.

[Impacted Platform]
    Registers impacted: Phy

Hsd-es-id: 22015443921
Original commit date: Thu Jun 30 14:57:40 2022 -0700
Change-Id: I33bc91514ac22ac600d81e45794a4b3ec7e91887
Original commit hash: 20327ee2eec94adc77289b3ebb5d8454326422e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: f01ec788d7a5c98931b91f9afd89e02bd1f7c164 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:47 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.22

Wed Jul 13 10:12:10 2022 -0700
Original commit date: Wed Jul 13 10:12:10 2022 -0700
Original commit hash: 1d643708cec266f4656c40316061359dc8bea62e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 59683f60f8d791a9ed5a081c93ce5cda0f68a01f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:44 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5]RcvEn stuck high with PiCodes > 'd1151

[Feature Description]
RxPiOn needs to be set early in PhyInit for Mobile A0/B0 and Desktop A0 for any Gear2 and when LP5 and freq >= 6400

[Resolution]
Set this in PhyInit and clear before MrcNormalMode/MrcSaveMcValues.

[Affected Platforms]
Mobile A0/B0 and Desktop

Hsd-es-id: 22015120329
Original commit date: Mon Jun 13 19:48:26 2022 -0700
Change-Id: Id4d2232fae04795bcf38b9a39a1c4b44f8d04629
Original commit hash: 9b4194b8ec655129202fdb40267f5a34f4bde392

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 278b1ff1acc948b4079228c708edd4477cab41bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:40 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.21

Wed Jul 13 10:10:53 2022 -0700
Original commit date: Wed Jul 13 10:10:53 2022 -0700
Original commit hash: 6e4596878666ed2df428dff0ea7717eb75328d75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2505dc0019070a67d8b5b72b689a718476db4fa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:36 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] InvalidateRegisterOffsetInCache does not account for 64bit register

[Issue Description]
InvalidateRegisterOffsetInCache function does not account for a register offset that is part of the 64bit register.

[Resolution]
Clear the current offset and then searchs for the other half of the 64bit register to clear out.

[Affected Platforms]
ALL

Hsd-es-id: 22014840784
Original commit date: Tue May 31 11:10:25 2022 -0700
Change-Id: I0f47a1d1b0d79d22d9bb2f9b8dbc6be3ea5f391c
Original commit hash: deb2388dadd5eec4b98a71485f536f8edabc3bc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.h

================================================================================ 
Commit: 2c73dd71b63f7918ec7e3d9de0c0396f3de40d1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:33 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.20

Wed Jul 13 10:05:23 2022 -0700
Original commit date: Wed Jul 13 10:05:23 2022 -0700
Original commit hash: fb80d58270596231e0de6d217eb7398f9b142a69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 125dc2b3cafffbf74b9700cf63f207ea69eb3cb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:29 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Skip Cmd Normalization for A-Step

[Feature Description]
Skip Command Normalization for Mobile A0

[Resolution]
Add code to skip this when Mobile A0

Hsd-es-id: 22014909025
Original commit date: Fri Jun 10 14:36:23 2022 -0700
Change-Id: I0e9c13d35d63a8e48fdaa400c3fafa91842ab22b
Original commit hash: c21d48c05621e8db6db53c59d0fd279942ec169b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: afdde18b488c0ad4d91cb6b943143d9f032f0f52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:26 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RunIoTest update 2

[Feature Description]
First RunIoTest update did not account for multiple calls to RunIoTest which meant that only first call to RunIoTest resulted in the change prescribed in that update

[Resolution]
Restore the Test Engine setup back to allow subsequent calls to RunIoTest to make the same adjustments
(2 * NumTests, forcing to test each Rank individually, halving the BaseRepeats, adjusting LaneRotate to new BaseRepeats)

Hsd-es-id: 22015461258
Original commit date: Tue Jul 5 18:49:05 2022 -0700
Change-Id: Icc538834113a2ae7eca84a1f6bbd7a43fd14d16f
Original commit hash: 4d2a4ddbcbd82e728e87ed3e9b25ddceb3d4bdb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ab4b7f7647ce620236214ac6eabe41a5c68a8dd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:22 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RunIoTest updates

[Feature Description]
For DdrIoMbA0 and 2 ranks:
Check if Test Engine is setup to target multiple physical ranks and if so, adjust testing to target each rank by itself

[Resolution]
For DdrIoMbA0 and 2 ranks:
Check if Test Engine is setup to target multiple physical ranks
If so:
 1. Increase NumTest by 2
 2. Reduce Base_Repeats by 2
 3. Force Physical Rank Max to 0 (targeting 1 Physical rank)
 4. Alternate the Physical Rank being targeted based on even/odd NumTest

[Affected Platforms]
ALL

Hsd-es-id: 22014909054
Original commit date: Mon May 9 18:24:58 2022 -0700
Change-Id: Iecc265fe98630d9d334faa16f44f1724bbbed370
Original commit hash: 3622a2ff8faafdc8eb6f2018a00248a852b961b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: d1abc44e20cd8b8f0f713079ea1816bcfbb6e037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:18 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Add function take Channel Delay into Byte Delay for RcvEn and TxDqs/TxDq

[Feature Description]
Function to pull in Channel Delay into Byte Delay for (RcvEn and TxDq/TxDqs) after all trainings.

[Resolution]
MrcShiftMcMiscsToPi

[Affected Platforms]
ALL

Hsd-es-id: 22015102654
Original commit date: Mon May 9 14:51:35 2022 -0700
Change-Id: Ie20cea9ebc2d9e9f884caf9673b5a1d0458911f6
Original commit hash: 405221ee845a93a1fb2a6777ed75ce031f0b5127

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 6b5d8c683e6d414c7bd37bcd03e5e6b2ef35d418 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:14 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Add ShiftCcc functions

[Feature Description]
For DdrIoMbA0 and 2 Ranks:
1. Add function to check for possibility to shift CCC settings based on Mc/Ch
2. Apply shifting of CCC settings if possible

[Resolution]
1. MrcCanShiftCcc
2. MrcShiftChCmdDelay

[Affected Platforms]
ALL

Hsd-es-id: 22015102195
Original commit date: Mon May 2 13:35:37 2022 -0700
Change-Id: Ia93ca5356f866834446d9078685d9bf47dded112
Original commit hash: 4a614edab2d9f3890050b9bf4df919d8a4ff3dc8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 81e66ff0524b686a63b2dbcc2c1c3de57a011f91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:10 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Mrc[Tx/Rx]Rank2Rank functions updates for R2R

[Feature Description]
For DdrIoMbA0 and 2 Ranks:
During MrcTxRank2Rank: update to skip TxR2RDqsPi
During MrcRxRank2Rank: update to skip RxR2RRcvEn

[Resolution]
Skip specified GetSetEnums in appropriate functions

[Affected Platforms]
ALL

Hsd-es-id: 22015102418
Original commit date: Tue Apr 26 15:05:05 2022 -0700
Change-Id: I7a5597d2d91ec03b5f81c353447952dccade8ee5
Original commit hash: 41ba9f2c7c621c3d328e76ace321d1b06e035b50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: cd71c298b76e5b23447f3efc2ce0da1369f21076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:06 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] DdrIoInit and Finalize functions updates for R2R

[Feature Description]
For DdrIoMbA0 and 2 Ranks:
1. DdrIoInit to clear R2RDelayForRcvEn
2. MrcRcvEnFinal to decrease RankMuxDelay value by 1
3. DdrIoFinalize to detect R2R changes (for RecEnDelay and TxDqsDelay) per Mc/Ch and apply the correct change

[Resolution]
New code make these changes

[Affected Platforms]
ALL

Hsd-es-id: 22015102335
Original commit date: Tue Apr 26 13:24:07 2022 -0700
Change-Id: I52075e9d5fd2429c347a10bea308c97e6c5839bf
Original commit hash: 2b0ba3fa5e7ac7eebcbdb50d5f542c6189a7f3d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 2d04dda960eea4f7054ece7a0ba495d0a9bcf4c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:20:02 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC to run normalizing for RcvEn/TxDQS after centering update

[Feature Description]
Reserve 1 QCLK in PI in Read Leveling and JEDEC Write Leveling for DdrIoMbA0 and 2 ranks
Updated MrcGetSetSideEffect to adjust RankMux by -1 for DdrIoMbA0 and 2 ranks

[Resolution]
Code change to add 1 QCLK in PI in reserve for these 2 training steps
Code change to MrcGetSetSideEffect to adjust RankMux
Code change to check TotalPiDelay to be within MinLimit/MaxLimit
Code change to LocalStub to account for the additional reserve of QCLK in PI

[Affected Platforms]
ALL

Hsd-es-id: 22014909225
Original commit date: Tue Apr 26 10:49:24 2022 -0700
Change-Id: I2f870464cf2632343a25b6c45ee52884214bc222
Original commit hash: 1b2263e60ac25513f41c04d172577281798bcb4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: a7ad970a0a78c668252ce10fab117a7358e648db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:58 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Update to Detection of Rank to Rank fix

[Feature Description]
Fix MrcNeedRankMuxAdj to return when adjustment outside of RankMux is needed
New check of whether delay can be taken from Channel register into Byte registers
Initial framework for applying the fix

[Resolution]
1. Add check for if current PiDelay are above QclkInPI (MrcNeedRankMuxAdj)
2. If PiDelay is below QclkInPI, add check of McMisc Read/Write Channel delay and
   PiDelays allows for pull-in of Channel setting into Byte settings (MrcIsMcMiscsNotZero)
3. Added MrcApplyRankMuxAdjustment function and tied MrcRcvEnOrTxDqsNormalized function to it

[Affected Platforms]
ALL

Testing Completed: Unit Tests (updated/new)

Hsd-es-id: 22015078121
Original commit date: Tue Apr 19 13:13:29 2022 -0700
Change-Id: Iba322f2cb46c68d8ced2b2fb678f904fae69e15f
Original commit hash: 56adeb3c26e4d74af18b4e617e2583faf0a67a27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 564d4659aa9163a9bd69615eb17844fb52f9d819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:54 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.19

Tue Jul 12 22:54:10 2022 -0700
Original commit date: Tue Jul 12 22:54:10 2022 -0700
Original commit hash: 758019f65e446d9ec26b2a46fa27585bbb4ca9a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91ea7caf1f5e6c1dcd480c63a383afe8f9231f66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:51 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] DDR5 G2 CA parity need to change termination mode to Vss

[Issue/Feature Description]
    To avoid H/W limitations, DDR5 G2 Ca Parity tests need to place phy in VSS mode and
    increase the passing criteria of datatrainfeedback from >0 to >4.

    MRC should set OdtMode = 0, disableodtstatic =1, RxVref = 193, and compodtdown = 6.
    After setting these register MRC should set ForceCompDis and ForceCompUpdate

    After Ca Parity training, MRC should restore original register values.

    Without this update, Datatrainfeedback will be over sampled causing false failures.

[Impacted Platform]
    Registers impacted: Phy

Notes: MTL M/P A0 W/A

Hsd-es-id: 14017051161
Original commit date: Tue Jul 5 08:53:01 2022 -0700
Change-Id: I2d727f0d5f85f238afc8bff14b9249792fd0059e
Original commit hash: a05daad1b282085ea85ed882ddabe86a89a6e346

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: d27db5db21e38c9858a24299d1bafb4f7dff6a93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:47 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.18

Tue Jul 12 21:35:24 2022 -0700
Original commit date: Tue Jul 12 21:35:24 2022 -0700
Original commit hash: 3e7298f3a76850d2cb3e86327e3fe40e35bd8b04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b5f3587ae93c3d6fcc057483f0495109956b9bae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:43 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 LP5] Disable CMI early request clock gating for MTL-S

[Issue/Feature Description]
    For MTL-S, the CMI early request clock gating should be enabled.
    Set mcdecs_cbit_0_0_0_mchbar.dis_cmi_spec_req_early_valid = 1 during Mc Init

[Impacted Platform]
    Registers impacted: MC

Hsd-es-id: 22015090890
Original commit date: Thu May 12 11:34:51 2022 -0700
Change-Id: I9d32012d2fcf7768f874420b573ef651ba773ebc
Original commit hash: a745b1b9c05fbdbe258741d9eed743dfee5e4ddd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 9720e2312c8a394b0684de3aa27b8232ebe6da9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:39 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.17

Tue Jul 12 19:04:43 2022 -0700
Original commit date: Tue Jul 12 19:04:43 2022 -0700
Original commit hash: b7b9e9f8df9e085d30215f5ec53703a9c9a9d0d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3bbf0076b37dc3943bf6b12e32a7c9fe0c185c47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:36 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P  | LP5] LP5 1R Wck Termination is not being programmed correctly

[Issue/Feature Description]
    Based on signal integrity feedback, LP5 wck termination for a 1 rank device should
    be set to 120 ohms. For a 2 rank device, only 1 of ranks needs to be programmed to 120 ohms
    since the wck pins are shared across the ranks. Currently in our code, when in a single rank
    config, we are not programming the wck termination to 120, but rather keeping it set to its default
    of 0.

[Resolution]
    Change the logic from (Rank > 0) to (Rank == 0) to ensure the first rank wck termination gets programmed

[Impacted Platform]
    Registers impacted: MR

Hsd-es-id: 22015468992
Original commit date: Thu Jul 7 14:27:53 2022 -0700
Change-Id: Ifec64ce373348b99b1db9ff92ae7364c2aa73039
Original commit hash: 31032d085baf45bfd5ae585ccdcef8ad7bfe50fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 618ff44d5c11b1376fe85c0efcf922a586437346 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:32 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.16

Tue Jul 12 18:56:04 2022 -0700
Original commit date: Tue Jul 12 18:56:04 2022 -0700
Original commit hash: 6d3a8383a128f2ca119050d48e68acf9ce673616

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 87fe8039a94bf9e00eb95a7edf9a972e5b0a3852 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:28 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Multiply tSR by an extra 2

[Feature Description]
tSR need be multiplied by an extra 2 based on silicon requirement
when NoGear4ParamDivide is set.

[Resolution]
tSR is multiplied by an extra 2 before GetSet is called.

Package/Module:

[Impacted Platform]
MTL-S OC.

Hsd-es-id: 15011546662
Original commit date: Fri Jul 8 10:33:05 2022 +0800
Change-Id: Iee1cce15e9754991214f010465f089ee5237f96f
Original commit hash: cd9f8f91ce382355e9ebb479918ae84c3af876c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c

================================================================================ 
Commit: f2b4f6653d25823a5cf2cbf0f0e74c55211ca049 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:25 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] DCC RankEn being zeroed out for data partition when DCC is enabled

[Issue/Feature Description]
    When running DCC, during DdrioFinalize, the data parition RankEn is being zeroed out.
    However, before going into normal mode, RankEn should be programmed properly.

[Resolution]
    After calling MrcDccCalibrationDisable(), call MrcWriteRankMapPorSettings() to program
    RankEn properly

[Impacted Platform]
    Registers impacted:Phy

Hsd-es-id: 22015434545
Original commit date: Mon Jul 11 11:50:22 2022 -0700
Change-Id: Ied37869609d4a8e8c830ff1a20b33c7c18fcf0f8
Original commit hash: 687cdb49cbcee28669b4bab758ec60ef09dbc656

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 200268c25892e1ef7ff3675eb4353dac515b0f14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:21 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jul 12 08:47:42 2022 +0000
Original commit date: Tue Jul 12 08:47:42 2022 +0000
Original commit hash: 4e52e31643e98047e026f799b78ed231a7a319bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b577abb40e5e8abac494ef7567b9055494da1de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:18 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Clean-up MemoryInit restricted lines - Part 1

[Feature Description]
    Review & Categorize MemoryInit restricted lines

[Resolution]
    Move MiniBIOS into Restricted Folder
    Removed all Restricted tag in MiniBIOS folder
    Converted MRC related code (in platform code and MRC) to use MRC Restricted tags
    Remove old projects PCH files
    Update NOC and HostBridge header from BIOS
    Remove unused Restricted code

Hsd-es-id: 15011408383
Original commit date: Tue Jun 14 17:31:11 2022 +0800
Change-Id: Ie893fa2a4c5b756006c3f5818336b0ee2c95f97c
Original commit hash: b4a882b960fdcbe32327e0f31e6d014ec575d963

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 4ce26b68efaae1c955641789acfea034ae93f6b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:12 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL | DDR5] GsmMctWrOsclRuntime need be multiplied by an extra 2

[Feature Description]
GsmMctWrOsclRuntime need be multiplied by an extra 2 based on silicon requirement
when NoGear4ParamDivide is set.

[Resolution]
GsmMctWrOsclRuntime is multiplied by an extra 2 before calling GetSet.

Package/Module:

[Impacted Platform]
MTL-5

Hsd-es-id: 15011547389
Original commit date: Fri Jul 8 10:53:33 2022 +0800
Change-Id: I496909f6208fb8943bac7a9842e2618b46814efd
Original commit hash: 742c4b3ffc1cbf40e32c8983d523f0a95241fb87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: fc8255bf27bc75dbe3060dbe8944937bc83e7dc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:09 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 11 21:54:35 2022 +0000
Original commit date: Mon Jul 11 21:54:35 2022 +0000
Original commit hash: 6f3356769e13e4259cc019be95edbfe2ac544f77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c2f018707f0d8f8446433498f9f26f91653e8d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:05 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] MTL A0 LP5 CA should always be kept in CMOS mode

[Issue/Feature Description]
    To avoid A0 hardware limitation, LP5 CA cannot be placed in NMOS mode, and needs
    to be in CMOS mode regardless of frequency.

[Impacted Platform]
    Registers impacted: Phy

Hsd-es-id: 22015477484
Original commit date: Fri Jul 8 07:40:02 2022 -0700
Change-Id: Id88370efdf2aa6ae2b1c8a529e1b3749034acf3e
Original commit hash: 36586ccf1f75527065749e30a1a6c42b8d3fb2a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: dda4227ff97e1efc560816d2f6c90c95aa4832aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:19:01 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 11 21:01:12 2022 +0000
Original commit date: Mon Jul 11 21:01:12 2022 +0000
Original commit hash: 9903d1607c47b1c5805d2a9e7360fa87f6a6b6ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d8db4ee53df0e4d9d532832014d60511b66c219 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:57 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MTL MRC - PiLinearity Training GetSet Bugs

[Issue/Feature Description]
Values being written in PiLinearity were not matching up with what was happening
in the GetSet. GsmMixerCode wasn't getting programmed in same Group as its GetSet.

[Resolution]
PrintValue moved in MrcPiLinearitySetMixerForCal () to after WriteToCache.
GsmMixerCode limits moved to MrcGetDdrIoCfgGroupLimits().

[Impacted Area/Platform]

Registers impacted: None

Hsd-es-id: 22015469046
Original commit date: Thu Jul 7 15:55:32 2022 -0700
Change-Id: I0ae6d2cc1b2ac8fafd5d19c7efcd6ec83f48fb0c
Original commit hash: 0f2d0c63c2f4be222715527a2d29569cb3d43130

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 6c0aceba2a91135416649aa6160260f2755972da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:53 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 11 15:28:03 2022 +0000
Original commit date: Mon Jul 11 15:28:03 2022 +0000
Original commit hash: 32be84e284b9dd4904d21bd545533cbade45370b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: be7dd5c0bb48e57ac60958d497132063456a9c89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:45 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 11 06:13:15 2022 +0000
Original commit date: Mon Jul 11 06:13:15 2022 +0000
Original commit hash: cc73f5c46d3c46242734537176641494c684f943

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82ba98ed42995abccb3847e3b49dee8bd0ee13e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:39 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] LPDDR5 ECT Fails with OdtForceQDrvEn=1 (DdrSafeMode[6])

[Issue Description]
Sense Amp Offset Training was updated to use DataControl0.Bits.DdrCRForceODTOn
instead of DataControl0.Bits.OdtForceQDrvEn. This change is causing LPDDR5
Early Command Training to fail with no eye found.

[Root Cause]
Sense Amp Offset training was previously disabling OdtForceQDrvEn. With the
change to DdrCRForceODTOn, the OdtForceQDrvEn is now left enabled as part
of the DdrSafeMode bit 6 = DDR_SAFE_ODT_SENSEAMP. The design team has
recommended to disable OdtForceQDrvEn after Sense Amp Offset training.

[Resolution]
OdtForceQDrvEn is disabled at the end of Sense Amp Offset training.

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [x] Both [ ]

Hsd-es-id: 22015478452
Original commit date: Thu Jul 7 15:57:09 2022 -0700
Change-Id: Id3e51d9c8f9678fa0420cafc7c53afd73aa61c17
Original commit hash: 6263f22f04d9e535ca3c320826a8652c2d4e7fc8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 0ce14bb85d964b51a8c8acb2c8e0201918cfc27f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:36 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.10

Sun Jul 10 23:00:39 2022 -0700
Original commit date: Sun Jul 10 23:00:39 2022 -0700
Original commit hash: 5e72e176c2844fb5c414ebf64ac215ca392e520a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cf4a933ad5729e850298bd62b82df12043f3e63f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:32 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Fix save restore for ddrphy missing ECC byte leading to initcomplete hanging

[Issue Description]
    DATA8/DATA9 not getting restore when ECC disabled due to SaveRestore is looping SdramCount

[Resolution]
    Modify SaveRestore byte loop for DATA Partition as MAX_SDRAM_IN_DIMM (5) for Desktop instead of using SdramCount

[Affected Platforms]
    MTL-S

[Impacted Registers]
    Mc [ ] Phy [X] Both [ ]

Testing Completed: CTE

Hsd-es-id: 22015465742
Original commit date: Tue Jul 5 17:27:53 2022 +0800
Change-Id: I18b0ea3e4a0d4a56b3040af30586d80b98a4b28e
Original commit hash: 926c5f5b4871cf1b2aaca9c0d57b96d79b503530

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 15015bce303a4d98e2f17d26700c6d03734e7291 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:29 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 11 04:21:43 2022 +0000
Original commit date: Mon Jul 11 04:21:43 2022 +0000
Original commit hash: da522609eb1a2265b31e0fb984af51fe250c2c46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1e3f33b718963679440f7bb0ac4ff2acae9fb8bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:22 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 11 02:58:37 2022 +0000
Original commit date: Mon Jul 11 02:58:37 2022 +0000
Original commit hash: d39e067d84880f5d3167fe787b00678350c0fc2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e167b183d8079eda8b52afda0b750a88e2489be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:18 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Fix Turnaround timing training values saturating

[Issue Description]
    Clamping seen when calculating tWRRDdr, tWRRDdd, tWRRDsg, tWRRDdg

[Root Cause]
    The result of TA2 is negative, causing tWrRd huge value when casting to UINT

[Resolution]
    Adding range check to avoid negative value

[Impacted Registers]
    Mc [X] Phy [ ] Both [ ]

Hsd-es-id: 14016982380
Original commit date: Fri Jul 1 13:40:15 2022 +0800
Change-Id: I8ee5558cc7f66022b32f857e7495139482c8a1f9
Original commit hash: 227ddba14130cbf6d87e6975afef96e10d2222ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: edbd8fb428e6177abd85b4ef79841ba436442ffb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:15 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jul 8 20:05:58 2022 +0000
Original commit date: Fri Jul 8 20:05:58 2022 +0000
Original commit hash: 46e495883724151a711a443e1bd730fae2fbe785

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca846f11d2aaaa4fe65e27ab5c7d7e00f82aec0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:11 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P SOC][A0][Mem]: SAGV enabled - 1 in 2 Warm Reset - MRC does full memory re-train.(Cold boot)

[Issue Description]
When SAGV is enabled, MRC performs a full memory re-train (bmCold) on every
other warm reset exit.

[Root Cause]
When SAGV is enabled, the MRC changes the data fields "MrcData->Save.Data.SagvFirst"
and SagvLast depending on the last SAGV point prior to warm reset entry. This causes
the MRC save data CRC to change without an update to the data structure header CRC.
The next warm reset exit gets promoted to an MRC cold boot due to the mismatch
between the data CRC and the header CRC value.

[Resolution]
Moved "SagvFirst" and "SagvLast" fields to MrcData->Outputs

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 22015443914
Original commit date: Tue Jul 5 08:27:44 2022 -0700
Change-Id: I26e0cd167bd91388ed2282cb1d5a85fa31123f11
Original commit hash: bc23bf7ba1c3e67592c299d00ea7d4cce718a9a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 37882c77997a95352b2166dca9808754d9b200b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:07 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jul 8 17:57:06 2022 +0000
Original commit date: Fri Jul 8 17:57:06 2022 +0000
Original commit hash: 7e3a071ba82de548ad1b182c1ccbc25dffcd0112

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8e8a255609b8a4f4bf5440433c19daa32f9ce711 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:04 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CCC DCC Step Size Calculation Missing DCC Result Reads

[Issue Description]
Read of the Result registers showing only 0 which caused the Step Size calculation formula to pick wrong value

[Root Cause]
GetSet read was using ReadFromCache instead of ReadCached and the cached data is 0 thus the reads were coming back as 0

[Resolution]
Use ReadCached instead

Hsd-es-id: 22015434543
Original commit date: Tue Jun 28 15:52:39 2022 -0700
Change-Id: I39309633d1ca3684d20c897e659457eb8b300cbe
Original commit hash: ae970827d17a53af36268dc8bfdede38e0bf4f37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: e863cbe5004d2fac9abd3592482b5166e2617c37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:18:00 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jul 8 16:55:35 2022 +0000
Original commit date: Fri Jul 8 16:55:35 2022 +0000
Original commit hash: b7fc7c9119c1e7aeee22636ddc6c0e74200ee59f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f9531172ebb1074243b6fd95b5450c95431dc269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:56 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5]Request to fix CCC lane enable for DCC FSM

[Feature Description]
MTL MAS document had incomplete/incorrect LaneEn setting for CCC.  It has now been updated to 4.

[Resolution]
Updated the code to program LaneEn to 4 for CCC registers.

[Affected Platforms]
DDR5

Hsd-es-id: 22015425079
Original commit date: Tue Jun 28 15:37:48 2022 -0700
Change-Id: I58840699def5bca3525defaf45bf99b876a373e8
Original commit hash: b1fbc0c2232c912671e9ed9a2c5d245f4f25fe62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d5a5eb597d9ddc2f168c2a3d303542b2535af6f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:52 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jul 8 00:19:42 2022 +0000
Original commit date: Fri Jul 8 00:19:42 2022 +0000
Original commit hash: 919d9e0048ee6dd83025fa73390155501c5df4ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5587249a715f13e5e4b57261e4630101c63929bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:49 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update LvrAutoTrim with PhClk partition replacing PG3 & PG9

[Feature Description]
    Update LvrAutoTrim with PhClk partition replacing PG3 & PG9

[Resolution]
    Add PartitionPhClk on VccLVRAutoTrim partition looping

[Affected Platforms]
    MTL-S

[Impacted Registers]
    Mc [ ] Phy [X] Both [ ]

Hsd-es-id: 15010404491
Original commit date: Wed Jun 22 07:19:53 2022 +0800
Change-Id: I371f6df6c6404f8b287768d0425183f251556295
Original commit hash: 83e959a38b89fee278c4bc91e6e3315a6051e74c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: bcddc355d5c036c99b21efb8526ff43964b0f6bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:45 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 6 19:51:49 2022 +0000
Original commit date: Wed Jul 6 19:51:49 2022 +0000
Original commit hash: 7acf8c6cb9be97f441c97a16c2090f94ea9ff24e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 62fa530f452b00270cd95294fba876d7c0fa1238 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:41 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MR and CR update based on UnmatchedRxCal result

[Feature/Issue Description]
    1. Current Read Preamble hardcoded to 2tCK
    2. EarlyDqs formula is incorrect

[Resolution]
    1. Sets default Preamble and EarlyDqs (MrcOutputs variables)
    2. Re-calculate and update Preamble and EarlyDqs based on UI Lock value after Unmatched Calibration Runs
    3. Update programming to DDRIO Registers: RcvEnWaveShape, RxTogglePreamble, RcvEnExtFF, RstNumPre, ReadPointer
    4. During Jedec Init, sets:
         MR8(DDR5)/MR10(LP5) based on Preamble variable in MrcOutputs
         MR40(DDR5) based on EarlyDqs variable in MrcOutputs

[Affected Platforms]
  All

[Impacted Registers]
  Mc [ ] Phy [X] Both [ ]

Hsd-es-id: 22014593477
Original commit date: Wed May 18 14:08:27 2022 +0800
Change-Id: Ic9a857675b7345dd263400c6805a7180e4e3ed57
Original commit hash: 6477a5a9f1dc22e060737f0bf28cfc3c372877c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ae8968d871bc9afe5bb2311bf969a29977d06015 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:37 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.11.2

Wed Jul 6 11:26:00 2022 -0700
Original commit date: Wed Jul 6 11:26:00 2022 -0700
Original commit hash: f2b2fa4108324b5006dc36d08de0878e84a9a4c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 059f6b355b4cba675b94b90c49a247bc027c916e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:33 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Configure register fields with customized values

[Feature Description]
Add debug options to configure CompOffset with customized values.
It's used by experienced developers to tune OverClock.

1) DQ, DQS
DqOdtCompOffset
DqsOdtCompOffset
DqDrvCompOffset

2) Cmd, Ctl
CmdRCompDrvOffset
CtlRCompDrvOffset

CmdSCompOffset
CtlSCompOffset

3) RxBiasCtl

4) DqTxEq

[Resolution]
Add new members in MrcOutput.
Configure the field when the customized value is not 0.
Developers can assign non-0 values to the local variables
in function MrcDdrIoCustomConfig.

[Impacted Platform]
  MTL-S DDR5 OC.
  Registers impacted: Phy

Hsd-es-id: 15011110929, 15011300478
Original commit date: Fri Apr 22 13:37:03 2022 +0800
Change-Id: Ic2ff79f520c4a530162f5bf3b7e7da3c6db6c3cf
Original commit hash: da714b9ea0ffb40ed8b5d23c286fd4b00af03c11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 7e07d98a90a7dc1fa87ca2dd0bb53017dd497aeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:26 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 6 05:26:08 2022 +0000
Original commit date: Wed Jul 6 05:26:08 2022 +0000
Original commit hash: be7fe5d862f1b463405524e6d4f3b51c14ed0c9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c65c4854c0ac3f8841b2dde79ca3e4f2c41b7f5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:22 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Wrong ForceOdtOn field is being set in SenseAmp Offset Training

[Feature Description]
    DdrCRForceOdtOn is supposed to be set for SenseAmp training

[Resolution]
    Change setting of GsmIocForceOdtOn to GsmIocForceOdtOnWithoutDrvEn

[Affected Platforms]
    All

[Impacted Registers]
    Mc [ ] Phy [X] Both [ ]

Hsd-es-id: 22015202275
Original commit date: Thu Jun 2 07:56:15 2022 +0800
Change-Id: I590e8319c6286fdf62aeeee7753a45b7f0bd082e
Original commit hash: ea3cc69fdac191d8978e128fbe7c130d21aa73ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 024f682037ac393bd639878aa7431696bc0b2197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:18 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update MTL-S DDRIO Registers to 22ww21f

[Feature Description]
    Uodate DDRIO MTL-S Reigisters to 22ww21f Crif

[Resolution]
    Parse 22ww21f MTL-S crif against 21ww38a MTL-M/P crif
    Remove DDRVIEW from MTL-S SaveRestore List
    Update SaveRestore Registers Count

Hsd-es-id: 15011188044
Original commit date: Mon May 30 14:58:03 2022 +0800
Change-Id: Ida1bb441d3f16177415506552ac87674ba5d2161
Original commit hash: 43f23543bbf167f17059d72ed2ce38ab1b5cccee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl2xxx.h

================================================================================ 
Commit: 4f9d0bf8391837679a8d3b6fcef8f062fcdffd1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:17:14 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/mtl: Update MrcVersion.h and ReleaseNotes to 0.6.11.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: 22015439270
Original commit date: Tue Jul 5 11:23:33 2022 -0700
Change-Id: If6450c5b6ae27239cc6ee8c4f6b4ede32cea5557
Original commit hash: 6f7037e949d2e7a17a892aa5de6d4b296576622e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5afd8a5e860dd41a245899943c33886eac5e1fc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:16:51 2022 -0700 
-------------------------------------------------------------------------------- 
Improved debug messages for TME_CONTROL_MCHBAR registers

[Issue Description]
Validation test case cannot read TME_CONTROL_MCHBAR registers at UEFI Shell.
The registers are not decodable late in the BIOS.

[Resolution]
Added debug messages to print the value read from the TME_CONTROL_MCHBAR registers.
The debug messages are used to verify TME_CONTROL_MCHBAR programming test case.

Package/Module: ClientOneSiliconPkg/IpBlock/Cce

[Impacted Platform]
ALL

Hsd-es-id: 16017204125
Original commit date: Thu Jul 14 08:50:59 2022 -0700
Change-Id: I2e83d4beebdebb8efc3aa13ef2fb5d13953dfd46
Original commit hash: 36a0a4082aefd7f0b4d1c65ce72289e84a02cec2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cce/LibraryPrivate/CceLib/CceLib.c

================================================================================ 
Commit: 129a66518f8957afe8f871b8bece5444a689705d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:16:09 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2294_00

Hsd-es-id: N/A
Original commit date: Thu Jul 14 07:12:25 2022 -0700
Original commit hash: af0437502c3b29633d7997ab2254b229001721c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 60fa9637de9ca5e07669087d0180a3571a127261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:15:48 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P682 A0] BIOS not programming the pdsp bit based on BWG
[Issue/Feature Description]
program pdsp bit for all PCIe ports

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 14017090720
Original commit date: Wed Jul 13 12:04:22 2022 +0530
Change-Id: I8659e28699b34992af2c8a68e7c39af0173b7b27
Original commit hash: 4abff3db8c5ce85d3976a448fbfd32f4e483a0e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: c3063da67bfbf225e3bed04775dae19fbea0e1dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:15:44 2022 -0700 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp]Missing TC-->VC mapping for TC=7 for PCIe
[ClientOneSiilconPkg/PcieRp] Added support for MultiVC
[MTL-P][SOC M/P][IOE-P][PO]: PCIe Capability structure is broken

Updated the TC-VC mapping to the correct value
Enable MultiVC Capability for the root which support MultiVC.
fixed G5ECH capability for Gen5 controller
Program SPEECH capability for any MLS as it depends on Lane Error Status register

Hsd-es-id: 14016562272, 22014970365, 14016916876
Original commit date: Fri Apr 29 03:28:45 2022 +0530
Change-Id: I5add38aa11a6fd820260b717a802ac1b925a7334
Original commit hash: 56f61c3cb4a80a2d848d57ba8b7d22adfa186164

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 7991c0f1b0b9fe735a7a32bb90c24c822848a377 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:15:40 2022 -0700 
-------------------------------------------------------------------------------- 
MTL-MP/GPIOV2: GPIO Conflict check Failing in BIOS
- ENUMs changed to UINT32 in GPIOV2_CONFIG structure
  All attributes of this structure have to be of UINT32 type
  instead of enum types due to the fact that enums are casted by default
  to INT32 (signed 32 bit value) and values with MSB bit set
  are misinterpreted by compiler as signed negative values.
- Removed EndOfPei callback with gpio lock procedure
  from GpioV2PpiInitPei file.
- Added gpio lock procedure to MtlSocOnEndOfPei function
  to avoid issues with P2SB lock at end of pei event.
- Updated initial reset configuration for several GPIOs
- Updated initial TxLock configuration for several GPIOs

Hsd-es-id: 14016896770
Original commit date: Wed Jun 22 11:22:32 2022 +0200
Change-Id: I5746366615dd3b4d1ef9fbe1038050f7a9df5e39
Original commit hash: 43476507f86c8469eb269a4ab8b63ce2b46509ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Include/GpioV2Config.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xPmicRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeOpenBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc

================================================================================ 
Commit: 0f8063e4734b6389276ae19648ad9b4ef52dc69c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:15:35 2022 -0700 
-------------------------------------------------------------------------------- 
PmcRegs: Update CPPMFALIGNCTL_1 registers bit

BIOS was resetting CPPMFALIGNCTL_1 registers bit which were set by
non-BIOS components. BIT29, BIT0-7 were getting reset, which was
causing pkgC failures.

[Resolution]
Fixed by avoiding unmasked bit update

[Impacted Platform]
M, P

Hsd-es-id: 14017090303
Original commit date: Thu Jul 14 15:20:18 2022 +0530
Change-Id: If8958754a92fd9511055654f717f4221e9d1ad31
Original commit hash: c98be1e68560ff5dbd7f5a65be37795b1f23a62f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: c4afea110f0f4a1ae9d773429a3283231d238fdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:15:08 2022 -0700 
-------------------------------------------------------------------------------- 
[Title]
[MTL-P682][A0] CPUID(0x19,0) mismatch between CMT and RWC - Keylocker IW Key Backup Support

[Issue/Feature Description]
MTL Keylocker activation was causing GP fault because it is only supported on CMT core.

[Resolution]
CMT CPUID (0x19, 0)  EBX[4] mismatch is resolved.
  MCheck code to fix and pass the test
  Pcode to fix cce_bios_read_policy
  BIOS code to set cmim_addr_hash_function_cce_adm_hash_6_19=1 and add both RDMSR 0x7A and then WRMSR 0x7A with EAX[1] if keylock is supported in AP init routines

[Impacted Platform]
MTL-P

Hsd-es-id: 22015174040
Original commit date: Fri Jul 8 16:51:35 2022 -0700
Change-Id: I5a31462951c4435fdfc10a675262ee185d3f5a4f
Original commit hash: 884401960dcbf3e4d7dfaf2523b0f18d1602ed5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 26b1918d04d13a99ff5b3043a89c5b8822519d1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:15:04 2022 -0700 
-------------------------------------------------------------------------------- 
Remove EnableAbove4Gb MMIO Setup option from BIOS

Hsd-es-id: 16016994552
Original commit date: Wed Jun 15 21:47:40 2022 +0530
Change-Id: I0cffcfdadfa87782225eba97a95e5dceb6ac12cc
Original commit hash: de8d44bf231b248ac0843a0fbd85901ba912d3ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/DxeSaInitFruLib/DxeSaInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/DxeSaNvsInitLib/DxeSaNvsInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/DxeSaNvsInitLib/DxeSaNvsInitLib.inf
ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
ClientOneSiliconPkg/IncludePrivate/Library/DxeSaInitFruLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/Include/Library/HostBridgeDataLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxeFsp.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: ab05f3fd566950fe9b3f03210b04f64c0cea7441 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:14:57 2022 -0700 
-------------------------------------------------------------------------------- 
Updates to BIOS programming for Gfx/Media/Display

[Issue/Feature Description]
Created GraphicsInfoFruLib

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16017259222
Original commit date: Tue Jul 12 18:23:01 2022 +0530
Change-Id: I0f4921d534809a60faa2443051dcd73469e30f2f
Original commit hash: 25caa75c9115e9e0437ecbf2021cafec04bafe8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgCommonLib.dsc
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf

================================================================================ 
Commit: 216fdba83430c17678eae2f6285c7d71a0e7a7f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:14:43 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GpioV2Services: Rename GpioV2Protocol to GpioV2Services

Performed rename of remaining GpioV2Protocol occurrences in the code.
This term is deprecated and replaced by GpioV2Services.

Hsd-es-id: 18021635380
Original commit date: Wed Jul 13 13:32:50 2022 +0200
Change-Id: I5d2698fd9fd13f477fcd48aaf952cfd0e8ba3ac8
Original commit hash: 619da1e38a8a999222bc663311dbb16e19e90505

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioV2VirtualProtocolLib.h

================================================================================ 
Commit: 3ec9c0c7da936b0ec0749443077bd843b070e9f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:14:04 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2293_00

Hsd-es-id: N/A
Original commit date: Wed Jul 13 21:33:48 2022 -0700
Original commit hash: 26465f905d0e261dad1551f3fa3fdca5498d3009

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8ad0869391a551c9cc0794f9a4a534d841dde835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:14:00 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2293_00) and reset Minor Version to 0

Wed Jul 13 20:27:20 2022 -0700
Original commit date: Wed Jul 13 20:27:20 2022 -0700
Original commit hash: b6b6f3dd24478c15508a07757a879ea9fae542a3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 173379e2cb2e4cce88bbcdf2f7895bf310362805 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:13:30 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg/Enable IPU and VPU for ES0

[Feature Description]
VTd is disabled in ES0, so enable IPU and VPU by default.

[Resolution]
Set SaIpuEnable to enabled
Set VpuEnable to enabled

MeteorLakeBoardPkg/PatchTable:

[Impacted Platform]
Default P M.

Hsd-es-id: 15011560815
Original commit date: Tue Jul 12 14:44:54 2022 +0800
Change-Id: Ib2e9d518743c2dfb7a9292a0839b75f26f24c431
Original commit hash: 0ea67fafb30d9d78d5bd39c11165e6cdf542c7e7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 5477032af8f17e1c60141d5b6235cd35d0cb8aac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:13:26 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg/Disable VTd for ES0

[Feature Description]
Disable VT-d BIOS support by default in ES0 MCP A2 VT-d unfused SKU.

[Resolution]
Set EnableVtd to disabled
Set DmaControlGuarantee to disabled
Set ControlIommu to disabled
Set X2ApicEnable to disabled

MeteorLakeBoardPkg/PatchTable:

[Impacted Platform]
Default P M.

Hsd-es-id: 15011560808
Original commit date: Tue Jul 12 14:35:29 2022 +0800
Change-Id: Ibfa122a5731b74f7fbfe858e2e7751f93ffe2395
Original commit hash: 330f2f98be84aeabd46c6af1a40727a31622a38b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: a37cb22542af4d5034f055ead01fe7cacd5b6a35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:12:57 2022 -0700 
-------------------------------------------------------------------------------- 
clkreq and gpio fix for ppv boards

[Issue/Feature Description]
Fixing incorrect comment

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module: MTL

[Impacted Platform]
MTL-P

Hsd-es-id: 14016765065
Original commit date: Tue Jul 12 14:12:56 2022 -0700
Change-Id: Idb5cfa929b7c11e61038204d95c01cd1c1c42eeb
Original commit hash: d22f9d152293564977c9de6fcc5fd30c1bdbcada

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc

================================================================================ 
Commit: 21a57649ef22bbfdc513b904d2d0f1ef93e3528f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:12:53 2022 -0700 
-------------------------------------------------------------------------------- 
Adding untracked file

[Issue/Feature Description]
[MTL][P682][A0] : unable to enumerate PCIe PXPB pcie1.port2 with Lane reversal

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module: MTL-P

[Impacted Platform]
P

Hsd-es-id: 14016765065
Original commit date: Fri Jul 8 14:48:46 2022 -0700
Change-Id: Ibd47090515651cd308a03a36e8d79682c0eb5788
Original commit hash: 0ed53d2a1bc4252f0a4c2a9ddc904febcb3d34b4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc

================================================================================ 
Commit: 413e3259aa97dcbe27c48c53f76fd3f9472d2f12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:12:50 2022 -0700 
-------------------------------------------------------------------------------- 
Fixing clkreq and GPIO for PPV boards

[Issue/Feature Description]
[MTL][P682][A0] : unable to enumerate PCIe PXPB pcie1.port2 with Lane reversal
Unable to enumerate PCIe PXPB pcie1.port2 with 2x2 Lane reversal .
Observations:
 IFWI: MTL_PR1B_A0NN-XXXNN_CPRF_SEP0_0175059A_2022WW19.4.5 and with 2x2 lane revarsal for port PXPB, "SOC.south.pcie1.port2" doesn't enumerate
At reset break, port is at L0 state.
once IFWI boots to EFI, port goes in to polling state and in CLK_REQ map clk_req is disabled for that port.

[Resolution]
Updated clk usage map and updated gpp_c5 to active high

Package/Module: MTL

[Impacted Platform]
MTL-P

Hsd-es-id: 14016765065
Original commit date: Fri Jul 8 14:01:25 2022 -0700
Change-Id: I3613bbef294ca8af2586db9010e5713cc1590da4
Original commit hash: d291643c5bbfaf41ee51f5985c7c06fd5a9bc531

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc

================================================================================ 
Commit: ce5b2ec2867e1bae7db79b360026111ba3d051ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:12:27 2022 -0700 
-------------------------------------------------------------------------------- 
PCIe (SOC South/IOE and PCH for MTL): BIOS options for PCIe

Hsd-es-id: 16017022206, 16017022202
Original commit date: Mon Jun 27 12:38:01 2022 +0530
Change-Id: If02cf5a7906695f5fe3bd02f61ce9b8d2a468128
Original commit hash: d6188a957949b171d165d1c937b693592e372df7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 78a8f488424e7f28c4044e2202d41fc5da30bd60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:12:23 2022 -0700 
-------------------------------------------------------------------------------- 
MTL PCIe (SOC South/IOE and PCH for MTL M/P/S): BIOS options for PCIe

Hsd-es-id: 16017022206
Original commit date: Wed Mar 9 15:52:55 2022 +0530
Change-Id: I4e3d5a83022f53db614898386c3f30f1a0e9802f
Original commit hash: 245328711bfe674d010898f060dc53600b103d64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
MeteorLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 238e4e8f6f796ad82473c0b009304267d9ad78cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:11:42 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Support to toggle the TopSwap Policy bit in BPM during the build time

[Issue/Feature Description]
For Resiliency BIOS, relies on BtGAcm to set TopSwap bit when signed IBB is corrupted.
In BtGAcm manifest file, the TopSwap support bit is not set.

[Resolution]
- Create a script ModifyBpmManifest to do the params file modification during build time.
- Command "py -3 ModifyBpmManifest.py -F <BPM_MANIFEST_FILE> -TS <True/False>"

[Impacted Platform]
Common
MTL

Hsd-es-id: 15011244031
Original commit date: Thu Jul 7 20:51:00 2022 +0800
Change-Id: I55d7d5bd25e3aeff76ecdacf28dabd66c9c6f154
Original commit hash: bdc59b8209d80d6b9819d15695c8d34d217b8490

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Tools/ToolScripts/ModifyBpmManifest/BitOperation.py
Features/FirmwareGuard/CapsuleFeaturePkg/Tools/ToolScripts/ModifyBpmManifest/FileBuffer.py
Features/FirmwareGuard/CapsuleFeaturePkg/Tools/ToolScripts/ModifyBpmManifest/ModifyBpmManifest.py

================================================================================ 
Commit: 6b9858f27b8dd633cfb6ace2c06623de42980f31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:11:36 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Hsio: Remove Mbp Hob dependency in Chipset init sync

[Issue/Feature Description]
Chipset Init sync functionality depends on MBP hob to get the version
information from CSE which will not be available if SkipMbpHob is set.
Chipset init sync to use ICC_READ_FROM_MPHY_CMD HECI instead.

[Resolution]
Chipset init sync to use ICC_READ_FROM_MPHY_CMD HECI.

Package/Module: ClientOneSiliconPkg/Hsio

[Impacted Platform]
All

Hsd-es-id: 16016478186
Original commit date: Fri Jul 8 13:56:52 2022 +0530
Change-Id: Iaf9bc9d6b751a1f4e1db7c6bc0b442c1f6205fe2
Original commit hash: 2e41ce3f20bf9ce9b00890b238021ffbbf5916be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c

================================================================================ 
Commit: c58ac0da91660527f6301f7542538c1750df6e1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:11:32 2022 -0700 
-------------------------------------------------------------------------------- 
Rename the option PS2 Keyboard option entirely to "Scan Matrix Keyboard Support" and enabled it on mobile skus.

[Issue/Feature Description]
Renamed BIOS setup Option as Scan Matrix Keyboard Support from PS2 Keyboard and Mouse

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
MeteorLake

Hsd-es-id: 16017169019
Original commit date: Fri Jul 8 09:36:44 2022 +0530
Change-Id: I61ad57ba6225089efbdeb69d1acb31b8de98c37c
Original commit hash: 20ce90bff54feff0d304e28a481926590ecd3edd

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
Features/Ec/EcFeaturePkg/EcFeaturePkg.dec
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LpcB.asl
MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 1928c7998d01dd8e4253175d3f79f304c62f626d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:11:24 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2292_00

Hsd-es-id: N/A
Original commit date: Tue Jul 12 21:33:41 2022 -0700
Original commit hash: ca3d705ca8d213b064d2d4c21226706da20548ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3f8554a02fa2047d724a06708c56a11176806970 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:11:17 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2292_00) and reset Minor Version to 0

Tue Jul 12 20:23:28 2022 -0700
Original commit date: Tue Jul 12 20:23:28 2022 -0700
Original commit hash: c0fc8929472558e512c45f3220ca8dff5b831f01

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 50fa5e8a8fdb9eb575f1b643c52480dc91fd2e88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:11:11 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][TCSS] Remove BIOS WA for handle CPU WAKE Enable GPE bit.

The BIOS should remove the code program "CPU WAKE Enable"  GPE bit.

Hsd-es-id: 16017162122
Original commit date: Fri Jul 1 17:35:56 2022 +0800
Change-Id: I674b83b45e8e7be704a73a00036498ec6dac3fb6
Original commit hash: 782d44fb11a5092d23800ca654e69ce806287ef7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocPmc.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: aba9d422f47ae317d05ba912dfb96fb835650e6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:10:25 2022 -0700 
-------------------------------------------------------------------------------- 
EcFeaturePkg: Remove backward code after formal EC 4 byte version release

Remove 2 bytes EC version backward code

Hsd-es-id: 15011079003, 15011309323
Original commit date: Wed Jun 8 12:47:33 2022 +0800
Change-Id: Ib99b596217865c5b1ec116672aaafc1070f089dd
Original commit hash: d80c5e71b69d36864d299e3168c22a897479a038

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c

================================================================================ 
Commit: 0a0be7dc303650d6cca72a4962aedff02cc3100f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:10:18 2022 -0700 
-------------------------------------------------------------------------------- 
Code cleanup - Heci messages header files

Moved Global Reset definition to MKHI file
Renamed CoreBiosMsg.h -> HeciAddressess.h
Included HeciAddresses.h in each header file that defines HECI messages clients.

Hsd-es-id: 18022829242
Original commit date: Wed Jun 29 16:17:53 2022 +0200
Change-Id: Id77779434fcf947156ac0c4201c9177f74c62631
Original commit hash: f61142788cfb94e409f06b0870026b9923f7f258

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MchiMsgs.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 33f78387569d3a999f17cbbdd6f442eb9ac09794 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:10:01 2022 -0700 
-------------------------------------------------------------------------------- 
MTP-S/GPIOV2: Add support for PCIE_CLKREQ on MTP-S

- Added new (platform specific) functions to support
  PCIE_CLKREQ enable functionality
- Added usage of these functions in MtlPchRootPort.c file
- Changed P2SbMmioAccess (SoC) acces type to P2SbMsgAccess (PCH)
  when BuildP2SbSidebandAccess is invoked

Hsd-es-id: 16016437183
Original commit date: Fri Jun 3 08:56:01 2022 +0200
Change-Id: I72f8afaff948c26b200670a4575ef6ea8afaa909
Original commit hash: 03d592c92ef64352022c973544dd4a2e6015a237

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchInfoLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchPcieClocksLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchGbe.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc

================================================================================ 
Commit: 499ab5bdcf066eece67a020b4103bed6ef89b24d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:54 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] ITbtPcieTunnelingForUsb4 should be added to ItbtInfoHob to keep ACPI and PEI in Sync

ITbtPcieTunnelingForUsb4 should be added to the ITBT_INFO_HOB , to maintain consistent enabling value between PEI and DXE (ACPI) values and avoid any disconnect.

Hsd-es-id: 15010941198
Original commit date: Tue Jun 21 11:45:35 2022 +0800
Change-Id: I3957f6b8011790410f67040a7de9f7f8aef2ffe6
Original commit hash: 106b58ead80f878d9d99c9570045aafdbb6bef4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ITbtInfoHob.h
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 5168ca72510d3dccf869563430c01271d479598f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:40 2022 -0700 
-------------------------------------------------------------------------------- 
[XmlCli] Cleaned up Ready to Remove Restricted tag

[Feature Description]
(1) Removing Restricted tags from Feature which can be removed with no impact

[Impacted Platform]
All

Hsd-es-id: 15011346057
Original commit date: Mon Jun 27 19:28:39 2022 +0530
Change-Id: Ieb8ae536757cd6b0764bf20c23fc6629ead4e599
Original commit hash: 08186c8609379c8c4e8ea806c1f67af16c7c20f2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py

================================================================================ 
Commit: 9778c03e73a6ce557876bd10a949467564fab570 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:27 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS shouldn't use VOID, STATIC, IN, OUT in IPSD code

[Issue/Feature Description]
BIOS shouldn't use VOID, STATIC, IN, OUT in IPSD code

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017263327
Original commit date: Mon Jul 11 13:05:53 2022 +0530
Change-Id: I4bb13aaa00b2a5053621081fbddf2454b6fce4a3
Original commit hash: ea12f4a0d802bb44de3f12f6c21cf658fc08668d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcie.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcieSipInitLib.h

================================================================================ 
Commit: 603c3c71bf2e4da328e6b5c28e1a6f2629b68b4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:20 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeBoards/BoardVpdPcdsInit: Add MTL-P crb board id 0x1A

Add MTL-P CRB Board id 0x1A

Hsd-es-id: 1509151828
Original commit date: Mon Jul 11 13:47:56 2022 -0700
Change-Id: I5da68fc8e2b60073dfbf573151280daeafcec942
Original commit hash: 7f0496837f6a3f8efa8803e5a07009191dd64cf8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc

================================================================================ 
Commit: 9621299557fe3b6fa3011f0b88bf68f873b8c8f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:13 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2291_01

Hsd-es-id: N/A
Original commit date: Mon Jul 11 21:33:33 2022 -0700
Original commit hash: f65268144650529c1ea5400f075d88b8e185098e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 606aba4c0070bc52cd3d6c088266eff2b95d1701 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:06 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2291_00) and reset Minor Version to 0

Mon Jul 11 20:25:27 2022 -0700
Original commit date: Mon Jul 11 20:25:27 2022 -0700
Original commit hash: 0fcdd651efe255cc5c0f281da4ab99f71a99b8b2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 3673f05a94981cca1dec31f12fd52ee24a343f66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:09:03 2022 -0700 
-------------------------------------------------------------------------------- 
[RPE]: "Clear Intel ME settings" option is not present in Mesh commander under boot settings in RPE flow
[RPE]: BIOS to report on ConfigurationDataReset boot option support

[Issue/Feature Description]
The CONFIG_DATA_RESET is missed in Remote Control Capabilities and causes "Clear Intel ME settings" option is not present in Mesh commander under boot settings

[Resolution]
Add CONFIG_DATA_RESET Bit.

Package/Module: PlatformPkg/Features/AMT

[Impacted Platform]
MTL

Hsd-es-id: 16017101084, 15011558484
Original commit date: Mon Jul 11 19:17:15 2022 +0800
Change-Id: I3ac230fb9156b660cc43efb54c767bf3caaf94b1
Original commit hash: 01526844d0edd737b8cf89686b4bdc57eca8d1a7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.c
MeteorLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.inf
MeteorLakePlatSamplePkg/Features/Rpe/Include/Library/RpeOemCustomLib.h
MeteorLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c

================================================================================ 
Commit: b621e0dd6a5a2eb72df92159bfefbd50b8334bf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:08:12 2022 -0700 
-------------------------------------------------------------------------------- 
Revert "Port Lontium/Everest."

This reverts commit 6234a8248ec8696b4a23081244b19f77676716a5.

Hsd-es-id: 1509151828
Original commit date: Mon Jul 11 12:47:59 2022 +0800
Change-Id: I64522ef4c8272c850e9777ecfe5936b5c47ad97d
Original commit hash: 31f70d5ae33c3d62e928d0192f5765927d19a4cc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/EverestCodec8316.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: baed22e8af416ff8c3e04007bdaabe081e0367e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:07:54 2022 -0700 
-------------------------------------------------------------------------------- 
MTL Klocwork errors based on 2281_00

Hsd-es-id: 16017217979
Original commit date: Tue Jun 28 04:53:29 2022 +0530
Change-Id: Ide2ff3a13e202211ac73c1c1962dcdfd35431c84
Original commit hash: 20b82aeec54365cce345f923cab9859c9bef9eaa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtSupportLib/DxeAmtSupportLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/BoardPchInitPreMemLib.c
MeteorLakeOpenBoardPkg/MeteorLakeBoards/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
MeteorLakeOpenBoardPkg/OpenBoardPkg.dec
MeteorLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/DeviceHandler.c
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Setup.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: e656f1bfb645268e72ea4cf416e378d452dccae3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:07:46 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2291_00

Hsd-es-id: N/A
Original commit date: Mon Jul 11 04:42:30 2022 -0700
Original commit hash: 6068836d02e3473cbf32ff4cbd0e10d7baff48e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7ccc088fce91d3227e89e7e3e8fe0193a2966a56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:07:36 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PCH PCIe Equalization flow update due to malformed TLP observed on RP

Malformed TLPs were flagged on PCH RP, and this was tracked to miss
in BWG Equalization flow implementation. This change is correcting PCH
Equalization flow to include neccessary checks while performing Link training.

Hsd-es-id: 14016998992
Original commit date: Thu Jun 30 12:28:56 2022 +0200
Change-Id: I54d4ef6b64fa27d53b6998275d4c4a86b7a5f176
Original commit hash: c0583b30150485585b6a262cff2f626765f39b9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 4c409235c896e60142d6e3d4765c8bc4906f7f9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:07:12 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5] PMC hung on CSME waiting for IP ack after warm reset with PKGC8 enabled w/ DDR WR-retrain enabled

[Issue Description]
PMC hung on CSME waiting for IP ack after warm reset with PKGC8 enabled
on MRC version 0.6.8.5. Disabling Periodic Write Retraining and enabling
the MC_SAFE_SELF_REFRESH (bit 8) and MC_SAFE_RD_WR_RETRAINING (bit 9)
McSafeMode bits resolve the issue.

[Resolution]
Changed default safe mode configuration to be used until the failure
root cause is identified:
- Disabled Periodic Write Retraining (WRTRETRAIN = 0)
- Set McSafeMode bits MC_SAFE_SELF_REFRESH and MC_SAFE_RD_WR_RETRAINING

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [ ] Both [x]

Hsd-es-id: 22015481475
Original commit date: Sat Jul 9 12:26:01 2022 -0700
Change-Id: Ibb783b1e3f724d771899dddecf880dff598cec8e
Original commit hash: 3e3406c5afdb0dc31d0ff29b6637d98e756d87fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ee4c2ad1d3a29491d2421a9fe745ca3fd74ef07e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:06:56 2022 -0700 
-------------------------------------------------------------------------------- 
KW Warning / AsfBootOptions IanaId can never reach the value 0xBE110000

[Issue/Feature Description]
AsfBootOptions IanaId can never reach the value 0xBE110000.

[Resolution]
Convert INTEL_IANA_SWAP32 result to 32-bit.
Make sure ASF_INTEL_CONVERTED_IANA and ASF_INDUSTRY_CONVERTED_IANA are correct.

Package/Module: ClientOneSiliconPkg / ME

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011440535
Original commit date: Mon Jul 11 11:50:13 2022 +0800
Change-Id: Id19defff479575762c2833a3e0291c04e6309b1a
Original commit hash: b26737ccd82373e9cc6374ea1c6d915c57d904a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/AsfProtocol.h

================================================================================ 
Commit: 6083361896e232726d4919069375ba8325d35fe0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:06:49 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/VTd: Update names of fields in VTD_CONFIG to be more generic

Some variables' names from VTD_CONFIG made confusion, eg. VtdIpuEnable
suggests that there is a specific IOMMU engine for IPU, which isn't
truth. As resolution, some names of fields in VTD_CONFIG will be changed
to be more generic across generations.

Change:
Renamed the names of following fields in VTD_CONFIG:
- 'VtdIgdEnable' to 'VtdGfxEnable',
- 'VtdIpuEnable' to 'VtdNonGfxEnable',
- 'VtdIopEnable' to 'VtdGlobalEnable'.

Hsd-es-id: 15011474692
Original commit date: Fri Jul 8 15:23:02 2022 +0200
Original commit hash: 6f8ec836eeac0dda2eb77f2e62186385e9873bc3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 904439943e1e5c9ca022784e5ea83eb51beff964 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:06:45 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/OC: [OC] Missed index when printing PerCore GranularityBins config policies

  To fix some missed index of debug printing of OcPreMemPrintConfig()

Hsd-es-id: 22015461324
Original commit date: Wed Jul 6 17:32:52 2022 +0800
Change-Id: I4645fbae79c3fb25b0fc6240718e8459b0879743
Original commit hash: 8d41e5c863f9fadb10cfa216c350a88386bac7d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf

================================================================================ 
Commit: 7c161d38e2dfd1b516be376a0123d338563066e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:06:29 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2287_00

Hsd-es-id: N/A
Original commit date: Sun Jul 10 21:35:03 2022 -0700
Original commit hash: ef58b742584107dad4da20b9bbeaa09e55efcab6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ecba685771959bfb97540d67c93a07b992a2df8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:06:22 2022 -0700 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/Vab: Detect CPU Hash is enabled

MSR 0x13a.BIT39 will indicate CPU Hash is enabled.  CPU Hash includes
detection of VAB and/or CPU Attestation.  BIOS must detect when CPU Hash
is enabled in order to satisfy VAB/CPU Attesation requirement.

Hsd-es-id: 14014411657
Original commit date: Thu Jun 30 19:24:25 2022 -0500
Change-Id: I101404e6d9f38a996ef9e24eceb95adfd7139f44
Original commit hash: ed2384176b77970575403bd62bf5c106de01db14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Include/Library/BootGuardLib.h

================================================================================ 
Commit: 0f18f1b65129c645065ffb0c20006afc89cd8eda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:05:36 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2287_00) and reset Minor Version to 0

Sun Jul 10 20:23:23 2022 -0700
Original commit date: Sun Jul 10 20:23:23 2022 -0700
Original commit hash: 0ed3b3d4b26b19dea31fc7aa1b81a473ee642b95

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 62e7a64d3f08f47cbb81ad7a048129e1fd349969 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:04:31 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLPS] Update SkuID for MTL-PS PPV

[Issue/Feature Description]
Update SkuID for MTL-PS PPV since the DisplayID (in SkuIdMtlPSDdr5Ppv.dsc) had been updated.

[Resolution]
na

Package/Module:

[Impacted Platform]
MTL-PS PPV

Hsd-es-id: 1509151828
Original commit date: Sun Jul 10 10:43:00 2022 +0800
Change-Id: If8f53b42794fcbc6fbfb93db7de30d4c6e949852
Original commit hash: b3f9e56cf58fa861f72f5034b25162429b697026

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 40348b85ee8e1e85f40a338dfc3cb344fc7e311e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:04:28 2022 -0700 
-------------------------------------------------------------------------------- 
Port Lontium/Everest.

Hsd-es-id: 1509151828
Original commit date: Fri Jun 24 12:43:06 2022 +0800
Change-Id: If53ea4c5e14a5e3b8f2869995d8f11ffeccb0baa
Original commit hash: 6234a8248ec8696b4a23081244b19f77676716a5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/EverestCodec8316.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: f79fdca01be73c68f1dbcce46aca32a5dbe6527f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:04:20 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2286_00

Hsd-es-id: N/A
Original commit date: Sat Jul 9 21:34:39 2022 -0700
Original commit hash: e3159ffdb2d54a8becb2d92d3b4a6901c458c05e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 74bffd2555f5554601140b7d61b66a086d8ef8b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:04:16 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2286_00) and reset Minor Version to 0

Sat Jul 9 20:23:16 2022 -0700
Original commit date: Sat Jul 9 20:23:16 2022 -0700
Original commit hash: c07f3faf3b74f51044c9e9ccd3f344b42ac964d4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 06abfe69f60bfb1c186a3aa58df9f5d16cffb116 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:04:03 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2285_00

Hsd-es-id: N/A
Original commit date: Fri Jul 8 21:33:35 2022 -0700
Original commit hash: ca2335af25016a02a5d8984b79e05410299bd6d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c0ef1898dc5b4761f19d1ba580da6b9c56d76236 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:04:00 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2285_00) and reset Minor Version to 0

Fri Jul 8 20:23:25 2022 -0700
Original commit date: Fri Jul 8 20:23:25 2022 -0700
Original commit hash: 4b0f72258a022dd2671b8f1b939394d6424e2106

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 1f9cd2d6417e54fabe1bb6cf767d2261d1f1abeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:03:56 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][A0][BiG] BIOS shall register SW Dispatch 2 SMI Callback to update BIOS Guard using FFT tool instead of IO Trap callback

Change io trap to sw smi as trigger mechanism for BGUP update

Hsd-es-id: 18022850047
Original commit date: Tue Jun 7 13:55:31 2022 +0200
Change-Id: Ifdb37040d85be1b4f80926253e7adebb67d2df7a
Original commit hash: e486532aa2cccbfea0394b824c0c8bd642d59eca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BiosGuard.h
ClientOneSiliconPkg/IncludePrivate/BiosGuardNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/BiosGuardNvs.asl
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 69b76d14624039bd30847dff8dde785be1bf989c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:02:40 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][ADL][LNL] PCI Express Root Complex (PNP0A08) ACPI Power Resource (\_SB.PC00.D3C) causes devices to stay in D0 on S3

[Issue/Feature Description]
The BIOS is going to update D3C, DMA0, and DMA1 Powerresource package system level to '0' for the fixed the issue

[Resolution]
Update system level of PowerResource(TBT0), PowerResource(TBT1) and PowerResource(D3C) to 0.

[Impacted Platform]
MTL, ADL, LNL, etc

Hsd-es-id: 22015139063
Original commit date: Thu Jul 7 16:03:35 2022 +0800
Change-Id: I8a4aeb6fca179484c380532c1448193df794be9e
Original commit hash: 540a858ace82e20614f3b26f2b6e4170238dc106

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: c719e8f296cb407b99567e981121bdd9cb912319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:01:59 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] [RPE] Add support of OEM Customization Enabling Hook.
 Add an example of dump OEM Custom Action parameter.
 Also fix a bug about set RPE action order according platform.
 Also fix some code style issue.
 And fix an issue about double free buffer when RpeInitialize() failed.

Hsd-es-id: 16016801735
Original commit date: Wed May 25 15:54:50 2022 +0530
Change-Id: I368385643c12f79d6d9f86e1c9ca65288a111bfa
Original commit hash: 2f7ac93ff9394515f9051ebfc3fb5cec44eac004

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakePlatSamplePkg/Features/Rpe/Include/Library/RpeOemCustomLib.h
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/Include/RpeParameter.h
MeteorLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
MeteorLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.inf
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 8808a6811027f1e06d7b2ef2d8e7fb934c63f8bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:01:55 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2284_01

Hsd-es-id: N/A
Original commit date: Thu Jul 7 21:33:34 2022 -0700
Original commit hash: 2811aaf9c168895c9be4d90378415f963274c7a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 581e99a7f4ac1f1b0aede92a2a038cba14fd1cc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:01:44 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2284_00) and reset Minor Version to 0

Thu Jul 7 20:23:42 2022 -0700
Original commit date: Thu Jul 7 20:23:42 2022 -0700
Original commit hash: 25caa2cd18a4100f7b3ffebbd96adf45c358d599

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 8f6a8803b13a9910fa801fb4b604c8246eb85873 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:01:36 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/ME: Rework MeUtilLib to reduce public API and be sharable across platforms.

1. Rework MeUtilsLib to reduce public API
2. Create SpsUtilsLib to hold SPS related public API
3. Merge GCC build errors in SPS folder.

Hsd-es-id: 15011476711
Original commit date: Wed Jun 29 15:28:19 2022 +0800
Change-Id: I39ff7188187d7eef21a4bcb49628705e5a5b652e
Original commit hash: 76d23fd6f878ec75510fd7d484608fe355e032a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeChipsetLib.h
ClientOneSiliconPkg/Include/Library/MeEwlLib.h
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePeiLibInternals.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.inf

================================================================================ 
Commit: 2132595fcf1837b17f6ac2d9a999aec546881b35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 18:00:17 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL PO][P682][A0] cce_adm_hash is not 1 when only one CCE is is enabled

Hsd-es-id: 16017179473
Original commit date: Mon Jul 4 21:42:26 2022 +0530
Change-Id: Ieb5357b79dbbe2c3ae91f0352d57622087862384
Original commit hash: 4c9cdc2da572e728d6b111b00d054b5bf607a727

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: aeead042b74d0ccc4bdad423be31a0a4a07cb99f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:59:49 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2284_00

Hsd-es-id: N/A
Original commit date: Thu Jul 7 05:15:26 2022 -0700
Original commit hash: 3585be0e1a3fb82285cfb215a5fd23ae77333d72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 557fcd229067d9d5b755398749d061ce96c980e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:59:45 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P][A0][PO]BT Audio Offload Optios not enabled by Default under HD Audio DSP Features Configuration

NHLT Bt configuration should be loaded by default.

Hsd-es-id: 14017029009
Original commit date: Thu Jul 7 13:16:49 2022 +0200
Original commit hash: d12aa74d9ea1549d59998db001e68a7de9ad0488

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 9b543631c86879c885bfedc8c69efb093a002840 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:59:37 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg: Disable MKTME When VTD is disabled

When VTD (IOMMU) IP is disabled BIOS shall disable the MKTME IP.

Hsd-es-id: 14016997281
Original commit date: Tue Jul 5 23:35:36 2022 -0700
Change-Id: Iaffcb61b0d652f9d303f79569ac75b58288cfe0b
Original commit hash: 908c269071a23effb24c743fb65bbecea30e9eb1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h

================================================================================ 
Commit: 5881a97f823b02f212f7c8767bea02945bf1273a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:59:30 2022 -0700 
-------------------------------------------------------------------------------- 
Keep VMD controller enabled and disable global mapping/ports under it

[Issue/Feature Description]
make VMD by defualt enable and global mapping by default disable

[Impacted Platform]
All

Hsd-es-id: 22015203360
Original commit date: Thu Jul 7 10:46:22 2022 +0530
Change-Id: I11b91cef4730be705e4c642c7497e6c51c190d28
Original commit hash: d3cfec984ff7e93e4d18998d2ea1a0bdc457962d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: bbb2be60c2ed08da57a4e4a707c5bd3f66667750 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:59:22 2022 -0700 
-------------------------------------------------------------------------------- 
Deprecate OPM for ARL

[Issue/Feature Description]

[Resolution]

Package/Module:

[Impacted Platform]
Default S

Hsd-es-id: 16017225912
Original commit date: Thu Jul 7 12:45:11 2022 +0530
Change-Id: I1b0fe031469e4b1d8a8187e6527c04d581129634
Original commit hash: 90a73b58a6da883ce68705a7898221ae7e286c7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: fb284855b1ca948881d4c20c2b48de4b997fdd81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:59:17 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Update configurations of DLVR FRI features.

1. Set default SpreadSpecControlLock to FALSE.
2. Set the Global Enable/disable setup option - DlvrRfiEnable to Enable.
3. Rename the setup option to Global DLVR RFI Mitigation Control.
4. Remove duplicate definitions about DLVR from FSPM_UPD structure.

Hsd-es-id: 16017097646
Original commit date: Mon Jul 4 20:24:49 2022 +0800
Change-Id: I8914100417862209a0868e01ef741f2884347e21
Original commit hash: 1ecfd87edaa5f7d992873c1f010800ea35687b27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 40435202f1f55fa4c9ad57558be378184f7986ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:55 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/GpioV2: Rename GpioV2Protocol to GpioV2Services, part 2

Changes:
1. Renamed GpioV2ProtocolInit directory to GpioV2ServicesInit.
2. Corrected functions' descriptions.

Hsd-es-id: 18022674195
Original commit date: Wed Jul 6 13:38:11 2022 +0200
Original commit hash: 07673f9710f23e2743b9952ff2f17d8f3a1ba2ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInit.h
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.inf
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSecSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlPch/Pei.dsc
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlSoc/DxeLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Pei.dsc
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInit.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitDxe.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitDxe.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/DxeSmm/GpioV2ProtocolInitSmm.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Include/Library/GpioV2ServicesCommonLib.h
ClientOneSiliconPkg/Include/Library/GpioV2VirtualProtocolLib.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2Virtual.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2Virtual.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2VirtualProtocol.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2VirtualProtocolLib.inf
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.inf
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessDxeLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessDxeLib.inf
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessPeiLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessPeiLib.inf
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessSmmLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/GpioV2AccessSmmLib.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
MeteorLakePlatSamplePkg/Features/Nvme/PowerLossNotifySettingDxe/PowerLossNotifySettingDxe.c
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 247485740b3522d2a091d0ae5e2d96300bf32fe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:37 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S][OC]Using Atom cluster number to avoid potential bug

Hsd-es-id: 15011349493
Original commit date: Wed Jun 8 14:05:45 2022 +0800
Change-Id: Ib3eabdb185039e9b7e41422706b8eba7eedf316c
Original commit hash: 014fde775f1af1fe5395ae14ba408e9978e7a7f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuLimits.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: d368dafdd433f1b361f23414deb9047b3275eff5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:15 2022 -0700 
-------------------------------------------------------------------------------- 
Feature/Storage: Fixed write Booster enable failure in ufs provisioning tool.

[Issue/Feature Description]
dExtendedUFSFeaturesSupport field in device descriptor indicates whether
write booster feature is supported by the given UFS card or not which is
misinterpreted and hence caused failure to enabled this feature.

[Resolution]
Swap the Endianess of the dExtendedUFSFeaturesSupport before interpretting.

Package/Module: Features\Storage\UfsFeaturePkg\UfsProvisioningTool

[Impacted Platform]
ALL

Hsd-es-id: 16017223991
Original commit date: Wed Jul 6 17:12:47 2022 +0530
Change-Id: I9ea3c09c9440fa897a5240424052ab81889d0af6
Original commit hash: 069d7e722ac10a23bd27c609e8a351424e3d29f9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: 765d69711871763c449d9a6bf19f959f476a4c1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:12 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2283_00

Hsd-es-id: N/A
Original commit date: Wed Jul 6 21:33:12 2022 -0700
Original commit hash: 5a272d1ace34f3ab1d87d6c9ba43ed4949804eb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a053f3b451360a51ab8478fdceb9c35d1d08a9dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:08 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL M] Add Config Patch table for AEP+.

Hsd-es-id: 16017151300
Original commit date: Wed Jun 29 15:11:03 2022 +0530
Change-Id: I4a89e13b8417f3683a93f840387ebc48a9c805a5
Original commit hash: 929cba516345d3ff341e6ecbc067bd1443970093

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 49112d8f16ec3922dde2d86c3a29f2b5f3f0dd58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:04 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Fix integrate newer version FwUpdateLib would get failed

[Issue/Feature Description]
To upgrade the newer version FwUpdateLib would get failed due to symbol conflict.
Use new driver to install protocol to solve duplicate symbol cause build failed.
Use locate protocol to call later.

[Resolution]
- MeFwuOnProtocol: To locate the gMeFwuProtocol protocol to use.
- MeFwuDxe: To install the gMeFwuProtocol.
- PlatformMeFwUpdateLib: To link the actual FwUpdateLib in the library each function
                         could be bypassed based on different platform.

[Impacted Platform]
LNL

Hsd-es-id: 15011516899
Original commit date: Mon Jul 4 16:05:41 2022 +0800
Change-Id: I0cd52cdb6a4adc49473ada1863e8732f51e8ea61
Original commit hash: e91c8c6896bffab1d93c0e28dd6a336051a04072

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/MeFwuDxe.inf

================================================================================ 
Commit: 69912cf0bd34494d49e02f6144a3d38d30f22f49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:58:00 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Remove ADM from Crashlog detection during BIOS flow

Hsd-es-id: 15011503459
Original commit date: Mon Jul 4 15:33:34 2022 +0800
Change-Id: Id384b60eadfeb2ae0c96b900d8190064114d196c
Original commit hash: 9f6a31ab0777afc65a5ebe07709c9853353199eb

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.h
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c

================================================================================ 
Commit: f71e6b73c34c778b942a36196b40821d25acf9cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:57:57 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2283_00) and reset Minor Version to 0

Wed Jul 6 20:24:15 2022 -0700
Original commit date: Wed Jul 6 20:24:15 2022 -0700
Original commit hash: 4fa6033b15f0b76720084e54944c8126a2e0f780

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 5278424804f13125c0b764b882372e886bcf3f3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:57:19 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\QuickSpi; Add THC/QuickSPi policy control for power sequencing, delay (_INI, _RST)

Added ResetSequencingDelay to ThcConfig, used by
 - ACPI _RST ()
 - QuickSPi driver
Added CINI callback related logic
 - Allows to perform device specific actions during initalization

Hsd-es-id: 14016767815
Original commit date: Wed Jun 29 08:37:54 2022 -0700
Change-Id: I68f468002398af5090f11032421fde1f6f796ddf
Original commit hash: 4c6d279e5f86822086bb12f61dfdf4bd0da68426

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchThc.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/ThcMtl.asl
ClientOneSiliconPkg/Include/ConfigBlock/Thc/ThcConfig.h
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: e72e4668797ce79c249477c451819419076a6001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:56:57 2022 -0700 
-------------------------------------------------------------------------------- 
Enabling MTLS PCH RTC in SEC

Adding support for PCH RTC during SEC

Hsd-es-id: 14016955714
Original commit date: Wed Jul 6 14:02:08 2022 +0800
Change-Id: I7b4d4d0ee79cd012e0951b4f2af76d2a8da12c47
Original commit hash: 9cd35641b53fe589fded36105656cdcf4d4c2b07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchRtcAccessLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/MtlPchRtcAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLibFsp.inf

================================================================================ 
Commit: e81bcab7bb13d966a1a70741c0a76e6cf2f5d226 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:56:45 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLPS] Update default VBT for PPV platform

Change the Display ID to 0x2 i.e. DDIA eDP + DDIB DP for PPV.  The existing GOP Vbt binary for DDIB already configured as DP.

Hsd-es-id: 1509151828
Original commit date: Tue Jul 5 16:26:14 2022 +0800
Change-Id: Icae61c978eac3c85b3cfee54919f397007948fb8
Original commit hash: 7479448fc1584dc0054d5a4f5c69c57747848e6e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc

================================================================================ 
Commit: fd89f79a2e27bce73b2f5ab45e3e749591d96c0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:56:27 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][SMBIOS] SMBIOS Type 22 is using remained capacity / voltage instead of Design Capacity / voltage in Spec

[Description]
According to SMBIOS Spec, Type 22 data shall be consistent as Design Capacity / Design Voltage, not Remained Capacity / Revolution Voltage.

[Resolution]
1. Get Design Capacity and Design Voltage from EC with DxeBatteryLib.
2. The value return from GetDesignCapacity() is mAh, convert it to mWh to align with SMBIOS Spec.
3. Remove Battery 2 as it is not supported.

[Impacted Platform]
MTL

Hsd-es-id: 15011455500
Original commit date: Tue Jul 5 17:22:12 2022 +0800
Change-Id: I52f531da6aca4f626b98ed2d727a6a6ee65d04e8
Original commit hash: 5474d94d601d006ebdccb4872cca5aa81bd8c235

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/SmbiosPlatformInfoDefinition.h
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.h
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.inf

================================================================================ 
Commit: 9773fea09c24d062e697e66f952811a5d4d9f8a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:56:23 2022 -0700 
-------------------------------------------------------------------------------- 
EcFeaturePkg: Modify and rename BatteryDxeLib

[Changes]
1. Rename BatteryDxeLib to DxeBatteryLib
2. Rename GetDesignedCapacity() to GetDesignCapacity()

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011455500
Original commit date: Tue Jul 5 17:21:04 2022 +0800
Change-Id: Ib4064e85b768917c443a1b6f1759fa8951202004
Original commit hash: f4c7ecf73826f70351c078cce8aaa3dc2971c7a3

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/BatteryDxe/BatteryDxe.c
Features/Ec/EcFeaturePkg/BatteryDxe/BatteryDxe.inf
Features/Ec/EcFeaturePkg/EcFeaturePkg.dec
Features/Ec/EcFeaturePkg/Include/EcFeatureLib.dsc
Features/Ec/EcFeaturePkg/Include/Library/DxeBatteryLib.h
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/BatteryData.h
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.c
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.inf
Features/Ec/EcFeaturePkg/Library/DxeBatteryLibNull/DxeBatteryLibNull.c
Features/Ec/EcFeaturePkg/Library/DxeBatteryLibNull/DxeBatteryLibNull.inf

================================================================================ 
Commit: 981db59bebfce5878743417b75934c9bd26bcbbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:56:09 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL M AEP ] Add Config Patch table.

Hsd-es-id: 16017141444
Original commit date: Wed Jun 29 12:06:36 2022 +0530
Change-Id: Iefedd24b7a035331db370a0f34c40a2c286afed1
Original commit hash: 63af73b4c8c519e39786e2364bee709194c72004

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 83d17f0c9489d3b96331832192f6b3663fa2f8de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:55:57 2022 -0700 
-------------------------------------------------------------------------------- 
Code cleanup - Heci messages header files

Moved Global Reset definition to MKHI file
Renamed CoreBiosMsg.h -> HeciAddressess.h
Included HeciAddresses.h in each header file that defines HECI messages clients.

Hsd-es-id: 18022829242
Original commit date: Wed Jun 29 16:17:53 2022 +0200
Change-Id: Id77779434fcf947156ac0c4201c9177f74c62631
Original commit hash: 8a7a55dafc5cf465ae06ca2b434518565d5f53b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AmthiMsgs.h
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/HeciAddresses.h
ClientOneSiliconPkg/Include/IccMsgs.h
ClientOneSiliconPkg/Include/IshMsgs.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MchiMsgs.h
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/Include/MeiBusMsg.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/Include/PsrMsgs.h
ClientOneSiliconPkg/Include/SpdmMsgs.h
ClientOneSiliconPkg/Include/UpidMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertDxe/AmtPetAlert.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
MeteorLakePlatSamplePkg/Setup/SecuritySetup.c

================================================================================ 
Commit: d97ed5fb2bc16fc18cc3082e617e9d891cf53477 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:55:50 2022 -0700 
-------------------------------------------------------------------------------- 
XmlCliFeaturePkg: Add UnitTest framework

Add UnitTest framework

Hsd-es-id: 15011299175
Original commit date: Thu Jun 23 14:20:17 2022 +0800
Change-Id: I801541f095f32cee313e6a33a643055964f208de
Original commit hash: 754b3cbb6ccc786f6f65838cbfe3d20a684953da

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/CISettings.py
Features/XmlCliFeaturePkg/Readme.md
Features/XmlCliFeaturePkg/Test/XmlCliFeaturePkgHostTest.dsc
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/UnitTest/TestCase/XmlCliCommonDxeTestCase.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/UnitTest/TestCase/XmlCliCommonDxeTestCase.h
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/UnitTest/UnitTestMain.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/UnitTest/UnitTestMain.h
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/UnitTest/XmlCliCommonDxeHost.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/UnitTest/TestCase/XmlCliCommonPeiTestCase.c
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/UnitTest/TestCase/XmlCliCommonPeiTestCase.h
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/UnitTest/UnitTestMain.c
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/UnitTest/UnitTestMain.h
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/UnitTest/XmlCliCommonPeiHost.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/UnitTest/TestCase/XmlCliCommonSmmTestCase.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/UnitTest/TestCase/XmlCliCommonSmmTestCase.h
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/UnitTest/UnitTestMain.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/UnitTest/UnitTestMain.h
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/UnitTest/XmlCliCommonSmmHost.inf
Features/XmlCliFeaturePkg/XmlCliFeaturePkg.ci.yaml

================================================================================ 
Commit: 32c505456f94fff299572bb6bb2b1a6ac4254355 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:55:45 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2282_00

Hsd-es-id: N/A
Original commit date: Tue Jul 5 21:33:18 2022 -0700
Original commit hash: 32e487c06bb5c056837d79d7101ae08ec0ba9e9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1723a03c24e5b2b29fea03198a5f4c5e106a0980 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:55:41 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2282_00) and reset Minor Version to 0

Tue Jul 5 20:23:44 2022 -0700
Original commit date: Tue Jul 5 20:23:44 2022 -0700
Original commit hash: 8f6b7850cdc1586315c1b7d59c867d13d4280c98

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 8292215b70fb863eb55f8f725bdd6fd16b50e4df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:55:28 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/ItssLib: Fix type mismatch potential issue.

Fix potential issue by align type size.

Hsd-es-id: 16017129994
Original commit date: Thu Jun 30 14:17:25 2022 +0800
Change-Id: I7231d48b5786959c70c1aa8c8884c8c218811d1c
Original commit hash: ed5c963ea59ca91bcf73057e0e69c8f1c5864c2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c

================================================================================ 
Commit: 9153b882755238abb6e62cace485886e5655af73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:54:38 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Setting THC0 assignment to "None" to avoid delay(~4 sec) during BIOS page loading.

Hsd-es-id: 22015320914
Original commit date: Tue Jul 5 10:27:22 2022 +0530
Change-Id: Id38ed490bfccbada6bb660b944a1d595231f799a
Original commit hash: 1e3c5357da881c2fb0f24fbc352c3c9307d9d26f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 679e12f0b931e9525d0e6ad11d0fba37e970051e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:54:03 2022 -0700 
-------------------------------------------------------------------------------- 
MTLGPIOV2: Use PCH GPIO  pins for DP Aux Bias Controls and Isolation
  - Added missing VW Mapping information
  - Added proper functions to retreive above information

Hsd-es-id: 18022656745
Original commit date: Tue Jun 7 10:47:36 2022 +0200
Change-Id: Iaa422fdffa80d253702240be0943b86634089e35
Original commit hash: 0c0cc78d920c3875ae2b587de5322eb4a6b593b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioTopologyLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/MtlPchSGpioTopology.inf
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/MtlPchSGpioV2NativeSignals.c
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h

================================================================================ 
Commit: d934d139056a2b04b754badeadad6665a9b754e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:59 2022 -0700 
-------------------------------------------------------------------------------- 
Features/SataEraseDxe: Fixed Klocwork warning with improper casting

Created a temporary variable to promote the multiplication of
'ControllerData->time_for_security_erase_unit * 2 * 60' to a UINT32
before passing to EFI_TIMER_PERIOD_SECONDS.

Hsd-es-id: 15011439184
Original commit date: Wed Jun 29 17:16:59 2022 -0400
Change-Id: Ided66b2b8f73c32b3424f700c5926d51703ac227
Original commit hash: 78e8c645f253d32948821ed3bf2935027df57105

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/SataEraseDxe/SataEraseDxe.c

================================================================================ 
Commit: 453161d8cf5031c5b58e1c4d5c2cf187f87fadca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:52 2022 -0700 
-------------------------------------------------------------------------------- 
FirmwareGuard/CapsuleFeaturePkg: After Firmware Update OEM ID set on CSME, Capsule Update can't update correctly.

In general, Intel(R) ME Firmware Update ->Firmware Update OEM ID will be updated by OEM customer from <00000000-0000-0000-0000-000000000000> (Default Value) to <Specific OEM ID>.
Currently, if customer update the OEM ID, CSME capsule will be skip.
Cherry pick solution from ADL/RPL.

Hsd-es-id: 15011508232
Original commit date: Sun Jul 3 15:40:40 2022 +0800
Change-Id: I714b52ccaca8ae73be25491b7267d758e0de0340
Original commit hash: 79bc71b35b4e4c0311797d3dd87fd4f237e344e9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.inf

================================================================================ 
Commit: b8f07db639a84a1f0b3f468b7c001106ad3397e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:48 2022 -0700 
-------------------------------------------------------------------------------- 
Memory access violation in AdvancedAcpiDxe driver

Make sure the length of CopyMem does not exceed the size of destination buffer.

Hsd-es-id: 15011521283
Original commit date: Tue Jul 5 04:47:20 2022 +0800
Change-Id: I1c5e7966a04b7a42c627c518f4cb6519b9197655
Original commit hash: a51fa8d3c59e08fd70ab62f1fe3a6bd35f300bb0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 77e736053dba5c42a43d1c91545b5691de90f423 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:41 2022 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Iio/Library/IioDmiLib: DMI ASPM propagated from global ASPM knob

PCH DMI ASPM setting, and IOE DMI ASPM setting are controlled by IIO code.
Instead of deprecated PCH knob, please use IIO Setup Menu settings.

Hsd-es-id: 18021592719
Original commit date: Mon Jun 20 16:30:54 2022 +0200
Change-Id: I73ec923dcf79fae9d8ed591113b3995dbe2ffa3c
Original commit hash: 8b6ad43a09c02f8ddbc520ab6a67f94424861854

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PchDmiPreMemInfoHob.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf

================================================================================ 
Commit: 81e94fb15538e9915b60be9d383bd3522d39b36e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:27 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Fix debug Resiliency BIOS build failed due to uCode FV size limitation

[Issue/Feature Description]
Resiliency debug BIOS would out of size in uCode/Binaries FV.
Since the size limitation debug resiliency BIOS without any
backward compatibility.

[Resolution]
- Use PCD to include the different Binaries/uCode FV FDF file.
- When build for debug Resiliency BIOBS would use
  FvMicrocodeDbgRes.fdf and FvFwBinariesDbgRes.fdf file.

[Impacted Platform]
MTL all.

Hsd-es-id: 15011507069
Original commit date: Mon Jul 4 17:26:37 2022 +0800
Change-Id: Ic1aeb5a86c610e7b8eb511d58f3559884143df0a
Original commit hash: 5c2ee6f914b4979e72800f157190f638e93da360

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e38c9eb793d1fb9d0187ba4e5470e1f654c6a04e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:23 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg : [GNRD] Kaseyville ClientOneSiliconPkg KW issues tracker

Resolving ClientOneSiliconPkg Klockwork issues.

Hsd-es-id: 16017197767
Original commit date: Tue Jul 5 11:38:37 2022 +0530
Change-Id: I48e962178ef1446875491eacbb4349266e081a5a
Original commit hash: b51b7a0c327da57eb39c42ae7af2df7b34b925e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c

================================================================================ 
Commit: f6e24d17b45df1481082dd5bdea4c7414b96ad05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:53:02 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S] RPMC Enhancements

Updated FWSTS3 and MCHI Get RPMC Status Heci message definitions.
Implemented Read From SPI and Get Manufacturing Info Heci messages.
Rework: Extracted MCHI messages definitions from MKHI client.

Hsd-es-id: 14016765733
Original commit date: Wed Jun 22 09:31:28 2022 +0200
Change-Id: I98ab42cec7e746df0759891f13c84a56c1c1736e
Original commit hash: ba2c6a4bff2877a6953df869a58bd4cec060d3a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MchiMsgs.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 69cbf5b27b7e770f947a0b53a47a3afd6de34c45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:52:47 2022 -0700 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: Redesign PSS (Platform Secure Storage) related features to be sharable across platforms

PSS related features must be re-designed into self contained FeaturePkg by following advanced feature guidelines and move them to Intel\Features\I2cFeaturePkg folder.

Hsd-es-id: 1509968051
Original commit date: Mon Apr 25 05:51:21 2022 +0800
Change-Id: I6ae66bfce466e4478b5b03d61045fe1dbd2089eb
Original commit hash: f66e49804d57f2417f1c680134d88e96a895f3ab

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cFeaturePkg.dec
Features/I2cFeaturePkg/I2cFeaturePkg.dsc
Features/I2cFeaturePkg/I2cPlatformDxe/I2cPlatformDxe.c
Features/I2cFeaturePkg/I2cPlatformDxe/I2cPlatformDxe.inf
Features/I2cFeaturePkg/I2cPssMonzaDxe/ComponentName.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/I2cPssMonza.h
Features/I2cFeaturePkg/I2cPssMonzaDxe/I2cPssMonzaDevice.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/I2cPssMonzaDxe.c
Features/I2cFeaturePkg/I2cPssMonzaDxe/I2cPssMonzaDxe.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanelDxe.inf
Features/I2cFeaturePkg/Include/I2cFeature.dsc
Features/I2cFeaturePkg/Include/I2cPlatformDxe.h
Features/I2cFeaturePkg/Include/PostMemory.fdf
Features/I2cFeaturePkg/Include/Protocol/I2cPssProtocol.h
Features/I2cFeaturePkg/IncludePrivate/Register/MonzaPssChip.h
Features/I2cFeaturePkg/Readme.md

================================================================================ 
Commit: 31d29a7af7d4b383f8e149b67fec93b69bd123c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:52:36 2022 -0700 
-------------------------------------------------------------------------------- 
FirmwareGuard/CapsuleFeaturePkg Correct GbE update algorithm

1. Detect valid sector (1 or 2) to keep correct MAC after GbE update.
2. Correct checksum calculation.
3. Set Word03 bit 0 to indicate checksum field is valid.

Hsd-es-id: 15011457628
Original commit date: Sat Jul 2 18:01:46 2022 +0800
Change-Id: I3bec0666bfecab34d7c3836d573018a6af359cf8
Original commit hash: 7e91167f440fe021f35447125d53394bf569f146

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.c

================================================================================ 
Commit: a71d68c2d85c6d71e28ffed151ffe13416f2ee1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:52:32 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2281_01

Hsd-es-id: N/A
Original commit date: Mon Jul 4 21:33:18 2022 -0700
Original commit hash: b51dd361bba67a7346633d15d8363320aa19e750

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2599c562b6adf1a9be8d164140075059f663a8b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:52:25 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2281_00) and reset Minor Version to 0

Mon Jul 4 20:23:36 2022 -0700
Original commit date: Mon Jul 4 20:23:36 2022 -0700
Original commit hash: 0d8565e891ad7fc9b455b6fda3324c3c977a32f8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 56e297a304f950830b9a86814aee32a387c3e9d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:52:14 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P GCS] BIOS settings for Discrete PD support for 1MP IR camera

Change the OV01A1S camera connection from Conn1 to Conn2.

Hsd-es-id: 14016942421
Original commit date: Wed Jun 29 19:01:45 2022 +0800
Change-Id: I25dc5a460af73b926d17960b692b406f2650bcc9
Original commit hash: f38bbf44facace1f7f843d174808083cca7122ec

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: b84981f71722be576db3fb2f6c8ed02a43c2ae3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:52:00 2022 -0700 
-------------------------------------------------------------------------------- 
USB IP refactor - remove DebugLib dependency

DebugLib library has been abstracted by moving it to print service
header file that should be specific per environment.

Hsd-es-id: 18021148086
Original commit date: Mon May 16 11:43:27 2022 +0200
Original commit hash: 86bddc8e6cac48cf5d0f722fcee31bda5dc322ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/PeiUsbDeviceControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: e6d09222087a490a53d25636e1095b400185041d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:51:56 2022 -0700 
-------------------------------------------------------------------------------- 
Create DebugPrint service

The print service contains the header file with
implementation of DEBUG macro.

Hsd-es-id: 18021148086
Original commit date: Mon May 16 11:42:55 2022 +0200
Original commit hash: 2e49a415cd627019725c632cdf106ec93ffcec12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/PrintService.h

================================================================================ 
Commit: a8a364e1da078a5e3b64b92ff9768e9622a4ba81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:51:49 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2281_00

Hsd-es-id: N/A
Original commit date: Mon Jul 4 04:26:05 2022 -0700
Original commit hash: 4dad01a15857412f68c54868877c78352f36a712

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e0504bce00c9d9da18628095b133cd23ff0173a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:51:37 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P][A0][PO]BT Audio Offload Optios not enabled by Default under "HD Audio DSP Features Configuration"

Change BIOS setup default:
BT Sideband support to enabled.
BT Intel HFP SCO to enabled.
BT Intel A2DP to enabled.

Hsd-es-id: 14017029009
Original commit date: Mon Jul 4 10:35:11 2022 +0200
Original commit hash: e8afc7f49632df275fc9ff54f160efaaa057bc6b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: d1e9753a0d3540c945d2af50505d69e0efb777f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:51:27 2022 -0700 
-------------------------------------------------------------------------------- 
MTL-P [ACE@Audio] Incorrect Hardware-ID of BUS with Audio DSP option set as [Disabled] in BIOS

Program compilance mode when DSP is disabled to CC_040300.

Hsd-es-id: 18022644358
Original commit date: Wed Jun 29 13:46:56 2022 +0200
Original commit hash: f58e1b2b95d2b604828ff6c184e2045203dcf8ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 36ac98cbe73e30bebe20dcb0cbe860cd9a54c935 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:51:13 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] INF_DFX enable/disable BIOS command update

Several lines of description for the change.

Hsd-es-id: 16017166572
Original commit date: Mon Jul 4 15:07:42 2022 +0800
Change-Id: If728cce6c271829b56a339bbdc1e67bdb2ba3447
Original commit hash: c244220a6e6655f2a2639c9f801333c9469acac2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: ec952a77cae0bf9d4bbe7750c9f469a6aba7c622 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:50:59 2022 -0700 
-------------------------------------------------------------------------------- 
Enable GPIO Access for Display on MTL-S

Hsd-es-id: 16017022226
Original commit date: Sun Jul 3 14:41:18 2022 +0530
Change-Id: I4d3f63b39e3ec9ca7202385826eec68d25e5cf38
Original commit hash: 5e837647732ebc423bb7aac111c4996a4d88fb24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c

================================================================================ 
Commit: f9406d9ad1461b5a38920bba223f9bebbaad89fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:50:38 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2277_00

Hsd-es-id: N/A
Original commit date: Sun Jul 3 21:33:25 2022 -0700
Original commit hash: a2b5c131804de1449bbe19b71350852f46c075fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9f541bb7571c5d59fe99f7d7e2e16bf990cf299e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:50:27 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2277_00) and reset Minor Version to 0

Sun Jul 3 20:35:58 2022 -0700
Original commit date: Sun Jul 3 20:35:58 2022 -0700
Original commit hash: 504ccc0dc08cf39c6aed5045c3ec27c7d2e9d0d0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 0e41eee659bcf36e43a8c622709a428046be7a3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:59 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2276_00

Hsd-es-id: N/A
Original commit date: Sat Jul 2 21:41:47 2022 -0700
Original commit hash: 968b9799dee8ade500cad60a4c342ffd12f41660

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 327afc28859d57aefdc8d3a6d1a2ca12f0b7efb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:55 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2276_00) and reset Minor Version to 0

Sat Jul 2 20:29:40 2022 -0700
Original commit date: Sat Jul 2 20:29:40 2022 -0700
Original commit hash: 990ef5908ca366f6fc90b5ace62dcb589a8bca3a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: c8230d45ed1002525c06d2c007ed0500e027afc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:42 2022 -0700 
-------------------------------------------------------------------------------- 
Mismatch between drain control regs in TprInfoHob and SINIT
- Initialize TPR HOB info after IP configurations

Hsd-es-id: 14016992976
Original commit date: Tue Jun 28 10:26:59 2022 +0530
Change-Id: Ibc5fb2804bb6911899710fdf38f09e1566765c8e
Original commit hash: c21341cba3f249b2c1d828ff5598330a931091e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 394c1b952a4af142c436b15503b49b34ac7df7cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:39 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2275_00

Hsd-es-id: N/A
Original commit date: Fri Jul 1 21:33:41 2022 -0700
Original commit hash: 74dcdd9a06db369663557d30dc64030221b05421

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d0398343549176b478af818c23b29ae3113acb9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:35 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2275_00) and reset Minor Version to 0

Fri Jul 1 20:24:41 2022 -0700
Original commit date: Fri Jul 1 20:24:41 2022 -0700
Original commit hash: 345695f59ded72710bd508b01c22d1d69ad3f1bd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: ccc69d4c941db7c3a2ef3fa86875910155c5b18a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:31 2022 -0700 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/PlatformVariableGnr: Add XMLCLI_SETUP to checklist

1. Add XMLCLI_SETUP to checklist // XmlCli:FeatureTagContent
2. fix DXE driver
3. fix Obsolete variable name in generated NvVariableUpdateRule.h.

Hsd-es-id: 15011496886
Original commit date: Thu Jun 30 15:43:27 2022 +0800
Change-Id: Ib4ae76b8d1ae9a43c8b6748a371cf04401d6d5a7
Original commit hash: 50645cae193c22fe1c338c087fd6064390880a0d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliSetup.h

================================================================================ 
Commit: ae3b547f4f902d1df72af8e5201201fb63ba9694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:15 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.6.10.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: 22015436556
Original commit date: Wed Jun 29 20:23:53 2022 -0700
Change-Id: I6f2292cd917e7fc8fc764b2cc681cb18412d6085
Original commit hash: 461c719bd012937c6ec7d0fcbf43ea4c1bb66c4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 89bcb7c3b50dfee962ed5e8294bfa4e944757e85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:11 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.18

Wed Jun 29 16:49:30 2022 -0700
Original commit date: Wed Jun 29 16:49:30 2022 -0700
Original commit hash: ab5400ea387a7d152177395a86d858509f8ce0ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 81eeec9dec591f332a0d2b8bb36039eab1d19b04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:07 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] WAM Training Algo Not Reading Driver 1 Result

[Issue Description]
Driver 1 runs with WAM function exiting earlier than expected

[Root Cause]
WAM function was not accounting for Driver 1 needing to read from different register set (PhResult) and
was reading from Driver 0'swhich was just finished and thus already conforming to the requirements and exits early

[Resolution]
Add new parameter to be passed to WAM function "DriverIndex" and use this as to decide where to read PhResult

Hsd-es-id: 22015264321
Original commit date: Wed Jun 8 10:54:46 2022 -0700
Change-Id: Ib3ef3fb7f1f9ce01ad6b48dd62c640af8e8a9214
Original commit hash: ab5d5542298c2ca5d74a98d6c10a35e49fd3ee4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: c33adf1d44a04d654ea15393d83f7cd9fd5ad97d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:49:02 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.17

Wed Jun 29 16:37:16 2022 -0700
Original commit date: Wed Jun 29 16:37:16 2022 -0700
Original commit hash: e903c0d82466793fec9b5ec577c1f25d0339e0e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1daf0d60d7a052a3b9cf6b434de1924e74d0502e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:58 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Per Pin CS: Fix Per-Rank CS Offset Loss When Margining With MrcIterationCmdCtl

[Issue/Feature Description]
Some power training and margining steps in the MRC use the
ShiftPIforCmdTraining function with the MrcIterationCmdCtl option to
change sweep the CS and CA timings relative to the current trained value.
The function ShiftPIforCmdTraining was recently changed to always clear
the CsPerBitCcc GetSet which results in an unexpected effective Rank CS
PI code change on multi-rank systems where there is a trained non-zero
per-Rank CS timing offset.

[Resolution]
- Refactored MrcCsPerPinNormalizeRanks to support CtlPiCode input values
  and normalization on a per rank mask basis.
- Added calls to MrcCsPerPinNormalize after each MrcIterationCmdCtl restore.

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [x] Both [ ]

Hsd-es-id: 22014881694
Original commit date: Tue Apr 12 15:18:44 2022 -0700
Change-Id: Id49a60e5885b4bb90638445897771cc4e5174981
Original commit hash: ce606d804f166fd70cd187382f437fc15b44d9a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 00b4568957a3c830935da03881ee2f59b34ce1cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:54 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.16

Wed Jun 29 14:28:05 2022 -0700
Original commit date: Wed Jun 29 14:28:05 2022 -0700
Original commit hash: b8dc48179e414f02acc13d68eb1b470e27202b4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ddb68cddfa250580836ceee71ff34b798ec432b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:50 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] AuxClk Instability Observed

[Feature/Issue Description]
PLL Calibration unlockcnt increases when PLL Offset Calibration is enabled

[Resolution]
- Remove PLL AuxClk Offset Calibration before PM0 and for DVFS and DCC
  for all MTL derivatives
- Change the MRC polling signal from AuxClkFinalLock to PhClkOffsetCalLock
  after enabling PLL PhClk and wait for lock. This polling for ColdBoot only.

[Affected Platforms]
All

[Impacted Registers]
Mc [ ] Phy [X] Both [ ]

Hsd-es-id: 22015397281
Original commit date: Tue Jun 21 23:17:51 2022 -0700
Change-Id: I86e6760b1596929d8a329b913039b0d9d1cf1297
Original commit hash: a814fac8c05ee7dcc7fba5cc4bdf252f4565b4c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoPll.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoPll.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcChipRouting.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: fe895019f890f0d8db43336cf22b23447fab97dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:44 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.15

Wed Jun 29 12:20:46 2022 -0700
Original commit date: Wed Jun 29 12:20:46 2022 -0700
Original commit hash: 0ca36bd35e971cc5c30ec8c54c767432c8e50626

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b9baaba2728341bde5f108f17cfc759fdb104c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:40 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Dimm1 only occupancy

[Feature Description]
    Add Dimm1 only occupancy support

[Resolution]
    Set DdrMiscControl0.DDR52dpc if DIMM1 is populated
    Add IsDimm1Enabled output variable and use for CR programming whenever DIMM1 is populated
Additional Changes:
    Update MrcCalcCccPartition to support Desktop CCC Shared Channel Calculation
    Update MrcGetSetUpdatePhyChannels for GsmMixerCode

[Impacted Platform]
    MTL-S

Hsd-es-id: 14015288237
Original commit date: Tue Jun 28 16:41:00 2022 +0800
Change-Id: I91d3b8e763bc85b02a59ffe85a4ecb49730a447a
Original commit hash: 2d9938674546b2d6f8ad7c0b0c41cc5cdbd59a07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 18857764765814b79a0d2ecca5a79f839ab7e897 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:32 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 29 00:28:11 2022 +0000
Original commit date: Wed Jun 29 00:28:11 2022 +0000
Original commit hash: f064191e9673cd45b5771d3e5e0fb5a72f7c7def

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c6472f2f4a366948cdd8ab5ecab00e3403e1116f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:28 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] LVR output voltage error increases with auto trim enabled

[Feature Description]
    MRC must perform the LVR Auto Trim calibration on the VTT Partitions

[Resolution]
    Loop Partition for PartitionPg and PartitionVtt
    Update ParIndexMask to match with Partition

[Impacted Platform]
    All

Hsd-es-id: 22015180924
Original commit date: Tue Jun 21 16:41:48 2022 +0800
Change-Id: I8811a238a3f93324ee8e831d6bcbb6f54a01115f
Original commit hash: eb1b67aab6f2e09f64c36bc230f9ae8bf74c7eeb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: be2b36547baf5e2c567e513302ddc5bf2db128f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:24 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] RMT should run DLL reset, JEDEC reset, full comp cycle, and ZQ cal before margining to capture variation in data

[Issue/Feature Description]
    To correctly capture variation in our SMV UPMs, we need to run a DLL reset,
    JEDEC reset, full comp cycle, and ZQ cal before RMT for all memory types.
    This should only be run for per-rank RMT.

[Impacted Platform]
    Registers impacted: None

Hsd-es-id: 22015180925
Original commit date: Wed Jun 22 07:15:05 2022 -0700
Change-Id: Ide7eab20cab2eccddb3d1caf3cba0d685524ed0a
Original commit hash: 68ee50c197ed289fa31d09966769757b1d73880d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 9fda198370b9cd8656a47093f7391924be96197e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:20 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jun 27 16:04:27 2022 +0000
Original commit date: Mon Jun 27 16:04:27 2022 +0000
Original commit hash: 75d6d3714e27f4d9eff43a871abee7eccfc667b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b42e375a3b2d7e974a03fe7d4e7325657057795c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:16 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5]  LPDDR5 x16 ECT does not properly mask out DQ Bit7 for swapped byte configs

[Issue/Feature Description]
    Under the circumstance that LP5 x16 config has lower and upper bytes swapped, the current ECT
    code does not properly mask out bit 7. During ECT, CBT feedback is only the lower byte returns feedback
    therefore, MRC should only mask out bit 7 of lower byte, and not touch the upper byte.

[Resolution]
    MRC should only need to mask out bit 7 of the lower byte, and should not have to add additonal code
    to mask bit 7 of the lower byte.

[Impacted Platform]
    Registers impacted: None

Hsd-es-id: 22015392123
Original commit date: Tue Jun 21 10:32:56 2022 -0700
Change-Id: I7a9914c38fbd5035b44237fe7d6e379c0357573d
Original commit hash: 385d65c2dfb246310033bae1865101c20d6360eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 8eee6fc1547ec625d205a22b8969893d904abe61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:12 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jun 27 15:12:51 2022 +0000
Original commit date: Mon Jun 27 15:12:51 2022 +0000
Original commit hash: df1dba325d260e6e3e0c1671540d65397239b057

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f87343f7de9bd0e0b45c79ed3e1bce662ba6a4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:08 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] CA down comp code in A0 LP5 should be overridden with the CA Up rcomp code

[Issue/Feature Description]
    For MTL A0, LP5 <=5400, the CA Down rcomp value should equal the CA Up rcomp value
    Remove the current change to force CaVoltageUpdate = 1 for LP5 MTL A0. This change is not
    needed based on latest feedback from design.

[Impacted Platform]
    Registers impacted: Phy

Hsd-es-id: 22015400802
Original commit date: Wed Jun 22 13:43:41 2022 -0700
Change-Id: I2d6a2d5329ac4b61c4d9ad28ffbca068a83a68bc
Original commit hash: bf41cdc8f1b943ea6c7c4a169fa9b7b14d03bf89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 4e3cebe184cb0f4d8bcdf18e54e28d232fc6866e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:04 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jun 27 01:47:41 2022 +0000
Original commit date: Mon Jun 27 01:47:41 2022 +0000
Original commit hash: 535b5dead6b145a787af5da10d6a47a8a2d5368e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: abbdfd951cd724e3cac38974cfb93a21923312d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:48:00 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | OC] Extend MC timing range with divider disable

[Feature Description]
Extend MC timing range with divider disable

Users will request DRAM protocol timing in tCK units to the MRC.
When the timing exceeds the register range:
    MRC will disable the timing divider for that specific Gear ratio.
    MRC will divide the timing it programs into the timing field by 2.

The two CR.Field interfaces are as defined:
    Gear2 - SC_GS_CFG_0_0_0_MCHBAR.no_gear2_param_divide
    Gear4 - SC_GS_CFG_0_0_0_MCHBAR.no_gear4_param_divide

[Resolution]
Add a new function MrcGetSetNeedDivide to check if MRC need
do divide on some MC registers fields. GetSet will call it
and do divide/multiply on the values.

Add a new function MrcGetDividedValueTck to do divide
for non-HAL access.

[Impacted Platform]
DDR5.

[Registers impacted]
MC [ ]

Hsd-es-id: 22013128933
Original commit date: Wed Apr 20 11:31:52 2022 +0800
Change-Id: Ia1cf3e0c48483aa72ca073e73f4490ec72b78ef3
Original commit hash: ab325840b2e991ef9066469d1c61cf95a0355451

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 5abe25600c7c49de725c198d9f918e33a53a97c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:56 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.10

Fri Jun 24 00:03:43 2022 -0700
Original commit date: Fri Jun 24 00:03:43 2022 -0700
Original commit hash: d2834891765742d5b8e65fbccec170854c8e37e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46ef670954a31170c064ce7d959e0c702756130b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:53 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jun 24 04:14:13 2022 +0000
Original commit date: Fri Jun 24 04:14:13 2022 +0000
Original commit hash: 3ede0a1c3e038aa0bf59aa2fd3804cfa22601845

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6f1cb07c2c7475e5b617a7f31fffb7faeb7106eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:49 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] DCC Init - enable step size info and warning message in default BIOS log for PHCLK and QCLK Calibration

[Description]
(1) PHClk Duty Cycle Calibration, enable step size info and warning message in default BIOS log
(2) QCLK Duty Cycle Calibration, enable step size info and warning message in default BIOS log

[Impacted Platform]
All

Hsd-es-id: 22014962598
Original commit date: Fri Jun 17 15:31:11 2022 +0530
Change-Id: I640c50c79b89fb93b11d29614fba1d2d947dc12c
Original commit hash: abd902df943b237fb1f092ecac1da252ad4b3cf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 9a832352c874489e44dbf95e48dd618ec8aeb0e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:46 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jun 23 08:55:23 2022 +0000
Original commit date: Thu Jun 23 08:55:23 2022 +0000
Original commit hash: afac081d8536a0ba42c282e2788256c9e773912d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c50df4c26b10ec1a269e2b0ef75d27cca042e06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:42 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Fix address unmapped issue

[Issue Description]
  Simics unable to boot due to address not mapped.
  This is due to GsmClkTcoCode is accessing Lane = MRC_IGNORE_ARG when calculating offset.

[Resolution]
  Set GsmClkTcoCode scope to GroupScopePerCccClkLane and set Lane to DDRIO_CCC_CLK_LANE in MrcReadPrintByScope

[Affected Platforms]
  DDR5

[Impacted Registers]
  Mc [ ] Phy [X] Both [ ]

Hsd-es-id: 22015120312
Original commit date: Tue May 24 15:23:09 2022 +0800
Change-Id: I6f7cb44da2b5198940ae3df27dc099b087a21a2d
Original commit hash: 2e29c67e199dd474ced6f49622b0a8c8aa103b11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: dc45bd68009e5918767eb1f7b9338705b05e5e62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:38 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.7

Wed Jun 22 18:11:16 2022 -0700
Original commit date: Wed Jun 22 18:11:16 2022 -0700
Original commit hash: 67b41f890e8b5b6dd99c20a52db3f6dd03ba580f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 797c54fb46a7a956fd5d9f3527090480571adcec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:34 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 22 15:13:22 2022 +0000
Original commit date: Wed Jun 22 15:13:22 2022 +0000
Original commit hash: c1a8e5bf72399767b562efe8223bd1634f6ea8f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d35dea1a969608ada97d8f4ea632990806697f1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:31 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Make the workaround for ReadMPR WCK Gear4 a permanent workaround for MTL

[Issue/Feature Description]
    The workaround that requires LP5 Wck Gear4 single rank to run readmpr ReadTraining
    while wck is in safe mode, needs to be applied to all MTL family steppings.

Hsd-es-id: 22015304377
Original commit date: Mon Jun 13 15:12:02 2022 -0700
Change-Id: Ie2796743b58b25f7a91b7deec886b0fd39261e2e
Original commit hash: 70200c9e59b689cf3e7de9bd18c8fbe0ec56de4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 60cda95dbd5e99ee32b3e8bba23eb2c335079550 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:27 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 22 14:34:38 2022 +0000
Original commit date: Wed Jun 22 14:34:38 2022 +0000
Original commit hash: 4e32a83cbeb8e900b3f740c17efc526d04e9b298

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9ca6c537b1bd694ecf95c66c527945cd32fe5654 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:24 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Default Input Rcomp target and Rcomp register values must be 0

[Issue/Feature Description]
    The default values for Input->RcompResistor and Input->RcompTarger[] need to be 0.
    Otherwise, Local stub and Minibios will not be assigned the correct Rcomp Register and Rcomp Target
    values which should be based on Ddr type.

[Impacted Platform]
    Registers impacted: None

Hsd-es-id: 22015324664
Original commit date: Wed Jun 15 14:42:38 2022 -0700
Change-Id: I05213183eb68e14932d00048e1e2ac6cf0fb9f45
Original commit hash: 111a040f8aa5cdd32aa105cb233c4610a444b59e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9e23c6a280fb4009e8ed7e2c233923957914af97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:20 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 22 01:17:23 2022 +0000
Original commit date: Wed Jun 22 01:17:23 2022 +0000
Original commit hash: 52e2fc3ca5e974969cca33e36ceb4d933e8d585f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 092633168aa358f4e2e04ecfbd42d59e442fface 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:17 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 21 21:23:52 2022 +0000
Original commit date: Tue Jun 21 21:23:52 2022 +0000
Original commit hash: 2e9454ba8997f5f83927915b95c4204408fbc5c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 996e9faa1aaa6d04498fdb2172bbd3dc208fe3a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:13 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Wrong MR number print in MRC log

[Issue/Feature Description]
    MRC is incorrectly printing out the MR name which it is printing out in the MRC log

Hsd-es-id: 22015274547
Original commit date: Fri Jun 10 07:53:05 2022 -0700
Change-Id: I3148bc028a767623be909e902651d665e0baf938
Original commit hash: c139f400c46d95c1d7ffb64055b98f3c6ce3c49b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: d5eb88685fa154f16cd9b36f3e4515a5559e56d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:10 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jun 16 00:32:24 2022 +0000
Original commit date: Thu Jun 16 00:32:24 2022 +0000
Original commit hash: cb14ded19460723672111dd80cc9c0937736ab80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b839fbd25dda770fffc02f4eeb2174915a3c3501 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:06 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S | OC | DDR5] ECT Change Sweep2D to accept varying sweep scope

[Issues]
The default sweep scope for early command training CS/CA is
fixed and too small at OverClock.

[Resolution]
Change Sweep2D to accept varying sweep scope.
At OverClock, sweep Ddr5Vref_60p0~Ddr5Vref_83p0.

Add new options into BIOS menu on Memory page:
    CsVrefLow
    CsVrefHigh
    CaVrefLow
    CaVrefHigh
If CsVrefHigh euqals non-0 values, choose these values
inputted by users. If CsVrefHigh euqals 0,
choose default values. Same thing for CaVrefLow.

It's not safe to sweep very high vref like above 90p0. The BIOS menu
allows to choose 50p0 ~ 87p0.

[Impacted Platfroms]
MTL-S DDR5 OC

[Impacted Registers]
DRAM MRs.

Hsd-es-id: 15011081438, 15011300135
Original commit date: Tue Jun 7 13:35:32 2022 +0800
Change-Id: I099490e9e0671d08a1d410dd49a6c1f432a62959
Original commit hash: a94f7162972cfdb6e90d3c261a72a35852ac12c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 4aa50828378e0d28137c0e4aab719b63b752ea3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:47:02 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.9.1

Wed Jun 15 13:40:43 2022 -0700
Original commit date: Wed Jun 15 13:40:43 2022 -0700
Original commit hash: b7134d1f6c08a8d0a08db80ffa9438b6aa1cc82e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27fc16c93b28efd9a0fbc96ec4b70f37f08d1738 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:46:55 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/mtl: Update MrcVersion.h and ReleaseNotes to 0.6.9.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Wed Jun 15 12:14:13 2022 -0700
Change-Id: If1fbbc7f1cfab1fbbb2a255f71dc8e43cc0eee9a
Original commit hash: e9b2a180ddf3d715b5f1364fe20b562fdaf419ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3274224e24fa26f21865c7dbbf93a73bf775de0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:46:26 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: interrupt swizzle config

This changes adds new config block that is used for configuring how to
program interrupt swizzling functionality in EAH.

Hsd-es-id: 180188768091
Original commit date: Wed Jun 15 13:32:29 2022 +0200
Original commit hash: 0fafeea70e315c46d2ba9791951f31b45a4793c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEah.c
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Ieh/SwizzleConfig.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/IehHandle.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiSwizzlePolicyLib.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiSwizzlePolicyLib/PeiSwizzlePolicyLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiSwizzlePolicyLib/PeiSwizzlePolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c

================================================================================ 
Commit: d89680af6074eb4d83e2b60c61f5e4bf39db51d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:46:22 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: EAH initialization in MtlPchInitLib

Adding EAH initialization in MtlPchInitLib along with installation of
config block. Modifying IRQ assignments based on EAH swizzle
configuration.

Hsd-es-id: 18018876809
Original commit date: Thu May 19 14:02:58 2022 +0200
Original commit hash: 048a33c2fe838c68eec763c02b0f7c94ab1dfece

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchConfigHob.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEah.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocItss.c
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/IehHandle.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiEahInitLib.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiEahPolicyLib.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahInitLib/PeiEahInitLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahInitLib/PeiEahInitLib.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahPolicyLib/PeiEahPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahPolicyLib/PeiEahPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitCommon.c

================================================================================ 
Commit: 276bb9f48700593b965b1e889ae900cd717b69c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:46:17 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: EAH policy and EahInitLib

Created EAH config block and policy lib that'll be used for EAH
initialization. Created EAH init lib that'll program EAH according
to recommendations.

Hsd-es-id: 18018876809
Original commit date: Thu May 19 13:59:55 2022 +0200
Original commit hash: 67eff1a029542dedfaeb662d472b8974837502d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Ieh/Include/Register/IehRegs.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/IehHandle.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiEahInitLib.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiEahPolicyLib.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahInitLib/PeiEahInitLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahInitLib/PeiEahInitLib.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahPolicyLib/PeiEahPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiEahPolicyLib/PeiEahPolicyLib.inf

================================================================================ 
Commit: 92b0950dacc8c6a0d4636a708e528352e6cb9c1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:46:10 2022 -0700 
-------------------------------------------------------------------------------- 
[MTP M/P/S] BIOS RCR for ISH I3C configure default value in BIOS setup menu

Set the ISH I3C pins as the default setting in the BIOS setup menu (the current is ISH I2C).

Hsd-es-id: 16017165234
Original commit date: Wed Jun 22 23:58:04 2022 +0530
Change-Id: I0d5f3c21169b182a91c29ec9bb44b844baf5f5f2
Original commit hash: e499bb22583618778af6b09cdf1055cd012e3495

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 9515a4d8c7136dd3d054e32ebad34ce73da3ea06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:46:06 2022 -0700 
-------------------------------------------------------------------------------- 
Feature/Storage: Fixed failure of UFS card re-provisioning from 8 LUNs to fewer LUNs

EFI UFS Provisioning Tool is not clearing previously allocated configuration
and hence config descriptor write in the tool failed when it is trying to allocate
fewer LUs. This is fixed by clearing unit descriptor part corresponding to previous
configuration in the configuration descriptor.

Hsd-es-id: 16017167348
Original commit date: Fri Jul 1 15:29:46 2022 +0530
Change-Id: Ie61d85dcd8817ab7cd071d895b75781ba87f9179
Original commit hash: 29c465a1ee6a0e58ae244cef090750585cbd957b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: 66a15d4adc4b1046ab994da63d29c314a1c54a48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:45:05 2022 -0700 
-------------------------------------------------------------------------------- 
ClientMaster: Rename GPIOV2_PROTOCOL structure to GPIOV2_SERVICES

Change : Part I
        1. GPIOV2_PROTOCOL  -> GPIOV2_SERVICES
        2. GpioProtocol     -> GpioServices
        3. GPIOV2_PROTOCOL_PRIVATE -> GPIOV2_SERVICES_PRIVATE
        4. Protocol/GpioV2Protocol.h -> GpioV2Services.h
        5. Changed above values in function headers and comments where ever
           applicable.

Hsd-es-id: 16015670786
Original commit date: Tue May 17 17:18:19 2022 +0530
Change-Id: I8e7735dbbd462f71500d340dba54fa85b48c6349
Original commit hash: b4b21ddc2d6b76ee604629f6e1be435de885d580

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitSmm.c
ClientOneSiliconPkg/Fru/MtlPch/GpioV2ProtocolInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlPch/Include/GpioAcpiDefinesMtlPchS.h
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSmbus.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchTsn.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioAcpiDefinesMtl.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocPrintPolicyLib/MtlSocPrintPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocItss.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSataInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocThermal.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocTsn.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/DxeThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInit.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/DxeSmm/GpioV2ProtocolInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ProtocolInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/Include/Library/GpioV2AccessLib.h
ClientOneSiliconPkg/Include/Library/GpioV2ProtocolCommonLib.h
ClientOneSiliconPkg/Include/Library/GpioV2SmmAccessLib.h
ClientOneSiliconPkg/Include/Library/GpioV2VirtualProtocolLib.h
ClientOneSiliconPkg/IncludePrivate/GpioV2ControllerInterface.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/Common/GpioV2ProtocolCommonLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/GpioV2AccessDxeLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/GpioV2AccessPeiLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/GpioV2AccessSmmLib.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2Virtual.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2Virtual.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2VirtualProtocol.c
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Library/PeiItssLib.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Features/Nvme/PowerLossNotifySettingDxe/PowerLossNotifySettingDxe.c
MeteorLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
MeteorLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 11020bc729694497d92fea89f4f19d8527fe767d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:43:57 2022 -0700 
-------------------------------------------------------------------------------- 
[IP_FW][PCIe] IPFW development to align Code with FAS 0.5 - Part2

Address gap for HWEQ and SipInitRootPort

Hsd-es-id: 16017165252
Original commit date: Thu Jun 30 05:11:33 2022 +0530
Change-Id: Id00a5318543e64e77a06140679b80b09a3091da3
Original commit hash: 06ef13dbf6a6ca47ab32d739c64c3a0724c17aed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcieSipInitLib.h

================================================================================ 
Commit: 25ef315996e85ffb5eb375a0996a7b3aca5f3175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:43:53 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] support MaxSpring WWAN ingredient on MTL

Adding 0x080014C3 to WWST ACPI control method as a supported WWAN device.

Hsd-es-id: 15011432851
Original commit date: Fri Jun 24 13:19:00 2022 +0800
Change-Id: I0c5e6c356e6bc5792cd50e4a1ef74616fd3b5c64
Original commit hash: 2d3f37a5394a84cc7f8003269a179df12524f4f4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl

================================================================================ 
Commit: e1f0a908d9c06c33d0035fea21c97fa40ef20007 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:43:36 2022 -0700 
-------------------------------------------------------------------------------- 
IPFW ExpressHelpersLib structure

Hsd-es-id: 16016997812
Original commit date: Mon Jun 27 19:22:44 2022 +0530
Change-Id: Ie213be9a397b4ca5bf0d1d6e5ad8fb39dbaa2878
Original commit hash: c8c2c907250f82c555b2ebf148386c1563b2e267

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcie.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpLib.h

================================================================================ 
Commit: 291892db4d09b8bd5511d5ea4761f13fc1a54f1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:43:18 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2274_03

Hsd-es-id: N/A
Original commit date: Thu Jun 30 21:33:37 2022 -0700
Original commit hash: 03e7518a31dee061cb16cca359e3d9d83cba90be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1c7f1f9776f1a14f12b19ced2c13a2e490429522 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:43:04 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2274_00) and reset Minor Version to 0

Thu Jun 30 20:28:44 2022 -0700
Original commit date: Thu Jun 30 20:28:44 2022 -0700
Original commit hash: 172a90e040c34316e9f3906b8cd35838175b05d8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: b1f7643091a071e10c4628bfa20f2b88cc21a257 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:42:57 2022 -0700 
-------------------------------------------------------------------------------- 
QualityCheck CheckAhtViolation failed

Fix PlatformNvs.asl and PlatformNvsAreaDef.h coding error

Hsd-es-id: 15011487034
Original commit date: Fri Jul 1 09:13:15 2022 +0800
Change-Id: I5a9e8e18d141d606277048723c370b11cf2a07ec
Original commit hash: b18e46b9e0af574dbdbdd02e983f256f31579294

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 2fcfa68b6ea042f1d80c64d33e5809ea9a411bce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:42:30 2022 -0700 
-------------------------------------------------------------------------------- 
[CnvFeaturePkg] Add FUNC#4 to Intel WiFi _DSM

1.Added function#4 to Intel WiFi _DSM for CNV DLVR RFI mitigation. CNV DLVR
  can be enabled only when global DLVR is enabled.
2.Removed BaseCnvLib from CnvFeaturePkg.

Hsd-es-id: 15011308415
Original commit date: Tue Jun 21 09:53:00 2022 +0800
Change-Id: I46dc1467fcb728fe9585321e02c45827ff80c9c5
Original commit hash: de26beedfea7abc9f4d22b131835e3258c421fa1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/CnvPkgNvs.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc4.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWifiDsm.asl
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dec
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkgPcdInit.dsc
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.inf
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.uni
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuHiiConfigAccess.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuVfr.vfr
Features/Connectivity/CnvFeaturePkg/Include/CnvPkgNvsAreaDef.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVfrSetupMenuHii.h
Features/Connectivity/CnvFeaturePkg/Library/BaseCnviLib/BaseCnviLibNull.inf
Features/Connectivity/CnvFeaturePkg/Readme.md

================================================================================ 
Commit: ef711d4dcd1a2ff00793db7ee57491a07416fea2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:42:08 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2274_02

Hsd-es-id: N/A
Original commit date: Thu Jun 30 13:27:33 2022 -0700
Original commit hash: d02bd49730dee7a09e337648d0d3349ab1043f76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1ecc0aee2000cad7f169ec014090c2abce702992 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:42:05 2022 -0700 
-------------------------------------------------------------------------------- 
MTL PO Safe Settings: GPE1 to be disabled bydefault

Disable GPE1  by default safe settings for MTL PO.

Hsd-es-id: 22015251138
Original commit date: Fri Jul 1 00:46:24 2022 +0530
Change-Id: If8fff8f96be18467c36640d1889401e2b55c2d23
Original commit hash: f413d42db3a494dd58d82229a3a9d0e948ea71d6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: f50e6138994c0b78daa48a61cd9b07505a375417 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:41:50 2022 -0700 
-------------------------------------------------------------------------------- 
Common API to read NGU PMA registers from both A0 and B0

Hsd-es-id: 16017134614
Original commit date: Tue Jun 21 21:09:59 2022 +0530
Change-Id: Ibcebc21660a4405a2ff3291e67459efb752e8f7c
Original commit hash: 164e3375649017b3db1e906bf07151e99747462a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Noc/NguPmaRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/Noc/IncludePrivate/Library/PeiCmiInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/IpBlock/Cce/LibraryPrivate/CceLib/CceLib.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: 9f6f5d406e0c018c1e775f3c72e4b94ba00f24f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:41:22 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2274_01

Hsd-es-id: N/A
Original commit date: Thu Jun 30 10:34:16 2022 -0700
Original commit hash: f089bef478378372e84ec4e24b48afefee1e0bc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5ab8b01808fcc9182c7ba220ea322f623f4c74e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:41:18 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS Support to add new HWID for HidWovLed ingredient on MTL

Making the knob disabled by default till driver integrated in OS.

Hsd-es-id: 15011175954
Original commit date: Thu Jun 30 21:41:02 2022 +0530
Change-Id: I8eca2669300ef6133ce56aa64f93c205dbf32dca
Original commit hash: de58cc790255510d7372f019cdf11d72e0ea8c1c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 50e3279b18ebc737e1d3f584d4aaac439978412d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:41:08 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2274_00

Hsd-es-id: N/A
Original commit date: Thu Jun 30 06:51:23 2022 -0700
Original commit hash: b61c80c16a9822d07a2520b15115be38f2e4eea8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ed10c30095480213c3e2eaaf6f67aa90f4d94f53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:41:01 2022 -0700 
-------------------------------------------------------------------------------- 
UsbHostControllerInitLib: xHCI programming update

Updated xHCI programming for programs using IP V19.2 based on latest
programming guide revision 3.

Hsd-es-id: 140165832521
Original commit date: Tue Jun 28 15:42:43 2022 +0200
Original commit hash: bf33a215f0b67301732eb3c121dd8d1d1ccdf62b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbHostRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 86bccf0bb31be222be6b8aaeed5286ba202cfac3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:51 2022 -0700 
-------------------------------------------------------------------------------- 
Revert "Replace deprecated PcieSegmentLib usage with PcieConfigAccess interface in IshInitLib in IpBlock."

This reverts commit e7fc23e9f68568ee3021ead961dacea5905b241a.

Hsd-es-id: 16017144247
Original commit date: Wed Jun 29 01:46:48 2022 +0530
Change-Id: I151fa75e16d4673ce3a2a70ff53ee1b3de77cf16
Original commit hash: 95d33106735548aebd3040d4c91dfbc4ebb0155d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/IncludePrivate/Register/IshRegs.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Library/PeiIshInitLib.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.inf

================================================================================ 
Commit: 4b1e8810cd3c50f826bb055e0892eabc59cfc63d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:28 2022 -0700 
-------------------------------------------------------------------------------- 
CmosFeaturePkg: Add UnitTest framework

Add UnitTest framework

Hsd-es-id: 15011299148
Original commit date: Tue Jun 21 10:06:06 2022 +0800
Change-Id: I7ad3696f4d41feace183ad410d679d37bd6d24e5
Original commit hash: 429536813d654dda8cbc9ef7591604899006d406

-------------------------------------------------------------------------------- 
[Changed Files]
Features/CmosFeaturePkg/CISettings.py
Features/CmosFeaturePkg/CmosFeaturePkg.ci.yaml
Features/CmosFeaturePkg/Readme.md
Features/CmosFeaturePkg/Test/CmosFeaturePkgHostTest.dsc

================================================================================ 
Commit: e5f336633fcadddb5a297a6667781eaf65d4a703 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:21 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg/MeteorLakeBoards: Update default VTd setting for MTL SoC A1

MTL SoC A1 enables DmaControlGuarantee, ControlIommu and X2ApicEnable.
MTL SoC A1 disables PEI phase DMA protection.
VTd ADM is used.

Hsd-es-id: 15010902149
Original commit date: Tue Jun 28 14:57:02 2022 +0800
Change-Id: I71568823d909c8f54485d79352a8b405c04e58db
Original commit hash: 767c753a59438950547ec0c5a08aa0a46ad28c34

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.c
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 2e2138cd183391d8bd5feb55c12e70c3c563f8a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:14 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg: OCR boot option data is not being saved

OCR driver needs to be installed before AsfDxe so boot option data can
be saved.

Hsd-es-id: 16017100761
Original commit date: Wed Jun 29 12:24:25 2022 -0700
Change-Id: If04025a7794e8683617ce5b49228055ee3d24139
Original commit hash: fdfa97802ad2a05690b7ae75bcade77d3ce4c3b9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: be37aa3c47c24e84c97c96e91dc800e673d17c31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:08 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Solve quality check CheckFormat failed

1.Replace line ending format from unix to windows
2.Replace non ascii characters

Hsd-es-id: 15011487150
Original commit date: Wed Jun 29 15:44:23 2022 +0800
Change-Id: I3be89c02f6e025fbf5574996c6360f87a66697ac
Original commit hash: 2f569317fe8e12dcaf3574bf70f515dc262e2918

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/Readme.md

================================================================================ 
Commit: b4384a456b92bb7bc74c607c6ec0a0f53f8fc4ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:04 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakeFspPkg/Upd: Update Partial Header list for MTL

    Update Partial header UPD list for FSP M and FSP S to inlcude
    already open sourced UPDs and delete deprecated ones.
    Also add ThcAssignment Upd to the list

Original commit date: Tue Jun 21 23:20:07 2022 -0700
Change-Id: I979132909d349fb39f16644401f86266150561f7
Original commit hash: 95768ed61b52b1a0cf584990c6d495473551b4e0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 0372a05876538e4e158467c903bce2aca5f4d85f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:40:01 2022 -0700 
-------------------------------------------------------------------------------- 
[PSS][MTL-S][Regression]: Unable to perform Bios reset & EDK_Shell reset (-s/-w/-c), system hang observed with Bios_v2267_00 + ifwi 2022.26.5.02 + pre1222 simics

Issue: TestDisableResets is set in simics environment unconditionally.
Solution: Remove it.

Hsd-es-id: 16017126843
Original commit date: Thu Jun 30 10:50:24 2022 +0800
Change-Id: Ice50f67a2f6dff1e8e63b45865796e88c9572d9c
Original commit hash: 3115a903d2f465095b707a4c69703c47f3ffc7de

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSimicsBoardsConfigPatchTable.h

================================================================================ 
Commit: 805e47b381122d702b1449023ae23ec56625da35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:39:51 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2273_00

Hsd-es-id: N/A
Original commit date: Wed Jun 29 21:33:31 2022 -0700
Original commit hash: ada039b79e651966ebec83443fcdd4a0d3a9af4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 02a5b655b09643fbcaf74ba081860c9ac035274c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:39:44 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2273_00) and reset Minor Version to 0

Wed Jun 29 20:25:12 2022 -0700
Original commit date: Wed Jun 29 20:25:12 2022 -0700
Original commit hash: a51e635c0f38ff1e3f55ef8c10848bc0fe6fed59

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: ba82f8e2ba238383582da864ae697bd058f00906 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:39:14 2022 -0700 
-------------------------------------------------------------------------------- 
ServerGen3 Change FMMT from C to Python

Hsd-es-id: 15011274040
Original commit date: Tue Jun 14 15:39:54 2022 +0800
Change-Id: I9f64a253c9a2b8cb43a50d1392c71e2a40f9d30b
Original commit hash: 6ae27662bd422b06cfb360ad1f99cf2d62e14757

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py

================================================================================ 
Commit: 433cca1fd3c4e51c40e955b4b60dd64cb4fb7ef2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:38:45 2022 -0700 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/BiosGuard: Introduce PCD to control inclusion of BiosGuard source

Introducing PCD to control inclusion or removal of BiosGuard source code to be able
to remove feature if it is not POR and reduce space.

Hsd-es-id: 22014647266
Original commit date: Wed Jun 22 13:42:51 2022 -0500
Change-Id: I127c2308796a4026250f33323f6a4d187bc6f48d
Original commit hash: eb9e59ff605bc4c39a031e096e7db52fab6bed5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c

================================================================================ 
Commit: 28a1c9f034340efa9a29b67e9de0c1bdd1de4671 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:38:35 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-A0][MTL-P]VMD Controller and NVMe Disks mapped under VMD, not entering D3hot when PCIe link is in L1.2 substate

Fixed VMD ACPI table installation

Hsd-es-id: 22015427295
Original commit date: Mon Jun 27 16:32:49 2022 -0700
Change-Id: I4eb60e875c587585a8326f301839b1031ffaf95e
Original commit hash: f6d09196baec742ddc83069e4579bad3cf86ceab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/IncludePrivate/Library/DxeVmdInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/DxeVmdInitFruLib/DxeVmdInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/DxeVmdInitFruLib/DxeVmdInitFruLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.inf

================================================================================ 
Commit: 7fb1eea6cb6332c7bac0af22ca060395bacad2a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:38:25 2022 -0700 
-------------------------------------------------------------------------------- 
HsioSocLib: BIOS to enable IOMT on client platforms for Additional PHYs

Hsd-es-id: 14016967666
Original commit date: Wed Jun 29 09:38:28 2022 -0700
Change-Id: Idcf5c8c904c36da25a8f02953d7aa4bf3fe8dadc
Original commit hash: 1a61d2ed16d9b4e45c6ab6299b56955aab8ff89b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HsioSocLib/HsioSocLibMtl.c

================================================================================ 
Commit: 1235d139748f4bfe5df10284a614734421d7b1bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:38:12 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Preserve LPM_GLB_EN bit value

Chipset init is programming LPM_GLB_EN bit which BIOS later on do to
MmioWrite32 during the LPM_EN programming. This change will preserve the
LPM_GLB_EN value.

Hsd-es-id: 14016636080
Original commit date: Tue Jun 28 18:58:45 2022 +0200
Original commit hash: 14c1089131874bf7ce54fb64d5480723d0404c5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c

================================================================================ 
Commit: b0548e123e2f75ea20d3821cdc21705b85ce673f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:37:53 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Solve quality check CheckFormat failed

1.Replace line ending format from unix to windows
2.Replace non ascii characters

Hsd-es-id: 15011487082
Original commit date: Tue Jun 28 20:58:44 2022 +0800
Change-Id: I5028a0e168cd2dfdc67c2bbd7052c551c63f16d6
Original commit hash: 12f37a7859972c01b90d74d196dc2f3dab621219

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchP2Sb.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/Ver2/OverclockingConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SerialIo/SerialIoConfig.h
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoI3cSocLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
Features/ClientSmbiosFeaturePkg/Readme.md
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.uni
Features/Manageability/TdsFeaturePkg/TrustedDeviceSetupDxe/OemTrustedDeviceSetupDxe.c
Features/Manageability/TdsFeaturePkg/TrustedDeviceSetupDxe/TrustedDeviceSetupDxe.c
Features/Storage/FfuFlashingFeaturePkg/Readme.md
MeteorLakePlatSamplePkg/Features/TrustedDeviceSetup/OemTrustedDeviceSetup.c
MeteorLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 33b5fec6d6ec90a4db0ed349d423463f45f7d6e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:37:43 2022 -0700 
-------------------------------------------------------------------------------- 
[IP_FW][PCIe] IPFW development to align Code with FAS 0.5

IPFW code needs to align exactly with FAS 0.5

Hsd-es-id: 16017146522
Original commit date: Mon Jun 27 11:11:34 2022 +0530
Change-Id: If8b95b82ef00bd578b92dde73b349ab68561f02c
Original commit hash: 23fa97db2a37b93526082eac88675c07c953f31e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcie.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcieSipInitLib.h

================================================================================ 
Commit: a0b442f39a6ab10e50d74034ae4d781cebd11acb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:37:39 2022 -0700 
-------------------------------------------------------------------------------- 
BIOS Support to add new HWID for HidWovLed ingredient on MTL

Request to add BIOS Support, new HWID and BIOS Set up menu to keep default enable for HidWovLed ingredient on MTL.

Hsd-es-id: 15011175954
Original commit date: Wed May 25 14:36:03 2022 +0530
Change-Id: Icb3ff8e45f0927debd5a74fbc3408423a22446c1
Original commit hash: d2f478ddf24882bfdb32fa8849767b2fef0e2298

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/ClosedLidWoVLed.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.uni

================================================================================ 
Commit: 92056ff2da676abe873d1424d52aa3a04da181e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:37:35 2022 -0700 
-------------------------------------------------------------------------------- 
DGR: [MTL] Code to check Brand Identity MSR before loading DGR

Implemented code to check Brand Identity MSR before loading DGR.

Hsd-es-id: 16016551818
Original commit date: Mon May 2 17:13:14 2022 +0530
Change-Id: I936f56b5f35f57d45d94ef2d62ba4427d71784b7
Original commit hash: d05cccdeb83d1807c16141d9edf3024f3ad7bd0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h

================================================================================ 
Commit: ed798b79dddfeece46b4516ee3f7ae68067d434c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:37:00 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/MtlPch: MTP-S add Gpio Acpi Pin defines to GpioAcpiDefinesMtlPchS.h

Added MTP-S Gpio Acpi Pin defines to GpioAcpiDefinesMtlPchS.h

Hsd-es-id: 16017138169
Original commit date: Tue Jun 28 17:38:38 2022 +0530
Change-Id: I13a6dd63d4ad140ecbb20ef2097fd32ab4c8772c
Original commit hash: 998be45a6d97da2daad1ce5b35e637f5c31ac105

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/GpioGroupsMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/GpioAcpiDefinesMtlPchS.h

================================================================================ 
Commit: 53d69c413fe5a93cf09721d181d016247e92e82b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:36:46 2022 -0700 
-------------------------------------------------------------------------------- 
XmlCli: XmlCliCommonSmm SW SMI 0xF6 consumes data outside of SMRAM

Hsd-es-id: 22014664556
Original commit date: Mon Apr 18 16:31:03 2022 +0530
Change-Id: Ibfb1a01512ab65fbc7556b8fedf7bd3a42a4ee91
Original commit hash: b091934709067b683b0ca4069f15964c849c210d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliCommon.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliCommonLib.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/XmlCliCommonSmm.c

================================================================================ 
Commit: 624a81a4c3f73366883042146845c2355a310244 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:36:43 2022 -0700 
-------------------------------------------------------------------------------- 
CapsuleFeaturePkg: Add UnitTest framework

Add UnitTest framework

Hsd-es-id: 15011299134
Original commit date: Fri Jun 17 15:57:12 2022 +0800
Change-Id: I123ae4b06a0bdd7092ea34d0981a121868ebd3cc
Original commit hash: 390ade0f6687d0ddbbfacd44d89893fe82bb79f6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/UnitTest/BiosResiliencyDxeHost.inf
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/UnitTest/TestCase/BiosResiliencyDxeTestCase.c
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/UnitTest/TestCase/BiosResiliencyDxeTestCase.h
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/UnitTest/UnitTestMain.c
Features/FirmwareGuard/CapsuleFeaturePkg/BiosResiliencyDxe/UnitTest/UnitTestMain.h
Features/FirmwareGuard/CapsuleFeaturePkg/CISettings.py
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.ci.yaml
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/UnitTest/MeFwuDxeHost.inf
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/UnitTest/TestCase/MeFwuDxeTestCase.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/UnitTest/TestCase/MeFwuDxeTestCase.h
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/UnitTest/UnitTestMain.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeFwuDxe/UnitTest/UnitTestMain.h
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/UnitTest/MeResiliencyDxeHost.inf
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/UnitTest/TestCase/MeResiliencyDxeTestCase.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/UnitTest/TestCase/MeResiliencyDxeTestCase.h
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/UnitTest/UnitTestMain.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/UnitTest/UnitTestMain.h
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/UnitTest/PlatformInitRecoveryPeiHost.inf
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/UnitTest/TestCase/PlatformInitRecoveryPeiTestCase.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/UnitTest/TestCase/PlatformInitRecoveryPeiTestCase.h
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/UnitTest/UnitTestMain.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/UnitTest/UnitTestMain.h
Features/FirmwareGuard/CapsuleFeaturePkg/Readme.md
Features/FirmwareGuard/CapsuleFeaturePkg/Test/CapsuleFeaturePkgHostTest.dsc

================================================================================ 
Commit: d6ba74f000f03db012f0c8a306e87fbd281c2173 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:36:39 2022 -0700 
-------------------------------------------------------------------------------- 
Vsys Critical option in BIOS setup

Hsd-es-id: 15011397418
Original commit date: Wed Jun 22 12:59:57 2022 +0530
Change-Id: I302b419828740c054be87446491f214cd29f2e7d
Original commit hash: 0ae0dc262eb000fb05d083b2c9038ac071b1e25e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/Library/BaseSiConfigBlockLib/BaseSiConfigBlockLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: a4c432abbd5b8e5e94c8ac90676144edfd3394ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:36:22 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2272_00

Hsd-es-id: N/A
Original commit date: Tue Jun 28 21:33:35 2022 -0700
Original commit hash: ad33ae66c3f5be89a85e496f429e479336080b3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d9431f5da1e7d67f8ce7246f7da917dcf3e60766 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:36:11 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2272_00) and reset Minor Version to 0

Tue Jun 28 20:24:47 2022 -0700
Original commit date: Tue Jun 28 20:24:47 2022 -0700
Original commit hash: f4a2ef8c426b30b0978554bf6d39ef0a7f967125

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: c58846fc62f9eb099f94059531b7d05d69bcb91a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:35:46 2022 -0700 
-------------------------------------------------------------------------------- 
CnvFeaturePkg: Add UnitTest framework

Add UnitTest framework.

Hsd-es-id: 15011299159
Original commit date: Tue Jun 28 11:57:42 2022 +0800
Change-Id: Ic51b1a353fe6b6f7182eda93a225f98736a520d2
Original commit hash: 35fe3d193c2d89483cd7b7d654898507ac5ffb93

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CISettings.py
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/CnvDxeHost.inf
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/TestCase/CnvDxeTestCase.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/TestCase/CnvDxeTestCase.h
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/UnitTest/UnitTestMain.h
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.ci.yaml
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/CnvUefiConfigVariablesHost.inf
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVariablesTestCase.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/TestCase/CnvUefiConfigVariablesTestCase.h
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/UnitTest/UnitTestMain.h
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/UnitTest/CnvVfrSetupMenuHost.inf
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/UnitTest/TestCase/CnvVfrSetupMenuTestCase.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/UnitTest/TestCase/CnvVfrSetupMenuTestCase.h
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/UnitTest/UnitTestMain.c
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/UnitTest/UnitTestMain.h
Features/Connectivity/CnvFeaturePkg/Readme.md
Features/Connectivity/CnvFeaturePkg/Test/CnvFeaturePkgHostTest.dsc

================================================================================ 
Commit: 0d8deace8bff4c5fcfd0d3be3592e1850a0f55bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:35:39 2022 -0700 
-------------------------------------------------------------------------------- 
Memory instability issue fix using GCC fsp binary

Identified these fixes for memory instability issues that we faced
while using GCC fsp binary.

Hsd-es-id: 22015255268
Original commit date: Fri Jun 24 14:27:26 2022 -0700
Change-Id: I83f722a9c50d7de9e8f2e3cafd79ab9ab8fd80c2
Original commit hash: 1d13438471c675cdeeb4ac8d498f0ee7c84ffe74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: 78bb665242edd319630236ef2782c89fdc55885a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:35:35 2022 -0700 
-------------------------------------------------------------------------------- 
DptfFeaturePkg: Add UnitTest framework

Add UnitTest framework

Hsd-es-id: 15011299114
Original commit date: Thu Jun 16 17:27:01 2022 +0800
Change-Id: I772cb6d97ebd9c19ffdbb82032fc221644cd9fa0
Original commit hash: 2757deac7220c2a65db9ad5f7466710ddab49857

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/CISettings.py
Features/Thermal/DptfFeaturePkg/DptfFeaturePkg.ci.yaml
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/DptfInstallTableDxeHost.inf
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/TestCase/DptfInstallTableDxeTestCase.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/TestCase/DptfInstallTableDxeTestCase.h
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/UnitTestMain.c
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/UnitTest/UnitTestMain.h
Features/Thermal/DptfFeaturePkg/Readme.md
Features/Thermal/DptfFeaturePkg/Test/DptfFeaturePkgHostTest.dsc

================================================================================ 
Commit: 5e8d9d050a093667cbd10fde8946cf7c88b2b155 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:34:26 2022 -0700 
-------------------------------------------------------------------------------- 
FfuFlashingFeaturePkg: Add UnitTest framework

Add UnitTest framework

Hsd-es-id: 15011299247
Original commit date: Thu Jun 16 09:46:07 2022 +0800
Change-Id: Iedfdb8e5bbc56e325ae41489435c1fdebacec3b0
Original commit hash: e023e64c745dd21e0567c6d22ae8bab6312ab179

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/FfuFlashingFeaturePkg/CISettings.py
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/FfuFlashingDxeHost.inf
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/FfuFlashingDxeTestCase.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/TestCase/FfuFlashingDxeTestCase.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.c
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingDxe/UnitTest/UnitTestMain.h
Features/Storage/FfuFlashingFeaturePkg/FfuFlashingFeaturePkg.ci.yaml
Features/Storage/FfuFlashingFeaturePkg/Readme.md
Features/Storage/FfuFlashingFeaturePkg/Test/FfuFlashingFeaturePkgHostTest.dsc

================================================================================ 
Commit: f07604685e4b43fc0ea055b6ea078f8e0a8b1ac4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:34:23 2022 -0700 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: Add UnitTest framework

Add UnitTest framework

Hsd-es-id: 15011299010
Original commit date: Tue Jun 14 08:50:37 2022 +0800
Change-Id: I057dcacc8b961dda382ad1115c712e69d2a09fa2
Original commit hash: 14d448507ca78946212a67bbf15bb78c534cf832

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/CISettings.py
Features/I2cFeaturePkg/I2cFeaturePkg.ci.yaml
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDxeTestCase.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDxeTestCase.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/I2cTouchPanelDxeHost.inf
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/I2cTouchPanelDxeTestCase.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/TestCase/I2cTouchPanelDxeTestCase.h
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cTouchPanelDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Readme.md
Features/I2cFeaturePkg/Test/I2cFeaturePkgHostTest.dsc

================================================================================ 
Commit: 62ec97fb69908f6de3fc31bcbd46eecacce7a27e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:34:16 2022 -0700 
-------------------------------------------------------------------------------- 
ClientSmbiosFeaturePkg: Add UnitTest framework

Add UnitTest framework

Hsd-es-id: 15011299167
Original commit date: Thu Jun 16 09:29:09 2022 +0800
Change-Id: I17d2253b00d195bb847d116f0fa94c39faab4e74
Original commit hash: 20b809856559212acd80385e0ba477a9bc63f18a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/CISettings.py
Features/ClientSmbiosFeaturePkg/ClientSmbiosFeaturePkg.ci.yaml
Features/ClientSmbiosFeaturePkg/Readme.md
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/SmbiosMiscDxeHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/SmbiosMiscDxeTestCase.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/TestCase/SmbiosMiscDxeTestCase.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/UnitTest/UnitTestMain.h
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/UnitTest/SmbiosTpmDeviceInfoHost.inf
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/UnitTest/TestCase/SmbiosTpmDeviceInfoTestCase.c
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/UnitTest/TestCase/SmbiosTpmDeviceInfoTestCase.h
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/UnitTest/UnitTestMain.c
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/UnitTest/UnitTestMain.h
Features/ClientSmbiosFeaturePkg/Test/ClientSmbiosFeaturePkgHostTest.dsc

================================================================================ 
Commit: 8e35622489bd009ffbad51a0d997a0b65d50afd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:34:09 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P]:SUT not booting with Special pool bios

PdNumber should be displayed as decimal. Fixed coding error.

Hsd-es-id: 16016957132
Original commit date: Tue Jun 21 04:26:55 2022 +0530
Change-Id: Ia74269da710391cf7638b2b6c129d64a8631692b
Original commit hash: 87f9f3a96edd25a6548a8453fbd9d023ac10e915

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c

================================================================================ 
Commit: 56f06448b731f283c44ab277bf024fb422d671f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:34:02 2022 -0700 
-------------------------------------------------------------------------------- 
Feature/Storage: Remove UFS PWM-G1 x2 lane Power mode change in BIOS

From the past platforms, BIOS had carried an implementation that does
intermediate power mode change to PWM-G1 x2 lane before going to any HS gears.

This BIOS implementation was required to overcome the issue described below:
A 1x2 UFS3.0 controller present in the past platform has a small window during
clock switching where the 2 lanes in the same controller/port is operating at
2 different clock frequencies which break the FIA Architecture requirement i.e.
all lanes of a controller/port should operate in synchronous i.e. same frequency.
This will result in glitch that causes incomplete handshake between UFS3.0 and PHY.

A 1x2 UFS2.0 or UFS2.1 controller will NOT have 2 lanes operating at 2 different
clock frequencies as dummy burst is always part of clock switching process in UFS 2.*
and this dummy burst was optimized in UFS3.0 controller.

Also platforms that have newer UFS Subsystems(UFS3.1 Host controller+FIA+PHY) does
not have this issue and hence the BIOS implemenation of going to intermediate
power mode change to PWM-G1 x2 lane before going to any HS gears is not required.

Hsd-es-id: 16017069622
Original commit date: Wed Jun 22 11:17:08 2022 +0530
Change-Id: I9fd4b4f96c7c3b453933c82ec65d6b36844411a1
Original commit hash: c4e66d9ebb42aa94e3f64ace47e41b807dff64c4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c

================================================================================ 
Commit: 62feddec39835496d003a8d599eb13ff1fa8efab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:33:46 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2271_01

Hsd-es-id: N/A
Original commit date: Mon Jun 27 21:33:27 2022 -0700
Original commit hash: 9c5e5148104dde989e8313804709fe15e2989813

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7ddbc13cd3c3abd68fe80dd69ff012e2d72a7263 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:33:34 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2271_00) and reset Minor Version to 0

Mon Jun 27 20:25:22 2022 -0700
Original commit date: Mon Jun 27 20:25:22 2022 -0700
Original commit hash: 2ba1de7f89c464dd7f9bb01cf0d92c3ddb82b770

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: b54a0a8497763ae0e280728a57333936d0b2ce16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:33:21 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/CNVi: [LNL] Update IP register/names base on 0.8 OSXML release for PCH/South-SoC IPs- CNVI

Update register definition based on OSXML release.

Hsd-es-id: 14016438541
Original commit date: Thu Jun 23 17:47:24 2022 +0800
Change-Id: I95975f42fa5b1efd4b6ab4723ce0b80555649e2b
Original commit hash: e94fa37b2603843c43367d1c8f3f5b207d413795

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocCnvi.asl
ClientOneSiliconPkg/Include/Register/CnviRegs.h
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviWifi.asl
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviInitLib/PeiCnviInitLib.c

================================================================================ 
Commit: 38011bd96c6b6242ef118aeb46c207b6026706f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:32:55 2022 -0700 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg: Revert MKTME TPM log change

Revert the change to add additional TME log information.
It was decided that this change requires additional changes
to OS to recognize the new event types, therefore, its
needs to be reverted until a later time.

Hsd-es-id: 14016945389
Original commit date: Mon Jun 27 13:19:41 2022 -0700
Change-Id: Iab6547462ca5bd57f319c362159bbf484a721622
Original commit hash: 6dbc4386724be7daf487ea1b6074cab119302a98

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.c

================================================================================ 
Commit: f3d25f7748b757544cb1c3ccf0255c02e39969c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:32:11 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/SerialIo/I3c: I3C2 Support

- I3C Config Block updates for multiple controller support
- Added SerialIoI3cPhantom mode for single BDF-2 channel identification
- New Setup menu for I3C2
- Moved GetPchMaxSerialIoI3cControllersNum to PchInfoLib (non private)

Hsd-es-id: 14016914624
Original commit date: Fri Jun 17 17:34:10 2022 -0700
Change-Id: I99b7d6791865728602dae8f0e8840842f61dbc06
Original commit hash: 5d3c2b01ff25a7170f16c0eef40de13f504a8fa3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchSerialIoGpioAccessLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchSecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchBdfAssignment.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchLimits.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchInfoLib/PchInfoLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/SecSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SocInfoLib/SocInfoLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchSerialIoDxe.c
ClientOneSiliconPkg/Include/ConfigBlock/SerialIo/SerialIoConfig.h
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoGpioAccessLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoI3cSocLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/SocInfoLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 063a9ac388a9012b700e4d9de492f976a962e057 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:53 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/GpioV2: Added missing signals' definitions for LPSS, SNDW and THC

Updated autogenerated GPIOv2 files for LNL, this change adds missing
signals' definitions for LPSS, SNDW and THC.

Hsd-es-id: 18022769078
Original commit date: Mon Jun 27 12:58:07 2022 +0200
Original commit hash: 91920c2a4da6c18971b245b5aed1315ed4e0b16e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h

================================================================================ 
Commit: f217700ac998fa5c637c755fbceb582377471948 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:49 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2271_00

Hsd-es-id: N/A
Original commit date: Mon Jun 27 05:45:47 2022 -0700
Original commit hash: 8c8eebfa815724ef89261f135b238786f097d461

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e95f3274e1e59207c45a1a3a8c67ca5a67bd43ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:46 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Adding MTL-M PO safesettings

Adding MTL-M PO safe settings for both configurations/Board IDs

Hsd-es-id: 16017070077
Original commit date: Wed Jun 22 11:37:55 2022 +0530
Change-Id: I4decf88fede747bcebb32ab766ae92088ac5b670
Original commit hash: 9648957a0d878d8073829635016ac19a77c0274b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: c64941b33cb44db67a79d0d1d053cf4f90da5663 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:42 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.8.5

Hsd-es-id: 22015413786
Original commit date: Sun Jun 26 21:27:37 2022 -0700
Change-Id: Ie93d00732101345d8cc9e5e05829f94fadd27469
Original commit hash: 24f3e2dc42ca1875350df5ad449e60cf0f6444c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 336b33d14e4e1f8048126a274031b474be90f9a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:38 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Limit Memory Frequency to 3200 MT/s and Disable SAGV

[Feature Description]
(1) MRC must limit the DDR5 default memory frequency to 3200 MT/s as a
    temporary PO safe config
(2) MRC must disable the memory SAGV feature by default as a temporary
    PO safe config

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 22015413786
Original commit date: Sun Jun 26 21:23:46 2022 -0700
Change-Id: I342699e1c7367bd9a242b5e185631bbd0cd58f75
Original commit hash: c5eff16a5e29a1bd2bdb125fccc99f0b0f2d9ce0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: dbc3c859988605d23aeb9073641e4cd86d38a547 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:25 2022 -0700 
-------------------------------------------------------------------------------- 
Selectable audio configuration for Gen 4 audio test card

Add Gen 4 audio test card definitions.
Add Portofino test card definitions.

Hsd-es-id: 18020388907
Original commit date: Wed Jun 22 14:52:41 2022 +0200
Original commit hash: 60510a90e6780416b229576d11f48b73d527acd2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireAggregationAudioComposition.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 7adac5b9a1f5ceb7302a6898b14a4d2c6a940d07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:15 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/DxeVtdInitLib: Add a definiton for DHRD header with extra 'Size' field

Changes:
1. Add EFI_ACPI_DMAR_DRHD_HEADER_OVERWRITE definition, which has extra Size
   field (defined in Intel VT-d Architecture Specification v4.0)
2. Update DxeVtdInitLibVer2.c file to use 'Size' field instead of 'Reserved'.
3. Remove dynamically updating Size field in LNL - there is no need for that.

Affected platforms: MTL, LNL

Hsd-es-id: 18022725369, 18022725509
Original commit date: Fri Jun 24 11:32:07 2022 +0200
Original commit hash: 3755d873bf9af5bc35477a640b4cfc948f37cabb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/DmaRemappingTable.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c

================================================================================ 
Commit: 5c6fee566c605a92e3ea5259a21fd050a3eb0105 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:11 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Removal of unused/deprecated PCH DMI programming

This change removes usage of PCH DMI SIP14 programming related code.
This code was in use up to, and prior of TGL-U.

Hsd-es-id: 18022657567
Original commit date: Mon Jun 20 16:55:51 2022 +0200
Change-Id: Ib02cf3c37b9535746e33e75329ed207f1d9d9d66
Original commit hash: b2205ff8db5ced756de3411230aa8576ecffe63e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PchPcrRegs.h
ClientOneSiliconPkg/Include/Register/PchDmi14Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi14.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi14.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiWithS3Lib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiWithS3Lib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi14.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.inf

================================================================================ 
Commit: 63529696b75f4eccd19464f9a9d5e1a9e493092d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:07 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S] Move PL4 Boost configuration to before BIOS Reset Complete

Move PL4 Boost configuration to before BIOS Reset Complete

Hsd-es-id: 16014382001
Original commit date: Sun Jun 26 18:18:32 2022 +0800
Change-Id: I839a5727e0bd733cba96a13d7ec8b9e894cc0a35
Original commit hash: 4e64a6793d665cea22404bd5f71fd7b4a3f13b4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c

================================================================================ 
Commit: 88eecc62df81683abe26fcba4ba6f1b64d78fb78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:31:00 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Add FUNC#4 to Intel WiFi _DSM

Added function#4 to Intel WiFi _DSM for CNV DLVR RFI mitigation enablement.
CNV DLVR can be enabled only when global DLVR is enabled.

Hsd-es-id: 15011308415
Original commit date: Tue Jun 21 15:20:25 2022 +0800
Change-Id: I2c1ddd42e5d9ce2831f894df809569b1a3839344
Original commit hash: 7dd2b50bc4d895051be88abd6dbf0797d34392b2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 4ae51ea2d983dcdb1243ba6a683734c02d626766 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:56 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GpioV2VirtualProtocolLib: Introduce GpioV2VirtualProtocolLib

This commit adds GpioV2VirtualProtocolLib. It is a wrapper to the GpioV2ProtocolCommonLib
that allows both physical and virtual GPIO to be used under single GpioV2
protocol instance. Additionaly added GpioV2Virtual source file that contains
virtual GPIO programming routines compatible with GpioV2Protocol.

Hsd-es-id: 18022126931
Original commit date: Fri May 27 10:01:16 2022 +0200
Change-Id: Iaa7455bf89752db3fd78702a998c60f6f9a9c878
Original commit hash: 4e52d17f0715a372e8858373c6adc73ff3c97f2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioV2VirtualProtocolLib.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2Virtual.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2Virtual.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2VirtualProtocol.c
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Protocol/VGpio/GpioV2VirtualProtocolLib.inf

================================================================================ 
Commit: 54e0442387f34fd023a088ae573a189263c92a05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:49 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL S][DMI] Implement BWG Version 2.7

Hsd-es-id: 16016845613
Original commit date: Mon Jun 6 19:59:23 2022 +0530
Change-Id: I6fe8387989a215a813b875dabb3beac0698cae31
Original commit hash: 8780ec752521478afead5bd82af701fdc73899fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiInitLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: a20c2e9d1d46701dfabf562cde4796f88da03383 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:42 2022 -0700 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Add UnitTest framework

Add UnitTest framework.

Hsd-es-id: 15011299059
Original commit date: Tue Jun 14 13:02:22 2022 +0800
Change-Id: I32bbea907cd1db66e089f92a89e38584659f7efb
Original commit hash: 819a29df1338b9b3b5497781e32a031b6ca8081b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/CISettings.py
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/NvmeEraseDxeHost.inf
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseDxeTestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseDxeTestCase.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/UnitTestMain.h
Features/Storage/NvmeFeaturePkg/NvmeFeaturePkg.ci.yaml
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/UnitTest/NvmePciHcPeiHost.inf
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/UnitTest/TestCase/NvmePciHcPeiTestCase.c
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/UnitTest/TestCase/NvmePciHcPeiTestCase.h
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/UnitTest/UnitTestMain.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PowerLossNotifyDxeHost.inf
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/PowerLossNotifyDxeTestCase.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/PowerLossNotifyDxeTestCase.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.h
Features/Storage/NvmeFeaturePkg/Readme.md
Features/Storage/NvmeFeaturePkg/Test/NvmeFeaturePkgHostTest.dsc

================================================================================ 
Commit: a48a8d3d366091adb357f4798430ca60d1aec16f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:38 2022 -0700 
-------------------------------------------------------------------------------- 
SataFeaturePkg: Add UnitTest framework

Add UnitTest framework.

Hsd-es-id: 15011299070
Original commit date: Tue Jun 14 11:40:14 2022 +0800
Change-Id: Ib39cf4d1910eaadee4846a34bc5e487f531bfec6
Original commit hash: b93c7ecd41c73e8f4a763ab398cf1d116a6221e9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/AhciPciHcPei/UnitTest/AhciPciHcPeiHost.inf
Features/Storage/SataFeaturePkg/AhciPciHcPei/UnitTest/TestCase/AhciPciHcPeiTestCase.c
Features/Storage/SataFeaturePkg/AhciPciHcPei/UnitTest/TestCase/AhciPciHcPeiTestCase.h
Features/Storage/SataFeaturePkg/AhciPciHcPei/UnitTest/UnitTestMain.c
Features/Storage/SataFeaturePkg/AhciPciHcPei/UnitTest/UnitTestMain.h
Features/Storage/SataFeaturePkg/CISettings.py
Features/Storage/SataFeaturePkg/Readme.md
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/SataEraseDxeHost.inf
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataEraseDxeTestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/SataEraseDxeTestCase.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.h
Features/Storage/SataFeaturePkg/SataFeaturePkg.ci.yaml
Features/Storage/SataFeaturePkg/Test/SataFeaturePkgHostTest.dsc

================================================================================ 
Commit: 2d9b3ba4ad970441f5fa05c109452557a51a9d16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:34 2022 -0700 
-------------------------------------------------------------------------------- 
EcFeaturePkg: Add UnitTest framework

Add UnitTest framework

Hsd-es-id: 15011299040
Original commit date: Tue Jun 14 12:33:02 2022 +0800
Change-Id: I627dbfda9e67deee025951dd8fe6d9379445a9cd
Original commit hash: a7755dd14a2335305c2b19e282923b6ad6af2a43

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/BatteryDxeHost.inf
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/BatteryDxeTestCase.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/TestCase/BatteryDxeTestCase.h
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/BatteryDxe/UnitTest/UnitTestMain.h
Features/Ec/EcFeaturePkg/CISettings.py
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/EcDxeHost.inf
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/EcDxeTestCase.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/EcDxeTestCase.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.h
Features/Ec/EcFeaturePkg/EcFeaturePkg.ci.yaml
Features/Ec/EcFeaturePkg/Readme.md
Features/Ec/EcFeaturePkg/Test/EcFeaturePkgHostTest.dsc

================================================================================ 
Commit: cd4b64b93391564c0cda945e3cf4294577ddd465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:27 2022 -0700 
-------------------------------------------------------------------------------- 
CSI api defination update

Hsd-es-id: 16016159230
Original commit date: Wed Jun 22 20:02:37 2022 +0530
Change-Id: I7f0dce08b7e080c49169ca2574ce93a35c2e3322
Original commit hash: 18c75ee02e32092c3049bf57c29193a57e115dfb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcie.h

================================================================================ 
Commit: 7702b5cbcde569e8be0eaf41d5703ed22643fc29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:24 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] PamLock should be done via MchBar + 0x00006a38U rather than doing in the PciSegment of 0 0 0

Hsd-es-id: 16017050863
Original commit date: Thu Jun 23 13:27:09 2022 +0530
Change-Id: Ie4f16d423119a880c73a2d323332e0e0253a4233
Original commit hash: d1bffe3ef012eabf171f9984639aa6aef5461386

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c

================================================================================ 
Commit: 00f89cdd15f0ab3527f3bbc40dd024543f116694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:17 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2267_00

Hsd-es-id: N/A
Original commit date: Sun Jun 26 21:33:33 2022 -0700
Original commit hash: 898ea9b9bda7af1eccaa3ee63a93436f05c73bab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6db2bd0433d1e881bef0b4f9984cd87f4d21d87b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:30:13 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2267_00) and reset Minor Version to 0

Sun Jun 26 20:23:34 2022 -0700
Original commit date: Sun Jun 26 20:23:34 2022 -0700
Original commit hash: 54447843b8a074e461f22ca8cc6e4f868709a49e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: ab1e67edf18920834f706acdfa1e0261a01300b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:28:55 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2266_00

Hsd-es-id: N/A
Original commit date: Sat Jun 25 21:43:44 2022 -0700
Original commit hash: e8f98219ded40db386007f94da26e861cf4d2832

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5b6a4f8085896e53e089f09d23718c196bdba40b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:28:52 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2266_00) and reset Minor Version to 0

Sat Jun 25 20:27:10 2022 -0700
Original commit date: Sat Jun 25 20:27:10 2022 -0700
Original commit hash: 4e0da3add48425eb6db696f1f7316284669db71d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: e96d3cb0c26b47947dd606104f61080d5688165c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:28:38 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2265_01

Hsd-es-id: N/A
Original commit date: Fri Jun 24 21:55:06 2022 -0700
Original commit hash: 13967391a33b2a40fb4aa6875bac75eea10eaa2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2b48d9812af56cfca40c3d45d218f2b2185af07b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:28:33 2022 -0700 
-------------------------------------------------------------------------------- 
Revert "[MTL] Remove TXT restricted tags, part 2"

This reverts commit eb2451b4c1b0a8a37278fae29b9fcbf5c31d29e0.

Hsd-es-id: 22015410604
Original commit date: Sat Jun 25 08:41:15 2022 +0530
Change-Id: Ia78822e0d5ec3b564ae6b5ec7b4275e625b6ecea
Original commit hash: 688997a700f62350ee115da5482ceb01c48a4414

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: abdb8ef054de149a84cabb12837e11e7666036e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:28:30 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2265_00

Hsd-es-id: N/A
Original commit date: Fri Jun 24 21:33:30 2022 -0700
Original commit hash: f43f93f8b53ec2923de8c6d75059ced71a55474b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 88eed17d0dbb4e10b25a6102c6774ef272ed8b00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:28:23 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2265_00) and reset Minor Version to 0

Fri Jun 24 20:23:13 2022 -0700
Original commit date: Fri Jun 24 20:23:13 2022 -0700
Original commit hash: 8027a19fee10640c2576c84554f606a070c35566

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 1dd00744dd5e3a3e342828d920e20361f6654a5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:27:50 2022 -0700 
-------------------------------------------------------------------------------- 
C1S\Fru: MTPS Psf - fix Pcie Agent Function Config programming

Reverse order of Agent Function Config registers in PciePortData array in MtlPchPsfLib.

Hsd-es-id: 22015264320
Original commit date: Fri Jun 24 10:43:49 2022 +0200
Original commit hash: 61adf8f123b6575f0579850295060813c628cd3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c

================================================================================ 
Commit: da28bf726217f77aee32f1a723599d5e5391df91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:27:30 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P GCS] BIOS support for MTL-P GCS

Update SPD file as per LP5x 1R memory used in GCS build.

Hsd-es-id: 16016530324
Original commit date: Fri Jun 24 11:37:36 2022 +0800
Change-Id: Ied2fe18d645ef6ad0c53c42ce628e262d34b4501
Original commit hash: 0f2e229b9646a7d1c75740605ca62be70c6c73b3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc

================================================================================ 
Commit: 455c7938a564bd67cd6a061cc609f50dae17b7de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:27:14 2022 -0700 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PMC] The Ssram Pci Cfg Base address moved to FRU layer

In ChipsetInitSync function, pass PMC SSRAM PCI CFG base address as a parameter.

Hsd-es-id: 14016896171
Original commit date: Mon Jun 20 14:21:48 2022 +0530
Change-Id: I0e87e389f0f7bb37bac910ef27a2d151ab774875
Original commit hash: 449ca0d756e1c75f08ec85838424679c5c1f3231

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlPmcSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlPmcSocLib/MtlPmcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlPmcSocLib/MtlPmcSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/ChipsetInitLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.h
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogAgent.inf
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c

================================================================================ 
Commit: 74c692a36febca4bcb489686fd3c42c31ba4ca66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:27:10 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2264_05

Hsd-es-id: N/A
Original commit date: Thu Jun 23 23:06:14 2022 -0700
Original commit hash: d919d40c8c3774feef75d0b36ce739018a20a407

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: edef8f6b4bae8c5067366dd5e51a98313ef3ea35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:27:07 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.8.4

Thu Jun 23 22:52:18 2022 -0700
Original commit date: Thu Jun 23 22:52:18 2022 -0700
Original commit hash: 1d57bebdd0d75955000cee4a35d7c8ba74242373

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de56c37c3e1fe5a0ae5b4a3e7baf2342ca17dfd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:27:00 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] [MTL-P][A0][T4-LP5][PO]: SUT fails to boot with internal graphics BIOS 2264.02

[Issue Description]
LP5 T4 systems fail to boot with the latest MRC.

The MRC log shows that SAGV is enabled at POR frequency when LP5 should
be operating at a safe config of LP5 3200 MT/s with SAGV disabled by default.

Root Cause:
A recent change in the MRC Safe Mode config moved the application of the
safe mode inputs too late in the execution flow. The safe modes should
be applied before the MRC task call table starts begins executing.

[Resolution]
- Moved the call to MrcSetSafeModeOverrides into MrcStartMemoryConfiguration
  prior to the MRC task call table loop.
- Split out the MrcSpdProcessing DRAM type detection into it's own function
  which can be called outside of the MRC task call table. This new function
  MrcGetSpdDdrTypeParams is called prior to MrcSetSafeModeOverrides and
  populates the DdrType variables that are required for per-DRAM type safe configs.
- Added an early restore of the DdrType parameters for the warm reset and S3 flow.

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 22015408026
Original commit date: Thu Jun 23 18:24:38 2022 -0700
Change-Id: Idfe74ebc63382117969e959128f37242ba557f21
Original commit hash: ce3662c26329721f01bf71b18c04a0ad44dc6215

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: f98729ae408fcb0e9e37dbbf8e58e23f4bfabce7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:56 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2264_04

Hsd-es-id: N/A
Original commit date: Thu Jun 23 21:33:31 2022 -0700
Original commit hash: 9294ffdf6846d8c0de020a03abc9527c5fa8caf1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b3388c6405709cc0ef69225a37b585ef4eff07a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:53 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2264_00) and reset Minor Version to 0

Thu Jun 23 20:24:35 2022 -0700
Original commit date: Thu Jun 23 20:24:35 2022 -0700
Original commit hash: bb2f92e4f326afdcb27f7976a213b8805243a107

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 6fbce3ad6b01cb100007083ae3fb3e0f89c4562a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:46 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/ME: Clean up ClientOneSiliconPkg\IpBlock\ME un-used code

1. Use Me\ResetHandler driver to handle ME reset and delete MeHeciReset.c.
2. Delete MeDataHob.h / MePolicyCommon.h / MePolicyHob.h
3. Delete gMeDataHobGuid.
4. Re-use MeUtilLib.
5. Code clean up.

Hsd-es-id: 15011451496
Original commit date: Wed Jun 22 13:45:43 2022 +0800
Change-Id: If100b423c5a2b443b7003aebf2fb9ec91120530e
Original commit hash: 155dcfcb6ead615dac2963dd98976dc28450ea41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Dxe.dsc
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/Include/MeBiosPayloadHob.h
ClientOneSiliconPkg/Include/MeDataHob.h
ClientOneSiliconPkg/Include/MePolicyCommon.h
ClientOneSiliconPkg/Include/MePolicyHob.h
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.c
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.inf
ClientOneSiliconPkg/Product/MeteorLake/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxeLib.dsc
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: e59c4875d5fbe1bcc56c38b937ff3e710d2a4ac2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:35 2022 -0700 
-------------------------------------------------------------------------------- 
[CnvFeaturePkg] Add Morocco and Mongolia to BIOS DSM 6GHZ Support

Added Morocco and Mongolia to WiFi 6GHz support.

Hsd-es-id: 15011414075
Original commit date: Tue Jun 21 11:36:41 2022 +0800
Change-Id: I65df173ecf26db0755eeac91f9883c3992b46564
Original commit hash: 2544dbce55be8a9eff0eca6a2e8a80dbec93cbd7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc3.asl
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.uni
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuVfr.vfr

================================================================================ 
Commit: 74edd86ab33572fe577963dee30549125e478ddd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:31 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Add Morocco and Mongolia to BIOS DSM 6GHZ Support

Added Morocco and Mongolia to WiFi 6GHz support.

Hsd-es-id: 15011414070
Original commit date: Tue Jun 21 14:07:15 2022 +0800
Change-Id: I047a1b7e77508670fbf3b8782dcc3c9c6e6cf44a
Original commit hash: 8e78acf8329e3635ef3696e25541b5209ec45162

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 1241109fadc9854e522c08ad512e6102f762898f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:18 2022 -0700 
-------------------------------------------------------------------------------- 
BirchStreamFspPkg: [FSP-API:Restricted] Update IioPcieConfigUpd header.

This patch updates the FSP header file IioPcieConfigUpd.h to align
with the newly refactored IIO structures and definitions.

Hsd-es-id: 15011422790
Original commit date: Thu Jun 23 17:34:51 2022 +0800
Change-Id: I52493e403989ae664d22e4641a838ebf237a70d4
Original commit hash: 523f02a9aad7aea9f72caa1492cd14a3be839252

-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore

================================================================================ 
Commit: 62545962ed3d62652bf939a5ca0acda68b3e07ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:26:03 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2264_03

Hsd-es-id: N/A
Original commit date: Thu Jun 23 15:58:50 2022 -0700
Original commit hash: 3185a6310ee21deadf3a7e9c94de65a5cc804ec8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f2f900beb3609c9bb2cc3322112c0ca2b1d77c80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:25:56 2022 -0700 
-------------------------------------------------------------------------------- 
BoardPkg: F3 Load BIOS Defaults

Simics Patch table is not loaded.

Hsd-es-id: 16016844147
Original commit date: Thu Jun 23 12:13:22 2022 -0700
Change-Id: I52194a768758bc41e841f60b9286777c22661dc2
Original commit hash: 9099172092c51c1edba98129fba777073d50c79a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 1b2cd403dea8ac41ae437f9ad612af80c3800fb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:25:52 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Remove TXT restricted tags, part 2
Deprecated unneeded CPU SV test knobs.

Hsd-es-id: 22014960582
Original commit date: Thu Jun 9 16:48:09 2022 -0700
Change-Id: I5b4fdf9065e351224e0aa0e82bc364ee34c827e1
Original commit hash: eb2451b4c1b0a8a37278fae29b9fcbf5c31d29e0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 859ba4e309f4f013ae3359caf30257d1d4ea47ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:25:32 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLPS] Update Default VBT and SKU ID

Update default VBT and SKU ID for MTL-PS CRB, RVP, and PPV platforms

Hsd-es-id: 1509151828
Original commit date: Wed Jun 22 16:05:17 2022 +0800
Change-Id: I1040166ee17558c9a7874af3a7bea4697304578a
Original commit hash: f3fdbc3c73d7a9361a48d33c7005730be386c8e3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc

================================================================================ 
Commit: 0232a76f7f96631084e15d548190ce6699a41126 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:25:14 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2264_02

Hsd-es-id: N/A
Original commit date: Thu Jun 23 06:40:51 2022 -0700
Original commit hash: 36dbe330c854fe46d54ec5d89246da27b8d4821c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f0f51252315fc450500f01f9d517a44d5633843f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:25:07 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2264_01

Hsd-es-id: N/A
Original commit date: Thu Jun 23 05:47:05 2022 -0700
Original commit hash: da5cd96421322e947a202062c1a7e8dbed07ccb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: baa650b26afbc3ffd6319b226ed5d58e33943adf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:25:04 2022 -0700 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp]L1.Low not being enabled

Moved L1Low programming to PEI because of SAI policy.
Updated code to get the policies through HOB in dxe.

Hsd-es-id: 14016930503
Original commit date: Thu Jun 16 16:53:18 2022 -0700
Change-Id: Ifb15144b1457f6567ec2385b24f0aa3e42b57733
Original commit hash: 5596314f6210202c2a81ac59b8d70943948ec842

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf

================================================================================ 
Commit: 1c9e850632a4f5f2634719f6d34e91db1fe0a8ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:24:49 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2264_00

Hsd-es-id: N/A
Original commit date: Thu Jun 23 05:05:06 2022 -0700
Original commit hash: 21093b2030d9f2b252cc283f107f5dc7c03c224d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3b2934383c1e783eb5db8922496e04381bc074c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:24:46 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Remove unnecessary setup variable overrides in C code

Hsd-es-id: 15011452680
Original commit date: Thu Jun 23 14:55:01 2022 +0530
Change-Id: Ide0c693a1e63f7dad23439688fe3e6b1836d3ff2
Original commit hash: 178d3790b7acf213366d116b308f7af0e8d775d5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 8a6cb4a36fd315379ab68389856660c603b07647 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:24:26 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Fix code to get the correct number of supported SOC cores

Hsd-es-id: 16016806306
Original commit date: Mon Jun 20 20:03:42 2022 +0800
Change-Id: Iaf4d09d7a3403fec827d96f5483caf8752107855
Original commit hash: 8bc311f6258afa03cd670ff567a2dcb60cc8af2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h

================================================================================ 
Commit: 6f1bbc5b4a625b7f2ac09154490433993b65e803 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:24:15 2022 -0700 
-------------------------------------------------------------------------------- 
MB down config support of DG2: VRAM self-refresh support - Phase 2

Hsd-es-id: 16017001011
Original commit date: Wed Apr 13 22:03:22 2022 +0530
Change-Id: I0ec08d07d11a7b7d598651f64c64ec22393797aa
Original commit hash: 64947f00475c0fb2c49d7dfc2a86e43e795f1469

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieRpDgEdpFeatureHook.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformEcMethods.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Video.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsDeviceRtd3Hook.asl
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 0418e419ef3f9a53c6aaf52ce391f959731048da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:24:08 2022 -0700 
-------------------------------------------------------------------------------- 
NHLT repartitioning

Add DSM function to get different sets of NHLT.

Hsd-es-id: 18021790464
Original commit date: Tue Jun 21 17:09:34 2022 +0200
Original commit hash: 9f0ab3abe580e4bbe57f55ded266b1297d34a6a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/Hda.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaIda.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
Features/Audio/NhltFeaturePkg/IncludePrivate/Nhlt.h

================================================================================ 
Commit: 741c46cc510ef8492d6322d4ce75dbf343b449de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:41 2022 -0700 
-------------------------------------------------------------------------------- 
[C1S] Fix issue: Unable to change option CPU Flex Ratio Settings

Correct the condition for performing Flex Ratio Override feature.

Hsd-es-id: 16017009887
Original commit date: Wed Jun 22 11:07:04 2022 +0800
Change-Id: If8b4b3d8925a3203a7e7774b3b1b0d57b71268c2
Original commit hash: 8825d12a9eea8326b7da8ba60d772b5b62638a8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c

================================================================================ 
Commit: b4f0c92b2d9291c6a6f8944153a3f57f851837c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:38 2022 -0700 
-------------------------------------------------------------------------------- 
Intel\MeteorLakeBoardPkg\MeteorLakeBoards\BoardVpdPcdsInit\SkuIdMtlPLp5xTxRvp.dsc: Fix for AutoWake from S4

AutoWake was happening due to _L6F event not being cleared. F20 Wake event being triggered.
Changing the Input Wake Interrupt Gpio F20(PEG_SLOT_WAKE_R_N) to Inverse Polarity
 for both T3 and T4 LPDDR5 systems.

Hsd-es-id: 22015378340
Original commit date: Wed Jun 22 13:40:20 2022 -0700
Change-Id: I61e4aca4b48bafe7ee7026751db6a6d4ab4c5769
Original commit hash: 407eb7e9e88fdb4a1797ca5bf65c7f8845cb0aba

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc

================================================================================ 
Commit: 76c29ef460b9dfc722706beeee9f8cfa8fb75209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:34 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.8.3

Wed Jun 22 20:35:29 2022 -0700
Original commit date: Wed Jun 22 20:35:29 2022 -0700
Original commit hash: a21de92a3dbc6fe43ba92864279ade73afe71ca0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b241c1a4e4cb12e6e10fc42e99d396b98bd17f2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:31 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Enable SAGV 4 points by default in BIOS/MRC

[Feature Description]
- Enabled DDR5 SAGV with 4 points using the fixed config:
  Point, Frequency, Gear
      0, 4000, 4
      1, 4000, 4
      2, 4000, 4
      3, 4000, 2
- Enabled DDR5 Periodic Write Retraining
- Cleared DDR5 McSafeMode bits:
    bit8 - MC_SAFE_SELF_REFRESH
    bit9 - MC_SAFE_RD_WR_RETRAINING

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 22015378330
Original commit date: Tue Jun 21 21:04:45 2022 -0700
Change-Id: I7c42f8b1fb228524e67d8f2f20d28e6e82a2951a
Original commit hash: 175506596f1d98ddce56a60e9b8c3d438e16bb1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 4de7a4b1577f6771d44c96da6a87f17070a57930 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:27 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.8.2

Wed Jun 22 20:35:04 2022 -0700
Original commit date: Wed Jun 22 20:35:04 2022 -0700
Original commit hash: d778767f6c811f3491449f29534e14ba5c54295f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 69f71fee809c4ef04a486bd56679ae6e6c15e74a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:23 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Move MRC Safe Modes From Patch Tables to MRC

[Feature Description]
1. Moved the MRC safe mode configuration from the BIOS patch tables into
   the MRC function MrcSetSafeModeOverrides.
2. Implemented MrcSetSafeModeOverrides function which applies default
   safe mode settings when the Inputs->SafeModeOverride bits are zero.
   When the bits are non-zero, the corresponding input safe mode is used:
   SafeModeOverride[0] Enable DdrSafeMode override
   SafeModeOverride[1] Enable McSafeMode override
   SafeModeOverride[2] Enable MrcSafeMode override
   SafeModeOverride[3] Enable Training Algorithm (TrainingEnables) safe mode override
3. Added setup menu option for SafeModeOverride
4. Changed LP5 MRC safe frequency to 3200 and re-enabled MrcSafeMode
   bit0 (MRC_SAFE_FREQ) and bit1 (MRC_SAFE_GEAR)

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 22015396501
Original commit date: Tue Jun 21 15:31:23 2022 -0700
Change-Id: Ib26945574f1a06d4104606c513ce033524425cdb
Original commit hash: 4fce6116e580de5dfca7274e8fda913f0f9a4a6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSimicsBoardsConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeTcssConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 585052c4c48775bcf7a38b94daf9484127b80018 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:19 2022 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.8.1

Wed Jun 22 20:31:18 2022 -0700
Original commit date: Wed Jun 22 20:31:18 2022 -0700
Original commit hash: 61820ce144830f6220bfe8ba56c1db7b97065ac2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8ee83c306788f1b4808eafa1a7c480f609f4f089 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:15 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Write Retraining + Warm reset need to set wr retraining Ovrd on warm boot

[Feature Description]
    WrRetrainOvrd is required to be set before LastCR, else initcomplete will never assert
    If WrDqDqsRetraining is enabled, WrRetrainOvrd is cleared during DdrIoFinalize, and during Restore in Warm Reset path, WrRetrainOvrd is remain cleared

[Resolution]
    During RestoreTrainingValues, save the initial WrRetrainOvrd value, then set to 1, and restore after setting LastCR

[Impacted Platform]
    All

Hsd-es-id: 22015250465
Original commit date: Wed Jun 8 20:41:50 2022 +0800
Change-Id: I64a33a6d1027022f5e1c9c9be26f16ac33a65f8b
Original commit hash: cc9cd32242053df95cc3d95608469aab9feb5e1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: e21aa5e8aa0efe2c103510a89a99a48aa25abc25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:05 2022 -0700 
-------------------------------------------------------------------------------- 
[OC] Change Granularity Units to be package scope in setup knobs

Hsd-es-id: 14016867248
Original commit date: Wed Jun 22 16:47:31 2022 +0800
Change-Id: Ic87a9743cd2339d97311e5f1f00ae5dc8dcba84a
Original commit hash: 24dbb911f8bfd554cfc8b860430d752f31eefa5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/OcDataHob.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 1fb3078ec759c524e24677604abfd4b84193c27f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:23:01 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2263_00

Hsd-es-id: N/A
Original commit date: Wed Jun 22 21:33:37 2022 -0700
Original commit hash: 9fa209b17443e6bbea5ccdf2483225635428be75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 41a8033d53777119f52f7783edf8e5fc1b109626 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:22:58 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2263_00) and reset Minor Version to 0

Wed Jun 22 20:23:56 2022 -0700
Original commit date: Wed Jun 22 20:23:56 2022 -0700
Original commit hash: 539f09f6357be092c6c28c4cfa6176e16b81bc6d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: c527bccdaef4d8c98448cc7d547c9eed2ebd3203 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:21:40 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Mtls Enabled PCH P2SB locking on MTLS

- Enabled PCH P2SB locking and hidding
- Fixed P2SB access for RTC at runtime

Hsd-es-id: 18022692414
Original commit date: Wed Jun 22 15:29:43 2022 +0200
Original commit hash: 5dcb0cdd30e919116623ed0ccba9e4973ab55b01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/MtlPchRtcAccessLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchP2Sb.c

================================================================================ 
Commit: bb6293dd5363c28cc83d265a9b6ba77b0ec22526 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:21:33 2022 -0700 
-------------------------------------------------------------------------------- 
Replace deprecated PcieSegmentLib usage with PcieConfigAccess interface in IshInitLib in IpBlock.
Change in IpBlock affected SOC libs: MtlSoc, MtlPch, LnlSoc - replace PcieSegmentBase with PcieConfigAccess init in IshHandleInit.
Set bits SLEEP_EN, D3HEN, DEVIDLEN, PMCRE to default (0) during ISH initialization
Fix: ISH initialization in not done on MTL-SOC-S now.
Fix: POW_LAT_VALUE and POW_LAT_SCALE fields of D0I3_MAX_POW_LAT_PG_CONFIG register are unused - remove programming from BIOS.

Hsd-es-id: 18022659270, 18022659115
Original commit date: Tue Jun 21 11:06:50 2022 +0200
Original commit hash: e7fc23e9f68568ee3021ead961dacea5905b241a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiIshInitSocLib/PeiIshInitSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/IncludePrivate/Register/IshRegs.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Library/PeiIshInitLib.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.inf

================================================================================ 
Commit: 1f144186b0d7d379190e21722667b1bd23582f5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:21:13 2022 -0700 
-------------------------------------------------------------------------------- 
C1S/LnlSocCnvi: Replace usage of current Gpio library with new GpioV2

Changes:
1. GPIOV2 support added for LnlSocCnvi.
2. Added missing signals for CNVi.
3. Fixed a bug with community numbering in LNL.
4. Moved lock of all GPIO pads to EndOfPei event.
5. Moved GpioV2NativePads.h header to C1S/IpBlock/GpioV2/IncludePrivate.

Hsd-es-id: 18021146608
Original commit date: Mon Jun 20 12:16:13 2022 +0200
Original commit hash: 8f19d386600146ef45f24d529215c0681907bb40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h

================================================================================ 
Commit: 3f5803e1304fcf4be7d36fd219e862d4e8176408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:21:09 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Some changes should be merged for supporting PEI 64bit but missed

1.Updated X64 MpServiceParameter struct.
2.Reserved 32-byte shadow space on stack before calling function according
  to X64 calling convention.
3.Some function declarations are not aligned between C code and header file.
  Added EFIAPI to these functions to make them aligned in X64.
4.Use EfiStatusToUint32/Uint32ToEfiStatus to produce/consume 32bit status code
  in FSP_ERROR_INFO_HOB struct.
5.RSP may not be 16-byte aligned after reserving buffer for processor count
  and BIST status in CallPeiCoreEntryPoint. Forced RSP to align on 16-byte
  boundary before calling SecStartup.
6.Use Vtf0.inf instead of prebuilt VTF0 binary for source level debug right
  after reset vector.

Hsd-es-id: 15011382417
Original commit date: Mon Jun 13 23:51:59 2022 +0800
Change-Id: I7bc8cd0a7a0cdd4aa0bc29eb0b61aa25dab5c817
Original commit hash: 92bbdee07295784bdf2ccc476af3632f8e9a1f7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DmiInfoLib.h
ClientOneSiliconPkg/Include/Library/FspErrorInfoLib.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLibNull/PeiVmdInitLibNull.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/Library/FspErrorInfoLib/FspErrorInfo.c

================================================================================ 
Commit: d002b59e41942a01002f19b1b33e4eaf7fa65bd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:59 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Adding usage CSI USB3 IP lib

Created CSI related file in LnlSocInitLib that can be used for USB
initialization through CSI compliant API.
Common code is extracted to a separate file that's used for both cases.

Hsd-es-id: 18021148090
Original commit date: Mon Jun 6 20:25:43 2022 +0200
Original commit hash: 184a63e3a6246a651c30a5baaeffc2792620f1fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/P2SbSidebandAccessLib.h

================================================================================ 
Commit: dac17e7e271300d3fae7079b0e4679d4922273ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:52 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: USB3 IP Library

This change adds USB3 IP library that's aligned with CSI recommendations
and follows USB3 IP FAS. It can be used for initialization of USB3.

Hsd-es-id: 18021148090
Original commit date: Mon Jun 6 21:34:05 2022 +0200
Original commit hash: 77644610083a3563f3f6d4ffc18a32ebd005aaba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/IpUsb3Lib.h

================================================================================ 
Commit: a61037fc29846b644425ac11de79c521e953a7b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:45 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLS] Exception on blackbox simics boot

Changed the registration moment of SMBIOS update function to when
it is certain that the registering driver will not be unloaded.

Hsd-es-id: 18022679253
Original commit date: Wed Jun 22 10:07:43 2022 +0200
Change-Id: I1b02415227ecc5bfd8d016a7ecfe772f9c9592f3
Original commit hash: 613fa6328da016c1273eff5eaccbda6ffe453309

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c

================================================================================ 
Commit: 99f7d397c826224a6758487425512ddd960b76b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:39 2022 -0700 
-------------------------------------------------------------------------------- 
[IPFW] Update IpPcieSip17 ipfw from pcieipfw branch.

Hsd-es-id: 16016997811
Original commit date: Mon Jun 20 02:26:24 2022 +0530
Change-Id: Id9ea4ebfbd5993c579606fe87d37976e8c1ee6f5
Original commit hash: 5a283509171d94ce1c7106681973e7ccda4c307f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcieConfig.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcie.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/Library/IpPcieSipInitLib.h

================================================================================ 
Commit: 26bd58d7d650c39badd484a98a45c5bc965342ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:35 2022 -0700 
-------------------------------------------------------------------------------- 
ACX support for MTL

Create new IDA device which contains DSM method.
Sndw and Uaol devices was moved under IDA.
Add ALC711, ALC1316 and ALC714 configuration.
Add Aggregation table.
Allow to configure ACX features over BIOS setup.

Hsd-es-id: 18022612192
Original commit date: Fri Jun 17 15:50:23 2022 +0200
Original commit hash: 2cbca818fe6b77ee339e27c5282399799193adb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchHda.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSoc.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/Hda.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaIda.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaSoundWireCtrl.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireAggregationAudioComposition.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireCodec.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: fd777afda4585895d6a4033079a9ebf3804e5875 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:22 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P][A0][PO][TCSS][HDMI] HDMI Native Connector Through Type C Port1 Is Not Displaying Output on LP5x T3 RVP

Hsd-es-id: 14016930982
Original commit date: Mon Jun 20 13:16:09 2022 +0530
Change-Id: I0d55fed7f9e018795ac7d4b58c211aa21354cee5
Original commit hash: 14f4deb782732556dd0915fc58f2510ae81ec848

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h

================================================================================ 
Commit: 2a71cd81aafe6a8cf98c2e02e9c5deae7351fe2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:12 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2262_00

Hsd-es-id: N/A
Original commit date: Tue Jun 21 21:33:28 2022 -0700
Original commit hash: 627eb0a108f624483b3f664d8280e760ca3f1c90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 84e4ea314d5836a0bbc6dbfb9f44374e2a8f1ab7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:20:08 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2262_00) and reset Minor Version to 0

Tue Jun 21 20:23:09 2022 -0700
Original commit date: Tue Jun 21 20:23:09 2022 -0700
Original commit hash: 0fdf24732cc40efa9cc0268882df16333090c0d0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: e60d54a4baaf29cfaff5824fd9ffef8aed1fce14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:19:17 2022 -0700 
-------------------------------------------------------------------------------- 
Blurred screen in OS using GCC5p4 bios with added gfx2 WB+WA

Hsd-es-id: 15011209491
Original commit date: Fri Jun 17 14:41:30 2022 +0530
Change-Id: Ieda0b64510bbe5330168d02378a6abc6b91f4654
Original commit hash: 762d60e1b1f71988d38aac347244dc54a1aab93e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.c

================================================================================ 
Commit: 7795c8cbfc132676de46fd3735977ef1dfee1338 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:18:51 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S][ME] BIOS assert after hide P2SB device

Removed obsolete functions, which accessed P2SB device.
Removed excessive headers.
Removed obsolete registrations on gEfiEventLegacyBootGuid.

Hsd-es-id: 18022570066
Original commit date: Mon Jun 20 14:47:09 2022 +0200
Change-Id: Ie59a1ce5fb08b3d1ba5b553d3fa1353d309fb5a6
Original commit hash: 1a2097c7192e3cfc35fd619126c687eef332c31c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/FwStsSmbios.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciFlow.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.c

================================================================================ 
Commit: 3a22c2e5b70ce8f2d601d42a0ec42e18f19ee1a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:18:44 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P GCS] BIOS settings for Discrete PD support for 1MP IR camera

Add MTL-P GCS BIOS setting default for camera.

Hsd-es-id: 14016942421
Original commit date: Fri Jun 17 16:11:38 2022 +0800
Change-Id: Ib07f97d25027e734144617fab062086ff2988abc
Original commit hash: bcb4b9e5df3332de4d396d99cbb8d6c4329110fc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 657bd88f0a1aa661194fa2c393475f889f7d9822 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:18:30 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL]: Change to A1 in Config Patch Table

Change to A1 in Config Patch Table.

Hsd-es-id: 22015179705
Original commit date: Mon Jun 20 21:54:00 2022 +0530
Change-Id: I084137120deee16ed7c91196fbbbb93c65e2cf49
Original commit hash: c2d911886521e879c480c7a7b46b6365ba88f65c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: d1f1804e42ece0575b804c216acbcca1bf8f9273 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:18:17 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2261_01

Hsd-es-id: N/A
Original commit date: Mon Jun 20 21:33:35 2022 -0700
Original commit hash: e63b98576e5755f416dc6f47a132e3b0dc880782

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 565989e1c1c27be9c3fd8c6c192058a42fafc247 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:18:13 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2261_00) and reset Minor Version to 0

Mon Jun 20 20:23:47 2022 -0700
Original commit date: Mon Jun 20 20:23:47 2022 -0700
Original commit hash: b16a3076a404752ddb437d4bfba366a1b298b0db

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 9f46e013e0468c4b27934f9c2080a93978896ed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:18:10 2022 -0700 
-------------------------------------------------------------------------------- 
LNL-M Resource Priority :  setup configuration & MSR's config for Resource Priority

Hsd-es-id: 16016234947
Original commit date: Fri Jun 3 14:41:31 2022 +0530
Change-Id: I4b14f54747addfc59123720d80df89537f79064b
Original commit hash: e4d3c7327769c534239c0ee35604556b9d1b933c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: 304699df595c61e68fe6b4169a6f87ddd7ebbb54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:53 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2261_00

Hsd-es-id: N/A
Original commit date: Mon Jun 20 08:10:14 2022 -0700
Original commit hash: 1b97b4f591c4d90bb2b289ee74b90d1b9afb02b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 434eb99c2aaa3a642ef1109fc63a12774b4496bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:50 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL]: Enable Vtd and disable IPU,VPU by default for A2 Silicon

Create new Patch Table for A2, Enable Vtd and disable IPU,VPU by default for A2 Silicon

Hsd-es-id: 22015179705
Original commit date: Mon Jun 20 19:06:22 2022 +0530
Change-Id: I814286257cd590a0353f227003cbc951172c2da0
Original commit hash: 6cd11c87aff723df4a63ddbeb16298d17095a380

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 15db25ef9b5116d2597750a13ef0d805ef115831 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:43 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P][A0][PO][Security]:Erase Events are not logged in PSR after LPE all erase actions

 -Sending PSR data after completion of erase action

 -Updating data in NVM after clear NVM action and Reload Golden Config

Hsd-es-id: 16016930138
Original commit date: Fri Jun 10 11:58:06 2022 +0530
Change-Id: I0c206fc40261ff9fab831b41dcd0e35e1eb7ca8f
Original commit hash: 341747365445f56d034cef8a35c666ffe0230761

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: 3498b611b9bb7a4ecf9d755cfd25c82c0f83c462 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:40 2022 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Change access size of DCI PCR access

Changed size of DCI PCR access for cases where ECTRL is accessed.
If not 32bit width access was used, on simulation environment wrong
value of register would be returned.

Hsd-es-id: 18022571197
Original commit date: Tue Jun 14 15:37:53 2022 +0200
Original commit hash: aa6f0be57bb1bfe4b5fd2d7b6a43faa3faa05e99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLib.c

================================================================================ 
Commit: f772a652c90a5cf7d176b1e9cee18074b9924ca3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:36 2022 -0700 
-------------------------------------------------------------------------------- 
Move CSI framework code to ClientOneSiliconPkg (C1S) -- adding P2SB related changes

Adding P2Sb lib into CSI to enable SB access

Hsd-es-id: 16016997904
Original commit date: Fri Jun 10 18:03:22 2022 +0530
Change-Id: I25a47bc884ed6f30fffe18eb59b168738561313e
Original commit hash: e49a6ca18aaef0da7dd33f96ffec1cda62506618

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/IpWrapperCntxtInfo.h

================================================================================ 
Commit: cef70a4b820f151c1ca4a17171320131869407c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:22 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][A step PO] Remove CPU PowerManagement safe settings from BIOS.

Removed below CPU safe setting from BIOS.
Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Intel(R) SpeedStep(tm)
Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Intel(R) Speed Shift Technology

Hsd-es-id: 14016587145
Original commit date: Sat Jun 18 04:32:52 2022 +0530
Change-Id: I6d45c4111ce33cda5335603c4cbadb3245f48ecc
Original commit hash: bee1ab316dcb450e56892310e77bb1091627f3cf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 21126b9d1b9022fc217e93fef14321bfe6e2bfe9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:09 2022 -0700 
-------------------------------------------------------------------------------- 
Remove ME Firmware Version Hob

Removed ME Firmware Version Hob and assigned fixed ME Client Id
to Core Bios Done message.

Hsd-es-id: 18021691127
Original commit date: Tue Apr 19 15:02:59 2022 +0200
Change-Id: Ie2f639c79407b24015fb8e9c32680d8376055616
Original commit hash: 2d4aa2065e9a10a68356241c87b8fc5d684060f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Guid/MeFirmwareVersionInfoHobGuid.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/DxeSmmMeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/PeiMeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf

================================================================================ 
Commit: 2d62f440376ee8677b2b4b7326cc5fa09a37e903 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:05 2022 -0700 
-------------------------------------------------------------------------------- 
[LNL] Compute DFD_EN

Rename "InfDfxPwr" policy and function to "DfdEn"

Hsd-es-id: 16016921259
Original commit date: Fri Jun 17 14:39:52 2022 +0800
Change-Id: Idb2d98a8b69fcdef7dbf9c8e5f9effda5f743b59
Original commit hash: 7d7916c9d269a45135672bb6cf1bfa5eba600604

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuInitPreMemConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: ac579712f192b0ca0308689dc4d83acb3ea5efbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:17:02 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL M/S] BIOS code update for VR spec update in WW20'22

Support VR data configurations for MTL package M/S CPUs.
Another patch(Change-Id: I3bb9e6c) updates VR data configuration for MTL
package P CPUs.

Hsd-es-id: 15011192898
Original commit date: Sun Jun 19 22:15:57 2022 +0800
Change-Id: I68a93e4db9a94b43fc187d63fe6860ddd0c37cd5
Original commit hash: 4e1f91c04bac8eccfb226646fc64b9d36889760e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: b0021133912104c0fe262c1e5245d34bfdec9351 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:58 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2257_01

Hsd-es-id: N/A
Original commit date: Sun Jun 19 23:53:51 2022 -0700
Original commit hash: 7fd7041f01b69ebf45e7b81abc6b5ff8ce8fb79f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 27304cccd6778fc33c24ec58f963c3e3725b2723 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:51 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] Add BIOS option used for CCF AutoGV configuration

Add BIOS option used for CCF AutoGV configuration.

Hsd-es-id: 22015317477
Original commit date: Fri Jun 17 17:02:46 2022 +0800
Change-Id: Iccf4c46742d32ab41e70ab2eb6c73eeb8eba6da5
Original commit hash: df1f60f482aad0560921fbef31e5d8eca08b89eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtCustomConfig.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 23bf5ed23e2b147eebb9a3cc9dc725cb5fd93299 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:47 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2257_00

Hsd-es-id: N/A
Original commit date: Sun Jun 19 21:33:19 2022 -0700
Original commit hash: 935161e25e75077e30d28405714d8e5768a1d280

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5e8feafd212d43b3024a897c6604c9d782c6fed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:44 2022 -0700 
-------------------------------------------------------------------------------- 
MTL HAC: Restrictive CLOS way possibly causing IOC hang on PCIE ordering
-Program MSR IA_COS_WAYS0-15

Hsd-es-id: 16016910938
Original commit date: Tue Jun 14 16:02:09 2022 +0530
Change-Id: I94a47aa20f78d5faaeec65fc23c05db53831cf57
Original commit hash: 1963ed819bf0891355516c15cb42d3ab37ccf90b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 307c31bd2493fec2594080f858fda7ab5c725d4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:40 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github CI Increment BIOS Major Version (2257_00) and reset Minor Version to 0

Sun Jun 19 20:23:40 2022 -0700
Original commit date: Sun Jun 19 20:23:40 2022 -0700
Original commit hash: 6227318396100690dc00cdf7004d1e22b801053d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: cfeae2089d10457d5024526a3dcad673658527f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:34 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL] BIOS shall update the Autogenerated MSR headers from OSXML for CPU IP

Implement function WriteSpclChipsetUsageMsr() to remove redundant definition of MSR_SPCL_CHIPSET_USAGE in SmmPchPrivateLib.c.

Hsd-es-id: 16016847799
Original commit date: Fri Jun 17 11:46:58 2022 +0800
Change-Id: I326ba70b81762ecb90d45590f5995ac02fee04f9
Original commit hash: d180150ef42646f92c10ce7edc8970e51c6540ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Pch/LibraryPrivate/SmmPchPrivateLib/SmmPchPrivateLib.c

================================================================================ 
Commit: 87d218687faebd83728c5e4e7eaae3e58b322486 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:08 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2256_00

Hsd-es-id: N/A
Original commit date: Sat Jun 18 21:33:25 2022 -0700
Original commit hash: 4eb9cca1f5fbeb48de1a284d09b6bab900d90ef8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c323153315058f577a81514878c3b34fe78f2a88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:16:05 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github CI Increment BIOS Major Version (2256_00) and reset Minor Version to 0

Sat Jun 18 20:24:27 2022 -0700
Original commit date: Sat Jun 18 20:24:27 2022 -0700
Original commit hash: 5fe56625659454835686961e234fd857124f0ffd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 1d2527d39221770ed3f1386d0f0064641ee0c61a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:15:51 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2255_00

Hsd-es-id: N/A
Original commit date: Fri Jun 17 21:33:22 2022 -0700
Original commit hash: 50ec7caa1f5ef7c703a820754cb5425f081c821f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 148a1a36e386b0de7f71030f90b34ce1fa49c768 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:15:48 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github CI Increment BIOS Major Version (2255_00) and reset Minor Version to 0

Fri Jun 17 20:23:25 2022 -0700
Original commit date: Fri Jun 17 20:23:25 2022 -0700
Original commit hash: 80fcd24e4644ab7778f21f76d0e200ca36af12c8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 182d6972593312d0f3802bc393b80ad652cac0a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:14:18 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][TCSS] The TBT PCIE MMIO resource reserved when PCIE Tunneling is enable only

Code sync from ADL PR - #9244

Hsd-es-id: 15011348142
Original commit date: Fri Jun 17 16:48:43 2022 +0800
Change-Id: Ice08c667c4f8e87f6bd263d8fcfa8cd46b03edd5
Original commit hash: a379308c136c7732eadfc9575515564591ac5eff

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 7dca8ddbd5382ebb0ebb3bc3c681986084485c9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:13:52 2022 -0700 
-------------------------------------------------------------------------------- 
[MTLPS] Get board information from SMbus for ECless platform

Enable code to get MTL-PS board info for ECless platform via SMbus
I/O port expander PCA9555PW. Remove static build with mtlps flag.
This will also enable a unified BIOS for MTL-P and MTL-PS.

Hsd-es-id: 1509151828
Original commit date: Wed Jun 8 12:06:40 2022 +0800
Change-Id: I4e3e654300fabd99d4140e72c23d61612837f354
Original commit hash: c6038ac670f35326d7c5e8ed1dfa60af3f6b386b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/Include/Library/PeiDxeBoardIdsLib.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: 6cfe788ca2ee7ea31e7e88078e6a13988ee01343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:13:42 2022 -0700 
-------------------------------------------------------------------------------- 
[PSS][MTL-S][Regression]: UCM-UCSI ACPI Device yellow bang is observed in device manager with bios_v2247+ 7f + Pre 1210

Disable USCI on MTL Simics.

Hsd-es-id: 16016986663
Original commit date: Thu Jun 16 15:23:14 2022 +0800
Change-Id: Ica566447404c1395d45922af781abe2026caf128
Original commit hash: 2059ee61d7eeca5355910638ef8a54da33b2b876

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSimicsBoardsConfigPatchTable.h

================================================================================ 
Commit: a84280494ccbb9ad2f0e24449e9d05987aa17f6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:13:39 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2254_01

Hsd-es-id: N/A
Original commit date: Thu Jun 16 21:33:23 2022 -0700
Original commit hash: cc5941956c34a065b1c8f1decea2b9fe45209c2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5bf79370d4a7eae00cc7a720d0da73d510e8b5cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:13:35 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github CI Increment BIOS Major Version (2254_00) and reset Minor Version to 0

Thu Jun 16 20:23:26 2022 -0700
Original commit date: Thu Jun 16 20:23:26 2022 -0700
Original commit hash: b7665c669544cab534854bebd5829f4f2b28bb54

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 528889df6990cb6d209c8ea62b5e60a4ef6bc963 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:13:25 2022 -0700 
-------------------------------------------------------------------------------- 
Provide only InternalOnly tools / bins / script in BinFilesForExternalBuild.zip

Remove below tool scripts from external release
Intel/MeteorLakePlatSamplePkg/Tools/ToolScripts/BpmGen
Intel/MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/*.pem

Hsd-es-id: 15011387891
Original commit date: Fri Jun 17 09:02:37 2022 +0800
Change-Id: Iad50cb25216a762d8b3ea7921451175910181d3a
Original commit hash: 9e4f4307602644ec401e09ae25bc7f7e84c30eb0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildPlatTools.sh
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeBoardPkg/prebuild.bat
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform.bat

================================================================================ 
Commit: 6d7e5cbabed8af56247cfac5ceaeffa9cbe93c4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:59 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S] VMD update RTD3 ACPI interface - Part2

Updated ACPI address calculation API

Hsd-es-id: 14015777102
Original commit date: Tue Jun 14 17:40:38 2022 -0700
Change-Id: I3f5955de2744f8ddac6c298edc53271cad1102e6
Original commit hash: 29fc7a1a2c48a865ddf7a9ef34a66639d92c1edb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdRaid.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl

================================================================================ 
Commit: d132bb5044e6b00f39db8260a765439be655db17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:45 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2254_00

Hsd-es-id: N/A
Original commit date: Thu Jun 16 11:57:47 2022 -0700
Original commit hash: 38ed87150e0dfdfcdff7110bed3d5f6d8a1312c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a32cb6ffeb851396a73baec35efaf7839c02aa08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:42 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-S] [Simics_WA] Load Defaults causing BSOD

-Disable VMD and VMD Global Mapping by default.
-Disable EnableHwp

Hsd-es-id: 22015159042
Original commit date: Fri Jun 3 08:52:41 2022 -0700
Change-Id: Ibfccfabebcace7e066af213ba06eece7a7e86e9d
Original commit hash: 0e5bf6310197fe334997083ff409d7cfd7026765

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: b0dffe6942230a3bf30ca8a0c5078bb218bb8fca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:35 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL/ARL] Update and correct some info in mCpuSkuInfo table.

Update and correct some info in mCpuSkuInfo table for MTL/ARL.

Hsd-es-id: 15011393038
Original commit date: Wed Jun 15 12:21:38 2022 +0800
Change-Id: Ie72fa66dbf698fdd24e19b306d0b835266755b84
Original commit hash: 323ec6e8b97391978f27a334ec51fb558a5236f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 598fd6655489e91876c1aa4971d5549a4ef8fcc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:31 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL/ARL] Refactor the definitions of SA DID0

Refactor the definitions of SA DID0 for MTL/ARL according to "Table: MTL
Device ID 0"

Hsd-es-id: 15011393038
Original commit date: Wed Jun 15 11:14:27 2022 +0800
Change-Id: Icc0ec3f7203fadec8bf8e95742485cfffcbc0803
Original commit hash: 456f01a14714ff5f2f41098692dfd7554bc87d9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h

================================================================================ 
Commit: 099d3e1018a14a2b9b26b855a6e59c713b0bb6e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:28 2022 -0700 
-------------------------------------------------------------------------------- 
Code Clean up

Hsd-es-id: 14016925341
Original commit date: Thu Jun 16 14:54:36 2022 +0800
Change-Id: I4c245c1556ff2a5491ea233b5329b12257ac6e52
Original commit hash: 090605d58b74fe47e5189cddf29a59ce92eda6de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c

================================================================================ 
Commit: 92d13db42b25617a157a0273b3be78990c9994f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:04 2022 -0700 
-------------------------------------------------------------------------------- 
AhciPciHcPei: Fix the incorrect check

AHCI host controller will be not a PCI bridge,
so remove the incorrect check for AHCI is PCI bridge or not.

Hsd-es-id: 18022561177
Original commit date: Thu Jun 16 11:12:15 2022 +0800
Change-Id: I1a54513c33029e4900d8b065061c89ee734e4eea
Original commit hash: b57309613f723ea18c1d3b8267c54076236e230b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/AhciPciHcPei/AhciPciHcPei.c

================================================================================ 
Commit: 83cc8e8eb5883545dad96e48896840ae0d898337 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:12:01 2022 -0700 
-------------------------------------------------------------------------------- 
TCSS support: MTL S with UDIMM DDR5 RVP board -- Set right PD Type (TI PD)

Hsd-es-id: 15011396892
Original commit date: Wed Jun 15 17:19:35 2022 +0800
Change-Id: If5fcec3f42289a14e3a84651aa6953f86426ee49
Original commit hash: 436babc51bf4922bc1ea85ccf626f8b514786c68

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSimics.dsc

================================================================================ 
Commit: 390377a041751d7de66ff5812051276264e8da1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:57 2022 -0700 
-------------------------------------------------------------------------------- 
Code Clean up

Hsd-es-id: 15011405526
Original commit date: Thu Jun 16 11:44:46 2022 +0800
Change-Id: I8c2520cc1a51b9e61484402a23a54a63c3e3d0b3
Original commit hash: fcc16b84ebb9f4eaf24fa3106f871865ff2e8695

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEse.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/Protocol/MebxProtocol.h
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 4c5d1df05e246f8a76d0f16bb14d89715094a897 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:53 2022 -0700 
-------------------------------------------------------------------------------- 
FSP_TEMP_RAM_INIT call must follow X64 Calling Convention

1. Boot loader must setup Hard code stack only for Return address and pass FSP T UPD Data pointer using RCX.
2. FSP T Implementation must consume the Input parameter from RCX.

FSP T UPD is passed as input parameter to FSP T Temp Ram Init API.
Our Previous Implementation for ia32 pass this parameter using Hard Coded Stack.
Previous implementation save this stack pointer in ymm6 and SecGetFsptApiParameter reads this from ymm6.
caller of this API needs to + 4 bytes to the pointer to get the FSP T UPD pointer.

New implementation :
FSP T UPD (input parameter for FSP T Temp Ram Init API) is passed using RCX as per the X64 Calling Convention (only for X64 PEI).
so,
In X64, we save the UPD pointer directly into ymm10 and SecGetFsptApiParameter reads this from ymm10.
in IA32, we save stack pointer in ymm6 and add 4 to it to retrieve UPD Pointer.

summary : Now for both IA32 and X64, SecGetFsptApiParameter directly returns UPD pointer.

Hsd-es-id: 16016851083
Original commit date: Mon May 30 15:56:48 2022 +0530
Change-Id: I218cbff24e85829d5f667f9e0088632940fe3902
Original commit hash: 0f0dff783a33da74f4f1917e5dbed7564911d7e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLib.c
ClientOneSiliconPkg/Library/SecGetFsptApiParameterLib/Ia32/SecGetFsptApiParameter.nasm
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c

================================================================================ 
Commit: 458d06d2bc24b2224b3ba569b8c40978b81625b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:46 2022 -0700 
-------------------------------------------------------------------------------- 
NOC Exclusion range programming to keep outside of Restricted code

BIOS needs to move programming NOC exclusion range outside of restricted code.

Hsd-es-id: 16016998197
Original commit date: Tue Jun 14 21:12:30 2022 +0530
Change-Id: I6884f6d9720244fc9f3c265c4195144e6d5809ea
Original commit hash: 59b8b92faaa9113380bb1b9dbc6fcbd3236570b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiHostBridgeInitLib.h

================================================================================ 
Commit: 1732472a51dde72ec21be8d4549ed83fddeb67d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:43 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL-P][SOC M/P][PO]: BIOS missing RxL0s exit Gen1/2 FTS timeout extension (lphycp4.rxl0seg12ftse) setting

program lphycp4.rxl0seg12ftse = 0x2

Hsd-es-id: <HSD-ES bug/ise id>
Original commit date: Fri Jun 10 02:18:01 2022 +0530
Change-Id: Icfd1bc6fe00f9c00a19ddc2f994f8cb25be5d438
Original commit hash: 4445d26475b3969e87f201bbfdc847d343767a1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 14094ab2fc78e6a97de5cc563ab4d8ddbf15c585 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:39 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2253_01

Hsd-es-id: N/A
Original commit date: Wed Jun 15 21:33:48 2022 -0700
Original commit hash: b6c461da2c589115502fad181b72105d3f145531

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 96e7bec6d600d3057c2dc5dad10b344f41be170b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:33 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github CI Increment BIOS Major Version (2253_00) and reset Minor Version to 0

Wed Jun 15 20:23:49 2022 -0700
Original commit date: Wed Jun 15 20:23:49 2022 -0700
Original commit hash: e15dcac806b73e3711dd1df026e47d4585a75273

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 1b5b77f7feba284068bb6715534c92dcada8dabb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:11:26 2022 -0700 
-------------------------------------------------------------------------------- 
[MTL][TCSS]remove WA Skip D3Cold when TBT is in disconnected state

Removed the changes related to skip D3Cold when TBT is in disconnected state

Hsd-es-id: 16016714214
Original commit date: Thu May 26 14:30:31 2022 -0700
Change-Id: I1ce1e818b9963617d52d10b305e31040935380ab
Original commit hash: 47e262a4743da37158383bfea325a19243d55dd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 1f92d6202d69f8d2ac1bf2aa95c48f1838cd9ae8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jul 28 17:09:09 2022 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Daily Build Updating Version/ID for meteorlake:

	MeteorLake_2253_00

Hsd-es-id: N/A
Original commit date: Wed Jun 15 14:38:56 2022 -0700
Original commit hash: 269a677bcab96391037ee9a2bcd61da55bded1c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/HostBridgeCfgRegsMtlS.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/IocMchBarRegsMtlS.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.inf
ClientOneSiliconPkg/IncludePrivate/IpCsi.h
ClientOneSiliconPkg/IncludePrivate/IpWrapperBaseTypes.h
ClientOneSiliconPkg/IncludePrivate/IpWrapperCntxtInfo.h
ClientOneSiliconPkg/IncludePrivate/Library/IpWrapper.h
ClientOneSiliconPkg/IncludePrivate/Library/IpWrapperDeprecated.h
ClientOneSiliconPkg/IncludePrivate/Library/IpWrapperOptional.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLibNull/DxeAmtHeciLibNull.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLibNull/DxeAmtHeciLibNull.inf
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcieConfig.h
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.c
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.inf
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
