{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672741713102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672741713103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 13:28:32 2023 " "Processing started: Tue Jan 03 13:28:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672741713103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672741713103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CypherDetector -c CypherDetector " "Command: quartus_map --read_settings_files=on --write_settings_files=off CypherDetector -c CypherDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672741713103 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672741713502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cypherdetector.v 2 2 " "Found 2 design units, including 2 entities, in source file cypherdetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 CypherDetector " "Found entity 1: CypherDetector" {  } { { "CypherDetector.v" "" { Text "D:/Okul/Homework/331/BonusHW/CypherDetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672741713552 ""} { "Info" "ISGN_ENTITY_NAME" "2 reversed " "Found entity 2: reversed" {  } { { "CypherDetector.v" "" { Text "D:/Okul/Homework/331/BonusHW/CypherDetector.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672741713552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672741713552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "control.v" "" { Text "D:/Okul/Homework/331/BonusHW/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1672741713554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "check CHECK control.v(8) " "Verilog HDL Declaration information at control.v(8): object \"check\" differs only in case from object \"CHECK\" in the same scope" {  } { { "control.v" "" { Text "D:/Okul/Homework/331/BonusHW/control.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1672741713554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/Okul/Homework/331/BonusHW/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672741713555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672741713555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Okul/Homework/331/BonusHW/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672741713556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672741713556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cypherdetectortb.v 1 1 " "Found 1 design units, including 1 entities, in source file cypherdetectortb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CypherDetectorTB " "Found entity 1: CypherDetectorTB" {  } { { "CypherDetectorTB.v" "" { Text "D:/Okul/Homework/331/BonusHW/CypherDetectorTB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672741713560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672741713560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CypherDetectorTB " "Elaborating entity \"CypherDetectorTB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672741713587 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock CypherDetectorTB.v(18) " "Verilog HDL warning at CypherDetectorTB.v(18): assignments to clock create a combinational loop" {  } { { "CypherDetectorTB.v" "" { Text "D:/Okul/Homework/331/BonusHW/CypherDetectorTB.v" 18 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1672741713588 "|CypherDetectorTB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CypherDetector CypherDetector:cd0 " "Elaborating entity \"CypherDetector\" for hierarchy \"CypherDetector:cd0\"" {  } { { "CypherDetectorTB.v" "cd0" { Text "D:/Okul/Homework/331/BonusHW/CypherDetectorTB.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672741713595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reversed CypherDetector:cd0\|reversed:r " "Elaborating entity \"reversed\" for hierarchy \"CypherDetector:cd0\|reversed:r\"" {  } { { "CypherDetector.v" "r" { Text "D:/Okul/Homework/331/BonusHW/CypherDetector.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672741713598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath CypherDetector:cd0\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"CypherDetector:cd0\|datapath:d0\"" {  } { { "CypherDetector.v" "d0" { Text "D:/Okul/Homework/331/BonusHW/CypherDetector.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672741713599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control CypherDetector:cd0\|control:c0 " "Elaborating entity \"control\" for hierarchy \"CypherDetector:cd0\|control:c0\"" {  } { { "CypherDetector.v" "c0" { Text "D:/Okul/Homework/331/BonusHW/CypherDetector.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672741713602 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(96) " "Verilog HDL Case Statement warning at control.v(96): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "D:/Okul/Homework/331/BonusHW/control.v" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1672741713603 "|CypherDetectorTB|CypherDetector:cd0|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(96) " "Verilog HDL Case Statement information at control.v(96): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "D:/Okul/Homework/331/BonusHW/control.v" 96 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1672741713603 "|CypherDetectorTB|CypherDetector:cd0|control:c0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "CypherDetectorTB.v" "clock" { Text "D:/Okul/Homework/331/BonusHW/CypherDetectorTB.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1672741713619 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1672741713619 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1672741713975 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Okul/Homework/331/BonusHW/output_files/CypherDetector.map.smsg " "Generated suppressed messages file D:/Okul/Homework/331/BonusHW/output_files/CypherDetector.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1672741714000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672741714077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672741714077 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d " "No output dependent on input pin \"d\"" {  } { { "CypherDetectorTB.v" "" { Text "D:/Okul/Homework/331/BonusHW/CypherDetectorTB.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672741714095 "|CypherDetectorTB|d"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1672741714095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672741714096 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672741714096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672741714096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672741714111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 13:28:34 2023 " "Processing ended: Tue Jan 03 13:28:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672741714111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672741714111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672741714111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672741714111 ""}
