<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
   <endaddress preferredWidth="113" />
   <tags preferredWidth="55" />
   <inputclock preferredWidth="206" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1920" height="945" x="0" y="95" />
 <hdlexample language="VERILOG" />
</preferences>
