

================================================================
== Vivado HLS Report for 'Block_Mat_exit73_pro'
================================================================
* Date:           Thu Apr 23 12:10:44 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fast
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.401 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      1|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     21|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       3|     22|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done                       |   3|          2|    1|          2|
    |real_start                    |   3|          2|    1|          2|
    |src_cols_cast2_out_out_blk_n  |   3|          2|    1|          2|
    |src_mat_cols_out_blk_n        |   3|          2|    1|          2|
    |src_mat_rows_out_blk_n        |   3|          2|    1|          2|
    |src_rows_cast1_out_out_blk_n  |   3|          2|    1|          2|
    |threshold_out_blk_n           |   3|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  21|         14|    7|         14|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|start_out                      | out |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|start_write                    | out |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|src_rows                       |  in |   32|   ap_none  |        src_rows        |    scalar    |
|src_cols                       |  in |   32|   ap_none  |        src_cols        |    scalar    |
|threshold                      |  in |   32|   ap_none  |        threshold       |    scalar    |
|src_mat_rows_out_din           | out |   32|   ap_fifo  |    src_mat_rows_out    |    pointer   |
|src_mat_rows_out_full_n        |  in |    1|   ap_fifo  |    src_mat_rows_out    |    pointer   |
|src_mat_rows_out_write         | out |    1|   ap_fifo  |    src_mat_rows_out    |    pointer   |
|src_mat_cols_out_din           | out |   32|   ap_fifo  |    src_mat_cols_out    |    pointer   |
|src_mat_cols_out_full_n        |  in |    1|   ap_fifo  |    src_mat_cols_out    |    pointer   |
|src_mat_cols_out_write         | out |    1|   ap_fifo  |    src_mat_cols_out    |    pointer   |
|src_rows_cast1_out_out_din     | out |   12|   ap_fifo  | src_rows_cast1_out_out |    pointer   |
|src_rows_cast1_out_out_full_n  |  in |    1|   ap_fifo  | src_rows_cast1_out_out |    pointer   |
|src_rows_cast1_out_out_write   | out |    1|   ap_fifo  | src_rows_cast1_out_out |    pointer   |
|src_cols_cast2_out_out_din     | out |   12|   ap_fifo  | src_cols_cast2_out_out |    pointer   |
|src_cols_cast2_out_out_full_n  |  in |    1|   ap_fifo  | src_cols_cast2_out_out |    pointer   |
|src_cols_cast2_out_out_write   | out |    1|   ap_fifo  | src_cols_cast2_out_out |    pointer   |
|threshold_out_din              | out |   32|   ap_fifo  |      threshold_out     |    pointer   |
|threshold_out_full_n           |  in |    1|   ap_fifo  |      threshold_out     |    pointer   |
|threshold_out_write            | out |    1|   ap_fifo  |      threshold_out     |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

