User-defined configuration file (inter.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 256KB
Data Width : 512Bits (64Bytes)

Searching for the best solution that is optimized for read latency ...

=============
CONFIGURATION
=============
Bank Organization: 4 x 4
 - Row Activation   : 1 / 4
 - Column Activation: 4 / 4
Mat Organization: 2 x 2
 - Row Activation   : 1 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 128 Columns
Mux Level:
 - Senseamp Mux      : 2
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.046mm x 364.327um = 381243.450um^2
 |--- Mat Area      = 261.608um x 91.082um = 23827.716um^2   (82.239%)
 |--- Subarray Area = 125.584um x 45.541um = 5719.208um^2   (85.658%)
 |--- Subarray Buffer Area = 2.621um x 140.544um = 368.366um^2
 - Area Efficiency = 82.239%
Timing:
 -  Read Latency = 371.533ps
 |--- H-Tree Latency = 72.477ps
 |--- Mat Latency    = 299.056ps
    |--- Predecoder Latency = 90.018ps
    |--- Subarray Latency   = 209.039ps
       |--- Row Decoder Latency = 80.964ps
       |--- Bitline Latency     = 119.512ps
       |--- Senseamp Latency    = 2.269ps
       |--- Mux Latency         = 6.293ps
       |--- Precharge Latency   = 191.496ps
 - Write Latency = 335.295ps
 |--- H-Tree Latency = 36.238ps
 |--- Mat Latency    = 299.056ps
    |--- Predecoder Latency = 90.018ps
    |--- Subarray Latency   = 209.039ps
       |--- Row Decoder Latency = 80.964ps
       |--- Charge Latency      = 130.823ps
- Subarray Buf R/W Latency  = 43.000ps
- Subarray Buf XOR Latency  = 381.000ps
 - Read Bandwidth  = 200.269GB/s
 - Write Bandwidth = 306.163GB/s
Power:
 -  Read Dynamic Energy = 99.574pJ
 |--- H-Tree Read Dynamic Energy = 88.361pJ
 |--- Mat Dynamic Energy    = 2.803pJ per mat
    |--- Predecoder Dynamic Energy = 0.116pJ
    |--- Subarray Dynamic Energy   = 1.344pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.031pJ
       |--- Mux Decoder Dynamic Energy = 0.072pJ
       |--- Senseamp Dynamic Energy    = 0.040pJ
       |--- Mux Dynamic Energy         = 0.045pJ
       |--- Precharge Dynamic Energy   = 0.111pJ
 - Write Dynamic Energy = 94.185pJ
 |--- H-Tree Write Dynamic Energy = 88.361pJ
 |--- Mat Dynamic Energy    = 1.456pJ per mat
    |--- Predecoder Dynamic Energy = 0.116pJ
    |--- Subarray Dynamic Energy   = 0.670pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.031pJ
       |--- Mux Decoder Dynamic Energy = 0.072pJ
       |--- Mux Dynamic Energy         = 0.045pJ
- Subarray Buf R/W Energy = 0.000pJ
- Subarray Buf XOR Energy = 0.000pJ
 - Leakage Power = 506.186mW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 31.637mW per mat

Finished!
