{"vcs1":{"timestamp_begin":1747913863.569190020, "rt":13.23, "ut":13.41, "st":0.66}}
{"vcselab":{"timestamp_begin":1747913876.874524620, "rt":0.41, "ut":0.30, "st":0.10}}
{"link":{"timestamp_begin":1747913877.342238942, "rt":0.46, "ut":0.24, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747913862.908522332}
{"VCS_COMP_START_TIME": 1747913862.908522332}
{"VCS_COMP_END_TIME": 1747913877.942802444}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 615620}}
{"vcselab": {"peak_mem": 183884}}
