{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/system_ila_0/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "CD4C83C823A6596D99AD09BE1335C6B0",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 4,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arprot[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arprot[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 4,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awprot[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awprot[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_bresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_bresp[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_bresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[31]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[30]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[29]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[28]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[27]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[26]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[25]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[24]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[23]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[22]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[21]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[20]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[19]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[18]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[17]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[16]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[15]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[14]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[13]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[12]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[11]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[10]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[9]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[8]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[7]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[6]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[5]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rresp[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[31]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[30]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[29]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[28]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[27]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[26]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[25]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[24]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[23]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[22]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[21]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[20]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[19]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[18]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[17]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[16]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[15]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[14]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[13]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[12]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[11]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[10]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[9]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[8]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[7]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[6]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[5]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXI",
                                "vlnv": "xilinx.com:interface:aximm:1.0",
                                "connectedBus": "microblaze_0_axi_periph_M04_AXI",
                                "protocol": "AXI4LITE",
                                "port_maps": [
                                    {
                                        "logical_port": "ARADDR",
                                        "physical_pin": {
                                            "id": 1,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 5
                                        }
                                    },
                                    {
                                        "logical_port": "ARPROT",
                                        "physical_pin": {
                                            "id": 2,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARREADY",
                                        "physical_pin": {
                                            "id": 16,
                                            "name": "probe16",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARVALID",
                                        "physical_pin": {
                                            "id": 16,
                                            "name": "probe16",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWADDR",
                                        "physical_pin": {
                                            "id": 4,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 5
                                        }
                                    },
                                    {
                                        "logical_port": "AWPROT",
                                        "physical_pin": {
                                            "id": 5,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWREADY",
                                        "physical_pin": {
                                            "id": 13,
                                            "name": "probe13",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWVALID",
                                        "physical_pin": {
                                            "id": 13,
                                            "name": "probe13",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BREADY",
                                        "physical_pin": {
                                            "id": 15,
                                            "name": "probe15",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BRESP",
                                        "physical_pin": {
                                            "id": 7,
                                            "name": "probe7",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "BVALID",
                                        "physical_pin": {
                                            "id": 15,
                                            "name": "probe15",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RDATA",
                                        "physical_pin": {
                                            "id": 9,
                                            "name": "probe9",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "RREADY",
                                        "physical_pin": {
                                            "id": 17,
                                            "name": "probe17",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RRESP",
                                        "physical_pin": {
                                            "id": 10,
                                            "name": "probe10",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "RVALID",
                                        "physical_pin": {
                                            "id": 17,
                                            "name": "probe17",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WDATA",
                                        "physical_pin": {
                                            "id": 11,
                                            "name": "probe11",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "WREADY",
                                        "physical_pin": {
                                            "id": 14,
                                            "name": "probe14",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WSTRB",
                                        "physical_pin": {
                                            "id": 12,
                                            "name": "probe12",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "WVALID",
                                        "physical_pin": {
                                            "id": 14,
                                            "name": "probe14",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23E7D65A79BC59F7BC47406C1714DFAE",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga1_top_0/decode_done",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga1_top_0/dm_decode_enable",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga1_top_0/fetch_enable",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga1_top_0/inst/fsm_1/FSM_onehot_state[0]_i_1_n_0",
                                        "isBus": false,
                                        "parentNetId": 94
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga1_top_0/inst/fsm_1/FSM_onehot_state[1]_i_1_n_0",
                                        "isBus": false,
                                        "parentNetId": 95
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga1_top_0/inst/fsm_1/FSM_onehot_state[2]_i_1_n_0",
                                        "isBus": false,
                                        "parentNetId": 96
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga1_top_0/inst/fsm_1/FSM_onehot_state[3]_i_1_n_0",
                                        "isBus": false,
                                        "parentNetId": 97
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 94,
                        "name": "design_1_i/fpga1_top_0/inst/fsm_1/FSM_onehot_state[0]_i_1_n_0",
                        "state_reg": [
                            {
                                "name": "design_1_i/fpga1_top_0/inst/fsm_1/FSM_onehot_state_reg[0]",
                                "states": [
                                    {
                                        "name": "S_SEND",
                                        "val": "1000"
                                    },
                                    {
                                        "name": "S_WAIT",
                                        "val": "0001"
                                    },
                                    {
                                        "name": "S_FETCH",
                                        "val": "0010"
                                    },
                                    {
                                        "name": "S_DECODE",
                                        "val": "0100"
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "id": 95,
                        "name": "design_1_i/fpga1_top_0/inst/fsm_1/FSM_onehot_state[1]_i_1_n_0",
                        "state_reg": [
                            {
                                "name": "design_1_i/fpga1_top_0/inst/fsm_1/FSM_onehot_state_reg[1]",
                                "states": [
                                    {
                                        "name": "S_SEND",
                                        "val": "1000"
                                    },
                                    {
                                        "name": "S_WAIT",
                                        "val": "0001"
                                    },
                                    {
                                        "name": "S_FETCH",
                                        "val": "0010"
                                    },
                                    {
                                        "name": "S_DECODE",
                                        "val": "0100"
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "id": 96,
                        "name": "design_1_i/fpga1_top_0/inst/fsm_1/FSM_onehot_state[2]_i_1_n_0",
                        "state_reg": [
                            {
                                "name": "design_1_i/fpga1_top_0/inst/fsm_1/FSM_onehot_state_reg[2]",
                                "states": [
                                    {
                                        "name": "S_SEND",
                                        "val": "1000"
                                    },
                                    {
                                        "name": "S_WAIT",
                                        "val": "0001"
                                    },
                                    {
                                        "name": "S_FETCH",
                                        "val": "0010"
                                    },
                                    {
                                        "name": "S_DECODE",
                                        "val": "0100"
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "id": 97,
                        "name": "design_1_i/fpga1_top_0/inst/fsm_1/FSM_onehot_state[3]_i_1_n_0",
                        "state_reg": [
                            {
                                "name": "design_1_i/fpga1_top_0/inst/fsm_1/FSM_onehot_state_reg[3]",
                                "states": [
                                    {
                                        "name": "S_SEND",
                                        "val": "1000"
                                    },
                                    {
                                        "name": "S_WAIT",
                                        "val": "0001"
                                    },
                                    {
                                        "name": "S_FETCH",
                                        "val": "0010"
                                    },
                                    {
                                        "name": "S_DECODE",
                                        "val": "0100"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}