--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -ise craps0.ise -intstyle
ise -l 3 -s 5 -xml craps0 craps0.ncd -o craps0.twr craps0.pcf -ucf Nexys.ucf

Design file:              craps0.ncd
Physical constraint file: craps0.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             summary report, limited to 0 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
astb        |    3.786(R)|    0.644(R)|mclk_BUFGP        |   0.000|
dstb        |    3.408(R)|    0.582(R)|mclk_BUFGP        |   0.000|
pdb<0>      |    2.555(R)|    0.630(R)|mclk_BUFGP        |   0.000|
pdb<1>      |    2.577(R)|    0.711(R)|mclk_BUFGP        |   0.000|
pdb<2>      |    2.577(R)|    0.814(R)|mclk_BUFGP        |   0.000|
pdb<3>      |    2.612(R)|    1.147(R)|mclk_BUFGP        |   0.000|
pdb<4>      |    2.606(R)|    1.308(R)|mclk_BUFGP        |   0.000|
pdb<5>      |    2.613(R)|    0.965(R)|mclk_BUFGP        |   0.000|
pdb<6>      |    2.593(R)|    0.731(R)|mclk_BUFGP        |   0.000|
pdb<7>      |    2.593(R)|    0.954(R)|mclk_BUFGP        |   0.000|
pwr         |    3.813(R)|    0.708(R)|mclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
pdb<0>      |   12.331(R)|mclk_BUFGP        |   0.000|
pdb<1>      |   12.796(R)|mclk_BUFGP        |   0.000|
pdb<2>      |   13.922(R)|mclk_BUFGP        |   0.000|
pdb<3>      |   13.594(R)|mclk_BUFGP        |   0.000|
pdb<4>      |   12.472(R)|mclk_BUFGP        |   0.000|
pdb<5>      |   12.013(R)|mclk_BUFGP        |   0.000|
pdb<6>      |   11.747(R)|mclk_BUFGP        |   0.000|
pdb<7>      |   12.043(R)|mclk_BUFGP        |   0.000|
pwait       |    8.883(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    5.289|         |         |    1.585|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
astb           |pdb<0>         |    9.685|
astb           |pdb<1>         |    8.123|
astb           |pdb<2>         |    9.606|
astb           |pdb<3>         |    8.907|
astb           |pdb<4>         |    8.994|
astb           |pdb<5>         |    8.636|
astb           |pdb<6>         |    9.204|
astb           |pdb<7>         |    9.495|
btn<0>         |pdb<5>         |   12.033|
pwr            |pdb<0>         |    7.762|
pwr            |pdb<1>         |    8.007|
pwr            |pdb<2>         |    7.307|
pwr            |pdb<3>         |    6.973|
pwr            |pdb<4>         |    7.964|
pwr            |pdb<5>         |    7.982|
pwr            |pdb<6>         |    8.451|
pwr            |pdb<7>         |    8.452|
---------------+---------------+---------+


Analysis completed Wed Dec 07 16:52:59 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 185 MB



