

================================================================
== Vitis HLS Report for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Wed Jul  5 23:25:25 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14340|    14340|  0.143 ms|  0.143 ms|  14340|  14340|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |    14338|    14338|        10|          7|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 7, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 13 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 14 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i_3"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %sum"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = load i12 %i_3" [../include/stdCpt.hpp:21]   --->   Operation 18 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.99ns)   --->   "%icmp_ln21 = icmp_eq  i12 %i, i12 2048" [../include/stdCpt.hpp:21]   --->   Operation 20 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%add_ln21 = add i12 %i, i12 1" [../include/stdCpt.hpp:21]   --->   Operation 22 'add' 'add_ln21' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split14.i, void %_Z14computeAveragePdi.exit.i.preheader.exitStub" [../include/stdCpt.hpp:21]   --->   Operation 23 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_3_cast_i = zext i12 %i" [../include/stdCpt.hpp:21]   --->   Operation 24 'zext' 'i_3_cast_i' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%RRi_addr = getelementptr i64 %RRi, i64 0, i64 %i_3_cast_i" [../include/stdCpt.hpp:22]   --->   Operation 25 'getelementptr' 'RRi_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%RRi_load = load i11 %RRi_addr" [../include/stdCpt.hpp:22]   --->   Operation 26 'load' 'RRi_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln21 = store i12 %add_ln21, i12 %i_3" [../include/stdCpt.hpp:21]   --->   Operation 27 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%RRi_load = load i11 %RRi_addr" [../include/stdCpt.hpp:22]   --->   Operation 28 'load' 'RRi_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [../include/stdCpt.hpp:22]   --->   Operation 29 'load' 'sum_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 30 [7/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %RRi_load" [../include/stdCpt.hpp:22]   --->   Operation 30 'dadd' 'sum_1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sum_load_3 = load i64 %sum"   --->   Operation 40 'load' 'sum_load_3' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_3"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 31 [6/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %RRi_load" [../include/stdCpt.hpp:22]   --->   Operation 31 'dadd' 'sum_1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 32 [5/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %RRi_load" [../include/stdCpt.hpp:22]   --->   Operation 32 'dadd' 'sum_1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 33 [4/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %RRi_load" [../include/stdCpt.hpp:22]   --->   Operation 33 'dadd' 'sum_1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 34 [3/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %RRi_load" [../include/stdCpt.hpp:22]   --->   Operation 34 'dadd' 'sum_1' <Predicate = (!icmp_ln21)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 35 [2/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %RRi_load" [../include/stdCpt.hpp:22]   --->   Operation 35 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 36 [1/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %RRi_load" [../include/stdCpt.hpp:22]   --->   Operation 36 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.58>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../include/stdCpt.hpp:17]   --->   Operation 37 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln22 = store i64 %sum_1, i64 %sum" [../include/stdCpt.hpp:22]   --->   Operation 38 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.58ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ../include/stdCpt.hpp:21) on local variable 'i' [9]  (0 ns)
	'getelementptr' operation ('RRi_addr', ../include/stdCpt.hpp:22) [19]  (0 ns)
	'load' operation ('RRi_load', ../include/stdCpt.hpp:22) on array 'RRi' [20]  (3.25 ns)
	blocking operation 0.324 ns on control path)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('RRi_load', ../include/stdCpt.hpp:22) on array 'RRi' [20]  (3.25 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'load' operation ('sum_load', ../include/stdCpt.hpp:22) on local variable 'sum' [16]  (0 ns)
	'dadd' operation ('sum', ../include/stdCpt.hpp:22) [21]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', ../include/stdCpt.hpp:22) [21]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', ../include/stdCpt.hpp:22) [21]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', ../include/stdCpt.hpp:22) [21]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', ../include/stdCpt.hpp:22) [21]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', ../include/stdCpt.hpp:22) [21]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', ../include/stdCpt.hpp:22) [21]  (7.3 ns)

 <State 10>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' [23]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
