diff --git a/src/freedreno/ir3/ir3_cse.c b/src/freedreno/ir3/ir3_cse.c
index 1234567..789abcd 100644
--- a/src/freedreno/ir3/ir3_cse.c
+++ b/src/freedreno/ir3/ir3_cse.c
@@ -XXX,XX +XXX,XX @@
 /* Enhanced CSE for modern Adreno GPUs and emulation */
+static bool aggressive_cse_enabled = false;
+
 static bool
 instr_can_cse_enhanced(const struct ir3_instruction *instr)
 {
+    if (!aggressive_cse_enabled)
+        return instr_can_cse_default(instr);
+
     if (!instr || !instr->dsts[0])
         return false;
 
@@ -XXX,XX +XXX,XX @@
     switch (instr->opc) {
     case OPC_MOV:
     case OPC_META_COLLECT:
+    case OPC_MAD_F32:
+    case OPC_ADD_F32:
+    case OPC_MUL_F32:
+    case OPC_MAX_F32:
+    case OPC_MIN_F32:
+    case OPC_SLT_F32:
+    case OPC_SGE_F32:
         return true;
     default:
         return false;
     }
 }
+
+void ir3_enable_aggressive_cse(bool enable)
+{
+    aggressive_cse_enabled = enable;
+    if (enable)
+        debug_printf("Aggressive CSE enabled for emulation\n");
+}
