/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module ram_simple_dp_synch_undefined_collision_1024x32(clk, we, re, read_addr, write_addr, din, dout);
  output [31:0] dout;
  input re;
  input [9:0] read_addr;
  input we;
  input clk;
  input [9:0] write_addr;
  input [31:0] din;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1230 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1229 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1228 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1227 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1226 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1225 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1224 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1223 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1222 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1221 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1220 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1219 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1218 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1217 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1216 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1215 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1214 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1213 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1212 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1211 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1210 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1209 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1208 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1207 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1206 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1205 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1204 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1203 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1202 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1201 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1200 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1199 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1198 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1197 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1196 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1195 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1194 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1193 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1192 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1191 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1190 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1189 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1188 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1187 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1186 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1185 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1184 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1183 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1182 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1181 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1180 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1179 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1178 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1177 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1176 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:2.11-2.14" *)
  wire \$auto$rs_design_edit.cc:1091:execute$1232.clk ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:3.28-3.38" *)
  wire [9:0] \$auto$rs_design_edit.cc:1091:execute$1232.write_addr ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:2.16-2.18" *)
  wire \$auto$rs_design_edit.cc:1091:execute$1232.we ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:3.17-3.26" *)
  wire [9:0] \$auto$rs_design_edit.cc:1091:execute$1232.read_addr ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:2.20-2.22" *)
  wire \$auto$rs_design_edit.cc:1091:execute$1232.re ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:5.23-5.27" *)
  wire [31:0] \$auto$rs_design_edit.cc:1091:execute$1232.dout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:4.18-4.21" *)
  wire [31:0] \$auto$rs_design_edit.cc:1091:execute$1232.din ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$we ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$re ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$clkbufmap.cc:298:execute$1054 ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[8] ;
  wire \$iopadmap$dout[8] ;
  wire \$iopadmap$dout[9] ;
  wire \$iopadmap$dout[10] ;
  wire \$iopadmap$dout[11] ;
  wire \$iopadmap$dout[12] ;
  wire \$iopadmap$dout[13] ;
  wire \$iopadmap$dout[14] ;
  wire \$iopadmap$dout[15] ;
  wire \$iopadmap$dout[16] ;
  wire \$iopadmap$dout[17] ;
  wire \$iopadmap$dout[18] ;
  wire \$iopadmap$dout[19] ;
  wire \$iopadmap$dout[20] ;
  wire \$iopadmap$dout[21] ;
  wire \$iopadmap$dout[22] ;
  wire \$iopadmap$dout[23] ;
  wire \$iopadmap$dout[24] ;
  wire \$iopadmap$dout[25] ;
  wire \$iopadmap$dout[26] ;
  wire \$iopadmap$dout[27] ;
  wire \$iopadmap$dout[28] ;
  wire \$iopadmap$dout[29] ;
  wire \$iopadmap$dout[30] ;
  wire \$iopadmap$dout[31] ;
  wire \$iopadmap$read_addr[2] ;
  wire \$iopadmap$din[11] ;
  wire \$iopadmap$din[3] ;
  wire \$iopadmap$din[13] ;
  wire \$iopadmap$din[9] ;
  wire \$iopadmap$din[2] ;
  wire \$iopadmap$din[27] ;
  wire \$iopadmap$din[4] ;
  wire \$iopadmap$din[22] ;
  wire \$iopadmap$din[8] ;
  wire \$iopadmap$dout[1] ;
  wire \$iopadmap$din[31] ;
  wire \$iopadmap$dout[0] ;
  wire \$iopadmap$dout[2] ;
  wire \$iopadmap$read_addr[3] ;
  wire \$iopadmap$dout[3] ;
  wire \$iopadmap$din[20] ;
  wire \$iopadmap$dout[4] ;
  wire \$iopadmap$din[30] ;
  wire \$iopadmap$dout[7] ;
  wire \$iopadmap$read_addr[9] ;
  wire \$iopadmap$din[16] ;
  wire \$iopadmap$din[7] ;
  wire \$iopadmap$read_addr[1] ;
  wire \$iopadmap$din[28] ;
  wire \$iopadmap$write_addr[7] ;
  wire \$iopadmap$din[25] ;
  wire \$iopadmap$read_addr[6] ;
  wire \$iopadmap$write_addr[4] ;
  wire \$iopadmap$write_addr[3] ;
  wire \$iopadmap$write_addr[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:5.23-5.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:5.23-5.27" *)
  wire [31:0] dout;
  wire \$iopadmap$din[19] ;
  wire \$iopadmap$din[21] ;
  wire \$iopadmap$din[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:2.20-2.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:2.20-2.22" *)
  wire re;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:3.17-3.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:3.17-3.26" *)
  wire [9:0] read_addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:2.16-2.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:2.16-2.18" *)
  wire we;
  wire \$iopadmap$din[0] ;
  wire \$iopadmap$dout[5] ;
  wire \$iopadmap$read_addr[8] ;
  wire \$iopadmap$din[15] ;
  wire \$iopadmap$din[6] ;
  wire \$iopadmap$read_addr[0] ;
  wire \$auto$clkbufmap.cc:298:execute$1054 ;
  wire \$iopadmap$clk ;
  wire \$iopadmap$din[24] ;
  wire \$iopadmap$read_addr[5] ;
  wire \$iopadmap$write_addr[6] ;
  wire \$iopadmap$we ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:2.11-2.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:2.11-2.14" *)
  wire clk;
  wire \$iopadmap$read_addr[7] ;
  wire \$iopadmap$din[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:3.28-3.38" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:3.28-3.38" *)
  wire [9:0] write_addr;
  wire \$iopadmap$din[1] ;
  wire \$iopadmap$din[10] ;
  wire \$iopadmap$din[26] ;
  wire \$iopadmap$din[17] ;
  wire \$iopadmap$dout[6] ;
  wire \$iopadmap$din[5] ;
  wire \$iopadmap$din[29] ;
  wire \$iopadmap$din[23] ;
  wire \$iopadmap$read_addr[4] ;
  wire \$iopadmap$re ;
  wire \$iopadmap$write_addr[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:4.18-4.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/1111111111111111/Validation/RTL_testcases/Memory_Designs/ram_simple_dp_synch_undefined_collision_1024x32/EDA-2901/./rtl/ram_simple_dp_synch_undefined_collision_1024x32.v:4.18-4.21" *)
  wire [31:0] din;
  wire \$iopadmap$write_addr[8] ;
  wire \$iopadmap$din[12] ;
  wire \$iopadmap$write_addr[0] ;
  wire \$iopadmap$write_addr[1] ;
  wire \$iopadmap$write_addr[2] ;
  wire \$auto$rs_design_edit.cc:800:execute$1176 ;
  wire \$auto$rs_design_edit.cc:800:execute$1177 ;
  wire \$auto$rs_design_edit.cc:800:execute$1178 ;
  wire \$auto$rs_design_edit.cc:800:execute$1179 ;
  wire \$auto$rs_design_edit.cc:800:execute$1180 ;
  wire \$auto$rs_design_edit.cc:800:execute$1181 ;
  wire \$auto$rs_design_edit.cc:800:execute$1182 ;
  wire \$auto$rs_design_edit.cc:800:execute$1183 ;
  wire \$auto$rs_design_edit.cc:800:execute$1184 ;
  wire \$auto$rs_design_edit.cc:800:execute$1185 ;
  wire \$auto$rs_design_edit.cc:800:execute$1186 ;
  wire \$auto$rs_design_edit.cc:800:execute$1187 ;
  wire \$auto$rs_design_edit.cc:800:execute$1188 ;
  wire \$auto$rs_design_edit.cc:800:execute$1189 ;
  wire \$auto$rs_design_edit.cc:800:execute$1190 ;
  wire \$auto$rs_design_edit.cc:800:execute$1191 ;
  wire \$auto$rs_design_edit.cc:800:execute$1192 ;
  wire \$auto$rs_design_edit.cc:800:execute$1193 ;
  wire \$auto$rs_design_edit.cc:800:execute$1194 ;
  wire \$auto$rs_design_edit.cc:800:execute$1195 ;
  wire \$auto$rs_design_edit.cc:800:execute$1196 ;
  wire \$auto$rs_design_edit.cc:800:execute$1197 ;
  wire \$auto$rs_design_edit.cc:800:execute$1198 ;
  wire \$auto$rs_design_edit.cc:800:execute$1199 ;
  wire \$auto$rs_design_edit.cc:800:execute$1200 ;
  wire \$auto$rs_design_edit.cc:800:execute$1201 ;
  wire \$auto$rs_design_edit.cc:800:execute$1202 ;
  wire \$auto$rs_design_edit.cc:800:execute$1203 ;
  wire \$auto$rs_design_edit.cc:800:execute$1204 ;
  wire \$auto$rs_design_edit.cc:800:execute$1205 ;
  wire \$auto$rs_design_edit.cc:800:execute$1206 ;
  wire \$auto$rs_design_edit.cc:800:execute$1207 ;
  wire \$auto$rs_design_edit.cc:800:execute$1208 ;
  wire \$auto$rs_design_edit.cc:800:execute$1209 ;
  wire \$auto$rs_design_edit.cc:800:execute$1210 ;
  wire \$auto$rs_design_edit.cc:800:execute$1211 ;
  wire \$auto$rs_design_edit.cc:800:execute$1212 ;
  wire \$auto$rs_design_edit.cc:800:execute$1213 ;
  wire \$auto$rs_design_edit.cc:800:execute$1214 ;
  wire \$auto$rs_design_edit.cc:800:execute$1215 ;
  wire \$auto$rs_design_edit.cc:800:execute$1216 ;
  wire \$auto$rs_design_edit.cc:800:execute$1217 ;
  wire \$auto$rs_design_edit.cc:800:execute$1218 ;
  wire \$auto$rs_design_edit.cc:800:execute$1219 ;
  wire \$auto$rs_design_edit.cc:800:execute$1220 ;
  wire \$auto$rs_design_edit.cc:800:execute$1221 ;
  wire \$auto$rs_design_edit.cc:800:execute$1222 ;
  wire \$auto$rs_design_edit.cc:800:execute$1223 ;
  wire \$auto$rs_design_edit.cc:800:execute$1224 ;
  wire \$auto$rs_design_edit.cc:800:execute$1225 ;
  wire \$auto$rs_design_edit.cc:800:execute$1226 ;
  wire \$auto$rs_design_edit.cc:800:execute$1227 ;
  wire \$auto$rs_design_edit.cc:800:execute$1228 ;
  wire \$auto$rs_design_edit.cc:800:execute$1229 ;
  wire \$auto$rs_design_edit.cc:800:execute$1230 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[28] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[29] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[3] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[30] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[31] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[4] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[5] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[6] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[7] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[8] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[9] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.re  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1209 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.re ),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$re )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.read_addr  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1210 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.read_addr [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.read_addr_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1211 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.read_addr [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.read_addr_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1212 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.read_addr [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.read_addr_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1213 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.read_addr [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.read_addr_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1214 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.read_addr [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.read_addr_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1215 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.read_addr [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.read_addr_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1216 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.read_addr [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.read_addr_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1217 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.read_addr [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.read_addr_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1218 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.read_addr [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.read_addr_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1219 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.read_addr [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.we  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1220 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.we ),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$we )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.write_addr  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1221 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.write_addr [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.write_addr_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1222 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.write_addr [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.write_addr_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1223 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.write_addr [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.write_addr_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1224 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.write_addr [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.write_addr_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1225 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.write_addr [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.write_addr_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1226 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.write_addr [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.write_addr_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1227 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.write_addr [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.write_addr_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1228 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.write_addr [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.write_addr_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1229 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.write_addr [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.write_addr_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1230 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.write_addr [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$clkbufmap.cc:265:execute$1052  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$clkbufmap.cc:298:execute$1054 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1176 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1177 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1178 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1179 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1180 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1181 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1182 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1183 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1184 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1185 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [16]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1186 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [17]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1187 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [18]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[18] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1188 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [19]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[19] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1189 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_20  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1190 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [20]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[20] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_21  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1191 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [21]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[21] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_22  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1192 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [22]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[22] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_23  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1193 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [23]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[23] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_24  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1194 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [24]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[24] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_25  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1195 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [25]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[25] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_26  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1196 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [26]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[26] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_27  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1197 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [27]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[27] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_28  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1198 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [28]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[28] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_29  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1199 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [29]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[29] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1200 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_30  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1201 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [30]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[30] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_31  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1202 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [31]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[31] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1203 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1204 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1205 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1206 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1207 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.din_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1208 ),
    .I(\$auto$rs_design_edit.cc:1091:execute$1232.din [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[0] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[1] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[10] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[11] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[12] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[13] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[14] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[15] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[16] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[17] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[18] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[19] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[2] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[20] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[21] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[22] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[23] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[24] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[25] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[26] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$ram_simple_dp_synch_undefined_collision_1024x32.dout_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[27] ),
    .O(\$auto$rs_design_edit.cc:1091:execute$1232.dout [27])
  );
  fabric_ram_simple_dp_synch_undefined_collision_1024x32 \$auto$rs_design_edit.cc:1089:execute$1231  (
    .\$auto$rs_design_edit.cc:800:execute$1230 (\$auto$rs_design_edit.cc:800:execute$1230 ),
    .\$auto$rs_design_edit.cc:800:execute$1229 (\$auto$rs_design_edit.cc:800:execute$1229 ),
    .\$auto$rs_design_edit.cc:800:execute$1228 (\$auto$rs_design_edit.cc:800:execute$1228 ),
    .\$auto$rs_design_edit.cc:800:execute$1227 (\$auto$rs_design_edit.cc:800:execute$1227 ),
    .\$auto$rs_design_edit.cc:800:execute$1226 (\$auto$rs_design_edit.cc:800:execute$1226 ),
    .\$auto$rs_design_edit.cc:800:execute$1225 (\$auto$rs_design_edit.cc:800:execute$1225 ),
    .\$auto$rs_design_edit.cc:800:execute$1224 (\$auto$rs_design_edit.cc:800:execute$1224 ),
    .\$auto$rs_design_edit.cc:800:execute$1223 (\$auto$rs_design_edit.cc:800:execute$1223 ),
    .\$auto$rs_design_edit.cc:800:execute$1222 (\$auto$rs_design_edit.cc:800:execute$1222 ),
    .\$auto$rs_design_edit.cc:800:execute$1221 (\$auto$rs_design_edit.cc:800:execute$1221 ),
    .\$auto$rs_design_edit.cc:800:execute$1220 (\$auto$rs_design_edit.cc:800:execute$1220 ),
    .\$auto$rs_design_edit.cc:800:execute$1219 (\$auto$rs_design_edit.cc:800:execute$1219 ),
    .\$auto$rs_design_edit.cc:800:execute$1218 (\$auto$rs_design_edit.cc:800:execute$1218 ),
    .\$auto$rs_design_edit.cc:800:execute$1217 (\$auto$rs_design_edit.cc:800:execute$1217 ),
    .\$auto$rs_design_edit.cc:800:execute$1216 (\$auto$rs_design_edit.cc:800:execute$1216 ),
    .\$auto$rs_design_edit.cc:800:execute$1215 (\$auto$rs_design_edit.cc:800:execute$1215 ),
    .\$auto$rs_design_edit.cc:800:execute$1214 (\$auto$rs_design_edit.cc:800:execute$1214 ),
    .\$auto$rs_design_edit.cc:800:execute$1213 (\$auto$rs_design_edit.cc:800:execute$1213 ),
    .\$auto$rs_design_edit.cc:800:execute$1212 (\$auto$rs_design_edit.cc:800:execute$1212 ),
    .\$auto$rs_design_edit.cc:800:execute$1211 (\$auto$rs_design_edit.cc:800:execute$1211 ),
    .\$auto$rs_design_edit.cc:800:execute$1210 (\$auto$rs_design_edit.cc:800:execute$1210 ),
    .\$auto$rs_design_edit.cc:800:execute$1209 (\$auto$rs_design_edit.cc:800:execute$1209 ),
    .\$auto$rs_design_edit.cc:800:execute$1208 (\$auto$rs_design_edit.cc:800:execute$1208 ),
    .\$auto$rs_design_edit.cc:800:execute$1207 (\$auto$rs_design_edit.cc:800:execute$1207 ),
    .\$auto$rs_design_edit.cc:800:execute$1206 (\$auto$rs_design_edit.cc:800:execute$1206 ),
    .\$auto$rs_design_edit.cc:800:execute$1205 (\$auto$rs_design_edit.cc:800:execute$1205 ),
    .\$auto$rs_design_edit.cc:800:execute$1204 (\$auto$rs_design_edit.cc:800:execute$1204 ),
    .\$auto$rs_design_edit.cc:800:execute$1203 (\$auto$rs_design_edit.cc:800:execute$1203 ),
    .\$auto$rs_design_edit.cc:800:execute$1202 (\$auto$rs_design_edit.cc:800:execute$1202 ),
    .\$auto$rs_design_edit.cc:800:execute$1201 (\$auto$rs_design_edit.cc:800:execute$1201 ),
    .\$auto$rs_design_edit.cc:800:execute$1200 (\$auto$rs_design_edit.cc:800:execute$1200 ),
    .\$auto$rs_design_edit.cc:800:execute$1199 (\$auto$rs_design_edit.cc:800:execute$1199 ),
    .\$auto$rs_design_edit.cc:800:execute$1198 (\$auto$rs_design_edit.cc:800:execute$1198 ),
    .\$auto$rs_design_edit.cc:800:execute$1197 (\$auto$rs_design_edit.cc:800:execute$1197 ),
    .\$auto$rs_design_edit.cc:800:execute$1196 (\$auto$rs_design_edit.cc:800:execute$1196 ),
    .\$auto$rs_design_edit.cc:800:execute$1195 (\$auto$rs_design_edit.cc:800:execute$1195 ),
    .\$auto$rs_design_edit.cc:800:execute$1194 (\$auto$rs_design_edit.cc:800:execute$1194 ),
    .\$auto$rs_design_edit.cc:800:execute$1193 (\$auto$rs_design_edit.cc:800:execute$1193 ),
    .\$auto$rs_design_edit.cc:800:execute$1192 (\$auto$rs_design_edit.cc:800:execute$1192 ),
    .\$auto$rs_design_edit.cc:800:execute$1191 (\$auto$rs_design_edit.cc:800:execute$1191 ),
    .\$auto$rs_design_edit.cc:800:execute$1190 (\$auto$rs_design_edit.cc:800:execute$1190 ),
    .\$auto$rs_design_edit.cc:800:execute$1189 (\$auto$rs_design_edit.cc:800:execute$1189 ),
    .\$auto$rs_design_edit.cc:800:execute$1188 (\$auto$rs_design_edit.cc:800:execute$1188 ),
    .\$auto$rs_design_edit.cc:800:execute$1187 (\$auto$rs_design_edit.cc:800:execute$1187 ),
    .\$auto$rs_design_edit.cc:800:execute$1186 (\$auto$rs_design_edit.cc:800:execute$1186 ),
    .\$auto$rs_design_edit.cc:800:execute$1185 (\$auto$rs_design_edit.cc:800:execute$1185 ),
    .\$auto$rs_design_edit.cc:800:execute$1184 (\$auto$rs_design_edit.cc:800:execute$1184 ),
    .\$auto$rs_design_edit.cc:800:execute$1183 (\$auto$rs_design_edit.cc:800:execute$1183 ),
    .\$auto$rs_design_edit.cc:800:execute$1182 (\$auto$rs_design_edit.cc:800:execute$1182 ),
    .\$auto$rs_design_edit.cc:800:execute$1181 (\$auto$rs_design_edit.cc:800:execute$1181 ),
    .\$auto$rs_design_edit.cc:800:execute$1180 (\$auto$rs_design_edit.cc:800:execute$1180 ),
    .\$auto$rs_design_edit.cc:800:execute$1179 (\$auto$rs_design_edit.cc:800:execute$1179 ),
    .\$auto$rs_design_edit.cc:800:execute$1178 (\$auto$rs_design_edit.cc:800:execute$1178 ),
    .\$auto$rs_design_edit.cc:800:execute$1177 (\$auto$rs_design_edit.cc:800:execute$1177 ),
    .\$auto$rs_design_edit.cc:800:execute$1176 (\$auto$rs_design_edit.cc:800:execute$1176 ),
    .\$iopadmap$write_addr[2] (\$iopadmap$write_addr[2] ),
    .\$iopadmap$write_addr[1] (\$iopadmap$write_addr[1] ),
    .\$iopadmap$write_addr[0] (\$iopadmap$write_addr[0] ),
    .\$iopadmap$dout[31] (\$iopadmap$dout[31] ),
    .\$iopadmap$dout[30] (\$iopadmap$dout[30] ),
    .\$iopadmap$dout[29] (\$iopadmap$dout[29] ),
    .\$iopadmap$dout[28] (\$iopadmap$dout[28] ),
    .\$iopadmap$dout[27] (\$iopadmap$dout[27] ),
    .\$iopadmap$dout[26] (\$iopadmap$dout[26] ),
    .\$iopadmap$dout[25] (\$iopadmap$dout[25] ),
    .\$iopadmap$dout[24] (\$iopadmap$dout[24] ),
    .\$iopadmap$dout[23] (\$iopadmap$dout[23] ),
    .\$iopadmap$dout[22] (\$iopadmap$dout[22] ),
    .\$iopadmap$dout[21] (\$iopadmap$dout[21] ),
    .\$iopadmap$dout[20] (\$iopadmap$dout[20] ),
    .\$iopadmap$dout[19] (\$iopadmap$dout[19] ),
    .\$iopadmap$dout[18] (\$iopadmap$dout[18] ),
    .\$iopadmap$dout[17] (\$iopadmap$dout[17] ),
    .\$iopadmap$dout[16] (\$iopadmap$dout[16] ),
    .\$iopadmap$dout[15] (\$iopadmap$dout[15] ),
    .\$iopadmap$dout[14] (\$iopadmap$dout[14] ),
    .\$iopadmap$dout[13] (\$iopadmap$dout[13] ),
    .\$iopadmap$dout[12] (\$iopadmap$dout[12] ),
    .\$iopadmap$dout[11] (\$iopadmap$dout[11] ),
    .\$iopadmap$dout[10] (\$iopadmap$dout[10] ),
    .\$iopadmap$dout[9] (\$iopadmap$dout[9] ),
    .\$iopadmap$dout[8] (\$iopadmap$dout[8] ),
    .\$iopadmap$dout[7] (\$iopadmap$dout[7] ),
    .\$iopadmap$dout[6] (\$iopadmap$dout[6] ),
    .\$iopadmap$dout[5] (\$iopadmap$dout[5] ),
    .\$iopadmap$dout[4] (\$iopadmap$dout[4] ),
    .\$iopadmap$dout[3] (\$iopadmap$dout[3] ),
    .\$iopadmap$dout[2] (\$iopadmap$dout[2] ),
    .\$iopadmap$dout[1] (\$iopadmap$dout[1] ),
    .\$iopadmap$dout[0] (\$iopadmap$dout[0] ),
    .\$iopadmap$din[31] (\$iopadmap$din[31] ),
    .\$iopadmap$din[30] (\$iopadmap$din[30] ),
    .\$iopadmap$din[29] (\$iopadmap$din[29] ),
    .\$iopadmap$din[28] (\$iopadmap$din[28] ),
    .\$iopadmap$din[27] (\$iopadmap$din[27] ),
    .\$iopadmap$din[26] (\$iopadmap$din[26] ),
    .\$iopadmap$din[25] (\$iopadmap$din[25] ),
    .\$iopadmap$din[24] (\$iopadmap$din[24] ),
    .\$iopadmap$din[23] (\$iopadmap$din[23] ),
    .\$iopadmap$din[22] (\$iopadmap$din[22] ),
    .\$iopadmap$din[21] (\$iopadmap$din[21] ),
    .\$iopadmap$din[20] (\$iopadmap$din[20] ),
    .\$iopadmap$din[19] (\$iopadmap$din[19] ),
    .\$iopadmap$din[18] (\$iopadmap$din[18] ),
    .\$iopadmap$din[17] (\$iopadmap$din[17] ),
    .\$iopadmap$din[16] (\$iopadmap$din[16] ),
    .\$iopadmap$din[15] (\$iopadmap$din[15] ),
    .\$iopadmap$din[14] (\$iopadmap$din[14] ),
    .\$iopadmap$din[13] (\$iopadmap$din[13] ),
    .\$iopadmap$din[12] (\$iopadmap$din[12] ),
    .\$iopadmap$din[11] (\$iopadmap$din[11] ),
    .\$iopadmap$din[10] (\$iopadmap$din[10] ),
    .\$iopadmap$din[9] (\$iopadmap$din[9] ),
    .\$iopadmap$din[8] (\$iopadmap$din[8] ),
    .\$iopadmap$din[7] (\$iopadmap$din[7] ),
    .\$iopadmap$din[6] (\$iopadmap$din[6] ),
    .\$iopadmap$din[5] (\$iopadmap$din[5] ),
    .\$iopadmap$din[4] (\$iopadmap$din[4] ),
    .\$iopadmap$din[3] (\$iopadmap$din[3] ),
    .\$iopadmap$din[2] (\$iopadmap$din[2] ),
    .\$iopadmap$din[1] (\$iopadmap$din[1] ),
    .\$iopadmap$din[0] (\$iopadmap$din[0] ),
    .\$iopadmap$read_addr[9] (\$iopadmap$read_addr[9] ),
    .\$iopadmap$read_addr[8] (\$iopadmap$read_addr[8] ),
    .\$iopadmap$read_addr[7] (\$iopadmap$read_addr[7] ),
    .\$iopadmap$read_addr[6] (\$iopadmap$read_addr[6] ),
    .\$iopadmap$read_addr[5] (\$iopadmap$read_addr[5] ),
    .\$iopadmap$read_addr[4] (\$iopadmap$read_addr[4] ),
    .\$iopadmap$read_addr[3] (\$iopadmap$read_addr[3] ),
    .\$iopadmap$read_addr[2] (\$iopadmap$read_addr[2] ),
    .\$iopadmap$read_addr[1] (\$iopadmap$read_addr[1] ),
    .\$iopadmap$read_addr[0] (\$iopadmap$read_addr[0] ),
    .\$auto$clkbufmap.cc:298:execute$1054 (\$auto$clkbufmap.cc:298:execute$1054 ),
    .\$iopadmap$write_addr[7] (\$iopadmap$write_addr[7] ),
    .\$iopadmap$write_addr[4] (\$iopadmap$write_addr[4] ),
    .\$iopadmap$write_addr[6] (\$iopadmap$write_addr[6] ),
    .\$iopadmap$re (\$iopadmap$re ),
    .\$iopadmap$write_addr[3] (\$iopadmap$write_addr[3] ),
    .\$iopadmap$we (\$iopadmap$we ),
    .\$iopadmap$write_addr[9] (\$iopadmap$write_addr[9] ),
    .\$iopadmap$write_addr[5] (\$iopadmap$write_addr[5] ),
    .\$iopadmap$write_addr[8] (\$iopadmap$write_addr[8] )
  );
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1230  = \$auto$rs_design_edit.cc:800:execute$1230 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1229  = \$auto$rs_design_edit.cc:800:execute$1229 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1228  = \$auto$rs_design_edit.cc:800:execute$1228 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1227  = \$auto$rs_design_edit.cc:800:execute$1227 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1226  = \$auto$rs_design_edit.cc:800:execute$1226 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1225  = \$auto$rs_design_edit.cc:800:execute$1225 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1224  = \$auto$rs_design_edit.cc:800:execute$1224 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1223  = \$auto$rs_design_edit.cc:800:execute$1223 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1222  = \$auto$rs_design_edit.cc:800:execute$1222 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1221  = \$auto$rs_design_edit.cc:800:execute$1221 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1220  = \$auto$rs_design_edit.cc:800:execute$1220 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1219  = \$auto$rs_design_edit.cc:800:execute$1219 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1218  = \$auto$rs_design_edit.cc:800:execute$1218 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1217  = \$auto$rs_design_edit.cc:800:execute$1217 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1216  = \$auto$rs_design_edit.cc:800:execute$1216 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1215  = \$auto$rs_design_edit.cc:800:execute$1215 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1214  = \$auto$rs_design_edit.cc:800:execute$1214 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1213  = \$auto$rs_design_edit.cc:800:execute$1213 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1212  = \$auto$rs_design_edit.cc:800:execute$1212 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1211  = \$auto$rs_design_edit.cc:800:execute$1211 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1210  = \$auto$rs_design_edit.cc:800:execute$1210 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1209  = \$auto$rs_design_edit.cc:800:execute$1209 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1208  = \$auto$rs_design_edit.cc:800:execute$1208 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1207  = \$auto$rs_design_edit.cc:800:execute$1207 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1206  = \$auto$rs_design_edit.cc:800:execute$1206 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1205  = \$auto$rs_design_edit.cc:800:execute$1205 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1204  = \$auto$rs_design_edit.cc:800:execute$1204 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1203  = \$auto$rs_design_edit.cc:800:execute$1203 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1202  = \$auto$rs_design_edit.cc:800:execute$1202 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1201  = \$auto$rs_design_edit.cc:800:execute$1201 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1200  = \$auto$rs_design_edit.cc:800:execute$1200 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1199  = \$auto$rs_design_edit.cc:800:execute$1199 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1198  = \$auto$rs_design_edit.cc:800:execute$1198 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1197  = \$auto$rs_design_edit.cc:800:execute$1197 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1196  = \$auto$rs_design_edit.cc:800:execute$1196 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1195  = \$auto$rs_design_edit.cc:800:execute$1195 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1194  = \$auto$rs_design_edit.cc:800:execute$1194 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1193  = \$auto$rs_design_edit.cc:800:execute$1193 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1192  = \$auto$rs_design_edit.cc:800:execute$1192 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1191  = \$auto$rs_design_edit.cc:800:execute$1191 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1190  = \$auto$rs_design_edit.cc:800:execute$1190 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1189  = \$auto$rs_design_edit.cc:800:execute$1189 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1188  = \$auto$rs_design_edit.cc:800:execute$1188 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1187  = \$auto$rs_design_edit.cc:800:execute$1187 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1186  = \$auto$rs_design_edit.cc:800:execute$1186 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1185  = \$auto$rs_design_edit.cc:800:execute$1185 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1184  = \$auto$rs_design_edit.cc:800:execute$1184 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1183  = \$auto$rs_design_edit.cc:800:execute$1183 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1182  = \$auto$rs_design_edit.cc:800:execute$1182 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1181  = \$auto$rs_design_edit.cc:800:execute$1181 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1180  = \$auto$rs_design_edit.cc:800:execute$1180 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1179  = \$auto$rs_design_edit.cc:800:execute$1179 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1178  = \$auto$rs_design_edit.cc:800:execute$1178 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1177  = \$auto$rs_design_edit.cc:800:execute$1177 ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$rs_design_edit.cc:800:execute$1176  = \$auto$rs_design_edit.cc:800:execute$1176 ;
  assign \$iopadmap$write_addr[2]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[2] ;
  assign \$iopadmap$write_addr[1]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[1] ;
  assign \$iopadmap$write_addr[0]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[31]  = \$iopadmap$dout[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[30]  = \$iopadmap$dout[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[29]  = \$iopadmap$dout[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[28]  = \$iopadmap$dout[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[27]  = \$iopadmap$dout[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[26]  = \$iopadmap$dout[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[25]  = \$iopadmap$dout[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[24]  = \$iopadmap$dout[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[23]  = \$iopadmap$dout[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[22]  = \$iopadmap$dout[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[21]  = \$iopadmap$dout[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[20]  = \$iopadmap$dout[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[19]  = \$iopadmap$dout[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[18]  = \$iopadmap$dout[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[17]  = \$iopadmap$dout[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[16]  = \$iopadmap$dout[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[15]  = \$iopadmap$dout[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[14]  = \$iopadmap$dout[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[13]  = \$iopadmap$dout[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[12]  = \$iopadmap$dout[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[11]  = \$iopadmap$dout[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[10]  = \$iopadmap$dout[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[9]  = \$iopadmap$dout[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[8]  = \$iopadmap$dout[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[7]  = \$iopadmap$dout[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[6]  = \$iopadmap$dout[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[5]  = \$iopadmap$dout[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[4]  = \$iopadmap$dout[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[3]  = \$iopadmap$dout[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[2]  = \$iopadmap$dout[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[1]  = \$iopadmap$dout[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$dout[0]  = \$iopadmap$dout[0] ;
  assign \$iopadmap$din[31]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[31] ;
  assign \$iopadmap$din[30]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[30] ;
  assign \$iopadmap$din[29]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[29] ;
  assign \$iopadmap$din[28]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[28] ;
  assign \$iopadmap$din[27]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[27] ;
  assign \$iopadmap$din[26]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[26] ;
  assign \$iopadmap$din[25]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[25] ;
  assign \$iopadmap$din[24]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[24] ;
  assign \$iopadmap$din[23]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[23] ;
  assign \$iopadmap$din[22]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[22] ;
  assign \$iopadmap$din[21]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[21] ;
  assign \$iopadmap$din[20]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[20] ;
  assign \$iopadmap$din[19]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[19] ;
  assign \$iopadmap$din[18]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[18] ;
  assign \$iopadmap$din[17]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[17] ;
  assign \$iopadmap$din[16]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[16] ;
  assign \$iopadmap$din[15]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[15] ;
  assign \$iopadmap$din[14]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[14] ;
  assign \$iopadmap$din[13]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[13] ;
  assign \$iopadmap$din[12]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[12] ;
  assign \$iopadmap$din[11]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[11] ;
  assign \$iopadmap$din[10]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[10] ;
  assign \$iopadmap$din[9]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[9] ;
  assign \$iopadmap$din[8]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[8] ;
  assign \$iopadmap$din[7]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[7] ;
  assign \$iopadmap$din[6]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[6] ;
  assign \$iopadmap$din[5]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[5] ;
  assign \$iopadmap$din[4]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[4] ;
  assign \$iopadmap$din[3]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[3] ;
  assign \$iopadmap$din[2]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[2] ;
  assign \$iopadmap$din[1]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[1] ;
  assign \$iopadmap$din[0]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$din[0] ;
  assign \$iopadmap$read_addr[9]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[9] ;
  assign \$iopadmap$read_addr[8]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[8] ;
  assign \$iopadmap$read_addr[7]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[7] ;
  assign \$iopadmap$read_addr[6]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[6] ;
  assign \$iopadmap$read_addr[5]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[5] ;
  assign \$iopadmap$read_addr[4]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[4] ;
  assign \$iopadmap$read_addr[3]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[3] ;
  assign \$iopadmap$read_addr[2]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[2] ;
  assign \$iopadmap$read_addr[1]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[1] ;
  assign \$iopadmap$read_addr[0]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$read_addr[0] ;
  assign \$auto$clkbufmap.cc:298:execute$1054  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$auto$clkbufmap.cc:298:execute$1054 ;
  assign \$iopadmap$write_addr[7]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[7] ;
  assign \$iopadmap$write_addr[4]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[4] ;
  assign \$iopadmap$write_addr[6]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[6] ;
  assign \$iopadmap$re  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$re ;
  assign \$iopadmap$write_addr[3]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[3] ;
  assign \$iopadmap$we  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$we ;
  assign \$iopadmap$write_addr[9]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[9] ;
  assign \$iopadmap$write_addr[5]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[5] ;
  assign \$auto$rs_design_edit.cc:1091:execute$1232.clk  = clk;
  assign \$auto$rs_design_edit.cc:1091:execute$1232.din  = din;
  assign dout = \$auto$rs_design_edit.cc:1091:execute$1232.dout ;
  assign \$iopadmap$write_addr[8]  = \$flatten$auto$rs_design_edit.cc:1091:execute$1232.$iopadmap$write_addr[8] ;
  assign \$auto$rs_design_edit.cc:1091:execute$1232.re  = re;
  assign \$auto$rs_design_edit.cc:1091:execute$1232.read_addr  = read_addr;
  assign \$auto$rs_design_edit.cc:1091:execute$1232.we  = we;
  assign \$auto$rs_design_edit.cc:1091:execute$1232.write_addr  = write_addr;
endmodule
