// Seed: 4174936917
module module_0;
  tri0 id_1;
  wire id_2 = 1'b0;
  assign id_2 = id_2;
  reg id_3;
  module_2 modCall_1 ();
  reg id_4;
  always @(*) begin : LABEL_0
    id_4 = id_3;
    id_3 <= 1;
  end
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  always @(posedge id_0 or posedge 1) begin : LABEL_0
    id_1 <= id_0;
  end
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = (1);
  wire id_2;
  wire id_3;
  wire id_4;
  id_5(
      .id_0(id_2), .id_1()
  );
endmodule
