{
    "Misc": {
        "cwd": "/home/listen/Database/Workspace/FPGAExperiment/ex1_cross_clock_domain_single_bit/sim/sim_build",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/listen/Database/Workspace/FPGAExperiment/ex1_cross_clock_domain_single_bit/sim/sim_build/csrc",
        "archive_dir": "archive.1",
        "daidir_abs": "/home/listen/Database/Workspace/FPGAExperiment/ex1_cross_clock_domain_single_bit/sim/sim_build/simv.daidir",
        "default_output_dir": "csrc"
    },
    "PEModules": [],
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "bytes": 39895,
                "archive": "archive.1/_prev_archive_1.a",
                "mod": "std",
                "out": "reYIK_d.o",
                "mode": 4,
                "checksum": 0
            }
        },
        "dual_trig_sync": {
            "VI9mg_d": {
                "bytes": 11335,
                "archive": "archive.1/_prev_archive_1.a",
                "mod": "dual_trig_sync",
                "out": "VI9mg_d.o",
                "mode": 4,
                "checksum": 0
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7909,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "NameTable": {
        "dual_trig_sync": [
            "dual_trig_sync",
            "VI9mg",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.037883,
            "ru_maxrss_kb": 91432,
            "ru_stime_sec": 0.012626999999999999,
            "ru_majflt": 0,
            "ru_minflt": 5822,
            "ru_nvcsw": 20,
            "ru_nivcsw": 4
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.00216,
            "ru_maxrss_kb": 19352,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_minflt": 226,
            "ru_nvcsw": 1,
            "ru_nivcsw": 0
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "nMops": 683,
        "ru_self_end": {
            "ru_utime_sec": 0.039727999999999999,
            "ru_maxrss_kb": 97056,
            "ru_stime_sec": 0.015890999999999999,
            "ru_majflt": 0,
            "ru_minflt": 7378,
            "ru_nvcsw": 21,
            "ru_nivcsw": 4
        },
        "nQuads": 349,
        "totalObjSize": 90753,
        "outputSizePerQuad": 260.0,
        "Frontend(%)": 95.355920257752715,
        "CodeGen(%)": 4.6440797422472802
    },
    "CompileProcesses": [
        "cgproc.13971.json"
    ],
    "MlibObjs": {},
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 90753
    },
    "CurCompileUdps": {},
    "CompileStatus": "Successful",
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "dual_trig_sync"
    ],
    "LVLData": [
        "SIM"
    ]
}