# Tiny Tapeout project information
project:
  title:        "Reaction Timer"      # Project title
  author:       "Roshen Ramnarine"      # Your name
  discord:      "roro4311"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Measures reaction time to turn off an LED and displays it on an LCD"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:      50000000   # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_reaction_timer"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_reaction_timer.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "clk"      # System clock
  ui[1]: "reset"    # System reset
  ui[2]: "button"   # Button input
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "led"      # LED output
  uo[1]: "lcd_data[0]"  # LCD data bit 0
  uo[2]: "lcd_data[1]"  # LCD data bit 1
  uo[3]: "lcd_data[2]"  # LCD data bit 2
  uo[4]: "lcd_data[3]"  # LCD data bit 3
  uo[5]: "lcd_data[4]"  # LCD data bit 4
  uo[6]: "lcd_data[5]"  # LCD data bit 5
  uo[7]: "lcd_data[6]"  # LCD data bit 6

  uio[0]: "lcd_data[7]"  # LCD data bit 7
  uio[1]: "lcd_rs"       # LCD register select
  uio[2]: "lcd_en"       # LCD enable
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6

