$date
	Thu Jul  4 01:53:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pc_tb $end
$var wire 32 ! pc [31:0] $end
$var reg 1 " clk $end
$var reg 32 # pc_next [31:0] $end
$var reg 1 $ rst_n $end
$scope module pc0 $end
$var wire 1 " clk $end
$var wire 32 % pc_next [31:0] $end
$var wire 1 $ rst_n $end
$var parameter 32 & PC_INIT $end
$var reg 32 ' pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000000000000000000000000 &
$end
#0
$dumpvars
bx '
bx %
1$
bx #
0"
bx !
$end
#10
b10000000000000000000000000000000 !
b10000000000000000000000000000000 '
0$
#20
b1111101000 !
b1111101000 '
1"
b1111101000 #
b1111101000 %
1$
#30
