################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2025/03/02 13:16:43)
# requested at line 3 in D:\Home\DV\verification\axi_verification\.dvt\default.build


################ Verilog Auto-config Directives ################
+dvt_init

-uvm
+incdir+src
+incdir+test

src/axi_if.sv
src/axicb_mst_if.sv
src/axicb_mst_switch.sv
src/axicb_mst_switch_rd.sv
src/axicb_mst_switch_wr.sv
src/axicb_pipeline.sv
src/axicb_round_robin.sv
src/axicb_round_robin_core.sv
src/axicb_scfifo.sv
src/axicb_scfifo_ram.sv
src/axicb_slv_if.sv
src/axicb_slv_switch.sv
src/axicb_slv_switch_rd.sv
src/axicb_slv_switch_wr.sv
src/axicb_switch_top.sv
test/packages/axi_globals_pkg.sv
test/packages/axi_stimulus_pkg.sv
test/packages/axi_env_pkg.sv
test/packages/axi_test_pkg.sv
test/tb_top.sv
src/axicb_crossbar_lite_top.sv
src/axicb_crossbar_top.sv

