D:\Загрузки\KursKMS_Var18-master\KURS_KMS_18var\Example-SIM\Example-SIM\bin\Debug\Example-SIM.exe.config
C:\Users\User\Documents\GitHub\KursKMS_Var18\KURS_KMS_18var\Example-SIM\Example-SIM\bin\Debug\Example-SIM.exe.config
C:\Users\User\Documents\GitHub\KursKMS_Var18\KURS_KMS_18var\Example-SIM\Example-SIM\bin\Debug\Example-SIM.exe
C:\Users\User\Documents\GitHub\KursKMS_Var18\KURS_KMS_18var\Example-SIM\Example-SIM\bin\Debug\Example-SIM.pdb
C:\Users\User\Documents\GitHub\KursKMS_Var18\KURS_KMS_18var\Example-SIM\Example-SIM\bin\Debug\PSS.dll
C:\Users\User\Documents\GitHub\KursKMS_Var18\KURS_KMS_18var\Example-SIM\Example-SIM\obj\Debug\KursKMS_Var18.csprojResolveAssemblyReference.cache
C:\Users\User\Documents\GitHub\KursKMS_Var18\KURS_KMS_18var\Example-SIM\Example-SIM\obj\Debug\KursKMS_Var18.csproj.CoreCompileInputs.cache
C:\Users\User\Documents\GitHub\KursKMS_Var18\KURS_KMS_18var\Example-SIM\Example-SIM\obj\Debug\Example-SIM.exe
C:\Users\User\Documents\GitHub\KursKMS_Var18\KURS_KMS_18var\Example-SIM\Example-SIM\obj\Debug\Example-SIM.pdb
D:\Programs\KMS_Kurs_Vasina\KURS_KMS_18var\Example-SIM\Example-SIM\bin\Debug\Example-SIM.exe.config
D:\Programs\KMS_Kurs_Vasina\KURS_KMS_18var\Example-SIM\Example-SIM\obj\Debug\Example-SIM.exe
D:\Programs\KMS_Kurs_Vasina\KURS_KMS_18var\Example-SIM\Example-SIM\obj\Debug\Example-SIM.pdb
D:\Programs\KMS_Kurs_Vasina\KURS_KMS_18var\Example-SIM\Example-SIM\bin\Debug\Example-SIM.exe
D:\Programs\KMS_Kurs_Vasina\KURS_KMS_18var\Example-SIM\Example-SIM\bin\Debug\Example-SIM.pdb
D:\Programs\KMS_Kurs_Vasina\KURS_KMS_18var\Example-SIM\Example-SIM\bin\Debug\PSS.dll
D:\Programs\KMS_Kurs_Vasina\KURS_KMS_18var\Example-SIM\Example-SIM\obj\Debug\KursKMS_Var18.csprojResolveAssemblyReference.cache
C:\Users\User\Desktop\KMS18\Example-SIM\bin\Debug\Example-SIM.exe.config
C:\Users\User\Desktop\KMS18\Example-SIM\bin\Debug\Example-SIM.exe
C:\Users\User\Desktop\KMS18\Example-SIM\bin\Debug\Example-SIM.pdb
C:\Users\User\Desktop\KMS18\Example-SIM\bin\Debug\PSS.dll
C:\Users\User\Desktop\KMS18\Example-SIM\obj\Debug\KursKMS_Var18.csproj.CoreCompileInputs.cache
C:\Users\User\Desktop\KMS18\Example-SIM\obj\Debug\KursKMS_Var18.csproj.CopyComplete
C:\Users\User\Desktop\KMS18\Example-SIM\obj\Debug\Example-SIM.exe
C:\Users\User\Desktop\KMS18\Example-SIM\obj\Debug\Example-SIM.pdb
C:\Users\User\Desktop\KMS18\Example-SIM\obj\Debug\KursKMS_Var18.csprojAssemblyReference.cache
D:\Programs\KMS_Kurs_Vasina\Example-SIM\bin\Debug\Example-SIM.exe.config
D:\Programs\KMS_Kurs_Vasina\Example-SIM\bin\Debug\Example-SIM.exe
D:\Programs\KMS_Kurs_Vasina\Example-SIM\bin\Debug\Example-SIM.pdb
D:\Programs\KMS_Kurs_Vasina\Example-SIM\bin\Debug\PSS.dll
D:\Programs\KMS_Kurs_Vasina\Example-SIM\bin\Debug\PSS.xml
D:\Programs\KMS_Kurs_Vasina\Example-SIM\obj\Debug\KursKMS_Var18.csprojResolveAssemblyReference.cache
D:\Programs\KMS_Kurs_Vasina\Example-SIM\obj\Debug\Example-SIM.exe
D:\Programs\KMS_Kurs_Vasina\Example-SIM\obj\Debug\Example-SIM.pdb
C:\Users\User\Desktop\KursKMS_Var18-master\Example-SIM\bin\Debug\Example-SIM.exe.config
C:\Users\User\Desktop\KursKMS_Var18-master\Example-SIM\bin\Debug\Example-SIM.exe
C:\Users\User\Desktop\KursKMS_Var18-master\Example-SIM\bin\Debug\Example-SIM.pdb
C:\Users\User\Desktop\KursKMS_Var18-master\Example-SIM\bin\Debug\PSS.xml
C:\Users\User\Desktop\KursKMS_Var18-master\Example-SIM\obj\Debug\KursKMS_Var18.csprojAssemblyReference.cache
C:\Users\User\Desktop\KursKMS_Var18-master\Example-SIM\obj\Debug\KursKMS_Var18.csproj.CoreCompileInputs.cache
C:\Users\User\Desktop\KursKMS_Var18-master\Example-SIM\obj\Debug\KursKMS_Var18.csproj.CopyComplete
C:\Users\User\Desktop\KursKMS_Var18-master\Example-SIM\obj\Debug\Example-SIM.exe
C:\Users\User\Desktop\KursKMS_Var18-master\Example-SIM\obj\Debug\Example-SIM.pdb
C:\Users\User\Documents\GitHub\KursKMS_Var18\Example-SIM\bin\Debug\Example-SIM.exe.config
C:\Users\User\Documents\GitHub\KursKMS_Var18\Example-SIM\bin\Debug\Example-SIM.exe
C:\Users\User\Documents\GitHub\KursKMS_Var18\Example-SIM\bin\Debug\Example-SIM.pdb
C:\Users\User\Documents\GitHub\KursKMS_Var18\Example-SIM\obj\Debug\KursKMS_Var18.csproj.CoreCompileInputs.cache
C:\Users\User\Documents\GitHub\KursKMS_Var18\Example-SIM\obj\Debug\KursKMS_Var18.csproj.CopyComplete
C:\Users\User\Documents\GitHub\KursKMS_Var18\Example-SIM\obj\Debug\Example-SIM.exe
C:\Users\User\Documents\GitHub\KursKMS_Var18\Example-SIM\obj\Debug\Example-SIM.pdb
C:\Users\User\Documents\GitHub\KursKMS_Var18\Example-SIM\obj\Debug\KursKMS_Var18.csprojAssemblyReference.cache
C:\Users\User\Documents\GitHub\KursKMS_Var18\Example-SIM\bin\Debug\PSS.xml
