<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: fdt_tb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_fdt_tb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_fdt_tb')">fdt_tb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/fdt_tb.sv')">/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/fdt_tb.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2.html#inst_tag_2"  onclick="showContent('inst_tag_2')">fdt_tb</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2.html#Assert" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_fdt_tb'>
<hr>
<a name="inst_tag_2"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_2" >fdt_tb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_1" id="tag_urg_inst_1">clock_source_inst</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod0.html#inst_tag_0" id="tag_urg_inst_0">dut</a></td>
<td class="s9 cl rt"> 97.92</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_fdt_tb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2.html" >fdt_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>113</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>142</td><td>37</td><td>37</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
94                          longint lastPauseRise;
95         1/1              always_ff @(posedge pause_n_synchronised) lastPauseRise &lt;= $time;
96                      
97                          always_ff @(posedge trigger) begin: triggerBlock
98                              // trigger has fired
99         1/1                  automatic longint diff = $time - lastPauseRise;
100        1/1                  automatic longint expected = CLOCK_PERIOD_PS * (last_rx_bit ? FDT_LAST_BIT_1 : FDT_LAST_BIT_0);
101                             //$display(&quot;Trigger event at %d ps, lastPauseRise %d ps, diff %d, expected %d&quot;, $time, lastPauseRise, diff, expected);
102                     
103                             fdtTime: assert (diff == expected)
104                                 else $error(&quot;Trigger event at %d ps, lastPauseRise %d ps, diff %d, expected %d&quot;,
105                                             $time, lastPauseRise, diff, expected);
106                         end
107                     
108                         // --------------------------------------------------------------
109                         // Test stimulus
110                         // --------------------------------------------------------------
111                     
112                         task timeout (output logic timedout);
113        1/1                  timedout &lt;= 1'b0;
114                             fork
115                                 begin
116                                     fork
117                                         // process 1, wait for the trigger
118                                         begin
119        1/1                                  wait (trigger) begin end
120                                         end
121                     
122                                         // process 2, timeout after 3000 ticks
123                                         // we use 3000 because the counter in the dut is 11 bits wide
124                                         // so it will wrap every 2048 ticks (if left free running)
125                                         begin
126        2/2                                  repeat (3000) @(posedge clk) begin end
                        REPEAT_FALSE
127        1/1                                  timedout &lt;= 1'b1;
128                                         end
129                                     // finish as soon as any of these processes finish
130                                     join_any
131                     
132                                     // disable the remaining process
133        1/1                          disable fork;
134                                 end
135                             join
136                             // wait a little bit to make sure the trigger is still not asserted
137        2/2                  repeat (5) @(posedge clk) begin end
138                         endtask
139                     
140                         initial begin: testStimulus
141                             automatic logic timedout;
142        1/1                  pause_n_synchronised &lt;= 1'b1;
143                     
144                             // reset for 5 ticks
145        1/1                  rst_n &lt;= 1'b0;
146        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
147        1/1                  rst_n &lt;= 1'b1;
148        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
149                     
150                             // make sure nothing happens before we get a pause
151        1/1                  timeout(timedout);
152                             expectTimeOut1: assert (timedout) else $error(&quot;Didn't timeout when expected&quot;);
153                     
154                             // Test last_bit 0
155        1/1                  last_rx_bit             &lt;= 1'b0;
156        1/1                  pause_n_synchronised    &lt;= 1'b0;
157        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
158        1/1                  pause_n_synchronised    &lt;= 1'b1;
159                     
160                             // wait for the trigger
161        1/1                  timeout(timedout);
162                             expectNotTimeOut1: assert (!timedout) else $error(&quot;Timedout when expecting trigger&quot;);
163                     
164                             // make sure nothing happens before we get the next pause
165        1/1                  timeout(timedout);
166                             expectTimeOut2: assert (timedout) else $error(&quot;Didn't timeout when expected&quot;);
167                     
168                             // Test last_bit 1
169        1/1                  last_rx_bit             &lt;= 1'b1;
170        1/1                  pause_n_synchronised    &lt;= 1'b0;
171        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
172        1/1                  pause_n_synchronised    &lt;= 1'b1;
173                     
174                             // wait for the trigger
175        1/1                  timeout(timedout);
176                             expectNotTimeOut2: assert (!timedout) else $error(&quot;Timedout when expecting trigger&quot;);
177                     
178                             // Test multiple pauses
179        1/1                  repeat (1000) begin: randomTests
180        1/1                      automatic int num_pauses = $urandom_range(1, 5);
181        1/1                      repeat (num_pauses) begin
182                                     // delay between pauses
183        1/1                          automatic int ticks_between_pause = $urandom_range(1, 1000);
184        2/2                          repeat (ticks_between_pause) @(posedge clk) begin end
                        REPEAT_FALSE
185                     
186                                     // the pause
187        1/1                          pause_n_synchronised    &lt;= 1'b0;
188        2/2                          repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
189        1/1                          pause_n_synchronised    &lt;= 1'b1;
190                     
191                                     // randomize last_bit
192        1/1                          last_rx_bit &lt;= 1'($urandom);
193                                 end
                        REPEAT_FALSE
194                     
195                                 // wait for the trigger
196        1/1                      timeout(timedout);
197                                 expectNotTimeOut3: assert (!timedout) else $error(&quot;Timedout when expecting trigger&quot;);
198                             end
                        REPEAT_FALSE
199                     
200                             // assert reset for toggle coverage
201        1/1                  rst_n &lt;= 1'b0;
202        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
203        1/1                  $stop;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2.html" >fdt_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pause_n_synchronised</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>last_rx_bit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod2.html" >fdt_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1076570072" >Assertions</a></td>
<td class="wht cl rt">7</td>
<td class="s10 cl rt">7</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">7</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#373719469" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1850194386" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">7</td>
<td class="s10 cl rt">7</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">7</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1076570072"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1688943309"></a>
inReset</td>
<td class="s9 cl rt">2738318</td>
<td class="s9 cl rt">9</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1707050529"></a>
testStimulus.expectNotTimeOut1</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1377284768"></a>
testStimulus.expectNotTimeOut2</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="511500044"></a>
testStimulus.expectTimeOut1</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1536992043"></a>
testStimulus.expectTimeOut2</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="91494993"></a>
testStimulus.randomTests.expectNotTimeOut3</td>
<td class="s9 cl rt">1000</td>
<td class="s9 cl rt">1000</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1900817439"></a>
triggerBlock.fdtTime</td>
<td class="s9 cl rt">1002</td>
<td class="s9 cl rt">1002</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_2">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_fdt_tb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
