{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1521474763079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1521474763080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 16:52:42 2018 " "Processing started: Mon Mar 19 16:52:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1521474763080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1521474763080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1521474763080 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1521474763482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_ram_256_x_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_ram_256_x_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_ram_256_x_16-SYN " "Found design unit 1: ip_ram_256_x_16-SYN" {  } { { "IP_ram_256_x_16.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/IP_ram_256_x_16.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1521474764023 ""} { "Info" "ISGN_ENTITY_NAME" "1 IP_ram_256_x_16 " "Found entity 1: IP_ram_256_x_16" {  } { { "IP_ram_256_x_16.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/IP_ram_256_x_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521474764023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521474764023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_v0_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesador_v0_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procesador_v0_0-rtl " "Found design unit 1: procesador_v0_0-rtl" {  } { { "procesador_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/procesador_v0_0.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1521474764027 ""} { "Info" "ISGN_ENTITY_NAME" "1 procesador_v0_0 " "Found entity 1: procesador_v0_0" {  } { { "procesador_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/procesador_v0_0.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521474764027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521474764027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_scomp_v0_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_scomp_v0_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_scomp_v0_0-rtl " "Found design unit 1: my_scomp_v0_0-rtl" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1521474764031 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_scomp_v0_0 " "Found entity 1: my_scomp_v0_0" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521474764031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521474764031 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_scomp_v0_0 " "Elaborating entity \"my_scomp_v0_0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1521474764084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_ram_256_x_16 IP_ram_256_x_16:Memory " "Elaborating entity \"IP_ram_256_x_16\" for hierarchy \"IP_ram_256_x_16:Memory\"" {  } { { "my_scomp_v0_0.vhd" "Memory" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1521474764087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_ram_256_x_16:Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IP_ram_256_x_16:Memory\|altsyncram:altsyncram_component\"" {  } { { "IP_ram_256_x_16.vhd" "altsyncram_component" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/IP_ram_256_x_16.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1521474764159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_ram_256_x_16:Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IP_ram_256_x_16:Memory\|altsyncram:altsyncram_component\"" {  } { { "IP_ram_256_x_16.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/IP_ram_256_x_16.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1521474764161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_ram_256_x_16:Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"IP_ram_256_x_16:Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file programa.mif " "Parameter \"init_file\" = \"programa.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521474764161 ""}  } { { "IP_ram_256_x_16.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/IP_ram_256_x_16.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1521474764161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ji1 " "Found entity 1: altsyncram_7ji1" {  } { { "db/altsyncram_7ji1.tdf" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/db/altsyncram_7ji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521474764229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521474764229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ji1 IP_ram_256_x_16:Memory\|altsyncram:altsyncram_component\|altsyncram_7ji1:auto_generated " "Elaborating entity \"altsyncram_7ji1\" for hierarchy \"IP_ram_256_x_16:Memory\|altsyncram:altsyncram_component\|altsyncram_7ji1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1521474764229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_v0_0 procesador_v0_0:PROC " "Elaborating entity \"procesador_v0_0\" for hierarchy \"procesador_v0_0:PROC\"" {  } { { "my_scomp_v0_0.vhd" "PROC" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1521474764234 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1521474765046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1521474765388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1521474765388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1521474765488 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1521474765488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1521474765488 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1521474765488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1521474765488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1521474765627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 16:52:45 2018 " "Processing ended: Mon Mar 19 16:52:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1521474765627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1521474765627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1521474765627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1521474765627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1521474767212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1521474767213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 16:52:47 2018 " "Processing started: Mon Mar 19 16:52:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1521474767213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1521474767213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1521474767213 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1521474767326 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "my_scomp_v0_0 EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design my_scomp_v0_0" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1 1521474768170 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1 1521474768170 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1521474768227 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1521474768227 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1521474768451 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1521474768473 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1521474768910 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1521474768910 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 519 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1521474768912 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 521 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1521474768912 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 523 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1521474768912 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 525 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1521474768912 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 527 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1521474768912 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1521474768912 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1521474768913 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1521474768915 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[0\] " "Pin IR_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[0] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[1\] " "Pin IR_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[1] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[2\] " "Pin IR_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[2] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[3\] " "Pin IR_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[3] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[4\] " "Pin IR_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[4] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[5\] " "Pin IR_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[5] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 15 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[6\] " "Pin IR_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[6] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 16 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[7\] " "Pin IR_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[7] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[8\] " "Pin IR_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[8] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[9\] " "Pin IR_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[9] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[10\] " "Pin IR_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[10] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[11\] " "Pin IR_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[11] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[12\] " "Pin IR_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[12] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 22 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[13\] " "Pin IR_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[13] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[14\] " "Pin IR_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[14] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 24 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[15\] " "Pin IR_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[15] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 25 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[0\] " "Pin AC_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[0] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 26 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[1\] " "Pin AC_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[1] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 27 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[2\] " "Pin AC_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[2] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 28 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[3\] " "Pin AC_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[3] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 29 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[4\] " "Pin AC_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[4] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 30 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[5\] " "Pin AC_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[5] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 31 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[6\] " "Pin AC_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[6] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 32 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[7\] " "Pin AC_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[7] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 33 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[8\] " "Pin AC_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[8] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 34 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[9\] " "Pin AC_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[9] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 35 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[10\] " "Pin AC_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[10] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 36 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[11\] " "Pin AC_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[11] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 37 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[12\] " "Pin AC_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[12] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 38 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[13\] " "Pin AC_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[13] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 39 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[14\] " "Pin AC_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[14] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 40 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[15\] " "Pin AC_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[15] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 41 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[0\] " "Pin PC_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[0] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 42 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[1\] " "Pin PC_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[1] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 43 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[2\] " "Pin PC_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[2] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 44 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[3\] " "Pin PC_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[3] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 45 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[4\] " "Pin PC_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[4] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 46 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[5\] " "Pin PC_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[5] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 47 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[6\] " "Pin PC_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[6] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 48 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[7\] " "Pin PC_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[7] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 49 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reloj " "Pin reloj not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { reloj } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 50 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { reset } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 51 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521474769488 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1521474769488 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my_scomp_v0_0.sdc " "Synopsys Design Constraints File file not found: 'my_scomp_v0_0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1521474770339 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1521474770339 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1521474770342 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1521474770342 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1521474770342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reloj~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node reloj~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1521474770368 ""}  } { { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 512 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1521474770368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node reset~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1521474770368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "procesador_v0_0:PROC\|IR\[0\]~0 " "Destination node procesador_v0_0:PROC\|IR\[0\]~0" {  } { { "procesador_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/procesador_v0_0.vhd" 50 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { procesador_v0_0:PROC|IR[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 188 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1521474770368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "procesador_v0_0:PROC\|AC\[0\]~0 " "Destination node procesador_v0_0:PROC\|AC\[0\]~0" {  } { { "procesador_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/procesador_v0_0.vhd" 50 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { procesador_v0_0:PROC|AC[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 192 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1521474770368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "procesador_v0_0:PROC\|PC\[0\]~0 " "Destination node procesador_v0_0:PROC\|PC\[0\]~0" {  } { { "procesador_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/procesador_v0_0.vhd" 50 -1 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { procesador_v0_0:PROC|PC[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 241 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1521474770368 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1521474770368 ""}  } { { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 513 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1521474770368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1521474771114 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1521474771114 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1521474771114 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1521474771115 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1521474771116 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1521474771116 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1521474771119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1521474771119 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1521474771119 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 0 40 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1521474771121 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1521474771121 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1521474771121 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521474771122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521474771122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521474771122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521474771122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521474771122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521474771122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521474771122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521474771122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521474771122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521474771122 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1521474771122 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1521474771122 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1521474771150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1521474773537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1521474773612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1521474773615 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1521474774514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1521474774515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1521474776094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X26_Y31 X38_Y41 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41" {  } { { "loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41"} 26 31 13 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1521474777680 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1521474777680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1521474777962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1521474777964 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1521474777964 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1521474778086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1521474778521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1521474778629 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1521474778906 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reloj 2.5 V M10 " "Pin reloj uses I/O standard 2.5 V at M10" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { reloj } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 50 7904 8816 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1521474779986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 2.5 V M9 " "Pin reset uses I/O standard 2.5 V at M9" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { reset } } } { "my_scomp_v0_0.vhd" "" { Text "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/my_scomp_v0_0.vhd" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/" { { 0 { 0 ""} 0 51 7904 8816 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1521474779986 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1521474779986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1521474781046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 16:53:01 2018 " "Processing ended: Mon Mar 19 16:53:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1521474781046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1521474781046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1521474781046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1521474781046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1521474782413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1521474782413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 16:53:02 2018 " "Processing started: Mon Mar 19 16:53:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1521474782413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1521474782413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1521474782413 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1521474782837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1521474782838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 16:53:02 2018 " "Processing started: Mon Mar 19 16:53:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1521474782838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1521474782838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta my_scomp_v0_0 -c my_scomp_v0_0 " "Command: quartus_sta my_scomp_v0_0 -c my_scomp_v0_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1521474782838 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1521474782966 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1521474783182 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1521474783248 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1521474783248 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my_scomp_v0_0.sdc " "Synopsys Design Constraints File file not found: 'my_scomp_v0_0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1521474783736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1521474783736 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj reloj " "create_clock -period 1.000 -name reloj reloj" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1521474783737 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1521474783737 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1521474783738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1521474783739 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1521474783741 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1521474783758 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1521474783790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.786 " "Worst-case setup slack is -4.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474783798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474783798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.786      -135.772 reloj  " "   -4.786      -135.772 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474783798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1521474783798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474783809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474783809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288         0.000 reloj  " "    0.288         0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474783809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1521474783809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521474783818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521474783826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474783834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474783834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -60.522 reloj  " "   -3.000       -60.522 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474783834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1521474783834 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1521474783911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1521474783955 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1521474784199 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1521474784244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1521474785324 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1521474785407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1521474785420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.168 " "Worst-case setup slack is -4.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474785429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474785429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.168      -116.974 reloj  " "   -4.168      -116.974 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474785429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1521474785429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474785440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474785440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282         0.000 reloj  " "    0.282         0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474785440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1521474785440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1521474785516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 16:53:05 2018 " "Processing ended: Mon Mar 19 16:53:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1521474785516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1521474785516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1521474785516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1521474785516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521474785519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521474785568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474785580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474785580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -60.522 reloj  " "   -3.000       -60.522 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474785580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1521474785580 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1521474785673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1521474785991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1521474785992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.052 " "Worst-case setup slack is -2.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474786005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474786005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.052       -49.855 reloj  " "   -2.052       -49.855 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474786005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1521474786005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474786016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474786016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140         0.000 reloj  " "    0.140         0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474786016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1521474786016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521474786027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521474786037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474786049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474786049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -58.814 reloj  " "   -3.000       -58.814 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521474786049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1521474786049 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1521474787332 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1521474787333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1521474787658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 16:53:07 2018 " "Processing ended: Mon Mar 19 16:53:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1521474787658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1521474787658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1521474787658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1521474787658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1521474789024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1521474789025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 16:53:08 2018 " "Processing started: Mon Mar 19 16:53:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1521474789025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1521474789025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1521474789025 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_6_1200mv_85c_slow.vho C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_6_1200mv_85c_slow.vho in folder \"C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1521474789626 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_6_1200mv_0c_slow.vho C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_6_1200mv_0c_slow.vho in folder \"C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1521474789696 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_min_1200mv_0c_fast.vho C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_min_1200mv_0c_fast.vho in folder \"C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1521474789766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0.vho C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0.vho in folder \"C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1521474789836 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_6_1200mv_85c_vhd_slow.sdo C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1521474789895 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_6_1200mv_0c_vhd_slow.sdo C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1521474789955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_min_1200mv_0c_vhd_fast.sdo C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1521474790012 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_vhd.sdo C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_vhd.sdo in folder \"C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1521474790071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1521474790249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 16:53:10 2018 " "Processing ended: Mon Mar 19 16:53:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1521474790249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1521474790249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1521474790249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1521474790249 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1521474790906 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1521474790906 ""}
