# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do Interleaver_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 00:06:33 on Sep 25,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram
# -- Compiling architecture SYN of ram
# End time: 00:06:34 on Sep 25,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 00:06:34 on Sep 25,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 00:06:34 on Sep 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 00:06:34 on Sep 25,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 00:06:34 on Sep 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  main_deinterleaver
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" main_deinterleaver 
# Start time: 00:06:34 on Sep 25,2016
# ** Error: (vsim-3170) Could not find 'C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/rtl_work.main_deinterleaver'.
# 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Interleaver_run_msim_rtl_vhdl.do PAUSED at line 13
vsim rtl_work.deintrlv_tst
# vsim rtl_work.deintrlv_tst 
# Start time: 00:06:34 on Sep 25,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 00:08:47 on Sep 25,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 00:08:47 on Sep 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 00:08:49 on Sep 25,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 00:08:49 on Sep 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:08:52 on Sep 25,2016, Elapsed time: 0:02:18
# Errors: 1, Warnings: 0
