// Seed: 696578286
module module_0 #(
    parameter id_1 = 32'd25
) ();
  _id_1 :
  assert property (@(posedge -1'b0 == id_1) 1)
  else $clog2(65);
  ;
  wire [id_1 : (  id_1  )] id_2;
  logic id_3;
  logic [1  -  1  ^  1 : id_1] id_4;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_2,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_2,
      id_2,
      id_4,
      id_3
  );
  assign modCall_1.id_12 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output wire id_1
);
  assign id_1 = 1 & id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wand id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_12 = 1;
endmodule
