INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/REG_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_Wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_2_SPI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SYNCH_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCH_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/axi2spi_afifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI2SPI_AFIFO'
