{
  "design": {
    "design_info": {
      "boundary_crc": "0xBA8A46895EBA7E02",
      "device": "xc7z010clg400-1",
      "name": "ClockGeneration",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2"
    },
    "design_tree": {
      "ClockingWIzard": ""
    },
    "ports": {
      "ClockIn": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "ClockOut": {
        "type": "clk",
        "direction": "O"
      },
      "Locked": {
        "direction": "O"
      }
    },
    "components": {
      "ClockingWIzard": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ClockGeneration_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "473.813"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "351.816"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12.288"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "42.750"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "62.125"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "7"
          },
          "PRIM_IN_FREQ": {
            "value": "125"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "ClockIn",
          "ClockingWIzard/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "ClockingWIzard/clk_out1",
          "ClockOut"
        ]
      },
      "ClockingWIzard_locked": {
        "ports": [
          "ClockingWIzard/locked",
          "Locked"
        ]
      }
    }
  }
}