INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/Branch_Adder_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Adder_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/Immed_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immed_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/PC.v:33]
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/PC.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/n_bit_4t1_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_mux
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/n_bit_4t1_MUX.v:41]
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/Gen_Units/Gen_Units.srcs/sources_1/new/n_bit_4t1_MUX.v:42]
