{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 11:41:28 2009 " "Info: Processing started: Fri Jun 05 11:41:28 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off MIC2 -c MIC2 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off MIC2 -c MIC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.vwf " "Info: Using vector source file \"D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "MIC2.vwf MIC2.sim_ori.vwf " "Info: A backup of MIC2.vwf called MIC2.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 0}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC2\|RAM:inst5\|memoria_Int\[21\]\[6\] " "Info: Register: \|MIC2\|RAM:inst5\|memoria_Int\[21\]\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC2\|RAM:inst5\|memoria_Int\[23\]\[6\] " "Info: Register: \|MIC2\|RAM:inst5\|memoria_Int\[23\]\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC2\|RAM:inst5\|memoria_Int\[21\]\[5\] " "Info: Register: \|MIC2\|RAM:inst5\|memoria_Int\[21\]\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC2\|RAM:inst5\|memoria_Int\[23\]\[5\] " "Info: Register: \|MIC2\|RAM:inst5\|memoria_Int\[23\]\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC2\|RAM:inst5\|memoria_Int\[21\]\[2\] " "Info: Register: \|MIC2\|RAM:inst5\|memoria_Int\[21\]\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC2\|RAM:inst5\|memoria_Int\[23\]\[2\] " "Info: Register: \|MIC2\|RAM:inst5\|memoria_Int\[23\]\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC2\|RAM:inst5\|memoria_Int\[29\]\[1\] " "Info: Register: \|MIC2\|RAM:inst5\|memoria_Int\[29\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC2\|RAM:inst5\|memoria_Int\[30\]\[1\] " "Info: Register: \|MIC2\|RAM:inst5\|memoria_Int\[30\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIC2\|RAM:inst5\|memoria_Int\[30\]\[0\] " "Info: Register: \|MIC2\|RAM:inst5\|memoria_Int\[30\]\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     37.94 % " "Info: Simulation coverage is      37.94 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "110813 " "Info: Number of transitions in simulation is 110813" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 0}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "MIC2.vwf " "Info: Vector file MIC2.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 0 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 11:41:32 2009 " "Info: Processing ended: Fri Jun 05 11:41:32 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
