

================================================================
== Vitis HLS Report for 'ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M'
================================================================
* Date:           Mon Nov 11 16:40:37 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1033|     1033|  10.330 us|  10.330 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Pipeline_N_Pipeline_M  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1070|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     40|     2440|     2424|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       99|     -|
|Register             |        -|      -|     2066|      352|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     40|     4506|     3945|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U204  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U205  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U206  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U207  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U208  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U209  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U210  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U211  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U212   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U213   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U214   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U215   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U216   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U217   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U218   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U219   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  40| 2440| 2424|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |add106_fu_473_p2                   |         +|   0|  0|   34|          27|          27|
    |add115_fu_520_p2                   |         +|   0|  0|   17|          10|          10|
    |add91_fu_468_p2                    |         +|   0|  0|   12|           5|           5|
    |add_fu_486_p2                      |         +|   0|  0|   12|           5|           5|
    |add_ln64_9_fu_451_p2               |         +|   0|  0|   12|           5|           1|
    |add_ln64_fu_369_p2                 |         +|   0|  0|   18|          11|           1|
    |add_ln67_fu_432_p2                 |         +|   0|  0|   14|           7|           1|
    |and_ln80_9_fu_420_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln80_fu_414_p2                 |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0                       |       and|   0|  0|    2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op63_write_state2     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op65_store_state2     |       and|   0|  0|    2|           1|           1|
    |inBounds_71_fu_896_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_72_fu_907_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_73_fu_918_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_74_fu_929_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_75_fu_940_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_76_fu_951_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_77_fu_962_p2              |       and|   0|  0|    2|           1|           1|
    |inBounds_fu_885_p2                 |       and|   0|  0|    2|           1|           1|
    |icmp_ln64_fu_363_p2                |      icmp|   0|  0|   19|          11|          12|
    |icmp_ln67_fu_378_p2                |      icmp|   0|  0|   15|           7|           8|
    |icmp_ln82_fu_392_p2                |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln83_fu_408_p2                |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln85_fu_426_p2                |      icmp|   0|  0|   14|           7|           1|
    |inBoundsM_71_fu_578_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_72_fu_607_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_73_fu_636_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_74_fu_665_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_75_fu_694_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_76_fu_723_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_77_fu_752_p2             |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_fu_543_p2                |      icmp|   0|  0|   39|          32|          32|
    |inBoundsN_fu_496_p2                |      icmp|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3   |        or|   0|  0|    2|           1|           1|
    |cPrev_2_fu_772_p3                  |    select|   0|  0|  221|           1|           1|
    |select_ln296_57_fu_900_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln296_58_fu_911_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln296_59_fu_922_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln296_60_fu_933_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln296_61_fu_944_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln296_62_fu_955_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln296_63_fu_966_p3          |    select|   0|  0|   32|           1|          32|
    |select_ln296_fu_889_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln64_9_fu_457_p3            |    select|   0|  0|    5|           1|           5|
    |select_ln64_fu_384_p3              |    select|   0|  0|    7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 1070|         423|         645|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |aPipes_1_blk_n                         |   9|          2|    1|          2|
    |aPipes_2_blk_n                         |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_m1_load               |   9|          2|    7|         14|
    |bPipes_1_blk_n                         |   9|          2|    1|          2|
    |bPipes_2_blk_n                         |   9|          2|    1|          2|
    |indvar_flatten6_fu_158                 |   9|          2|   11|         22|
    |m1_fu_150                              |   9|          2|    7|         14|
    |n1_fu_154                              |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  99|         22|   47|         94|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add91_reg_1111                           |   5|   0|    5|          0|
    |and_ln80_9_reg_1103                      |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |bitcast_ln32_130_reg_1316                |  32|   0|   32|          0|
    |bitcast_ln32_130_reg_1316_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_132_reg_1322                |  32|   0|   32|          0|
    |bitcast_ln32_132_reg_1322_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_134_reg_1328                |  32|   0|   32|          0|
    |bitcast_ln32_134_reg_1328_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_136_reg_1334                |  32|   0|   32|          0|
    |bitcast_ln32_136_reg_1334_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_138_reg_1340                |  32|   0|   32|          0|
    |bitcast_ln32_138_reg_1340_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_140_reg_1346                |  32|   0|   32|          0|
    |bitcast_ln32_140_reg_1346_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_142_reg_1352                |  32|   0|   32|          0|
    |bitcast_ln32_142_reg_1352_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_144_reg_1358                |  32|   0|   32|          0|
    |bitcast_ln32_144_reg_1358_pp0_iter6_reg  |  32|   0|   32|          0|
    |cBuffer_addr_reg_1138                    |  10|   0|   10|          0|
    |empty_205_reg_1116                       |   4|   0|    4|          0|
    |empty_205_reg_1116_pp0_iter2_reg         |   4|   0|    4|          0|
    |icmp_ln67_reg_1092                       |   1|   0|    1|          0|
    |icmp_ln85_reg_1107                       |   1|   0|    1|          0|
    |inBoundsM_71_reg_1166                    |   1|   0|    1|          0|
    |inBoundsM_72_reg_1176                    |   1|   0|    1|          0|
    |inBoundsM_73_reg_1186                    |   1|   0|    1|          0|
    |inBoundsM_74_reg_1196                    |   1|   0|    1|          0|
    |inBoundsM_75_reg_1206                    |   1|   0|    1|          0|
    |inBoundsM_76_reg_1216                    |   1|   0|    1|          0|
    |inBoundsM_77_reg_1226                    |   1|   0|    1|          0|
    |inBoundsM_reg_1144                       |   1|   0|    1|          0|
    |inBoundsN_reg_1121                       |   1|   0|    1|          0|
    |indvar_flatten6_fu_158                   |  11|   0|   11|          0|
    |m1_fu_150                                |   7|   0|    7|          0|
    |n1_fu_154                                |   5|   0|    5|          0|
    |res_246_reg_1236                         |  32|   0|   32|          0|
    |res_247_reg_1246                         |  32|   0|   32|          0|
    |res_248_reg_1256                         |  32|   0|   32|          0|
    |res_249_reg_1266                         |  32|   0|   32|          0|
    |res_250_reg_1276                         |  32|   0|   32|          0|
    |res_251_reg_1286                         |  32|   0|   32|          0|
    |res_252_reg_1296                         |  32|   0|   32|          0|
    |res_253_reg_1306                         |  32|   0|   32|          0|
    |select_ln296_57_reg_1369                 |  32|   0|   32|          0|
    |select_ln296_58_reg_1374                 |  32|   0|   32|          0|
    |select_ln296_59_reg_1379                 |  32|   0|   32|          0|
    |select_ln296_60_reg_1384                 |  32|   0|   32|          0|
    |select_ln296_61_reg_1389                 |  32|   0|   32|          0|
    |select_ln296_62_reg_1394                 |  32|   0|   32|          0|
    |select_ln296_63_reg_1399                 |  32|   0|   32|          0|
    |select_ln296_reg_1364                    |  32|   0|   32|          0|
    |select_ln64_reg_1097                     |   7|   0|    7|          0|
    |tmp_141_reg_1251                         |  32|   0|   32|          0|
    |tmp_143_reg_1261                         |  32|   0|   32|          0|
    |tmp_145_reg_1271                         |  32|   0|   32|          0|
    |tmp_147_reg_1281                         |  32|   0|   32|          0|
    |tmp_149_reg_1291                         |  32|   0|   32|          0|
    |tmp_151_reg_1301                         |  32|   0|   32|          0|
    |tmp_153_reg_1311                         |  32|   0|   32|          0|
    |trunc_ln170_11_reg_1241                  |  32|   0|   32|          0|
    |cBuffer_addr_reg_1138                    |  64|  32|   10|          0|
    |inBoundsM_71_reg_1166                    |  64|  32|    1|          0|
    |inBoundsM_72_reg_1176                    |  64|  32|    1|          0|
    |inBoundsM_73_reg_1186                    |  64|  32|    1|          0|
    |inBoundsM_74_reg_1196                    |  64|  32|    1|          0|
    |inBoundsM_75_reg_1206                    |  64|  32|    1|          0|
    |inBoundsM_76_reg_1216                    |  64|  32|    1|          0|
    |inBoundsM_77_reg_1226                    |  64|  32|    1|          0|
    |inBoundsM_reg_1144                       |  64|  32|    1|          0|
    |inBoundsN_reg_1121                       |  64|  32|    1|          0|
    |select_ln64_reg_1097                     |  64|  32|    7|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |2066| 352| 1388|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M|  return value|
|aPipes_1_dout            |   in|   32|     ap_fifo|                                            aPipes_1|       pointer|
|aPipes_1_num_data_valid  |   in|    3|     ap_fifo|                                            aPipes_1|       pointer|
|aPipes_1_fifo_cap        |   in|    3|     ap_fifo|                                            aPipes_1|       pointer|
|aPipes_1_empty_n         |   in|    1|     ap_fifo|                                            aPipes_1|       pointer|
|aPipes_1_read            |  out|    1|     ap_fifo|                                            aPipes_1|       pointer|
|aPipes_2_din             |  out|   32|     ap_fifo|                                            aPipes_2|       pointer|
|aPipes_2_num_data_valid  |   in|    3|     ap_fifo|                                            aPipes_2|       pointer|
|aPipes_2_fifo_cap        |   in|    3|     ap_fifo|                                            aPipes_2|       pointer|
|aPipes_2_full_n          |   in|    1|     ap_fifo|                                            aPipes_2|       pointer|
|aPipes_2_write           |  out|    1|     ap_fifo|                                            aPipes_2|       pointer|
|bPipes_1_dout            |   in|  256|     ap_fifo|                                            bPipes_1|       pointer|
|bPipes_1_num_data_valid  |   in|    3|     ap_fifo|                                            bPipes_1|       pointer|
|bPipes_1_fifo_cap        |   in|    3|     ap_fifo|                                            bPipes_1|       pointer|
|bPipes_1_empty_n         |   in|    1|     ap_fifo|                                            bPipes_1|       pointer|
|bPipes_1_read            |  out|    1|     ap_fifo|                                            bPipes_1|       pointer|
|bPipes_2_din             |  out|  256|     ap_fifo|                                            bPipes_2|       pointer|
|bPipes_2_num_data_valid  |   in|    3|     ap_fifo|                                            bPipes_2|       pointer|
|bPipes_2_fifo_cap        |   in|    3|     ap_fifo|                                            bPipes_2|       pointer|
|bPipes_2_full_n          |   in|    1|     ap_fifo|                                            bPipes_2|       pointer|
|bPipes_2_write           |  out|    1|     ap_fifo|                                            bPipes_2|       pointer|
|m0                       |   in|   23|     ap_none|                                                  m0|        scalar|
|cBuffer_address0         |  out|   10|   ap_memory|                                             cBuffer|         array|
|cBuffer_ce0              |  out|    1|   ap_memory|                                             cBuffer|         array|
|cBuffer_we0              |  out|    1|   ap_memory|                                             cBuffer|         array|
|cBuffer_d0               |  out|  256|   ap_memory|                                             cBuffer|         array|
|cBuffer_address1         |  out|   10|   ap_memory|                                             cBuffer|         array|
|cBuffer_ce1              |  out|    1|   ap_memory|                                             cBuffer|         array|
|cBuffer_q1               |   in|  256|   ap_memory|                                             cBuffer|         array|
|cmp111                   |   in|    1|     ap_none|                                              cmp111|        scalar|
|size_m                   |   in|   32|     ap_none|                                              size_m|        scalar|
|cond90                   |   in|    5|     ap_none|                                              cond90|        scalar|
|aBuffer_address0         |  out|    5|   ap_memory|                                             aBuffer|         array|
|aBuffer_ce0              |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_we0              |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_d0               |  out|   32|   ap_memory|                                             aBuffer|         array|
|aBuffer_address1         |  out|    5|   ap_memory|                                             aBuffer|         array|
|aBuffer_ce1              |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_q1               |   in|   32|   ap_memory|                                             aBuffer|         array|
|mul                      |   in|   27|     ap_none|                                                 mul|        scalar|
|cond                     |   in|    5|     ap_none|                                                cond|        scalar|
|size_n                   |   in|   32|     ap_none|                                              size_n|        scalar|
|brmerge282               |   in|    1|     ap_none|                                          brmerge282|        scalar|
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1" [../kernel/Compute.cpp:67]   --->   Operation 12 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1" [../kernel/Compute.cpp:64]   --->   Operation 13 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_2, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_2, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%brmerge282_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge282"   --->   Operation 19 'read' 'brmerge282_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%size_n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_n"   --->   Operation 20 'read' 'size_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cond_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond"   --->   Operation 21 'read' 'cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mul_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %mul"   --->   Operation 22 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cond90_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond90"   --->   Operation 23 'read' 'cond90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%size_m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_m"   --->   Operation 24 'read' 'size_m_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cmp111_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp111"   --->   Operation 25 'read' 'cmp111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%m0_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %m0"   --->   Operation 26 'read' 'm0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten6"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln64 = store i5 0, i5 %n1" [../kernel/Compute.cpp:64]   --->   Operation 28 'store' 'store_ln64' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln67 = store i7 0, i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 29 'store' 'store_ln67' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body58" [../kernel/Compute.cpp:64]   --->   Operation 30 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i11 %indvar_flatten6" [../kernel/Compute.cpp:64]   --->   Operation 31 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%icmp_ln64 = icmp_eq  i11 %indvar_flatten6_load, i11 1024" [../kernel/Compute.cpp:64]   --->   Operation 32 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.73ns)   --->   "%add_ln64 = add i11 %indvar_flatten6_load, i11 1" [../kernel/Compute.cpp:64]   --->   Operation 33 'add' 'add_ln64' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc165, void %for.inc168.exitStub" [../kernel/Compute.cpp:64]   --->   Operation 34 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m1_load = load i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 35 'load' 'm1_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln67 = icmp_eq  i7 %m1_load, i7 64" [../kernel/Compute.cpp:67]   --->   Operation 36 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.30ns)   --->   "%select_ln64 = select i1 %icmp_ln67, i7 0, i7 %m1_load" [../kernel/Compute.cpp:64]   --->   Operation 37 'select' 'select_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%icmp_ln82 = icmp_ne  i7 %select_ln64, i7 0" [../kernel/Compute.cpp:82]   --->   Operation 38 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln64, i32 5, i32 6" [../kernel/Compute.cpp:83]   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.43ns)   --->   "%icmp_ln83 = icmp_eq  i2 %tmp, i2 0" [../kernel/Compute.cpp:83]   --->   Operation 40 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln64)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_9)   --->   "%and_ln80 = and i1 %brmerge282_read, i1 %icmp_ln82" [../kernel/Compute.cpp:80]   --->   Operation 41 'and' 'and_ln80' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln80_9 = and i1 %and_ln80, i1 %icmp_ln83" [../kernel/Compute.cpp:80]   --->   Operation 42 'and' 'and_ln80_9' <Predicate = (!icmp_ln64)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %and_ln80_9, void %if.end86_ifconv, void %if.then72" [../kernel/Compute.cpp:80]   --->   Operation 43 'br' 'br_ln80' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.70ns)   --->   "%icmp_ln85 = icmp_eq  i7 %select_ln64, i7 1" [../kernel/Compute.cpp:85]   --->   Operation 44 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln64 & and_ln80_9)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %if.then83, void %if.then75" [../kernel/Compute.cpp:85]   --->   Operation 45 'br' 'br_ln85' <Predicate = (!icmp_ln64 & and_ln80_9)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end86_ifconv" [../kernel/Compute.cpp:97]   --->   Operation 46 'br' 'br_ln97' <Predicate = (!icmp_ln64 & and_ln80_9)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln67 = add i7 %select_ln64, i7 1" [../kernel/Compute.cpp:67]   --->   Operation 47 'add' 'add_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln64 = store i11 %add_ln64, i11 %indvar_flatten6" [../kernel/Compute.cpp:64]   --->   Operation 48 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln67 = store i7 %add_ln67, i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 49 'store' 'store_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%n1_load = load i5 %n1" [../kernel/Compute.cpp:64]   --->   Operation 50 'load' 'n1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln64_9 = add i5 %n1_load, i5 1" [../kernel/Compute.cpp:64]   --->   Operation 51 'add' 'add_ln64_9' <Predicate = (icmp_ln67)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.27ns)   --->   "%select_ln64_9 = select i1 %icmp_ln67, i5 %add_ln64_9, i5 %n1_load" [../kernel/Compute.cpp:64]   --->   Operation 52 'select' 'select_ln64_9' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %select_ln64_9" [../kernel/Compute.cpp:64]   --->   Operation 53 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.70ns)   --->   "%add91 = add i5 %select_ln64_9, i5 %cond90_read" [../kernel/Compute.cpp:64]   --->   Operation 54 'add' 'add91' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.85ns)   --->   "%add106 = add i27 %mul_read, i27 %zext_ln64" [../kernel/Compute.cpp:64]   --->   Operation 55 'add' 'add106' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%add106_cast = zext i27 %add106" [../kernel/Compute.cpp:64]   --->   Operation 56 'zext' 'add106_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty_205 = trunc i5 %select_ln64_9" [../kernel/Compute.cpp:64]   --->   Operation 57 'trunc' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.70ns)   --->   "%add = add i5 %select_ln64_9, i5 %cond_read" [../kernel/Compute.cpp:64]   --->   Operation 58 'add' 'add' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%add_cast = zext i5 %add" [../kernel/Compute.cpp:64]   --->   Operation 59 'zext' 'add_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%aBuffer_addr_11 = getelementptr i32 %aBuffer, i64 0, i64 %add_cast" [../kernel/Compute.cpp:64]   --->   Operation 60 'getelementptr' 'aBuffer_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.88ns)   --->   "%inBoundsN = icmp_ult  i32 %add106_cast, i32 %size_n_read" [../kernel/Compute.cpp:64]   --->   Operation 61 'icmp' 'inBoundsN' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.46ns)   --->   "%read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aPipes_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:84]   --->   Operation 62 'read' 'read' <Predicate = (and_ln80_9)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 63 [1/1] (1.46ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aPipes_2, i32 %read" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:94]   --->   Operation 63 'write' 'write_ln406' <Predicate = (and_ln80_9 & !icmp_ln85)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end85"   --->   Operation 64 'br' 'br_ln0' <Predicate = (and_ln80_9 & !icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.69ns)   --->   "%store_ln150 = store i32 %read, i5 %aBuffer_addr_11" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:87]   --->   Operation 65 'store' 'store_ln150' <Predicate = (and_ln80_9 & icmp_ln85)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln89 = br void %if.end85" [../kernel/Compute.cpp:89]   --->   Operation 66 'br' 'br_ln89' <Predicate = (and_ln80_9 & icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln64 = store i5 %select_ln64_9, i5 %n1" [../kernel/Compute.cpp:64]   --->   Operation 67 'store' 'store_ln64' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%add91_cast = zext i5 %add91" [../kernel/Compute.cpp:64]   --->   Operation 68 'zext' 'add91_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%aBuffer_addr = getelementptr i32 %aBuffer, i64 0, i64 %add91_cast" [../kernel/Compute.cpp:64]   --->   Operation 69 'getelementptr' 'aBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (0.69ns)   --->   "%aVal = load i5 %aBuffer_addr" [../kernel/Compute.cpp:101]   --->   Operation 70 'load' 'aVal' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.88>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Pipeline_N_Pipeline_M_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_205, i6 0" [../kernel/Compute.cpp:64]   --->   Operation 73 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i7 %select_ln64" [../kernel/Compute.cpp:67]   --->   Operation 74 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Compute.cpp:70]   --->   Operation 75 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (0.69ns)   --->   "%aVal = load i5 %aBuffer_addr" [../kernel/Compute.cpp:101]   --->   Operation 76 'load' 'aVal' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 77 [1/1] (0.98ns)   --->   "%bVal = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bPipes_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:103]   --->   Operation 77 'read' 'bVal' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_4 : Operation 78 [1/1] (0.98ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bPipes_2, i256 %bVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:105]   --->   Operation 78 'write' 'write_ln406' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_4 : Operation 79 [1/1] (0.72ns)   --->   "%add115 = add i10 %mul3, i10 %zext_ln67" [../kernel/Compute.cpp:64]   --->   Operation 79 'add' 'add115' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%add115_cast = zext i10 %add115" [../kernel/Compute.cpp:64]   --->   Operation 80 'zext' 'add115_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%empty = trunc i7 %select_ln64" [../kernel/Compute.cpp:64]   --->   Operation 81 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%add2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 0" [../kernel/Compute.cpp:64]   --->   Operation 82 'bitconcatenate' 'add2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%cBuffer_addr = getelementptr i256 %cBuffer, i64 0, i64 %add115_cast" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:141]   --->   Operation 83 'getelementptr' 'cBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (1.20ns)   --->   "%cPrev = load i10 %cBuffer_addr" [../kernel/Compute.cpp:117]   --->   Operation 84 'load' 'cPrev' <Predicate = (!cmp111_read)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_4 : Operation 85 [1/1] (0.88ns)   --->   "%inBoundsM = icmp_ult  i32 %add2, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 85 'icmp' 'inBoundsM' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %aVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 86 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i256 %bVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 87 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln32_129 = bitcast i32 %trunc_ln170" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 88 'bitcast' 'bitcast_ln32_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (4.90ns)   --->   "%res_246 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_129" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 89 'fmul' 'res_246' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 1" [../kernel/Compute.cpp:125]   --->   Operation 90 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.88ns)   --->   "%inBoundsM_71 = icmp_ult  i32 %or_ln, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 91 'icmp' 'inBoundsM_71' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 32, i32 63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 92 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln32_131 = bitcast i32 %tmp_s" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 93 'bitcast' 'bitcast_ln32_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (4.90ns)   --->   "%res_247 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_131" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 94 'fmul' 'res_247' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln125_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 2" [../kernel/Compute.cpp:125]   --->   Operation 95 'bitconcatenate' 'or_ln125_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.88ns)   --->   "%inBoundsM_72 = icmp_ult  i32 %or_ln125_s, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 96 'icmp' 'inBoundsM_72' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 64, i32 95" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 97 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln32_133 = bitcast i32 %tmp_142" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 98 'bitcast' 'bitcast_ln32_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (4.90ns)   --->   "%res_248 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_133" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 99 'fmul' 'res_248' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln125_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 3" [../kernel/Compute.cpp:125]   --->   Operation 100 'bitconcatenate' 'or_ln125_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.88ns)   --->   "%inBoundsM_73 = icmp_ult  i32 %or_ln125_33, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 101 'icmp' 'inBoundsM_73' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 96, i32 127" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 102 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln32_135 = bitcast i32 %tmp_144" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 103 'bitcast' 'bitcast_ln32_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (4.90ns)   --->   "%res_249 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_135" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 104 'fmul' 'res_249' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln125_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 4" [../kernel/Compute.cpp:125]   --->   Operation 105 'bitconcatenate' 'or_ln125_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.88ns)   --->   "%inBoundsM_74 = icmp_ult  i32 %or_ln125_34, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 106 'icmp' 'inBoundsM_74' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 128, i32 159" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 107 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln32_137 = bitcast i32 %tmp_146" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 108 'bitcast' 'bitcast_ln32_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (4.90ns)   --->   "%res_250 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_137" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 109 'fmul' 'res_250' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln125_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 5" [../kernel/Compute.cpp:125]   --->   Operation 110 'bitconcatenate' 'or_ln125_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.88ns)   --->   "%inBoundsM_75 = icmp_ult  i32 %or_ln125_35, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 111 'icmp' 'inBoundsM_75' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 160, i32 191" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 112 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln32_139 = bitcast i32 %tmp_148" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 113 'bitcast' 'bitcast_ln32_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (4.90ns)   --->   "%res_251 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_139" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 114 'fmul' 'res_251' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%or_ln125_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 6" [../kernel/Compute.cpp:125]   --->   Operation 115 'bitconcatenate' 'or_ln125_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.88ns)   --->   "%inBoundsM_76 = icmp_ult  i32 %or_ln125_36, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 116 'icmp' 'inBoundsM_76' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 192, i32 223" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 117 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln32_141 = bitcast i32 %tmp_150" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 118 'bitcast' 'bitcast_ln32_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (4.90ns)   --->   "%res_252 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_141" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 119 'fmul' 'res_252' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln125_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 7" [../kernel/Compute.cpp:125]   --->   Operation 120 'bitconcatenate' 'or_ln125_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.88ns)   --->   "%inBoundsM_77 = icmp_ult  i32 %or_ln125_37, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 121 'icmp' 'inBoundsM_77' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 224, i32 255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 122 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln32_143 = bitcast i32 %tmp_152" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 123 'bitcast' 'bitcast_ln32_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (4.90ns)   --->   "%res_253 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_143" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 124 'fmul' 'res_253' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.90>
ST_5 : Operation 125 [1/2] (1.20ns)   --->   "%cPrev = load i10 %cBuffer_addr" [../kernel/Compute.cpp:117]   --->   Operation 125 'load' 'cPrev' <Predicate = (!cmp111_read)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_5 : Operation 126 [1/1] (0.42ns)   --->   "%cPrev_2 = select i1 %cmp111_read, i256 0, i256 %cPrev" [../kernel/Compute.cpp:117]   --->   Operation 126 'select' 'cPrev_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/2] (4.90ns)   --->   "%res_246 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_129" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 127 'fmul' 'res_246' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln170_11 = trunc i256 %cPrev_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 128 'trunc' 'trunc_ln170_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/2] (4.90ns)   --->   "%res_247 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_131" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 129 'fmul' 'res_247' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 32, i32 63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 130 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/2] (4.90ns)   --->   "%res_248 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_133" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 131 'fmul' 'res_248' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 64, i32 95" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 132 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/2] (4.90ns)   --->   "%res_249 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_135" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 133 'fmul' 'res_249' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 96, i32 127" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 134 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/2] (4.90ns)   --->   "%res_250 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_137" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 135 'fmul' 'res_250' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 128, i32 159" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 136 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/2] (4.90ns)   --->   "%res_251 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_139" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 137 'fmul' 'res_251' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 160, i32 191" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 138 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/2] (4.90ns)   --->   "%res_252 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_141" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 139 'fmul' 'res_252' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 192, i32 223" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 140 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/2] (4.90ns)   --->   "%res_253 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_143" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 141 'fmul' 'res_253' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 224, i32 255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 142 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.14>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln32_130 = bitcast i32 %trunc_ln170_11" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 143 'bitcast' 'bitcast_ln32_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [3/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_130, i32 %res_246" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 144 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln32_132 = bitcast i32 %tmp_141" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 145 'bitcast' 'bitcast_ln32_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [3/3] (6.14ns)   --->   "%res_233 = fadd i32 %bitcast_ln32_132, i32 %res_247" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 146 'fadd' 'res_233' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln32_134 = bitcast i32 %tmp_143" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 147 'bitcast' 'bitcast_ln32_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [3/3] (6.14ns)   --->   "%res_235 = fadd i32 %bitcast_ln32_134, i32 %res_248" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 148 'fadd' 'res_235' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln32_136 = bitcast i32 %tmp_145" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 149 'bitcast' 'bitcast_ln32_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [3/3] (6.14ns)   --->   "%res_237 = fadd i32 %bitcast_ln32_136, i32 %res_249" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 150 'fadd' 'res_237' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln32_138 = bitcast i32 %tmp_147" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 151 'bitcast' 'bitcast_ln32_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [3/3] (6.14ns)   --->   "%res_239 = fadd i32 %bitcast_ln32_138, i32 %res_250" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 152 'fadd' 'res_239' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln32_140 = bitcast i32 %tmp_149" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 153 'bitcast' 'bitcast_ln32_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [3/3] (6.14ns)   --->   "%res_241 = fadd i32 %bitcast_ln32_140, i32 %res_251" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 154 'fadd' 'res_241' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln32_142 = bitcast i32 %tmp_151" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 155 'bitcast' 'bitcast_ln32_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [3/3] (6.14ns)   --->   "%res_243 = fadd i32 %bitcast_ln32_142, i32 %res_252" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 156 'fadd' 'res_243' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln32_144 = bitcast i32 %tmp_153" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 157 'bitcast' 'bitcast_ln32_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [3/3] (6.14ns)   --->   "%res_245 = fadd i32 %bitcast_ln32_144, i32 %res_253" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 158 'fadd' 'res_245' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.14>
ST_7 : Operation 159 [2/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_130, i32 %res_246" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 159 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [2/3] (6.14ns)   --->   "%res_233 = fadd i32 %bitcast_ln32_132, i32 %res_247" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 160 'fadd' 'res_233' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [2/3] (6.14ns)   --->   "%res_235 = fadd i32 %bitcast_ln32_134, i32 %res_248" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 161 'fadd' 'res_235' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [2/3] (6.14ns)   --->   "%res_237 = fadd i32 %bitcast_ln32_136, i32 %res_249" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 162 'fadd' 'res_237' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [2/3] (6.14ns)   --->   "%res_239 = fadd i32 %bitcast_ln32_138, i32 %res_250" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 163 'fadd' 'res_239' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [2/3] (6.14ns)   --->   "%res_241 = fadd i32 %bitcast_ln32_140, i32 %res_251" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 164 'fadd' 'res_241' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [2/3] (6.14ns)   --->   "%res_243 = fadd i32 %bitcast_ln32_142, i32 %res_252" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 165 'fadd' 'res_243' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [2/3] (6.14ns)   --->   "%res_245 = fadd i32 %bitcast_ln32_144, i32 %res_253" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 166 'fadd' 'res_245' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.37>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln296)   --->   "%inBounds = and i1 %inBoundsN, i1 %inBoundsM" [../kernel/Compute.cpp:127]   --->   Operation 167 'and' 'inBounds' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_130, i32 %res_246" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 168 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296 = select i1 %inBounds, i32 %res, i32 %bitcast_ln32_130" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 169 'select' 'select_ln296' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_57)   --->   "%inBounds_71 = and i1 %inBoundsN, i1 %inBoundsM_71" [../kernel/Compute.cpp:127]   --->   Operation 170 'and' 'inBounds_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/3] (6.14ns)   --->   "%res_233 = fadd i32 %bitcast_ln32_132, i32 %res_247" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 171 'fadd' 'res_233' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_57 = select i1 %inBounds_71, i32 %res_233, i32 %bitcast_ln32_132" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 172 'select' 'select_ln296_57' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_58)   --->   "%inBounds_72 = and i1 %inBoundsN, i1 %inBoundsM_72" [../kernel/Compute.cpp:127]   --->   Operation 173 'and' 'inBounds_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/3] (6.14ns)   --->   "%res_235 = fadd i32 %bitcast_ln32_134, i32 %res_248" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 174 'fadd' 'res_235' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_58 = select i1 %inBounds_72, i32 %res_235, i32 %bitcast_ln32_134" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 175 'select' 'select_ln296_58' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_59)   --->   "%inBounds_73 = and i1 %inBoundsN, i1 %inBoundsM_73" [../kernel/Compute.cpp:127]   --->   Operation 176 'and' 'inBounds_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/3] (6.14ns)   --->   "%res_237 = fadd i32 %bitcast_ln32_136, i32 %res_249" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 177 'fadd' 'res_237' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_59 = select i1 %inBounds_73, i32 %res_237, i32 %bitcast_ln32_136" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 178 'select' 'select_ln296_59' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_60)   --->   "%inBounds_74 = and i1 %inBoundsN, i1 %inBoundsM_74" [../kernel/Compute.cpp:127]   --->   Operation 179 'and' 'inBounds_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/3] (6.14ns)   --->   "%res_239 = fadd i32 %bitcast_ln32_138, i32 %res_250" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 180 'fadd' 'res_239' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_60 = select i1 %inBounds_74, i32 %res_239, i32 %bitcast_ln32_138" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 181 'select' 'select_ln296_60' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_61)   --->   "%inBounds_75 = and i1 %inBoundsN, i1 %inBoundsM_75" [../kernel/Compute.cpp:127]   --->   Operation 182 'and' 'inBounds_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/3] (6.14ns)   --->   "%res_241 = fadd i32 %bitcast_ln32_140, i32 %res_251" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 183 'fadd' 'res_241' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_61 = select i1 %inBounds_75, i32 %res_241, i32 %bitcast_ln32_140" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 184 'select' 'select_ln296_61' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_62)   --->   "%inBounds_76 = and i1 %inBoundsN, i1 %inBoundsM_76" [../kernel/Compute.cpp:127]   --->   Operation 185 'and' 'inBounds_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/3] (6.14ns)   --->   "%res_243 = fadd i32 %bitcast_ln32_142, i32 %res_252" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 186 'fadd' 'res_243' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_62 = select i1 %inBounds_76, i32 %res_243, i32 %bitcast_ln32_142" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 187 'select' 'select_ln296_62' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_63)   --->   "%inBounds_77 = and i1 %inBoundsN, i1 %inBoundsM_77" [../kernel/Compute.cpp:127]   --->   Operation 188 'and' 'inBounds_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/3] (6.14ns)   --->   "%res_245 = fadd i32 %bitcast_ln32_144, i32 %res_253" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 189 'fadd' 'res_245' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_63 = select i1 %inBounds_77, i32 %res_245, i32 %bitcast_ln32_144" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 190 'select' 'select_ln296_63' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 202 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 1.20>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %select_ln296" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 191 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln36_57 = bitcast i32 %select_ln296_57" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 192 'bitcast' 'bitcast_ln36_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln36_58 = bitcast i32 %select_ln296_58" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 193 'bitcast' 'bitcast_ln36_58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln36_59 = bitcast i32 %select_ln296_59" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 194 'bitcast' 'bitcast_ln36_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln36_60 = bitcast i32 %select_ln296_60" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 195 'bitcast' 'bitcast_ln36_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln36_61 = bitcast i32 %select_ln296_61" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 196 'bitcast' 'bitcast_ln36_61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln36_62 = bitcast i32 %select_ln296_62" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 197 'bitcast' 'bitcast_ln36_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln36_63 = bitcast i32 %select_ln296_63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 198 'bitcast' 'bitcast_ln36_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_154 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln36_63, i32 %bitcast_ln36_62, i32 %bitcast_ln36_61, i32 %bitcast_ln36_60, i32 %bitcast_ln36_59, i32 %bitcast_ln36_58, i32 %bitcast_ln36_57, i32 %bitcast_ln36" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 199 'bitconcatenate' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (1.20ns)   --->   "%store_ln150 = store i256 %tmp_154, i10 %cBuffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:141]   --->   Operation 200 'store' 'store_ln150' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body58" [../kernel/Compute.cpp:67]   --->   Operation 201 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bPipes_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bPipes_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cBuffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ cmp111]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cond90]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aBuffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cond]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ brmerge282]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aPipes_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aPipes_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m1                    (alloca           ) [ 0100000000]
n1                    (alloca           ) [ 0110000000]
indvar_flatten6       (alloca           ) [ 0100000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
brmerge282_read       (read             ) [ 0000000000]
size_n_read           (read             ) [ 0110000000]
cond_read             (read             ) [ 0110000000]
mul_read              (read             ) [ 0110000000]
cond90_read           (read             ) [ 0110000000]
size_m_read           (read             ) [ 0111100000]
cmp111_read           (read             ) [ 0111110000]
m0_read               (read             ) [ 0111100000]
store_ln0             (store            ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
store_ln67            (store            ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
indvar_flatten6_load  (load             ) [ 0000000000]
icmp_ln64             (icmp             ) [ 0111111110]
add_ln64              (add              ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
m1_load               (load             ) [ 0000000000]
icmp_ln67             (icmp             ) [ 0110000000]
select_ln64           (select           ) [ 0111100000]
icmp_ln82             (icmp             ) [ 0000000000]
tmp                   (partselect       ) [ 0000000000]
icmp_ln83             (icmp             ) [ 0000000000]
and_ln80              (and              ) [ 0000000000]
and_ln80_9            (and              ) [ 0110000000]
br_ln80               (br               ) [ 0000000000]
icmp_ln85             (icmp             ) [ 0110000000]
br_ln85               (br               ) [ 0000000000]
br_ln97               (br               ) [ 0000000000]
add_ln67              (add              ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
store_ln67            (store            ) [ 0000000000]
n1_load               (load             ) [ 0000000000]
add_ln64_9            (add              ) [ 0000000000]
select_ln64_9         (select           ) [ 0000000000]
zext_ln64             (zext             ) [ 0000000000]
add91                 (add              ) [ 0101000000]
add106                (add              ) [ 0000000000]
add106_cast           (zext             ) [ 0000000000]
empty_205             (trunc            ) [ 0101100000]
add                   (add              ) [ 0000000000]
add_cast              (zext             ) [ 0000000000]
aBuffer_addr_11       (getelementptr    ) [ 0000000000]
inBoundsN             (icmp             ) [ 0101111110]
read                  (read             ) [ 0000000000]
write_ln406           (write            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
store_ln150           (store            ) [ 0000000000]
br_ln89               (br               ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
add91_cast            (zext             ) [ 0000000000]
aBuffer_addr          (getelementptr    ) [ 0100100000]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
mul3                  (bitconcatenate   ) [ 0000000000]
zext_ln67             (zext             ) [ 0000000000]
specpipeline_ln70     (specpipeline     ) [ 0000000000]
aVal                  (load             ) [ 0000000000]
bVal                  (read             ) [ 0000000000]
write_ln406           (write            ) [ 0000000000]
add115                (add              ) [ 0000000000]
add115_cast           (zext             ) [ 0000000000]
empty                 (trunc            ) [ 0000000000]
add2                  (bitconcatenate   ) [ 0000000000]
cBuffer_addr          (getelementptr    ) [ 0100011111]
inBoundsM             (icmp             ) [ 0100011110]
bitcast_ln32          (bitcast          ) [ 0100010000]
trunc_ln170           (trunc            ) [ 0000000000]
bitcast_ln32_129      (bitcast          ) [ 0100010000]
or_ln                 (bitconcatenate   ) [ 0000000000]
inBoundsM_71          (icmp             ) [ 0100011110]
tmp_s                 (partselect       ) [ 0000000000]
bitcast_ln32_131      (bitcast          ) [ 0100010000]
or_ln125_s            (bitconcatenate   ) [ 0000000000]
inBoundsM_72          (icmp             ) [ 0100011110]
tmp_142               (partselect       ) [ 0000000000]
bitcast_ln32_133      (bitcast          ) [ 0100010000]
or_ln125_33           (bitconcatenate   ) [ 0000000000]
inBoundsM_73          (icmp             ) [ 0100011110]
tmp_144               (partselect       ) [ 0000000000]
bitcast_ln32_135      (bitcast          ) [ 0100010000]
or_ln125_34           (bitconcatenate   ) [ 0000000000]
inBoundsM_74          (icmp             ) [ 0100011110]
tmp_146               (partselect       ) [ 0000000000]
bitcast_ln32_137      (bitcast          ) [ 0100010000]
or_ln125_35           (bitconcatenate   ) [ 0000000000]
inBoundsM_75          (icmp             ) [ 0100011110]
tmp_148               (partselect       ) [ 0000000000]
bitcast_ln32_139      (bitcast          ) [ 0100010000]
or_ln125_36           (bitconcatenate   ) [ 0000000000]
inBoundsM_76          (icmp             ) [ 0100011110]
tmp_150               (partselect       ) [ 0000000000]
bitcast_ln32_141      (bitcast          ) [ 0100010000]
or_ln125_37           (bitconcatenate   ) [ 0000000000]
inBoundsM_77          (icmp             ) [ 0100011110]
tmp_152               (partselect       ) [ 0000000000]
bitcast_ln32_143      (bitcast          ) [ 0100010000]
cPrev                 (load             ) [ 0000000000]
cPrev_2               (select           ) [ 0000000000]
res_246               (fmul             ) [ 0100001110]
trunc_ln170_11        (trunc            ) [ 0100001000]
res_247               (fmul             ) [ 0100001110]
tmp_141               (partselect       ) [ 0100001000]
res_248               (fmul             ) [ 0100001110]
tmp_143               (partselect       ) [ 0100001000]
res_249               (fmul             ) [ 0100001110]
tmp_145               (partselect       ) [ 0100001000]
res_250               (fmul             ) [ 0100001110]
tmp_147               (partselect       ) [ 0100001000]
res_251               (fmul             ) [ 0100001110]
tmp_149               (partselect       ) [ 0100001000]
res_252               (fmul             ) [ 0100001110]
tmp_151               (partselect       ) [ 0100001000]
res_253               (fmul             ) [ 0100001110]
tmp_153               (partselect       ) [ 0100001000]
bitcast_ln32_130      (bitcast          ) [ 0100000110]
bitcast_ln32_132      (bitcast          ) [ 0100000110]
bitcast_ln32_134      (bitcast          ) [ 0100000110]
bitcast_ln32_136      (bitcast          ) [ 0100000110]
bitcast_ln32_138      (bitcast          ) [ 0100000110]
bitcast_ln32_140      (bitcast          ) [ 0100000110]
bitcast_ln32_142      (bitcast          ) [ 0100000110]
bitcast_ln32_144      (bitcast          ) [ 0100000110]
inBounds              (and              ) [ 0000000000]
res                   (fadd             ) [ 0000000000]
select_ln296          (select           ) [ 0100000001]
inBounds_71           (and              ) [ 0000000000]
res_233               (fadd             ) [ 0000000000]
select_ln296_57       (select           ) [ 0100000001]
inBounds_72           (and              ) [ 0000000000]
res_235               (fadd             ) [ 0000000000]
select_ln296_58       (select           ) [ 0100000001]
inBounds_73           (and              ) [ 0000000000]
res_237               (fadd             ) [ 0000000000]
select_ln296_59       (select           ) [ 0100000001]
inBounds_74           (and              ) [ 0000000000]
res_239               (fadd             ) [ 0000000000]
select_ln296_60       (select           ) [ 0100000001]
inBounds_75           (and              ) [ 0000000000]
res_241               (fadd             ) [ 0000000000]
select_ln296_61       (select           ) [ 0100000001]
inBounds_76           (and              ) [ 0000000000]
res_243               (fadd             ) [ 0000000000]
select_ln296_62       (select           ) [ 0100000001]
inBounds_77           (and              ) [ 0000000000]
res_245               (fadd             ) [ 0000000000]
select_ln296_63       (select           ) [ 0100000001]
bitcast_ln36          (bitcast          ) [ 0000000000]
bitcast_ln36_57       (bitcast          ) [ 0000000000]
bitcast_ln36_58       (bitcast          ) [ 0000000000]
bitcast_ln36_59       (bitcast          ) [ 0000000000]
bitcast_ln36_60       (bitcast          ) [ 0000000000]
bitcast_ln36_61       (bitcast          ) [ 0000000000]
bitcast_ln36_62       (bitcast          ) [ 0000000000]
bitcast_ln36_63       (bitcast          ) [ 0000000000]
tmp_154               (bitconcatenate   ) [ 0000000000]
store_ln150           (store            ) [ 0000000000]
br_ln67               (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bPipes_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bPipes_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bPipes_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bPipes_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cBuffer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cBuffer"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp111">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp111"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="size_m">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cond90">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cond90"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="aBuffer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aBuffer"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mul">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cond">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cond"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="size_n">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="brmerge282">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brmerge282"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="aPipes_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="aPipes_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pipeline_N_Pipeline_M_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="m1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="n1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten6_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="brmerge282_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="brmerge282_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="size_n_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_n_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="cond_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="5" slack="0"/>
<pin id="177" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cond_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="27" slack="0"/>
<pin id="182" dir="0" index="1" bw="27" slack="0"/>
<pin id="183" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="cond90_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cond90_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="size_m_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_m_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="cmp111_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp111_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="m0_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="23" slack="0"/>
<pin id="206" dir="0" index="1" bw="23" slack="0"/>
<pin id="207" dir="1" index="2" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m0_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln406_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln406/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="bVal_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="256" slack="0"/>
<pin id="226" dir="0" index="1" bw="256" slack="0"/>
<pin id="227" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bVal/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln406_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="256" slack="0"/>
<pin id="233" dir="0" index="2" bw="256" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln406/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="aBuffer_addr_11_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aBuffer_addr_11/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="0"/>
<pin id="259" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="260" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="262" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln150/2 aVal/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="aBuffer_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="5" slack="0"/>
<pin id="256" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aBuffer_addr/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="cBuffer_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="256" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cBuffer_addr/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="5"/>
<pin id="273" dir="0" index="1" bw="256" slack="0"/>
<pin id="274" dir="0" index="2" bw="0" slack="0"/>
<pin id="276" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="277" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="256" slack="2147483647"/>
<pin id="279" dir="1" index="7" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cPrev/4 store_ln150/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="1"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="1"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_233/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_235/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_237/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_239/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_241/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_243/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="1"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_245/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_246/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_247/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_248/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_249/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_250/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_251/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_252/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_253/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln0_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="11" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln64_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln67_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="7" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="indvar_flatten6_load_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln64_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="0" index="1" bw="11" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln64_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="m1_load_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln67_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="7" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="select_ln64_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="7" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln82_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="0" index="1" bw="7" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="7" slack="0"/>
<pin id="401" dir="0" index="2" bw="4" slack="0"/>
<pin id="402" dir="0" index="3" bw="4" slack="0"/>
<pin id="403" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln83_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="0" index="1" bw="2" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="and_ln80_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="and_ln80_9_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80_9/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln85_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="0"/>
<pin id="428" dir="0" index="1" bw="7" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln67_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln64_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="0"/>
<pin id="440" dir="0" index="1" bw="11" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln67_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="0"/>
<pin id="445" dir="0" index="1" bw="7" slack="0"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="n1_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="1"/>
<pin id="450" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_load/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln64_9_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_9/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln64_9_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="0" index="2" bw="5" slack="0"/>
<pin id="461" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_9/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln64_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add91_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="0" index="1" bw="5" slack="1"/>
<pin id="471" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add91/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add106_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="27" slack="1"/>
<pin id="475" dir="0" index="1" bw="5" slack="0"/>
<pin id="476" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add106/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add106_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="27" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add106_cast/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="empty_205_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_205/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="0" index="1" bw="5" slack="1"/>
<pin id="489" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_cast/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="inBoundsN_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="1"/>
<pin id="499" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsN/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln64_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="0" index="1" bw="5" slack="1"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add91_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="1"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add91_cast/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="mul3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="0"/>
<pin id="512" dir="0" index="1" bw="4" slack="2"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul3/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln67_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="3"/>
<pin id="519" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add115_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="0" index="1" bw="7" slack="0"/>
<pin id="523" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add115/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add115_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add115_cast/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="empty_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="3"/>
<pin id="533" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="23" slack="3"/>
<pin id="537" dir="0" index="2" bw="6" slack="0"/>
<pin id="538" dir="0" index="3" bw="1" slack="0"/>
<pin id="539" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add2/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="inBoundsM_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="3"/>
<pin id="546" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="bitcast_ln32_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln170_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="256" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="bitcast_ln32_129_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_129/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="23" slack="3"/>
<pin id="572" dir="0" index="2" bw="6" slack="0"/>
<pin id="573" dir="0" index="3" bw="1" slack="0"/>
<pin id="574" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="inBoundsM_71_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="3"/>
<pin id="581" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_71/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_s_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="256" slack="0"/>
<pin id="586" dir="0" index="2" bw="7" slack="0"/>
<pin id="587" dir="0" index="3" bw="7" slack="0"/>
<pin id="588" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="bitcast_ln32_131_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_131/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="or_ln125_s_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="23" slack="3"/>
<pin id="601" dir="0" index="2" bw="6" slack="0"/>
<pin id="602" dir="0" index="3" bw="3" slack="0"/>
<pin id="603" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_s/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="inBoundsM_72_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="3"/>
<pin id="610" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_72/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_142_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="256" slack="0"/>
<pin id="615" dir="0" index="2" bw="8" slack="0"/>
<pin id="616" dir="0" index="3" bw="8" slack="0"/>
<pin id="617" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_142/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="bitcast_ln32_133_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_133/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_ln125_33_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="23" slack="3"/>
<pin id="630" dir="0" index="2" bw="6" slack="0"/>
<pin id="631" dir="0" index="3" bw="3" slack="0"/>
<pin id="632" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_33/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="inBoundsM_73_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="3"/>
<pin id="639" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_73/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_144_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="256" slack="0"/>
<pin id="644" dir="0" index="2" bw="8" slack="0"/>
<pin id="645" dir="0" index="3" bw="8" slack="0"/>
<pin id="646" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_144/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="bitcast_ln32_135_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_135/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="or_ln125_34_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="23" slack="3"/>
<pin id="659" dir="0" index="2" bw="6" slack="0"/>
<pin id="660" dir="0" index="3" bw="3" slack="0"/>
<pin id="661" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_34/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="inBoundsM_74_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="3"/>
<pin id="668" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_74/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_146_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="256" slack="0"/>
<pin id="673" dir="0" index="2" bw="9" slack="0"/>
<pin id="674" dir="0" index="3" bw="9" slack="0"/>
<pin id="675" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_146/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="bitcast_ln32_137_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_137/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="or_ln125_35_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="23" slack="3"/>
<pin id="688" dir="0" index="2" bw="6" slack="0"/>
<pin id="689" dir="0" index="3" bw="3" slack="0"/>
<pin id="690" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_35/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="inBoundsM_75_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="3"/>
<pin id="697" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_75/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_148_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="256" slack="0"/>
<pin id="702" dir="0" index="2" bw="9" slack="0"/>
<pin id="703" dir="0" index="3" bw="9" slack="0"/>
<pin id="704" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_148/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="bitcast_ln32_139_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_139/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="or_ln125_36_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="23" slack="3"/>
<pin id="717" dir="0" index="2" bw="6" slack="0"/>
<pin id="718" dir="0" index="3" bw="2" slack="0"/>
<pin id="719" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_36/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="inBoundsM_76_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="3"/>
<pin id="726" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_76/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_150_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="256" slack="0"/>
<pin id="731" dir="0" index="2" bw="9" slack="0"/>
<pin id="732" dir="0" index="3" bw="9" slack="0"/>
<pin id="733" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_150/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="bitcast_ln32_141_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_141/4 "/>
</bind>
</comp>

<comp id="743" class="1004" name="or_ln125_37_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="23" slack="3"/>
<pin id="746" dir="0" index="2" bw="6" slack="0"/>
<pin id="747" dir="0" index="3" bw="1" slack="0"/>
<pin id="748" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_37/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="inBoundsM_77_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="3"/>
<pin id="755" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_77/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_152_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="256" slack="0"/>
<pin id="760" dir="0" index="2" bw="9" slack="0"/>
<pin id="761" dir="0" index="3" bw="9" slack="0"/>
<pin id="762" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_152/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="bitcast_ln32_143_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_143/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="cPrev_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="4"/>
<pin id="774" dir="0" index="1" bw="256" slack="0"/>
<pin id="775" dir="0" index="2" bw="256" slack="0"/>
<pin id="776" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cPrev_2/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="trunc_ln170_11_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="256" slack="0"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170_11/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_141_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="256" slack="0"/>
<pin id="786" dir="0" index="2" bw="7" slack="0"/>
<pin id="787" dir="0" index="3" bw="7" slack="0"/>
<pin id="788" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_141/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_143_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="0" index="1" bw="256" slack="0"/>
<pin id="796" dir="0" index="2" bw="8" slack="0"/>
<pin id="797" dir="0" index="3" bw="8" slack="0"/>
<pin id="798" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_143/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_145_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="256" slack="0"/>
<pin id="806" dir="0" index="2" bw="8" slack="0"/>
<pin id="807" dir="0" index="3" bw="8" slack="0"/>
<pin id="808" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_145/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_147_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="0" index="1" bw="256" slack="0"/>
<pin id="816" dir="0" index="2" bw="9" slack="0"/>
<pin id="817" dir="0" index="3" bw="9" slack="0"/>
<pin id="818" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_147/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_149_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="0" index="1" bw="256" slack="0"/>
<pin id="826" dir="0" index="2" bw="9" slack="0"/>
<pin id="827" dir="0" index="3" bw="9" slack="0"/>
<pin id="828" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_149/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_151_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="256" slack="0"/>
<pin id="836" dir="0" index="2" bw="9" slack="0"/>
<pin id="837" dir="0" index="3" bw="9" slack="0"/>
<pin id="838" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_151/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_153_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="256" slack="0"/>
<pin id="846" dir="0" index="2" bw="9" slack="0"/>
<pin id="847" dir="0" index="3" bw="9" slack="0"/>
<pin id="848" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_153/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="bitcast_ln32_130_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_130/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="bitcast_ln32_132_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_132/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="bitcast_ln32_134_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_134/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="bitcast_ln32_136_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_136/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="bitcast_ln32_138_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_138/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="bitcast_ln32_140_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_140/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="bitcast_ln32_142_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_142/6 "/>
</bind>
</comp>

<comp id="881" class="1004" name="bitcast_ln32_144_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_144/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="inBounds_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="6"/>
<pin id="887" dir="0" index="1" bw="1" slack="4"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds/8 "/>
</bind>
</comp>

<comp id="889" class="1004" name="select_ln296_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="32" slack="0"/>
<pin id="892" dir="0" index="2" bw="32" slack="2"/>
<pin id="893" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296/8 "/>
</bind>
</comp>

<comp id="896" class="1004" name="inBounds_71_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="6"/>
<pin id="898" dir="0" index="1" bw="1" slack="4"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_71/8 "/>
</bind>
</comp>

<comp id="900" class="1004" name="select_ln296_57_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="32" slack="0"/>
<pin id="903" dir="0" index="2" bw="32" slack="2"/>
<pin id="904" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_57/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="inBounds_72_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="6"/>
<pin id="909" dir="0" index="1" bw="1" slack="4"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_72/8 "/>
</bind>
</comp>

<comp id="911" class="1004" name="select_ln296_58_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="0"/>
<pin id="914" dir="0" index="2" bw="32" slack="2"/>
<pin id="915" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_58/8 "/>
</bind>
</comp>

<comp id="918" class="1004" name="inBounds_73_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="6"/>
<pin id="920" dir="0" index="1" bw="1" slack="4"/>
<pin id="921" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_73/8 "/>
</bind>
</comp>

<comp id="922" class="1004" name="select_ln296_59_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="32" slack="0"/>
<pin id="925" dir="0" index="2" bw="32" slack="2"/>
<pin id="926" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_59/8 "/>
</bind>
</comp>

<comp id="929" class="1004" name="inBounds_74_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="6"/>
<pin id="931" dir="0" index="1" bw="1" slack="4"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_74/8 "/>
</bind>
</comp>

<comp id="933" class="1004" name="select_ln296_60_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="32" slack="0"/>
<pin id="936" dir="0" index="2" bw="32" slack="2"/>
<pin id="937" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_60/8 "/>
</bind>
</comp>

<comp id="940" class="1004" name="inBounds_75_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="6"/>
<pin id="942" dir="0" index="1" bw="1" slack="4"/>
<pin id="943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_75/8 "/>
</bind>
</comp>

<comp id="944" class="1004" name="select_ln296_61_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="0"/>
<pin id="947" dir="0" index="2" bw="32" slack="2"/>
<pin id="948" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_61/8 "/>
</bind>
</comp>

<comp id="951" class="1004" name="inBounds_76_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="6"/>
<pin id="953" dir="0" index="1" bw="1" slack="4"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_76/8 "/>
</bind>
</comp>

<comp id="955" class="1004" name="select_ln296_62_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="32" slack="0"/>
<pin id="958" dir="0" index="2" bw="32" slack="2"/>
<pin id="959" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_62/8 "/>
</bind>
</comp>

<comp id="962" class="1004" name="inBounds_77_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="6"/>
<pin id="964" dir="0" index="1" bw="1" slack="4"/>
<pin id="965" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_77/8 "/>
</bind>
</comp>

<comp id="966" class="1004" name="select_ln296_63_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="32" slack="0"/>
<pin id="969" dir="0" index="2" bw="32" slack="2"/>
<pin id="970" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_63/8 "/>
</bind>
</comp>

<comp id="973" class="1004" name="bitcast_ln36_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/9 "/>
</bind>
</comp>

<comp id="976" class="1004" name="bitcast_ln36_57_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_57/9 "/>
</bind>
</comp>

<comp id="979" class="1004" name="bitcast_ln36_58_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_58/9 "/>
</bind>
</comp>

<comp id="982" class="1004" name="bitcast_ln36_59_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_59/9 "/>
</bind>
</comp>

<comp id="985" class="1004" name="bitcast_ln36_60_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_60/9 "/>
</bind>
</comp>

<comp id="988" class="1004" name="bitcast_ln36_61_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_61/9 "/>
</bind>
</comp>

<comp id="991" class="1004" name="bitcast_ln36_62_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="1"/>
<pin id="993" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_62/9 "/>
</bind>
</comp>

<comp id="994" class="1004" name="bitcast_ln36_63_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_63/9 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_154_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="256" slack="0"/>
<pin id="999" dir="0" index="1" bw="32" slack="0"/>
<pin id="1000" dir="0" index="2" bw="32" slack="0"/>
<pin id="1001" dir="0" index="3" bw="32" slack="0"/>
<pin id="1002" dir="0" index="4" bw="32" slack="0"/>
<pin id="1003" dir="0" index="5" bw="32" slack="0"/>
<pin id="1004" dir="0" index="6" bw="32" slack="0"/>
<pin id="1005" dir="0" index="7" bw="32" slack="0"/>
<pin id="1006" dir="0" index="8" bw="32" slack="0"/>
<pin id="1007" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_154/9 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="m1_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="7" slack="0"/>
<pin id="1020" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="n1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="5" slack="0"/>
<pin id="1027" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="indvar_flatten6_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="11" slack="0"/>
<pin id="1034" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="size_n_read_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_n_read "/>
</bind>
</comp>

<comp id="1044" class="1005" name="cond_read_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="5" slack="1"/>
<pin id="1046" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cond_read "/>
</bind>
</comp>

<comp id="1049" class="1005" name="mul_read_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="27" slack="1"/>
<pin id="1051" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_read "/>
</bind>
</comp>

<comp id="1054" class="1005" name="cond90_read_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="5" slack="1"/>
<pin id="1056" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cond90_read "/>
</bind>
</comp>

<comp id="1059" class="1005" name="size_m_read_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="3"/>
<pin id="1061" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="size_m_read "/>
</bind>
</comp>

<comp id="1071" class="1005" name="cmp111_read_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="3"/>
<pin id="1073" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp111_read "/>
</bind>
</comp>

<comp id="1076" class="1005" name="m0_read_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="23" slack="3"/>
<pin id="1078" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="m0_read "/>
</bind>
</comp>

<comp id="1088" class="1005" name="icmp_ln64_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="7"/>
<pin id="1090" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="icmp_ln67_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="1"/>
<pin id="1094" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="select_ln64_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="7" slack="3"/>
<pin id="1099" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="select_ln64 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="and_ln80_9_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="1"/>
<pin id="1105" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln80_9 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="icmp_ln85_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="1"/>
<pin id="1109" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="add91_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="5" slack="1"/>
<pin id="1113" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add91 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="empty_205_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="4" slack="2"/>
<pin id="1118" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_205 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="inBoundsN_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="6"/>
<pin id="1123" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="inBoundsN "/>
</bind>
</comp>

<comp id="1133" class="1005" name="aBuffer_addr_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="5" slack="1"/>
<pin id="1135" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="aBuffer_addr "/>
</bind>
</comp>

<comp id="1138" class="1005" name="cBuffer_addr_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="10" slack="1"/>
<pin id="1140" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cBuffer_addr "/>
</bind>
</comp>

<comp id="1144" class="1005" name="inBoundsM_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="4"/>
<pin id="1146" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM "/>
</bind>
</comp>

<comp id="1149" class="1005" name="bitcast_ln32_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="bitcast_ln32_129_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="1"/>
<pin id="1163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_129 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="inBoundsM_71_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="4"/>
<pin id="1168" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_71 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="bitcast_ln32_131_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="1"/>
<pin id="1173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_131 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="inBoundsM_72_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="4"/>
<pin id="1178" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_72 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="bitcast_ln32_133_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="1"/>
<pin id="1183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_133 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="inBoundsM_73_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="4"/>
<pin id="1188" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_73 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="bitcast_ln32_135_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="1"/>
<pin id="1193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_135 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="inBoundsM_74_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="4"/>
<pin id="1198" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_74 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="bitcast_ln32_137_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="1"/>
<pin id="1203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_137 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="inBoundsM_75_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="4"/>
<pin id="1208" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_75 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="bitcast_ln32_139_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="1"/>
<pin id="1213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_139 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="inBoundsM_76_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="4"/>
<pin id="1218" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_76 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="bitcast_ln32_141_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_141 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="inBoundsM_77_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="4"/>
<pin id="1228" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_77 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="bitcast_ln32_143_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_143 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="res_246_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_246 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="trunc_ln170_11_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="1"/>
<pin id="1243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln170_11 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="res_247_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="1"/>
<pin id="1248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_247 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="tmp_141_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="1"/>
<pin id="1253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_141 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="res_248_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="1"/>
<pin id="1258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_248 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="tmp_143_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="1"/>
<pin id="1263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_143 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="res_249_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_249 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="tmp_145_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="res_250_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_250 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="tmp_147_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="res_251_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="1"/>
<pin id="1288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_251 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="tmp_149_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="1"/>
<pin id="1293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_149 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="res_252_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="1"/>
<pin id="1298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_252 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="tmp_151_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="1"/>
<pin id="1303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_151 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="res_253_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="1"/>
<pin id="1308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_253 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="tmp_153_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="1"/>
<pin id="1313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_153 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="bitcast_ln32_130_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="1"/>
<pin id="1318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_130 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="bitcast_ln32_132_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="1"/>
<pin id="1324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_132 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="bitcast_ln32_134_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="1"/>
<pin id="1330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_134 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="bitcast_ln32_136_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="1"/>
<pin id="1336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_136 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="bitcast_ln32_138_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="1"/>
<pin id="1342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_138 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="bitcast_ln32_140_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="1"/>
<pin id="1348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_140 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="bitcast_ln32_142_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="1"/>
<pin id="1354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_142 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="bitcast_ln32_144_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="1"/>
<pin id="1360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_144 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="select_ln296_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="1"/>
<pin id="1366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="select_ln296_57_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="1"/>
<pin id="1371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_57 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="select_ln296_58_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="1"/>
<pin id="1376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_58 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="select_ln296_59_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="32" slack="1"/>
<pin id="1381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_59 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="select_ln296_60_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="1"/>
<pin id="1386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_60 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="select_ln296_61_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="1"/>
<pin id="1391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_61 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="select_ln296_62_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="1"/>
<pin id="1396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_62 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="select_ln296_63_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="32" slack="1"/>
<pin id="1401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_63 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="76" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="78" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="94" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="96" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="224" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="74" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="210" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="74" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="74" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="280"><net_src comp="264" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="349"><net_src comp="50" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="360" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="58" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="60" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="375" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="54" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="62" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="384" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="64" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="66" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="412"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="68" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="162" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="392" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="408" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="384" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="384" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="70" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="369" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="432" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="72" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="451" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="448" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="457" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="457" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="464" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="473" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="457" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="457" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="500"><net_src comp="478" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="457" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="506" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="515"><net_src comp="88" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="90" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="524"><net_src comp="510" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="540"><net_src comp="98" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="542"><net_src comp="100" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="547"><net_src comp="534" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="245" pin="7"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="555"><net_src comp="548" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="558"><net_src comp="548" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="559"><net_src comp="548" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="563"><net_src comp="224" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="575"><net_src comp="98" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="531" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="577"><net_src comp="102" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="582"><net_src comp="569" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="589"><net_src comp="104" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="224" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="106" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="108" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="596"><net_src comp="583" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="604"><net_src comp="98" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="531" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="606"><net_src comp="110" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="611"><net_src comp="598" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="618"><net_src comp="104" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="224" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="112" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="114" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="625"><net_src comp="612" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="633"><net_src comp="98" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="531" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="635"><net_src comp="116" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="640"><net_src comp="627" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="647"><net_src comp="104" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="224" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="118" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="120" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="654"><net_src comp="641" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="662"><net_src comp="98" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="531" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="664"><net_src comp="122" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="669"><net_src comp="656" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="676"><net_src comp="104" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="224" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="124" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="126" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="683"><net_src comp="670" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="691"><net_src comp="98" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="531" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="693"><net_src comp="128" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="698"><net_src comp="685" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="705"><net_src comp="104" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="224" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="130" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="708"><net_src comp="132" pin="0"/><net_sink comp="699" pin=3"/></net>

<net id="712"><net_src comp="699" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="720"><net_src comp="98" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="531" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="722"><net_src comp="134" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="727"><net_src comp="714" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="734"><net_src comp="104" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="224" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="136" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="138" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="741"><net_src comp="728" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="749"><net_src comp="98" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="531" pin="1"/><net_sink comp="743" pin=2"/></net>

<net id="751"><net_src comp="140" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="756"><net_src comp="743" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="763"><net_src comp="104" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="224" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="142" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="144" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="770"><net_src comp="757" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="777"><net_src comp="146" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="778"><net_src comp="271" pin="7"/><net_sink comp="772" pin=2"/></net>

<net id="782"><net_src comp="772" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="789"><net_src comp="104" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="772" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="106" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="108" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="799"><net_src comp="104" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="772" pin="3"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="112" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="114" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="809"><net_src comp="104" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="772" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="118" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="812"><net_src comp="120" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="819"><net_src comp="104" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="772" pin="3"/><net_sink comp="813" pin=1"/></net>

<net id="821"><net_src comp="124" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="822"><net_src comp="126" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="829"><net_src comp="104" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="772" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="831"><net_src comp="130" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="832"><net_src comp="132" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="839"><net_src comp="104" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="772" pin="3"/><net_sink comp="833" pin=1"/></net>

<net id="841"><net_src comp="136" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="842"><net_src comp="138" pin="0"/><net_sink comp="833" pin=3"/></net>

<net id="849"><net_src comp="104" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="772" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="851"><net_src comp="142" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="852"><net_src comp="144" pin="0"/><net_sink comp="843" pin=3"/></net>

<net id="856"><net_src comp="853" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="864"><net_src comp="861" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="868"><net_src comp="865" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="872"><net_src comp="869" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="876"><net_src comp="873" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="880"><net_src comp="877" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="884"><net_src comp="881" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="894"><net_src comp="885" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="281" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="905"><net_src comp="896" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="285" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="916"><net_src comp="907" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="289" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="927"><net_src comp="918" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="293" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="938"><net_src comp="929" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="297" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="949"><net_src comp="940" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="301" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="960"><net_src comp="951" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="305" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="971"><net_src comp="962" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="309" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="1008"><net_src comp="148" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1009"><net_src comp="994" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1010"><net_src comp="991" pin="1"/><net_sink comp="997" pin=2"/></net>

<net id="1011"><net_src comp="988" pin="1"/><net_sink comp="997" pin=3"/></net>

<net id="1012"><net_src comp="985" pin="1"/><net_sink comp="997" pin=4"/></net>

<net id="1013"><net_src comp="982" pin="1"/><net_sink comp="997" pin=5"/></net>

<net id="1014"><net_src comp="979" pin="1"/><net_sink comp="997" pin=6"/></net>

<net id="1015"><net_src comp="976" pin="1"/><net_sink comp="997" pin=7"/></net>

<net id="1016"><net_src comp="973" pin="1"/><net_sink comp="997" pin=8"/></net>

<net id="1017"><net_src comp="997" pin="9"/><net_sink comp="271" pin=1"/></net>

<net id="1021"><net_src comp="150" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1024"><net_src comp="1018" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1028"><net_src comp="154" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1031"><net_src comp="1025" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1035"><net_src comp="158" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1038"><net_src comp="1032" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="1042"><net_src comp="168" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="1047"><net_src comp="174" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1052"><net_src comp="180" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1057"><net_src comp="186" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="1062"><net_src comp="192" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1065"><net_src comp="1059" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="1066"><net_src comp="1059" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1067"><net_src comp="1059" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1068"><net_src comp="1059" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1069"><net_src comp="1059" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1070"><net_src comp="1059" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1074"><net_src comp="198" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1079"><net_src comp="204" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1082"><net_src comp="1076" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1083"><net_src comp="1076" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1084"><net_src comp="1076" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1085"><net_src comp="1076" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1086"><net_src comp="1076" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1087"><net_src comp="1076" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1091"><net_src comp="363" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="378" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1100"><net_src comp="384" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1106"><net_src comp="420" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1110"><net_src comp="426" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="468" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1119"><net_src comp="482" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1124"><net_src comp="496" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1127"><net_src comp="1121" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1128"><net_src comp="1121" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1129"><net_src comp="1121" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1130"><net_src comp="1121" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1131"><net_src comp="1121" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1132"><net_src comp="1121" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1136"><net_src comp="252" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1141"><net_src comp="264" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1147"><net_src comp="543" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1152"><net_src comp="548" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1155"><net_src comp="1149" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1156"><net_src comp="1149" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1157"><net_src comp="1149" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1158"><net_src comp="1149" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1159"><net_src comp="1149" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1160"><net_src comp="1149" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1164"><net_src comp="564" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1169"><net_src comp="578" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1174"><net_src comp="593" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1179"><net_src comp="607" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1184"><net_src comp="622" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1189"><net_src comp="636" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1194"><net_src comp="651" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1199"><net_src comp="665" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1204"><net_src comp="680" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1209"><net_src comp="694" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1214"><net_src comp="709" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1219"><net_src comp="723" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1224"><net_src comp="738" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1229"><net_src comp="752" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1234"><net_src comp="767" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1239"><net_src comp="313" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1244"><net_src comp="779" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1249"><net_src comp="317" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1254"><net_src comp="783" pin="4"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1259"><net_src comp="321" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1264"><net_src comp="793" pin="4"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1269"><net_src comp="325" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1274"><net_src comp="803" pin="4"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1279"><net_src comp="329" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1284"><net_src comp="813" pin="4"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1289"><net_src comp="333" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1294"><net_src comp="823" pin="4"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1299"><net_src comp="337" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1304"><net_src comp="833" pin="4"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1309"><net_src comp="341" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1314"><net_src comp="843" pin="4"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1319"><net_src comp="853" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="889" pin=2"/></net>

<net id="1325"><net_src comp="857" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="900" pin=2"/></net>

<net id="1331"><net_src comp="861" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="1337"><net_src comp="865" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="922" pin=2"/></net>

<net id="1343"><net_src comp="869" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="933" pin=2"/></net>

<net id="1349"><net_src comp="873" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="944" pin=2"/></net>

<net id="1355"><net_src comp="877" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="955" pin=2"/></net>

<net id="1361"><net_src comp="881" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="966" pin=2"/></net>

<net id="1367"><net_src comp="889" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1372"><net_src comp="900" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1377"><net_src comp="911" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1382"><net_src comp="922" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1387"><net_src comp="933" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1392"><net_src comp="944" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1397"><net_src comp="955" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1402"><net_src comp="966" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="994" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bPipes_1 | {}
	Port: bPipes_2 | {4 }
	Port: cBuffer | {9 }
	Port: aBuffer | {2 }
	Port: aPipes_1 | {}
	Port: aPipes_2 | {2 }
 - Input state : 
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : bPipes_1 | {4 }
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : bPipes_2 | {}
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : m0 | {1 }
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : cBuffer | {4 5 }
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : cmp111 | {1 }
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : size_m | {1 }
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : cond90 | {1 }
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : aBuffer | {3 4 }
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : mul | {1 }
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : cond | {1 }
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : size_n | {1 }
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : brmerge282 | {1 }
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : aPipes_1 | {2 }
	Port: ProcessingElement.2_Pipeline_Pipeline_N_Pipeline_M : aPipes_2 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln64 : 1
		store_ln67 : 1
		indvar_flatten6_load : 1
		icmp_ln64 : 2
		add_ln64 : 2
		br_ln64 : 3
		m1_load : 1
		icmp_ln67 : 2
		select_ln64 : 3
		icmp_ln82 : 4
		tmp : 4
		icmp_ln83 : 5
		and_ln80 : 5
		and_ln80_9 : 6
		br_ln80 : 6
		icmp_ln85 : 4
		br_ln85 : 5
		add_ln67 : 4
		store_ln64 : 3
		store_ln67 : 5
	State 2
		add_ln64_9 : 1
		select_ln64_9 : 2
		zext_ln64 : 3
		add91 : 3
		add106 : 4
		add106_cast : 5
		empty_205 : 3
		add : 3
		add_cast : 4
		aBuffer_addr_11 : 5
		inBoundsN : 6
		store_ln150 : 6
		store_ln64 : 3
	State 3
		aBuffer_addr : 1
		aVal : 2
	State 4
		add115 : 1
		add115_cast : 2
		add2 : 1
		cBuffer_addr : 3
		cPrev : 4
		inBoundsM : 2
		bitcast_ln32 : 1
		bitcast_ln32_129 : 1
		res_246 : 2
		or_ln : 1
		inBoundsM_71 : 2
		bitcast_ln32_131 : 1
		res_247 : 2
		or_ln125_s : 1
		inBoundsM_72 : 2
		bitcast_ln32_133 : 1
		res_248 : 2
		or_ln125_33 : 1
		inBoundsM_73 : 2
		bitcast_ln32_135 : 1
		res_249 : 2
		or_ln125_34 : 1
		inBoundsM_74 : 2
		bitcast_ln32_137 : 1
		res_250 : 2
		or_ln125_35 : 1
		inBoundsM_75 : 2
		bitcast_ln32_139 : 1
		res_251 : 2
		or_ln125_36 : 1
		inBoundsM_76 : 2
		bitcast_ln32_141 : 1
		res_252 : 2
		or_ln125_37 : 1
		inBoundsM_77 : 2
		bitcast_ln32_143 : 1
		res_253 : 2
	State 5
		cPrev_2 : 1
		trunc_ln170_11 : 2
		tmp_141 : 2
		tmp_143 : 2
		tmp_145 : 2
		tmp_147 : 2
		tmp_149 : 2
		tmp_151 : 2
		tmp_153 : 2
	State 6
		res : 1
		res_233 : 1
		res_235 : 1
		res_237 : 1
		res_239 : 1
		res_241 : 1
		res_243 : 1
		res_245 : 1
	State 7
	State 8
		select_ln296 : 1
		select_ln296_57 : 1
		select_ln296_58 : 1
		select_ln296_59 : 1
		select_ln296_60 : 1
		select_ln296_61 : 1
		select_ln296_62 : 1
		select_ln296_63 : 1
	State 9
		tmp_154 : 1
		store_ln150 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_281         |    2    |   177   |   226   |
|          |          grp_fu_285         |    2    |   177   |   226   |
|          |          grp_fu_289         |    2    |   177   |   226   |
|   fadd   |          grp_fu_293         |    2    |   177   |   226   |
|          |          grp_fu_297         |    2    |   177   |   226   |
|          |          grp_fu_301         |    2    |   177   |   226   |
|          |          grp_fu_305         |    2    |   177   |   226   |
|          |          grp_fu_309         |    2    |   177   |   226   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_313         |    3    |   128   |    77   |
|          |          grp_fu_317         |    3    |   128   |    77   |
|          |          grp_fu_321         |    3    |   128   |    77   |
|   fmul   |          grp_fu_325         |    3    |   128   |    77   |
|          |          grp_fu_329         |    3    |   128   |    77   |
|          |          grp_fu_333         |    3    |   128   |    77   |
|          |          grp_fu_337         |    3    |   128   |    77   |
|          |          grp_fu_341         |    3    |   128   |    77   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln64_fu_384     |    0    |    0    |    7    |
|          |     select_ln64_9_fu_457    |    0    |    0    |    5    |
|          |        cPrev_2_fu_772       |    0    |    0    |   221   |
|          |     select_ln296_fu_889     |    0    |    0    |    32   |
|          |    select_ln296_57_fu_900   |    0    |    0    |    32   |
|  select  |    select_ln296_58_fu_911   |    0    |    0    |    32   |
|          |    select_ln296_59_fu_922   |    0    |    0    |    32   |
|          |    select_ln296_60_fu_933   |    0    |    0    |    32   |
|          |    select_ln296_61_fu_944   |    0    |    0    |    32   |
|          |    select_ln296_62_fu_955   |    0    |    0    |    32   |
|          |    select_ln296_63_fu_966   |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln64_fu_363      |    0    |    0    |    18   |
|          |       icmp_ln67_fu_378      |    0    |    0    |    14   |
|          |       icmp_ln82_fu_392      |    0    |    0    |    14   |
|          |       icmp_ln83_fu_408      |    0    |    0    |    9    |
|          |       icmp_ln85_fu_426      |    0    |    0    |    14   |
|          |       inBoundsN_fu_496      |    0    |    0    |    39   |
|   icmp   |       inBoundsM_fu_543      |    0    |    0    |    39   |
|          |     inBoundsM_71_fu_578     |    0    |    0    |    39   |
|          |     inBoundsM_72_fu_607     |    0    |    0    |    39   |
|          |     inBoundsM_73_fu_636     |    0    |    0    |    39   |
|          |     inBoundsM_74_fu_665     |    0    |    0    |    39   |
|          |     inBoundsM_75_fu_694     |    0    |    0    |    39   |
|          |     inBoundsM_76_fu_723     |    0    |    0    |    39   |
|          |     inBoundsM_77_fu_752     |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln64_fu_369       |    0    |    0    |    18   |
|          |       add_ln67_fu_432       |    0    |    0    |    14   |
|          |      add_ln64_9_fu_451      |    0    |    0    |    12   |
|    add   |         add91_fu_468        |    0    |    0    |    12   |
|          |        add106_fu_473        |    0    |    0    |    34   |
|          |          add_fu_486         |    0    |    0    |    12   |
|          |        add115_fu_520        |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln80_fu_414       |    0    |    0    |    2    |
|          |      and_ln80_9_fu_420      |    0    |    0    |    2    |
|          |       inBounds_fu_885       |    0    |    0    |    2    |
|          |      inBounds_71_fu_896     |    0    |    0    |    2    |
|    and   |      inBounds_72_fu_907     |    0    |    0    |    2    |
|          |      inBounds_73_fu_918     |    0    |    0    |    2    |
|          |      inBounds_74_fu_929     |    0    |    0    |    2    |
|          |      inBounds_75_fu_940     |    0    |    0    |    2    |
|          |      inBounds_76_fu_951     |    0    |    0    |    2    |
|          |      inBounds_77_fu_962     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          | brmerge282_read_read_fu_162 |    0    |    0    |    0    |
|          |   size_n_read_read_fu_168   |    0    |    0    |    0    |
|          |    cond_read_read_fu_174    |    0    |    0    |    0    |
|          |     mul_read_read_fu_180    |    0    |    0    |    0    |
|   read   |   cond90_read_read_fu_186   |    0    |    0    |    0    |
|          |   size_m_read_read_fu_192   |    0    |    0    |    0    |
|          |   cmp111_read_read_fu_198   |    0    |    0    |    0    |
|          |     m0_read_read_fu_204     |    0    |    0    |    0    |
|          |       read_read_fu_210      |    0    |    0    |    0    |
|          |       bVal_read_fu_224      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln406_write_fu_216  |    0    |    0    |    0    |
|          |   write_ln406_write_fu_230  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_398         |    0    |    0    |    0    |
|          |         tmp_s_fu_583        |    0    |    0    |    0    |
|          |        tmp_142_fu_612       |    0    |    0    |    0    |
|          |        tmp_144_fu_641       |    0    |    0    |    0    |
|          |        tmp_146_fu_670       |    0    |    0    |    0    |
|          |        tmp_148_fu_699       |    0    |    0    |    0    |
|          |        tmp_150_fu_728       |    0    |    0    |    0    |
|partselect|        tmp_152_fu_757       |    0    |    0    |    0    |
|          |        tmp_141_fu_783       |    0    |    0    |    0    |
|          |        tmp_143_fu_793       |    0    |    0    |    0    |
|          |        tmp_145_fu_803       |    0    |    0    |    0    |
|          |        tmp_147_fu_813       |    0    |    0    |    0    |
|          |        tmp_149_fu_823       |    0    |    0    |    0    |
|          |        tmp_151_fu_833       |    0    |    0    |    0    |
|          |        tmp_153_fu_843       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln64_fu_464      |    0    |    0    |    0    |
|          |      add106_cast_fu_478     |    0    |    0    |    0    |
|   zext   |       add_cast_fu_491       |    0    |    0    |    0    |
|          |      add91_cast_fu_506      |    0    |    0    |    0    |
|          |       zext_ln67_fu_517      |    0    |    0    |    0    |
|          |      add115_cast_fu_526     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       empty_205_fu_482      |    0    |    0    |    0    |
|   trunc  |         empty_fu_531        |    0    |    0    |    0    |
|          |      trunc_ln170_fu_560     |    0    |    0    |    0    |
|          |    trunc_ln170_11_fu_779    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         mul3_fu_510         |    0    |    0    |    0    |
|          |         add2_fu_534         |    0    |    0    |    0    |
|          |         or_ln_fu_569        |    0    |    0    |    0    |
|          |      or_ln125_s_fu_598      |    0    |    0    |    0    |
|bitconcatenate|      or_ln125_33_fu_627     |    0    |    0    |    0    |
|          |      or_ln125_34_fu_656     |    0    |    0    |    0    |
|          |      or_ln125_35_fu_685     |    0    |    0    |    0    |
|          |      or_ln125_36_fu_714     |    0    |    0    |    0    |
|          |      or_ln125_37_fu_743     |    0    |    0    |    0    |
|          |        tmp_154_fu_997       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    40   |   2440  |   3472  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  aBuffer_addr_reg_1133  |    5   |
|      add91_reg_1111     |    5   |
|   and_ln80_9_reg_1103   |    1   |
|bitcast_ln32_129_reg_1161|   32   |
|bitcast_ln32_130_reg_1316|   32   |
|bitcast_ln32_131_reg_1171|   32   |
|bitcast_ln32_132_reg_1322|   32   |
|bitcast_ln32_133_reg_1181|   32   |
|bitcast_ln32_134_reg_1328|   32   |
|bitcast_ln32_135_reg_1191|   32   |
|bitcast_ln32_136_reg_1334|   32   |
|bitcast_ln32_137_reg_1201|   32   |
|bitcast_ln32_138_reg_1340|   32   |
|bitcast_ln32_139_reg_1211|   32   |
|bitcast_ln32_140_reg_1346|   32   |
|bitcast_ln32_141_reg_1221|   32   |
|bitcast_ln32_142_reg_1352|   32   |
|bitcast_ln32_143_reg_1231|   32   |
|bitcast_ln32_144_reg_1358|   32   |
|  bitcast_ln32_reg_1149  |   32   |
|  cBuffer_addr_reg_1138  |   10   |
|   cmp111_read_reg_1071  |    1   |
|   cond90_read_reg_1054  |    5   |
|    cond_read_reg_1044   |    5   |
|    empty_205_reg_1116   |    4   |
|    icmp_ln64_reg_1088   |    1   |
|    icmp_ln67_reg_1092   |    1   |
|    icmp_ln85_reg_1107   |    1   |
|  inBoundsM_71_reg_1166  |    1   |
|  inBoundsM_72_reg_1176  |    1   |
|  inBoundsM_73_reg_1186  |    1   |
|  inBoundsM_74_reg_1196  |    1   |
|  inBoundsM_75_reg_1206  |    1   |
|  inBoundsM_76_reg_1216  |    1   |
|  inBoundsM_77_reg_1226  |    1   |
|    inBoundsM_reg_1144   |    1   |
|    inBoundsN_reg_1121   |    1   |
| indvar_flatten6_reg_1032|   11   |
|     m0_read_reg_1076    |   23   |
|       m1_reg_1018       |    7   |
|    mul_read_reg_1049    |   27   |
|       n1_reg_1025       |    5   |
|     res_246_reg_1236    |   32   |
|     res_247_reg_1246    |   32   |
|     res_248_reg_1256    |   32   |
|     res_249_reg_1266    |   32   |
|     res_250_reg_1276    |   32   |
|     res_251_reg_1286    |   32   |
|     res_252_reg_1296    |   32   |
|     res_253_reg_1306    |   32   |
| select_ln296_57_reg_1369|   32   |
| select_ln296_58_reg_1374|   32   |
| select_ln296_59_reg_1379|   32   |
| select_ln296_60_reg_1384|   32   |
| select_ln296_61_reg_1389|   32   |
| select_ln296_62_reg_1394|   32   |
| select_ln296_63_reg_1399|   32   |
|  select_ln296_reg_1364  |   32   |
|   select_ln64_reg_1097  |    7   |
|   size_m_read_reg_1059  |   32   |
|   size_n_read_reg_1039  |   32   |
|     tmp_141_reg_1251    |   32   |
|     tmp_143_reg_1261    |   32   |
|     tmp_145_reg_1271    |   32   |
|     tmp_147_reg_1281    |   32   |
|     tmp_149_reg_1291    |   32   |
|     tmp_151_reg_1301    |   32   |
|     tmp_153_reg_1311    |   32   |
| trunc_ln170_11_reg_1241 |   32   |
+-------------------------+--------+
|          Total          |  1504  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_245 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_271 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_281    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_285    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_289    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_293    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_297    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_301    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_305    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_309    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_313    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_313    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_317    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_317    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_321    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_321    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_325    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_325    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_329    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_329    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_333    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_333    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_337    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_337    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_341    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_341    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |  1536  ||  10.062 ||    0    ||   234   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  2440  |  3472  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    0   |   234  |
|  Register |    -   |    -   |  1504  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   10   |  3944  |  3706  |
+-----------+--------+--------+--------+--------+
