vendor_name = ModelSim
source_file = 1, D:/Quartus_prac/4BIT_1/FullAdder/Testbench.vhdl
source_file = 1, D:/Quartus_prac/4BIT_1/FullAdder/Gates.vhdl
source_file = 1, D:/Quartus_prac/4BIT_1/FullAdder/DUT.vhdl
source_file = 1, D:/Quartus_prac/4BIT_1/FullAdder/FullAdder.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Quartus_prac/4BIT_1/FullAdder/db/FullAdder.cbx.xml
design_name = DUT
instance = comp, \input_vector[2]~I\, input_vector[2], DUT, 1
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \dut_instance|cmbn|aorb~0\, dut_instance|cmbn|aorb~0, DUT, 1
instance = comp, \dut_instance|HA2|s~0\, dut_instance|HA2|s~0, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
instance = comp, \output_vector[1]~I\, output_vector[1], DUT, 1
