// Seed: 4244646502
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3;
  wire id_4;
  integer id_5;
  wire id_6;
endmodule
program module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wire id_5,
    input wire id_6,
    input wor id_7,
    input supply0 id_8,
    output tri1 id_9,
    input tri0 id_10,
    output tri id_11,
    output tri id_12,
    input uwire id_13,
    input uwire id_14,
    output wire id_15,
    input supply1 id_16,
    output supply1 id_17,
    output wand id_18,
    input supply0 id_19,
    input wand id_20,
    output tri id_21,
    output tri1 id_22,
    input supply1 id_23,
    input tri1 id_24,
    input wire id_25,
    input wire id_26,
    input supply1 id_27,
    output tri id_28,
    input tri id_29,
    input supply0 id_30,
    input uwire id_31,
    input uwire id_32,
    input uwire id_33,
    input wor id_34,
    input wor id_35
    , id_38,
    output uwire id_36
);
  assign id_15 = id_23;
  wire [-1 : -1] id_39;
  module_0 modCall_1 (
      id_38,
      id_39
  );
endprogram
