# PoC on Linking Magia and Xilinx FPGA flow

- Using `magia-hdl` to describe the hardware in Python `src/*.py`
- Elaborate the SystemVerilog code to `src/generated` directory
- Generate minimal TCL scripts with Python
- Run the TCL script for Implementation and FPGA Programming

![image](https://github.com/khwong-c/magia_xilinx_poc/assets/92428218/0f9fa718-c84d-4780-b4bc-af3908bdebee)


