
sinking-clock_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005354  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  08005410  08005410  00015410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056a0  080056a0  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  080056a0  080056a0  000156a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056a8  080056a8  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056a8  080056a8  000156a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080056ac  080056ac  000156ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080056b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000148  2000008c  0800573c  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001d4  0800573c  000201d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c76  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000237e  00000000  00000000  00030d2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df0  00000000  00000000  000330a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d08  00000000  00000000  00033e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017bc3  00000000  00000000  00034ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000114a8  00000000  00000000  0004c763  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009377d  00000000  00000000  0005dc0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f1388  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a44  00000000  00000000  000f13d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000008c 	.word	0x2000008c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080053f8 	.word	0x080053f8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000090 	.word	0x20000090
 8000100:	080053f8 	.word	0x080053f8

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__udivmoddi4>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	4657      	mov	r7, sl
 8000274:	464e      	mov	r6, r9
 8000276:	4645      	mov	r5, r8
 8000278:	46de      	mov	lr, fp
 800027a:	b5e0      	push	{r5, r6, r7, lr}
 800027c:	0004      	movs	r4, r0
 800027e:	000d      	movs	r5, r1
 8000280:	4692      	mov	sl, r2
 8000282:	4699      	mov	r9, r3
 8000284:	b083      	sub	sp, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d830      	bhi.n	80002ec <__udivmoddi4+0x7c>
 800028a:	d02d      	beq.n	80002e8 <__udivmoddi4+0x78>
 800028c:	4649      	mov	r1, r9
 800028e:	4650      	mov	r0, sl
 8000290:	f000 f8ba 	bl	8000408 <__clzdi2>
 8000294:	0029      	movs	r1, r5
 8000296:	0006      	movs	r6, r0
 8000298:	0020      	movs	r0, r4
 800029a:	f000 f8b5 	bl	8000408 <__clzdi2>
 800029e:	1a33      	subs	r3, r6, r0
 80002a0:	4698      	mov	r8, r3
 80002a2:	3b20      	subs	r3, #32
 80002a4:	469b      	mov	fp, r3
 80002a6:	d433      	bmi.n	8000310 <__udivmoddi4+0xa0>
 80002a8:	465a      	mov	r2, fp
 80002aa:	4653      	mov	r3, sl
 80002ac:	4093      	lsls	r3, r2
 80002ae:	4642      	mov	r2, r8
 80002b0:	001f      	movs	r7, r3
 80002b2:	4653      	mov	r3, sl
 80002b4:	4093      	lsls	r3, r2
 80002b6:	001e      	movs	r6, r3
 80002b8:	42af      	cmp	r7, r5
 80002ba:	d83a      	bhi.n	8000332 <__udivmoddi4+0xc2>
 80002bc:	42af      	cmp	r7, r5
 80002be:	d100      	bne.n	80002c2 <__udivmoddi4+0x52>
 80002c0:	e078      	b.n	80003b4 <__udivmoddi4+0x144>
 80002c2:	465b      	mov	r3, fp
 80002c4:	1ba4      	subs	r4, r4, r6
 80002c6:	41bd      	sbcs	r5, r7
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	da00      	bge.n	80002ce <__udivmoddi4+0x5e>
 80002cc:	e075      	b.n	80003ba <__udivmoddi4+0x14a>
 80002ce:	2200      	movs	r2, #0
 80002d0:	2300      	movs	r3, #0
 80002d2:	9200      	str	r2, [sp, #0]
 80002d4:	9301      	str	r3, [sp, #4]
 80002d6:	2301      	movs	r3, #1
 80002d8:	465a      	mov	r2, fp
 80002da:	4093      	lsls	r3, r2
 80002dc:	9301      	str	r3, [sp, #4]
 80002de:	2301      	movs	r3, #1
 80002e0:	4642      	mov	r2, r8
 80002e2:	4093      	lsls	r3, r2
 80002e4:	9300      	str	r3, [sp, #0]
 80002e6:	e028      	b.n	800033a <__udivmoddi4+0xca>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	d9cf      	bls.n	800028c <__udivmoddi4+0x1c>
 80002ec:	2200      	movs	r2, #0
 80002ee:	2300      	movs	r3, #0
 80002f0:	9200      	str	r2, [sp, #0]
 80002f2:	9301      	str	r3, [sp, #4]
 80002f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <__udivmoddi4+0x8e>
 80002fa:	601c      	str	r4, [r3, #0]
 80002fc:	605d      	str	r5, [r3, #4]
 80002fe:	9800      	ldr	r0, [sp, #0]
 8000300:	9901      	ldr	r1, [sp, #4]
 8000302:	b003      	add	sp, #12
 8000304:	bcf0      	pop	{r4, r5, r6, r7}
 8000306:	46bb      	mov	fp, r7
 8000308:	46b2      	mov	sl, r6
 800030a:	46a9      	mov	r9, r5
 800030c:	46a0      	mov	r8, r4
 800030e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000310:	4642      	mov	r2, r8
 8000312:	2320      	movs	r3, #32
 8000314:	1a9b      	subs	r3, r3, r2
 8000316:	4652      	mov	r2, sl
 8000318:	40da      	lsrs	r2, r3
 800031a:	4641      	mov	r1, r8
 800031c:	0013      	movs	r3, r2
 800031e:	464a      	mov	r2, r9
 8000320:	408a      	lsls	r2, r1
 8000322:	0017      	movs	r7, r2
 8000324:	4642      	mov	r2, r8
 8000326:	431f      	orrs	r7, r3
 8000328:	4653      	mov	r3, sl
 800032a:	4093      	lsls	r3, r2
 800032c:	001e      	movs	r6, r3
 800032e:	42af      	cmp	r7, r5
 8000330:	d9c4      	bls.n	80002bc <__udivmoddi4+0x4c>
 8000332:	2200      	movs	r2, #0
 8000334:	2300      	movs	r3, #0
 8000336:	9200      	str	r2, [sp, #0]
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	4643      	mov	r3, r8
 800033c:	2b00      	cmp	r3, #0
 800033e:	d0d9      	beq.n	80002f4 <__udivmoddi4+0x84>
 8000340:	07fb      	lsls	r3, r7, #31
 8000342:	0872      	lsrs	r2, r6, #1
 8000344:	431a      	orrs	r2, r3
 8000346:	4646      	mov	r6, r8
 8000348:	087b      	lsrs	r3, r7, #1
 800034a:	e00e      	b.n	800036a <__udivmoddi4+0xfa>
 800034c:	42ab      	cmp	r3, r5
 800034e:	d101      	bne.n	8000354 <__udivmoddi4+0xe4>
 8000350:	42a2      	cmp	r2, r4
 8000352:	d80c      	bhi.n	800036e <__udivmoddi4+0xfe>
 8000354:	1aa4      	subs	r4, r4, r2
 8000356:	419d      	sbcs	r5, r3
 8000358:	2001      	movs	r0, #1
 800035a:	1924      	adds	r4, r4, r4
 800035c:	416d      	adcs	r5, r5
 800035e:	2100      	movs	r1, #0
 8000360:	3e01      	subs	r6, #1
 8000362:	1824      	adds	r4, r4, r0
 8000364:	414d      	adcs	r5, r1
 8000366:	2e00      	cmp	r6, #0
 8000368:	d006      	beq.n	8000378 <__udivmoddi4+0x108>
 800036a:	42ab      	cmp	r3, r5
 800036c:	d9ee      	bls.n	800034c <__udivmoddi4+0xdc>
 800036e:	3e01      	subs	r6, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2e00      	cmp	r6, #0
 8000376:	d1f8      	bne.n	800036a <__udivmoddi4+0xfa>
 8000378:	9800      	ldr	r0, [sp, #0]
 800037a:	9901      	ldr	r1, [sp, #4]
 800037c:	465b      	mov	r3, fp
 800037e:	1900      	adds	r0, r0, r4
 8000380:	4169      	adcs	r1, r5
 8000382:	2b00      	cmp	r3, #0
 8000384:	db24      	blt.n	80003d0 <__udivmoddi4+0x160>
 8000386:	002b      	movs	r3, r5
 8000388:	465a      	mov	r2, fp
 800038a:	4644      	mov	r4, r8
 800038c:	40d3      	lsrs	r3, r2
 800038e:	002a      	movs	r2, r5
 8000390:	40e2      	lsrs	r2, r4
 8000392:	001c      	movs	r4, r3
 8000394:	465b      	mov	r3, fp
 8000396:	0015      	movs	r5, r2
 8000398:	2b00      	cmp	r3, #0
 800039a:	db2a      	blt.n	80003f2 <__udivmoddi4+0x182>
 800039c:	0026      	movs	r6, r4
 800039e:	409e      	lsls	r6, r3
 80003a0:	0033      	movs	r3, r6
 80003a2:	0026      	movs	r6, r4
 80003a4:	4647      	mov	r7, r8
 80003a6:	40be      	lsls	r6, r7
 80003a8:	0032      	movs	r2, r6
 80003aa:	1a80      	subs	r0, r0, r2
 80003ac:	4199      	sbcs	r1, r3
 80003ae:	9000      	str	r0, [sp, #0]
 80003b0:	9101      	str	r1, [sp, #4]
 80003b2:	e79f      	b.n	80002f4 <__udivmoddi4+0x84>
 80003b4:	42a3      	cmp	r3, r4
 80003b6:	d8bc      	bhi.n	8000332 <__udivmoddi4+0xc2>
 80003b8:	e783      	b.n	80002c2 <__udivmoddi4+0x52>
 80003ba:	4642      	mov	r2, r8
 80003bc:	2320      	movs	r3, #32
 80003be:	2100      	movs	r1, #0
 80003c0:	1a9b      	subs	r3, r3, r2
 80003c2:	2200      	movs	r2, #0
 80003c4:	9100      	str	r1, [sp, #0]
 80003c6:	9201      	str	r2, [sp, #4]
 80003c8:	2201      	movs	r2, #1
 80003ca:	40da      	lsrs	r2, r3
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	e786      	b.n	80002de <__udivmoddi4+0x6e>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	1a9b      	subs	r3, r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	4646      	mov	r6, r8
 80003da:	409a      	lsls	r2, r3
 80003dc:	0023      	movs	r3, r4
 80003de:	40f3      	lsrs	r3, r6
 80003e0:	4644      	mov	r4, r8
 80003e2:	4313      	orrs	r3, r2
 80003e4:	002a      	movs	r2, r5
 80003e6:	40e2      	lsrs	r2, r4
 80003e8:	001c      	movs	r4, r3
 80003ea:	465b      	mov	r3, fp
 80003ec:	0015      	movs	r5, r2
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	dad4      	bge.n	800039c <__udivmoddi4+0x12c>
 80003f2:	4642      	mov	r2, r8
 80003f4:	002f      	movs	r7, r5
 80003f6:	2320      	movs	r3, #32
 80003f8:	0026      	movs	r6, r4
 80003fa:	4097      	lsls	r7, r2
 80003fc:	1a9b      	subs	r3, r3, r2
 80003fe:	40de      	lsrs	r6, r3
 8000400:	003b      	movs	r3, r7
 8000402:	4333      	orrs	r3, r6
 8000404:	e7cd      	b.n	80003a2 <__udivmoddi4+0x132>
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__clzdi2>:
 8000408:	b510      	push	{r4, lr}
 800040a:	2900      	cmp	r1, #0
 800040c:	d103      	bne.n	8000416 <__clzdi2+0xe>
 800040e:	f000 f807 	bl	8000420 <__clzsi2>
 8000412:	3020      	adds	r0, #32
 8000414:	e002      	b.n	800041c <__clzdi2+0x14>
 8000416:	0008      	movs	r0, r1
 8000418:	f000 f802 	bl	8000420 <__clzsi2>
 800041c:	bd10      	pop	{r4, pc}
 800041e:	46c0      	nop			; (mov r8, r8)

08000420 <__clzsi2>:
 8000420:	211c      	movs	r1, #28
 8000422:	2301      	movs	r3, #1
 8000424:	041b      	lsls	r3, r3, #16
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0xe>
 800042a:	0c00      	lsrs	r0, r0, #16
 800042c:	3910      	subs	r1, #16
 800042e:	0a1b      	lsrs	r3, r3, #8
 8000430:	4298      	cmp	r0, r3
 8000432:	d301      	bcc.n	8000438 <__clzsi2+0x18>
 8000434:	0a00      	lsrs	r0, r0, #8
 8000436:	3908      	subs	r1, #8
 8000438:	091b      	lsrs	r3, r3, #4
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0x22>
 800043e:	0900      	lsrs	r0, r0, #4
 8000440:	3904      	subs	r1, #4
 8000442:	a202      	add	r2, pc, #8	; (adr r2, 800044c <__clzsi2+0x2c>)
 8000444:	5c10      	ldrb	r0, [r2, r0]
 8000446:	1840      	adds	r0, r0, r1
 8000448:	4770      	bx	lr
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	02020304 	.word	0x02020304
 8000450:	01010101 	.word	0x01010101
	...

0800045c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000464:	2301      	movs	r3, #1
 8000466:	425b      	negs	r3, r3
 8000468:	1d39      	adds	r1, r7, #4
 800046a:	4804      	ldr	r0, [pc, #16]	; (800047c <__io_putchar+0x20>)
 800046c:	2201      	movs	r2, #1
 800046e:	f003 fa7d 	bl	800396c <HAL_UART_Transmit>
  return ch;
 8000472:	687b      	ldr	r3, [r7, #4]
}
 8000474:	0018      	movs	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	b002      	add	sp, #8
 800047a:	bd80      	pop	{r7, pc}
 800047c:	20000128 	.word	0x20000128

08000480 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000480:	b5b0      	push	{r4, r5, r7, lr}
 8000482:	b088      	sub	sp, #32
 8000484:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000486:	f000 fe27 	bl	80010d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800048a:	f000 f853 	bl	8000534 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800048e:	f000 f9bd 	bl	800080c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000492:	f000 f987 	bl	80007a4 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000496:	f000 f8d9 	bl	800064c <MX_RTC_Init>
  MX_I2C1_Init();
 800049a:	f000 f897 	bl	80005cc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  sevSeg_I2C1_Init();			//Initialize 7-segment display to test mode
 800049e:	f000 fb53 	bl	8000b48 <sevSeg_I2C1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint8_t dispDigits[10] = {0x00, 0x01, 0x02, 0x03, 0x04,
 80004a2:	2308      	movs	r3, #8
 80004a4:	18fb      	adds	r3, r7, r3
 80004a6:	4a1e      	ldr	r2, [pc, #120]	; (8000520 <main+0xa0>)
 80004a8:	ca03      	ldmia	r2!, {r0, r1}
 80004aa:	c303      	stmia	r3!, {r0, r1}
 80004ac:	8812      	ldrh	r2, [r2, #0]
 80004ae:	801a      	strh	r2, [r3, #0]
			  	  	  	  	  	  0x05, 0x06, 0x07, 0x08, 0x09};
	  uint8_t sevSeg_digit0Buff[2] = {sevSeg_digit0Reg, 0x00};
 80004b0:	2220      	movs	r2, #32
 80004b2:	1d3b      	adds	r3, r7, #4
 80004b4:	701a      	strb	r2, [r3, #0]
 80004b6:	1d3b      	adds	r3, r7, #4
 80004b8:	2200      	movs	r2, #0
 80004ba:	705a      	strb	r2, [r3, #1]

	  for (uint i = 0; i < 10; i++) {
 80004bc:	2300      	movs	r3, #0
 80004be:	617b      	str	r3, [r7, #20]
 80004c0:	e02a      	b.n	8000518 <main+0x98>

		sevSeg_digit0Buff[1] = dispDigits[i];
 80004c2:	2308      	movs	r3, #8
 80004c4:	18fa      	adds	r2, r7, r3
 80004c6:	697b      	ldr	r3, [r7, #20]
 80004c8:	18d3      	adds	r3, r2, r3
 80004ca:	781a      	ldrb	r2, [r3, #0]
 80004cc:	1d3b      	adds	r3, r7, #4
 80004ce:	705a      	strb	r2, [r3, #1]

		HAL_StatusTypeDef HalRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_digit0Buff, 2, HAL_MAX_DELAY);
 80004d0:	4b14      	ldr	r3, [pc, #80]	; (8000524 <main+0xa4>)
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	b299      	uxth	r1, r3
 80004d6:	2513      	movs	r5, #19
 80004d8:	197c      	adds	r4, r7, r5
 80004da:	1d3a      	adds	r2, r7, #4
 80004dc:	4812      	ldr	r0, [pc, #72]	; (8000528 <main+0xa8>)
 80004de:	2301      	movs	r3, #1
 80004e0:	425b      	negs	r3, r3
 80004e2:	9300      	str	r3, [sp, #0]
 80004e4:	2302      	movs	r3, #2
 80004e6:	f001 f9e5 	bl	80018b4 <HAL_I2C_Master_Transmit>
 80004ea:	0003      	movs	r3, r0
 80004ec:	7023      	strb	r3, [r4, #0]

		if(HalRet != HAL_OK) {		//check HAL
 80004ee:	197b      	adds	r3, r7, r5
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d004      	beq.n	8000500 <main+0x80>
			printf("HAL Error - TX digit data\n\r");
 80004f6:	4b0d      	ldr	r3, [pc, #52]	; (800052c <main+0xac>)
 80004f8:	0018      	movs	r0, r3
 80004fa:	f003 ff47 	bl	800438c <iprintf>
 80004fe:	e003      	b.n	8000508 <main+0x88>
		} else {
			printf("Digit incremented and displayed\n\r");
 8000500:	4b0b      	ldr	r3, [pc, #44]	; (8000530 <main+0xb0>)
 8000502:	0018      	movs	r0, r3
 8000504:	f003 ff42 	bl	800438c <iprintf>
		}

		HAL_Delay(1000);
 8000508:	23fa      	movs	r3, #250	; 0xfa
 800050a:	009b      	lsls	r3, r3, #2
 800050c:	0018      	movs	r0, r3
 800050e:	f000 fe69 	bl	80011e4 <HAL_Delay>
	  for (uint i = 0; i < 10; i++) {
 8000512:	697b      	ldr	r3, [r7, #20]
 8000514:	3301      	adds	r3, #1
 8000516:	617b      	str	r3, [r7, #20]
 8000518:	697b      	ldr	r3, [r7, #20]
 800051a:	2b09      	cmp	r3, #9
 800051c:	d9d1      	bls.n	80004c2 <main+0x42>
  {
 800051e:	e7c0      	b.n	80004a2 <main+0x22>
 8000520:	08005450 	.word	0x08005450
 8000524:	20000000 	.word	0x20000000
 8000528:	200000a8 	.word	0x200000a8
 800052c:	08005410 	.word	0x08005410
 8000530:	0800542c 	.word	0x0800542c

08000534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000534:	b590      	push	{r4, r7, lr}
 8000536:	b093      	sub	sp, #76	; 0x4c
 8000538:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053a:	2410      	movs	r4, #16
 800053c:	193b      	adds	r3, r7, r4
 800053e:	0018      	movs	r0, r3
 8000540:	2338      	movs	r3, #56	; 0x38
 8000542:	001a      	movs	r2, r3
 8000544:	2100      	movs	r1, #0
 8000546:	f003 ff19 	bl	800437c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800054a:	003b      	movs	r3, r7
 800054c:	0018      	movs	r0, r3
 800054e:	2310      	movs	r3, #16
 8000550:	001a      	movs	r2, r3
 8000552:	2100      	movs	r1, #0
 8000554:	f003 ff12 	bl	800437c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000558:	2380      	movs	r3, #128	; 0x80
 800055a:	009b      	lsls	r3, r3, #2
 800055c:	0018      	movs	r0, r3
 800055e:	f001 fd5f 	bl	8002020 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000562:	193b      	adds	r3, r7, r4
 8000564:	220a      	movs	r2, #10
 8000566:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000568:	193b      	adds	r3, r7, r4
 800056a:	2280      	movs	r2, #128	; 0x80
 800056c:	0052      	lsls	r2, r2, #1
 800056e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000570:	0021      	movs	r1, r4
 8000572:	187b      	adds	r3, r7, r1
 8000574:	2200      	movs	r2, #0
 8000576:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000578:	187b      	adds	r3, r7, r1
 800057a:	2240      	movs	r2, #64	; 0x40
 800057c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2201      	movs	r2, #1
 8000582:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2200      	movs	r2, #0
 8000588:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800058a:	187b      	adds	r3, r7, r1
 800058c:	0018      	movs	r0, r3
 800058e:	f001 fd93 	bl	80020b8 <HAL_RCC_OscConfig>
 8000592:	1e03      	subs	r3, r0, #0
 8000594:	d001      	beq.n	800059a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000596:	f000 fb6b 	bl	8000c70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800059a:	003b      	movs	r3, r7
 800059c:	2207      	movs	r2, #7
 800059e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005a0:	003b      	movs	r3, r7
 80005a2:	2200      	movs	r2, #0
 80005a4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005a6:	003b      	movs	r3, r7
 80005a8:	2200      	movs	r2, #0
 80005aa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005ac:	003b      	movs	r3, r7
 80005ae:	2200      	movs	r2, #0
 80005b0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005b2:	003b      	movs	r3, r7
 80005b4:	2100      	movs	r1, #0
 80005b6:	0018      	movs	r0, r3
 80005b8:	f002 f898 	bl	80026ec <HAL_RCC_ClockConfig>
 80005bc:	1e03      	subs	r3, r0, #0
 80005be:	d001      	beq.n	80005c4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80005c0:	f000 fb56 	bl	8000c70 <Error_Handler>
  }
}
 80005c4:	46c0      	nop			; (mov r8, r8)
 80005c6:	46bd      	mov	sp, r7
 80005c8:	b013      	add	sp, #76	; 0x4c
 80005ca:	bd90      	pop	{r4, r7, pc}

080005cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005d0:	4b1b      	ldr	r3, [pc, #108]	; (8000640 <MX_I2C1_Init+0x74>)
 80005d2:	4a1c      	ldr	r2, [pc, #112]	; (8000644 <MX_I2C1_Init+0x78>)
 80005d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0010061A;
 80005d6:	4b1a      	ldr	r3, [pc, #104]	; (8000640 <MX_I2C1_Init+0x74>)
 80005d8:	4a1b      	ldr	r2, [pc, #108]	; (8000648 <MX_I2C1_Init+0x7c>)
 80005da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005dc:	4b18      	ldr	r3, [pc, #96]	; (8000640 <MX_I2C1_Init+0x74>)
 80005de:	2200      	movs	r2, #0
 80005e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005e2:	4b17      	ldr	r3, [pc, #92]	; (8000640 <MX_I2C1_Init+0x74>)
 80005e4:	2201      	movs	r2, #1
 80005e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005e8:	4b15      	ldr	r3, [pc, #84]	; (8000640 <MX_I2C1_Init+0x74>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005ee:	4b14      	ldr	r3, [pc, #80]	; (8000640 <MX_I2C1_Init+0x74>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005f4:	4b12      	ldr	r3, [pc, #72]	; (8000640 <MX_I2C1_Init+0x74>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005fa:	4b11      	ldr	r3, [pc, #68]	; (8000640 <MX_I2C1_Init+0x74>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000600:	4b0f      	ldr	r3, [pc, #60]	; (8000640 <MX_I2C1_Init+0x74>)
 8000602:	2200      	movs	r2, #0
 8000604:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000606:	4b0e      	ldr	r3, [pc, #56]	; (8000640 <MX_I2C1_Init+0x74>)
 8000608:	0018      	movs	r0, r3
 800060a:	f001 f8bd 	bl	8001788 <HAL_I2C_Init>
 800060e:	1e03      	subs	r3, r0, #0
 8000610:	d001      	beq.n	8000616 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000612:	f000 fb2d 	bl	8000c70 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000616:	4b0a      	ldr	r3, [pc, #40]	; (8000640 <MX_I2C1_Init+0x74>)
 8000618:	2100      	movs	r1, #0
 800061a:	0018      	movs	r0, r3
 800061c:	f001 fc68 	bl	8001ef0 <HAL_I2CEx_ConfigAnalogFilter>
 8000620:	1e03      	subs	r3, r0, #0
 8000622:	d001      	beq.n	8000628 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000624:	f000 fb24 	bl	8000c70 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000628:	4b05      	ldr	r3, [pc, #20]	; (8000640 <MX_I2C1_Init+0x74>)
 800062a:	2100      	movs	r1, #0
 800062c:	0018      	movs	r0, r3
 800062e:	f001 fcab 	bl	8001f88 <HAL_I2CEx_ConfigDigitalFilter>
 8000632:	1e03      	subs	r3, r0, #0
 8000634:	d001      	beq.n	800063a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000636:	f000 fb1b 	bl	8000c70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800063a:	46c0      	nop			; (mov r8, r8)
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	200000a8 	.word	0x200000a8
 8000644:	40005400 	.word	0x40005400
 8000648:	0010061a 	.word	0x0010061a

0800064c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b090      	sub	sp, #64	; 0x40
 8000650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000652:	232c      	movs	r3, #44	; 0x2c
 8000654:	18fb      	adds	r3, r7, r3
 8000656:	0018      	movs	r0, r3
 8000658:	2314      	movs	r3, #20
 800065a:	001a      	movs	r2, r3
 800065c:	2100      	movs	r1, #0
 800065e:	f003 fe8d 	bl	800437c <memset>
  RTC_DateTypeDef sDate = {0};
 8000662:	2328      	movs	r3, #40	; 0x28
 8000664:	18fb      	adds	r3, r7, r3
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800066a:	003b      	movs	r3, r7
 800066c:	0018      	movs	r0, r3
 800066e:	2328      	movs	r3, #40	; 0x28
 8000670:	001a      	movs	r2, r3
 8000672:	2100      	movs	r1, #0
 8000674:	f003 fe82 	bl	800437c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000678:	4b47      	ldr	r3, [pc, #284]	; (8000798 <MX_RTC_Init+0x14c>)
 800067a:	4a48      	ldr	r2, [pc, #288]	; (800079c <MX_RTC_Init+0x150>)
 800067c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 800067e:	4b46      	ldr	r3, [pc, #280]	; (8000798 <MX_RTC_Init+0x14c>)
 8000680:	2240      	movs	r2, #64	; 0x40
 8000682:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000684:	4b44      	ldr	r3, [pc, #272]	; (8000798 <MX_RTC_Init+0x14c>)
 8000686:	227f      	movs	r2, #127	; 0x7f
 8000688:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800068a:	4b43      	ldr	r3, [pc, #268]	; (8000798 <MX_RTC_Init+0x14c>)
 800068c:	22ff      	movs	r2, #255	; 0xff
 800068e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000690:	4b41      	ldr	r3, [pc, #260]	; (8000798 <MX_RTC_Init+0x14c>)
 8000692:	2200      	movs	r2, #0
 8000694:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000696:	4b40      	ldr	r3, [pc, #256]	; (8000798 <MX_RTC_Init+0x14c>)
 8000698:	2200      	movs	r2, #0
 800069a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800069c:	4b3e      	ldr	r3, [pc, #248]	; (8000798 <MX_RTC_Init+0x14c>)
 800069e:	2200      	movs	r2, #0
 80006a0:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006a2:	4b3d      	ldr	r3, [pc, #244]	; (8000798 <MX_RTC_Init+0x14c>)
 80006a4:	2280      	movs	r2, #128	; 0x80
 80006a6:	05d2      	lsls	r2, r2, #23
 80006a8:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80006aa:	4b3b      	ldr	r3, [pc, #236]	; (8000798 <MX_RTC_Init+0x14c>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006b0:	4b39      	ldr	r3, [pc, #228]	; (8000798 <MX_RTC_Init+0x14c>)
 80006b2:	0018      	movs	r0, r3
 80006b4:	f002 fb3e 	bl	8002d34 <HAL_RTC_Init>
 80006b8:	1e03      	subs	r3, r0, #0
 80006ba:	d001      	beq.n	80006c0 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80006bc:	f000 fad8 	bl	8000c70 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 80006c0:	212c      	movs	r1, #44	; 0x2c
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	2201      	movs	r2, #1
 80006c6:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	2200      	movs	r2, #0
 80006cc:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	2200      	movs	r2, #0
 80006d2:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	2200      	movs	r2, #0
 80006d8:	605a      	str	r2, [r3, #4]
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	2200      	movs	r2, #0
 80006de:	70da      	strb	r2, [r3, #3]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	2200      	movs	r2, #0
 80006ea:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80006ec:	1879      	adds	r1, r7, r1
 80006ee:	4b2a      	ldr	r3, [pc, #168]	; (8000798 <MX_RTC_Init+0x14c>)
 80006f0:	2201      	movs	r2, #1
 80006f2:	0018      	movs	r0, r3
 80006f4:	f002 fbc0 	bl	8002e78 <HAL_RTC_SetTime>
 80006f8:	1e03      	subs	r3, r0, #0
 80006fa:	d001      	beq.n	8000700 <MX_RTC_Init+0xb4>
  {
    Error_Handler();
 80006fc:	f000 fab8 	bl	8000c70 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000700:	2128      	movs	r1, #40	; 0x28
 8000702:	187b      	adds	r3, r7, r1
 8000704:	2201      	movs	r2, #1
 8000706:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000708:	187b      	adds	r3, r7, r1
 800070a:	2201      	movs	r2, #1
 800070c:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 800070e:	187b      	adds	r3, r7, r1
 8000710:	2201      	movs	r2, #1
 8000712:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000714:	187b      	adds	r3, r7, r1
 8000716:	2200      	movs	r2, #0
 8000718:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800071a:	1879      	adds	r1, r7, r1
 800071c:	4b1e      	ldr	r3, [pc, #120]	; (8000798 <MX_RTC_Init+0x14c>)
 800071e:	2201      	movs	r2, #1
 8000720:	0018      	movs	r0, r3
 8000722:	f002 fcad 	bl	8003080 <HAL_RTC_SetDate>
 8000726:	1e03      	subs	r3, r0, #0
 8000728:	d001      	beq.n	800072e <MX_RTC_Init+0xe2>
  {
    Error_Handler();
 800072a:	f000 faa1 	bl	8000c70 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 800072e:	003b      	movs	r3, r7
 8000730:	2201      	movs	r2, #1
 8000732:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000734:	003b      	movs	r3, r7
 8000736:	2200      	movs	r2, #0
 8000738:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x1;
 800073a:	003b      	movs	r3, r7
 800073c:	2201      	movs	r2, #1
 800073e:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000740:	003b      	movs	r3, r7
 8000742:	2200      	movs	r2, #0
 8000744:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000746:	003b      	movs	r3, r7
 8000748:	2200      	movs	r2, #0
 800074a:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800074c:	003b      	movs	r3, r7
 800074e:	2200      	movs	r2, #0
 8000750:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000752:	003b      	movs	r3, r7
 8000754:	2200      	movs	r2, #0
 8000756:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000758:	003b      	movs	r3, r7
 800075a:	4a11      	ldr	r2, [pc, #68]	; (80007a0 <MX_RTC_Init+0x154>)
 800075c:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_MINUTES;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800075e:	003b      	movs	r3, r7
 8000760:	2200      	movs	r2, #0
 8000762:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000764:	003b      	movs	r3, r7
 8000766:	2200      	movs	r2, #0
 8000768:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800076a:	003b      	movs	r3, r7
 800076c:	2220      	movs	r2, #32
 800076e:	2101      	movs	r1, #1
 8000770:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000772:	003b      	movs	r3, r7
 8000774:	2280      	movs	r2, #128	; 0x80
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800077a:	0039      	movs	r1, r7
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <MX_RTC_Init+0x14c>)
 800077e:	2201      	movs	r2, #1
 8000780:	0018      	movs	r0, r3
 8000782:	f002 fd5d 	bl	8003240 <HAL_RTC_SetAlarm_IT>
 8000786:	1e03      	subs	r3, r0, #0
 8000788:	d001      	beq.n	800078e <MX_RTC_Init+0x142>
  {
    Error_Handler();
 800078a:	f000 fa71 	bl	8000c70 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	46bd      	mov	sp, r7
 8000792:	b010      	add	sp, #64	; 0x40
 8000794:	bd80      	pop	{r7, pc}
 8000796:	46c0      	nop			; (mov r8, r8)
 8000798:	200000fc 	.word	0x200000fc
 800079c:	40002800 	.word	0x40002800
 80007a0:	80808000 	.word	0x80808000

080007a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007a8:	4b16      	ldr	r3, [pc, #88]	; (8000804 <MX_USART2_UART_Init+0x60>)
 80007aa:	4a17      	ldr	r2, [pc, #92]	; (8000808 <MX_USART2_UART_Init+0x64>)
 80007ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ae:	4b15      	ldr	r3, [pc, #84]	; (8000804 <MX_USART2_UART_Init+0x60>)
 80007b0:	22e1      	movs	r2, #225	; 0xe1
 80007b2:	0252      	lsls	r2, r2, #9
 80007b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80007b6:	4b13      	ldr	r3, [pc, #76]	; (8000804 <MX_USART2_UART_Init+0x60>)
 80007b8:	2280      	movs	r2, #128	; 0x80
 80007ba:	0152      	lsls	r2, r2, #5
 80007bc:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007be:	4b11      	ldr	r3, [pc, #68]	; (8000804 <MX_USART2_UART_Init+0x60>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007c4:	4b0f      	ldr	r3, [pc, #60]	; (8000804 <MX_USART2_UART_Init+0x60>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007ca:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <MX_USART2_UART_Init+0x60>)
 80007cc:	220c      	movs	r2, #12
 80007ce:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d0:	4b0c      	ldr	r3, [pc, #48]	; (8000804 <MX_USART2_UART_Init+0x60>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d6:	4b0b      	ldr	r3, [pc, #44]	; (8000804 <MX_USART2_UART_Init+0x60>)
 80007d8:	2200      	movs	r2, #0
 80007da:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007dc:	4b09      	ldr	r3, [pc, #36]	; (8000804 <MX_USART2_UART_Init+0x60>)
 80007de:	2200      	movs	r2, #0
 80007e0:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007e2:	4b08      	ldr	r3, [pc, #32]	; (8000804 <MX_USART2_UART_Init+0x60>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007e8:	4b06      	ldr	r3, [pc, #24]	; (8000804 <MX_USART2_UART_Init+0x60>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ee:	4b05      	ldr	r3, [pc, #20]	; (8000804 <MX_USART2_UART_Init+0x60>)
 80007f0:	0018      	movs	r0, r3
 80007f2:	f003 f865 	bl	80038c0 <HAL_UART_Init>
 80007f6:	1e03      	subs	r3, r0, #0
 80007f8:	d001      	beq.n	80007fe <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80007fa:	f000 fa39 	bl	8000c70 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20000128 	.word	0x20000128
 8000808:	40004400 	.word	0x40004400

0800080c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800080c:	b590      	push	{r4, r7, lr}
 800080e:	b08b      	sub	sp, #44	; 0x2c
 8000810:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000812:	2414      	movs	r4, #20
 8000814:	193b      	adds	r3, r7, r4
 8000816:	0018      	movs	r0, r3
 8000818:	2314      	movs	r3, #20
 800081a:	001a      	movs	r2, r3
 800081c:	2100      	movs	r1, #0
 800081e:	f003 fdad 	bl	800437c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000822:	4b72      	ldr	r3, [pc, #456]	; (80009ec <MX_GPIO_Init+0x1e0>)
 8000824:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000826:	4b71      	ldr	r3, [pc, #452]	; (80009ec <MX_GPIO_Init+0x1e0>)
 8000828:	2102      	movs	r1, #2
 800082a:	430a      	orrs	r2, r1
 800082c:	635a      	str	r2, [r3, #52]	; 0x34
 800082e:	4b6f      	ldr	r3, [pc, #444]	; (80009ec <MX_GPIO_Init+0x1e0>)
 8000830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000832:	2202      	movs	r2, #2
 8000834:	4013      	ands	r3, r2
 8000836:	613b      	str	r3, [r7, #16]
 8000838:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800083a:	4b6c      	ldr	r3, [pc, #432]	; (80009ec <MX_GPIO_Init+0x1e0>)
 800083c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800083e:	4b6b      	ldr	r3, [pc, #428]	; (80009ec <MX_GPIO_Init+0x1e0>)
 8000840:	2104      	movs	r1, #4
 8000842:	430a      	orrs	r2, r1
 8000844:	635a      	str	r2, [r3, #52]	; 0x34
 8000846:	4b69      	ldr	r3, [pc, #420]	; (80009ec <MX_GPIO_Init+0x1e0>)
 8000848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800084a:	2204      	movs	r2, #4
 800084c:	4013      	ands	r3, r2
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000852:	4b66      	ldr	r3, [pc, #408]	; (80009ec <MX_GPIO_Init+0x1e0>)
 8000854:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000856:	4b65      	ldr	r3, [pc, #404]	; (80009ec <MX_GPIO_Init+0x1e0>)
 8000858:	2120      	movs	r1, #32
 800085a:	430a      	orrs	r2, r1
 800085c:	635a      	str	r2, [r3, #52]	; 0x34
 800085e:	4b63      	ldr	r3, [pc, #396]	; (80009ec <MX_GPIO_Init+0x1e0>)
 8000860:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000862:	2220      	movs	r2, #32
 8000864:	4013      	ands	r3, r2
 8000866:	60bb      	str	r3, [r7, #8]
 8000868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086a:	4b60      	ldr	r3, [pc, #384]	; (80009ec <MX_GPIO_Init+0x1e0>)
 800086c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800086e:	4b5f      	ldr	r3, [pc, #380]	; (80009ec <MX_GPIO_Init+0x1e0>)
 8000870:	2101      	movs	r1, #1
 8000872:	430a      	orrs	r2, r1
 8000874:	635a      	str	r2, [r3, #52]	; 0x34
 8000876:	4b5d      	ldr	r3, [pc, #372]	; (80009ec <MX_GPIO_Init+0x1e0>)
 8000878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800087a:	2201      	movs	r2, #1
 800087c:	4013      	ands	r3, r2
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RTC_Interrupt_LED_Pin|Minute_Set_LED_Pin|Hour_Set_LED_Pin, GPIO_PIN_RESET);
 8000882:	23c8      	movs	r3, #200	; 0xc8
 8000884:	00d9      	lsls	r1, r3, #3
 8000886:	23a0      	movs	r3, #160	; 0xa0
 8000888:	05db      	lsls	r3, r3, #23
 800088a:	2200      	movs	r2, #0
 800088c:	0018      	movs	r0, r3
 800088e:	f000 ff0f 	bl	80016b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Snooze_LED_Pin|Alarm_Set_LED_Pin|Alarm_Enable_LED_Pin|Display_LED_Pin, GPIO_PIN_RESET);
 8000892:	4b57      	ldr	r3, [pc, #348]	; (80009f0 <MX_GPIO_Init+0x1e4>)
 8000894:	2200      	movs	r2, #0
 8000896:	21c3      	movs	r1, #195	; 0xc3
 8000898:	0018      	movs	r0, r3
 800089a:	f000 ff09 	bl	80016b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800089e:	4b55      	ldr	r3, [pc, #340]	; (80009f4 <MX_GPIO_Init+0x1e8>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	2140      	movs	r1, #64	; 0x40
 80008a4:	0018      	movs	r0, r3
 80008a6:	f000 ff03 	bl	80016b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 80008aa:	193b      	adds	r3, r7, r4
 80008ac:	2204      	movs	r2, #4
 80008ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008b0:	193b      	adds	r3, r7, r4
 80008b2:	2288      	movs	r2, #136	; 0x88
 80008b4:	0352      	lsls	r2, r2, #13
 80008b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	193b      	adds	r3, r7, r4
 80008ba:	2200      	movs	r2, #0
 80008bc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 80008be:	193b      	adds	r3, r7, r4
 80008c0:	4a4d      	ldr	r2, [pc, #308]	; (80009f8 <MX_GPIO_Init+0x1ec>)
 80008c2:	0019      	movs	r1, r3
 80008c4:	0010      	movs	r0, r2
 80008c6:	f000 fd8f 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Display_Button_Pin Alarm_Enable_Button_Pin Alarm_Set_Button_Pin Hour_Set_Button_Pin
                           Snooze_Button_Pin Minute_Set_Button_Pin */
  GPIO_InitStruct.Pin = Display_Button_Pin|Alarm_Enable_Button_Pin|Alarm_Set_Button_Pin|Hour_Set_Button_Pin
 80008ca:	193b      	adds	r3, r7, r4
 80008cc:	4a4b      	ldr	r2, [pc, #300]	; (80009fc <MX_GPIO_Init+0x1f0>)
 80008ce:	601a      	str	r2, [r3, #0]
                          |Snooze_Button_Pin|Minute_Set_Button_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008d0:	193b      	adds	r3, r7, r4
 80008d2:	2284      	movs	r2, #132	; 0x84
 80008d4:	0392      	lsls	r2, r2, #14
 80008d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008d8:	193b      	adds	r3, r7, r4
 80008da:	2201      	movs	r2, #1
 80008dc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008de:	193a      	adds	r2, r7, r4
 80008e0:	23a0      	movs	r3, #160	; 0xa0
 80008e2:	05db      	lsls	r3, r3, #23
 80008e4:	0011      	movs	r1, r2
 80008e6:	0018      	movs	r0, r3
 80008e8:	f000 fd7e 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RTC_Interrupt_LED_Pin Minute_Set_LED_Pin Hour_Set_LED_Pin */
  GPIO_InitStruct.Pin = RTC_Interrupt_LED_Pin|Minute_Set_LED_Pin|Hour_Set_LED_Pin;
 80008ec:	0021      	movs	r1, r4
 80008ee:	187b      	adds	r3, r7, r1
 80008f0:	22c8      	movs	r2, #200	; 0xc8
 80008f2:	00d2      	lsls	r2, r2, #3
 80008f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f6:	000c      	movs	r4, r1
 80008f8:	193b      	adds	r3, r7, r4
 80008fa:	2201      	movs	r2, #1
 80008fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	193b      	adds	r3, r7, r4
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000904:	193b      	adds	r3, r7, r4
 8000906:	2200      	movs	r2, #0
 8000908:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800090a:	193a      	adds	r2, r7, r4
 800090c:	23a0      	movs	r3, #160	; 0xa0
 800090e:	05db      	lsls	r3, r3, #23
 8000910:	0011      	movs	r1, r2
 8000912:	0018      	movs	r0, r3
 8000914:	f000 fd68 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Snooze_LED_Pin Alarm_Set_LED_Pin Alarm_Enable_LED_Pin Display_LED_Pin */
  GPIO_InitStruct.Pin = Snooze_LED_Pin|Alarm_Set_LED_Pin|Alarm_Enable_LED_Pin|Display_LED_Pin;
 8000918:	193b      	adds	r3, r7, r4
 800091a:	22c3      	movs	r2, #195	; 0xc3
 800091c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091e:	193b      	adds	r3, r7, r4
 8000920:	2201      	movs	r2, #1
 8000922:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	193b      	adds	r3, r7, r4
 8000926:	2200      	movs	r2, #0
 8000928:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092a:	193b      	adds	r3, r7, r4
 800092c:	2200      	movs	r2, #0
 800092e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000930:	193b      	adds	r3, r7, r4
 8000932:	4a2f      	ldr	r2, [pc, #188]	; (80009f0 <MX_GPIO_Init+0x1e4>)
 8000934:	0019      	movs	r1, r3
 8000936:	0010      	movs	r0, r2
 8000938:	f000 fd56 	bl	80013e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 800093c:	0021      	movs	r1, r4
 800093e:	187b      	adds	r3, r7, r1
 8000940:	2240      	movs	r2, #64	; 0x40
 8000942:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000944:	187b      	adds	r3, r7, r1
 8000946:	2201      	movs	r2, #1
 8000948:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	187b      	adds	r3, r7, r1
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000950:	187b      	adds	r3, r7, r1
 8000952:	2200      	movs	r2, #0
 8000954:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000956:	187b      	adds	r3, r7, r1
 8000958:	4a26      	ldr	r2, [pc, #152]	; (80009f4 <MX_GPIO_Init+0x1e8>)
 800095a:	0019      	movs	r1, r3
 800095c:	0010      	movs	r0, r2
 800095e:	f000 fd43 	bl	80013e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000962:	2200      	movs	r2, #0
 8000964:	2100      	movs	r1, #0
 8000966:	2005      	movs	r0, #5
 8000968:	f000 fd0c 	bl	8001384 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800096c:	2005      	movs	r0, #5
 800096e:	f000 fd1e 	bl	80013ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000972:	2200      	movs	r2, #0
 8000974:	2100      	movs	r1, #0
 8000976:	2006      	movs	r0, #6
 8000978:	f000 fd04 	bl	8001384 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800097c:	2006      	movs	r0, #6
 800097e:	f000 fd16 	bl	80013ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000982:	2200      	movs	r2, #0
 8000984:	2100      	movs	r1, #0
 8000986:	2007      	movs	r0, #7
 8000988:	f000 fcfc 	bl	8001384 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800098c:	2007      	movs	r0, #7
 800098e:	f000 fd0e 	bl	80013ae <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  // Initialize all output pins to low
	HAL_GPIO_WritePin(GPIOB, displayLEDPin, 0);
 8000992:	2180      	movs	r1, #128	; 0x80
 8000994:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <MX_GPIO_Init+0x1e4>)
 8000996:	2200      	movs	r2, #0
 8000998:	0018      	movs	r0, r3
 800099a:	f000 fe89 	bl	80016b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, alarmEnableLEDPin, 0);
 800099e:	2140      	movs	r1, #64	; 0x40
 80009a0:	4b13      	ldr	r3, [pc, #76]	; (80009f0 <MX_GPIO_Init+0x1e4>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	0018      	movs	r0, r3
 80009a6:	f000 fe83 	bl	80016b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, alarmSetLEDPin, 0);
 80009aa:	2102      	movs	r1, #2
 80009ac:	4b10      	ldr	r3, [pc, #64]	; (80009f0 <MX_GPIO_Init+0x1e4>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	0018      	movs	r0, r3
 80009b2:	f000 fe7d 	bl	80016b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, hourSetLEDPin, 0);
 80009b6:	2380      	movs	r3, #128	; 0x80
 80009b8:	00d9      	lsls	r1, r3, #3
 80009ba:	23a0      	movs	r3, #160	; 0xa0
 80009bc:	05db      	lsls	r3, r3, #23
 80009be:	2200      	movs	r2, #0
 80009c0:	0018      	movs	r0, r3
 80009c2:	f000 fe75 	bl	80016b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, minuteSetLEDPin, 0);
 80009c6:	2380      	movs	r3, #128	; 0x80
 80009c8:	0099      	lsls	r1, r3, #2
 80009ca:	23a0      	movs	r3, #160	; 0xa0
 80009cc:	05db      	lsls	r3, r3, #23
 80009ce:	2200      	movs	r2, #0
 80009d0:	0018      	movs	r0, r3
 80009d2:	f000 fe6d 	bl	80016b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, snoozeButtonLEDPin, 0);
 80009d6:	2101      	movs	r1, #1
 80009d8:	4b05      	ldr	r3, [pc, #20]	; (80009f0 <MX_GPIO_Init+0x1e4>)
 80009da:	2200      	movs	r2, #0
 80009dc:	0018      	movs	r0, r3
 80009de:	f000 fe67 	bl	80016b0 <HAL_GPIO_WritePin>
/* USER CODE END MX_GPIO_Init_2 */
}
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	46bd      	mov	sp, r7
 80009e6:	b00b      	add	sp, #44	; 0x2c
 80009e8:	bd90      	pop	{r4, r7, pc}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	40021000 	.word	0x40021000
 80009f0:	50000400 	.word	0x50000400
 80009f4:	50000800 	.word	0x50000800
 80009f8:	50001400 	.word	0x50001400
 80009fc:	00001833 	.word	0x00001833

08000a00 <HAL_GPIO_EXTI_Falling_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	0002      	movs	r2, r0
 8000a08:	1dbb      	adds	r3, r7, #6
 8000a0a:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == displayButtonPin) {
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	1dbb      	adds	r3, r7, #6
 8000a10:	881b      	ldrh	r3, [r3, #0]
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d106      	bne.n	8000a24 <HAL_GPIO_EXTI_Falling_Callback+0x24>
		HAL_GPIO_TogglePin(GPIOB, displayLEDPin);
 8000a16:	2280      	movs	r2, #128	; 0x80
 8000a18:	4b26      	ldr	r3, [pc, #152]	; (8000ab4 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8000a1a:	0011      	movs	r1, r2
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	f000 fe64 	bl	80016ea <HAL_GPIO_TogglePin>
//    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
//    printf("ISR Entered\n");
//  } else {
//      __NOP();
//  }
}
 8000a22:	e042      	b.n	8000aaa <HAL_GPIO_EXTI_Falling_Callback+0xaa>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 8000a24:	2202      	movs	r2, #2
 8000a26:	1dbb      	adds	r3, r7, #6
 8000a28:	881b      	ldrh	r3, [r3, #0]
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d106      	bne.n	8000a3c <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		HAL_GPIO_TogglePin(GPIOB, alarmEnableLEDPin);
 8000a2e:	2240      	movs	r2, #64	; 0x40
 8000a30:	4b20      	ldr	r3, [pc, #128]	; (8000ab4 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8000a32:	0011      	movs	r1, r2
 8000a34:	0018      	movs	r0, r3
 8000a36:	f000 fe58 	bl	80016ea <HAL_GPIO_TogglePin>
}
 8000a3a:	e036      	b.n	8000aaa <HAL_GPIO_EXTI_Falling_Callback+0xaa>
	else if(GPIO_Pin == alarmSetButtonPin) {
 8000a3c:	2210      	movs	r2, #16
 8000a3e:	1dbb      	adds	r3, r7, #6
 8000a40:	881b      	ldrh	r3, [r3, #0]
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d106      	bne.n	8000a54 <HAL_GPIO_EXTI_Falling_Callback+0x54>
		HAL_GPIO_TogglePin(GPIOB, alarmSetLEDPin);
 8000a46:	2202      	movs	r2, #2
 8000a48:	4b1a      	ldr	r3, [pc, #104]	; (8000ab4 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8000a4a:	0011      	movs	r1, r2
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	f000 fe4c 	bl	80016ea <HAL_GPIO_TogglePin>
}
 8000a52:	e02a      	b.n	8000aaa <HAL_GPIO_EXTI_Falling_Callback+0xaa>
	else if(GPIO_Pin == hourSetButtonPin) {
 8000a54:	2220      	movs	r2, #32
 8000a56:	1dbb      	adds	r3, r7, #6
 8000a58:	881b      	ldrh	r3, [r3, #0]
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d108      	bne.n	8000a70 <HAL_GPIO_EXTI_Falling_Callback+0x70>
		HAL_GPIO_TogglePin(GPIOA, hourSetLEDPin);
 8000a5e:	2380      	movs	r3, #128	; 0x80
 8000a60:	00da      	lsls	r2, r3, #3
 8000a62:	23a0      	movs	r3, #160	; 0xa0
 8000a64:	05db      	lsls	r3, r3, #23
 8000a66:	0011      	movs	r1, r2
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f000 fe3e 	bl	80016ea <HAL_GPIO_TogglePin>
}
 8000a6e:	e01c      	b.n	8000aaa <HAL_GPIO_EXTI_Falling_Callback+0xaa>
	else if(GPIO_Pin == minuteSetButtonPin) {
 8000a70:	2380      	movs	r3, #128	; 0x80
 8000a72:	015b      	lsls	r3, r3, #5
 8000a74:	1dba      	adds	r2, r7, #6
 8000a76:	8812      	ldrh	r2, [r2, #0]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d108      	bne.n	8000a8e <HAL_GPIO_EXTI_Falling_Callback+0x8e>
		HAL_GPIO_TogglePin(GPIOA, minuteSetLEDPin);
 8000a7c:	2380      	movs	r3, #128	; 0x80
 8000a7e:	009a      	lsls	r2, r3, #2
 8000a80:	23a0      	movs	r3, #160	; 0xa0
 8000a82:	05db      	lsls	r3, r3, #23
 8000a84:	0011      	movs	r1, r2
 8000a86:	0018      	movs	r0, r3
 8000a88:	f000 fe2f 	bl	80016ea <HAL_GPIO_TogglePin>
}
 8000a8c:	e00d      	b.n	8000aaa <HAL_GPIO_EXTI_Falling_Callback+0xaa>
	else if(GPIO_Pin == snoozeButtonPin) {
 8000a8e:	2380      	movs	r3, #128	; 0x80
 8000a90:	011b      	lsls	r3, r3, #4
 8000a92:	1dba      	adds	r2, r7, #6
 8000a94:	8812      	ldrh	r2, [r2, #0]
 8000a96:	429a      	cmp	r2, r3
 8000a98:	d106      	bne.n	8000aa8 <HAL_GPIO_EXTI_Falling_Callback+0xa8>
		HAL_GPIO_TogglePin(GPIOB, snoozeButtonLEDPin);
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	4b05      	ldr	r3, [pc, #20]	; (8000ab4 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8000a9e:	0011      	movs	r1, r2
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f000 fe22 	bl	80016ea <HAL_GPIO_TogglePin>
}
 8000aa6:	e000      	b.n	8000aaa <HAL_GPIO_EXTI_Falling_Callback+0xaa>
		__NOP();
 8000aa8:	46c0      	nop			; (mov r8, r8)
}
 8000aaa:	46c0      	nop			; (mov r8, r8)
 8000aac:	46bd      	mov	sp, r7
 8000aae:	b002      	add	sp, #8
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	50000400 	.word	0x50000400

08000ab8 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000ab8:	b590      	push	{r4, r7, lr}
 8000aba:	b093      	sub	sp, #76	; 0x4c
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]

  RTC_AlarmTypeDef sAlarm;
  HAL_RTC_GetAlarm(hrtc,&sAlarm,RTC_ALARM_A,FORMAT_BIN);
 8000ac0:	2380      	movs	r3, #128	; 0x80
 8000ac2:	005a      	lsls	r2, r3, #1
 8000ac4:	2420      	movs	r4, #32
 8000ac6:	1939      	adds	r1, r7, r4
 8000ac8:	6878      	ldr	r0, [r7, #4]
 8000aca:	2300      	movs	r3, #0
 8000acc:	f002 fcf8 	bl	80034c0 <HAL_RTC_GetAlarm>

  printf("Enter alarm interrupt");
 8000ad0:	4b1c      	ldr	r3, [pc, #112]	; (8000b44 <HAL_RTC_AlarmAEventCallback+0x8c>)
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f003 fc5a 	bl	800438c <iprintf>
  printf("\n");
 8000ad8:	200a      	movs	r0, #10
 8000ada:	f003 fc71 	bl	80043c0 <putchar>

  RTC_TimeTypeDef currTime;
  RTC_DateTypeDef currDate;
  HAL_RTC_GetTime(hrtc, &currTime, RTC_FORMAT_BIN);
 8000ade:	230c      	movs	r3, #12
 8000ae0:	18f9      	adds	r1, r7, r3
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f002 fa6e 	bl	8002fc8 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(hrtc, &currDate, RTC_FORMAT_BIN);
 8000aec:	2308      	movs	r3, #8
 8000aee:	18f9      	adds	r1, r7, r3
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	2200      	movs	r2, #0
 8000af4:	0018      	movs	r0, r3
 8000af6:	f002 fb55 	bl	80031a4 <HAL_RTC_GetDate>

  if(sAlarm.AlarmTime.Seconds>58) {
 8000afa:	193b      	adds	r3, r7, r4
 8000afc:	789b      	ldrb	r3, [r3, #2]
 8000afe:	2b3a      	cmp	r3, #58	; 0x3a
 8000b00:	d903      	bls.n	8000b0a <HAL_RTC_AlarmAEventCallback+0x52>
    sAlarm.AlarmTime.Seconds=0;
 8000b02:	193b      	adds	r3, r7, r4
 8000b04:	2200      	movs	r2, #0
 8000b06:	709a      	strb	r2, [r3, #2]
 8000b08:	e006      	b.n	8000b18 <HAL_RTC_AlarmAEventCallback+0x60>
  } else {
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
 8000b0a:	2120      	movs	r1, #32
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	789b      	ldrb	r3, [r3, #2]
 8000b10:	3301      	adds	r3, #1
 8000b12:	b2da      	uxtb	r2, r3
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	709a      	strb	r2, [r3, #2]
  }
    while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8000b18:	46c0      	nop			; (mov r8, r8)
 8000b1a:	2320      	movs	r3, #32
 8000b1c:	18f9      	adds	r1, r7, r3
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2200      	movs	r2, #0
 8000b22:	0018      	movs	r0, r3
 8000b24:	f002 fb8c 	bl	8003240 <HAL_RTC_SetAlarm_IT>
 8000b28:	1e03      	subs	r3, r0, #0
 8000b2a:	d1f6      	bne.n	8000b1a <HAL_RTC_AlarmAEventCallback+0x62>
    HAL_GPIO_TogglePin(GPIOA, RTCInterruptLEDPin);
 8000b2c:	2240      	movs	r2, #64	; 0x40
 8000b2e:	23a0      	movs	r3, #160	; 0xa0
 8000b30:	05db      	lsls	r3, r3, #23
 8000b32:	0011      	movs	r1, r2
 8000b34:	0018      	movs	r0, r3
 8000b36:	f000 fdd8 	bl	80016ea <HAL_GPIO_TogglePin>
}
 8000b3a:	46c0      	nop			; (mov r8, r8)
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	b013      	add	sp, #76	; 0x4c
 8000b40:	bd90      	pop	{r4, r7, pc}
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	0800545c 	.word	0x0800545c

08000b48 <sevSeg_I2C1_Init>:

static void sevSeg_I2C1_Init(void) {
 8000b48:	b590      	push	{r4, r7, lr}
 8000b4a:	b085      	sub	sp, #20
 8000b4c:	af02      	add	r7, sp, #8
	 */

	HAL_StatusTypeDef HalRet;

	//Set display to decode hex data inputs
	HalRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_decodeBuffer, 2, HAL_MAX_DELAY);
 8000b4e:	4b3a      	ldr	r3, [pc, #232]	; (8000c38 <sevSeg_I2C1_Init+0xf0>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	b299      	uxth	r1, r3
 8000b54:	1dfc      	adds	r4, r7, #7
 8000b56:	4a39      	ldr	r2, [pc, #228]	; (8000c3c <sevSeg_I2C1_Init+0xf4>)
 8000b58:	4839      	ldr	r0, [pc, #228]	; (8000c40 <sevSeg_I2C1_Init+0xf8>)
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	425b      	negs	r3, r3
 8000b5e:	9300      	str	r3, [sp, #0]
 8000b60:	2302      	movs	r3, #2
 8000b62:	f000 fea7 	bl	80018b4 <HAL_I2C_Master_Transmit>
 8000b66:	0003      	movs	r3, r0
 8000b68:	7023      	strb	r3, [r4, #0]

	if(HalRet != HAL_OK) {		//check HAL
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d004      	beq.n	8000b7c <sevSeg_I2C1_Init+0x34>
		printf("HAL Error - TX decode mode\n\r");
 8000b72:	4b34      	ldr	r3, [pc, #208]	; (8000c44 <sevSeg_I2C1_Init+0xfc>)
 8000b74:	0018      	movs	r0, r3
 8000b76:	f003 fc09 	bl	800438c <iprintf>
 8000b7a:	e003      	b.n	8000b84 <sevSeg_I2C1_Init+0x3c>
	} else{
		printf("Display set to decode mode\n\r");
 8000b7c:	4b32      	ldr	r3, [pc, #200]	; (8000c48 <sevSeg_I2C1_Init+0x100>)
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f003 fc04 	bl	800438c <iprintf>
	}

	//Disable shutdown mode
	HalRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_SD_ONBuff, 2, HAL_MAX_DELAY);
 8000b84:	4b2c      	ldr	r3, [pc, #176]	; (8000c38 <sevSeg_I2C1_Init+0xf0>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	b299      	uxth	r1, r3
 8000b8a:	1dfc      	adds	r4, r7, #7
 8000b8c:	4a2f      	ldr	r2, [pc, #188]	; (8000c4c <sevSeg_I2C1_Init+0x104>)
 8000b8e:	482c      	ldr	r0, [pc, #176]	; (8000c40 <sevSeg_I2C1_Init+0xf8>)
 8000b90:	2301      	movs	r3, #1
 8000b92:	425b      	negs	r3, r3
 8000b94:	9300      	str	r3, [sp, #0]
 8000b96:	2302      	movs	r3, #2
 8000b98:	f000 fe8c 	bl	80018b4 <HAL_I2C_Master_Transmit>
 8000b9c:	0003      	movs	r3, r0
 8000b9e:	7023      	strb	r3, [r4, #0]

	if(HalRet != HAL_OK) {		//check HAL
 8000ba0:	1dfb      	adds	r3, r7, #7
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d004      	beq.n	8000bb2 <sevSeg_I2C1_Init+0x6a>
		printf("HAL Error - TX disable shutdown mode\n\r");
 8000ba8:	4b29      	ldr	r3, [pc, #164]	; (8000c50 <sevSeg_I2C1_Init+0x108>)
 8000baa:	0018      	movs	r0, r3
 8000bac:	f003 fbee 	bl	800438c <iprintf>
 8000bb0:	e003      	b.n	8000bba <sevSeg_I2C1_Init+0x72>
	} else {
		printf("Display shutdown mode disabled\n\r");
 8000bb2:	4b28      	ldr	r3, [pc, #160]	; (8000c54 <sevSeg_I2C1_Init+0x10c>)
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f003 fbe9 	bl	800438c <iprintf>
	}

	//Set to test mode
	HalRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_testONBuff, 2, HAL_MAX_DELAY);
 8000bba:	4b1f      	ldr	r3, [pc, #124]	; (8000c38 <sevSeg_I2C1_Init+0xf0>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	b299      	uxth	r1, r3
 8000bc0:	1dfc      	adds	r4, r7, #7
 8000bc2:	4a25      	ldr	r2, [pc, #148]	; (8000c58 <sevSeg_I2C1_Init+0x110>)
 8000bc4:	481e      	ldr	r0, [pc, #120]	; (8000c40 <sevSeg_I2C1_Init+0xf8>)
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	425b      	negs	r3, r3
 8000bca:	9300      	str	r3, [sp, #0]
 8000bcc:	2302      	movs	r3, #2
 8000bce:	f000 fe71 	bl	80018b4 <HAL_I2C_Master_Transmit>
 8000bd2:	0003      	movs	r3, r0
 8000bd4:	7023      	strb	r3, [r4, #0]

	if(HalRet != HAL_OK) {		//check HAL
 8000bd6:	1dfb      	adds	r3, r7, #7
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d004      	beq.n	8000be8 <sevSeg_I2C1_Init+0xa0>
		printf("HAL Error - TX test mode ON data\n\r");
 8000bde:	4b1f      	ldr	r3, [pc, #124]	; (8000c5c <sevSeg_I2C1_Init+0x114>)
 8000be0:	0018      	movs	r0, r3
 8000be2:	f003 fbd3 	bl	800438c <iprintf>
 8000be6:	e003      	b.n	8000bf0 <sevSeg_I2C1_Init+0xa8>
	} else {
		printf("Test mode enabled - all LEDs on\n\r");
 8000be8:	4b1d      	ldr	r3, [pc, #116]	; (8000c60 <sevSeg_I2C1_Init+0x118>)
 8000bea:	0018      	movs	r0, r3
 8000bec:	f003 fbce 	bl	800438c <iprintf>
//		printf("HAL Error - TX intensity level data\n\r");
//	} else {
//		printf("Intensity Set\n\r");
//	}

	HAL_Delay(500);
 8000bf0:	23fa      	movs	r3, #250	; 0xfa
 8000bf2:	005b      	lsls	r3, r3, #1
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f000 faf5 	bl	80011e4 <HAL_Delay>

	//Set to test mode
	HalRet = HAL_I2C_Master_Transmit(&hi2c1, sevSeg_addr, sevSeg_testOFFBuff, 2, HAL_MAX_DELAY);
 8000bfa:	4b0f      	ldr	r3, [pc, #60]	; (8000c38 <sevSeg_I2C1_Init+0xf0>)
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	b299      	uxth	r1, r3
 8000c00:	1dfc      	adds	r4, r7, #7
 8000c02:	4a18      	ldr	r2, [pc, #96]	; (8000c64 <sevSeg_I2C1_Init+0x11c>)
 8000c04:	480e      	ldr	r0, [pc, #56]	; (8000c40 <sevSeg_I2C1_Init+0xf8>)
 8000c06:	2301      	movs	r3, #1
 8000c08:	425b      	negs	r3, r3
 8000c0a:	9300      	str	r3, [sp, #0]
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	f000 fe51 	bl	80018b4 <HAL_I2C_Master_Transmit>
 8000c12:	0003      	movs	r3, r0
 8000c14:	7023      	strb	r3, [r4, #0]

	if(HalRet != HAL_OK) {		//check HAL
 8000c16:	1dfb      	adds	r3, r7, #7
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d004      	beq.n	8000c28 <sevSeg_I2C1_Init+0xe0>
		printf("HAL Error - TX test mode OFF data\n\r");
 8000c1e:	4b12      	ldr	r3, [pc, #72]	; (8000c68 <sevSeg_I2C1_Init+0x120>)
 8000c20:	0018      	movs	r0, r3
 8000c22:	f003 fbb3 	bl	800438c <iprintf>
	} else {
		printf("Test mode disabled - all LEDs off\n\r");
	}

	return;
 8000c26:	e004      	b.n	8000c32 <sevSeg_I2C1_Init+0xea>
		printf("Test mode disabled - all LEDs off\n\r");
 8000c28:	4b10      	ldr	r3, [pc, #64]	; (8000c6c <sevSeg_I2C1_Init+0x124>)
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f003 fbae 	bl	800438c <iprintf>
	return;
 8000c30:	46c0      	nop			; (mov r8, r8)

}
 8000c32:	46bd      	mov	sp, r7
 8000c34:	b003      	add	sp, #12
 8000c36:	bd90      	pop	{r4, r7, pc}
 8000c38:	20000000 	.word	0x20000000
 8000c3c:	20000004 	.word	0x20000004
 8000c40:	200000a8 	.word	0x200000a8
 8000c44:	08005474 	.word	0x08005474
 8000c48:	08005494 	.word	0x08005494
 8000c4c:	20000008 	.word	0x20000008
 8000c50:	080054b4 	.word	0x080054b4
 8000c54:	080054dc 	.word	0x080054dc
 8000c58:	20000018 	.word	0x20000018
 8000c5c:	08005500 	.word	0x08005500
 8000c60:	08005524 	.word	0x08005524
 8000c64:	20000014 	.word	0x20000014
 8000c68:	08005548 	.word	0x08005548
 8000c6c:	0800556c 	.word	0x0800556c

08000c70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c74:	b672      	cpsid	i
}
 8000c76:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c78:	e7fe      	b.n	8000c78 <Error_Handler+0x8>
	...

08000c7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c82:	4b0f      	ldr	r3, [pc, #60]	; (8000cc0 <HAL_MspInit+0x44>)
 8000c84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c86:	4b0e      	ldr	r3, [pc, #56]	; (8000cc0 <HAL_MspInit+0x44>)
 8000c88:	2101      	movs	r1, #1
 8000c8a:	430a      	orrs	r2, r1
 8000c8c:	641a      	str	r2, [r3, #64]	; 0x40
 8000c8e:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <HAL_MspInit+0x44>)
 8000c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c92:	2201      	movs	r2, #1
 8000c94:	4013      	ands	r3, r2
 8000c96:	607b      	str	r3, [r7, #4]
 8000c98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c9a:	4b09      	ldr	r3, [pc, #36]	; (8000cc0 <HAL_MspInit+0x44>)
 8000c9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c9e:	4b08      	ldr	r3, [pc, #32]	; (8000cc0 <HAL_MspInit+0x44>)
 8000ca0:	2180      	movs	r1, #128	; 0x80
 8000ca2:	0549      	lsls	r1, r1, #21
 8000ca4:	430a      	orrs	r2, r1
 8000ca6:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ca8:	4b05      	ldr	r3, [pc, #20]	; (8000cc0 <HAL_MspInit+0x44>)
 8000caa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cac:	2380      	movs	r3, #128	; 0x80
 8000cae:	055b      	lsls	r3, r3, #21
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	603b      	str	r3, [r7, #0]
 8000cb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cb6:	46c0      	nop			; (mov r8, r8)
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	b002      	add	sp, #8
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	46c0      	nop			; (mov r8, r8)
 8000cc0:	40021000 	.word	0x40021000

08000cc4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000cc4:	b590      	push	{r4, r7, lr}
 8000cc6:	b095      	sub	sp, #84	; 0x54
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ccc:	233c      	movs	r3, #60	; 0x3c
 8000cce:	18fb      	adds	r3, r7, r3
 8000cd0:	0018      	movs	r0, r3
 8000cd2:	2314      	movs	r3, #20
 8000cd4:	001a      	movs	r2, r3
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	f003 fb50 	bl	800437c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cdc:	2414      	movs	r4, #20
 8000cde:	193b      	adds	r3, r7, r4
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	2328      	movs	r3, #40	; 0x28
 8000ce4:	001a      	movs	r2, r3
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	f003 fb48 	bl	800437c <memset>
  if(hi2c->Instance==I2C1)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a22      	ldr	r2, [pc, #136]	; (8000d7c <HAL_I2C_MspInit+0xb8>)
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d13e      	bne.n	8000d74 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000cf6:	193b      	adds	r3, r7, r4
 8000cf8:	2220      	movs	r2, #32
 8000cfa:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000cfc:	193b      	adds	r3, r7, r4
 8000cfe:	2200      	movs	r2, #0
 8000d00:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d02:	193b      	adds	r3, r7, r4
 8000d04:	0018      	movs	r0, r3
 8000d06:	f001 fe9b 	bl	8002a40 <HAL_RCCEx_PeriphCLKConfig>
 8000d0a:	1e03      	subs	r3, r0, #0
 8000d0c:	d001      	beq.n	8000d12 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000d0e:	f7ff ffaf 	bl	8000c70 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d12:	4b1b      	ldr	r3, [pc, #108]	; (8000d80 <HAL_I2C_MspInit+0xbc>)
 8000d14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d16:	4b1a      	ldr	r3, [pc, #104]	; (8000d80 <HAL_I2C_MspInit+0xbc>)
 8000d18:	2102      	movs	r1, #2
 8000d1a:	430a      	orrs	r2, r1
 8000d1c:	635a      	str	r2, [r3, #52]	; 0x34
 8000d1e:	4b18      	ldr	r3, [pc, #96]	; (8000d80 <HAL_I2C_MspInit+0xbc>)
 8000d20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d22:	2202      	movs	r2, #2
 8000d24:	4013      	ands	r3, r2
 8000d26:	613b      	str	r3, [r7, #16]
 8000d28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8000d2a:	213c      	movs	r1, #60	; 0x3c
 8000d2c:	187b      	adds	r3, r7, r1
 8000d2e:	22c0      	movs	r2, #192	; 0xc0
 8000d30:	0092      	lsls	r2, r2, #2
 8000d32:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d34:	187b      	adds	r3, r7, r1
 8000d36:	2212      	movs	r2, #18
 8000d38:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	187b      	adds	r3, r7, r1
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	2200      	movs	r2, #0
 8000d44:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	2206      	movs	r2, #6
 8000d4a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d4c:	187b      	adds	r3, r7, r1
 8000d4e:	4a0d      	ldr	r2, [pc, #52]	; (8000d84 <HAL_I2C_MspInit+0xc0>)
 8000d50:	0019      	movs	r1, r3
 8000d52:	0010      	movs	r0, r2
 8000d54:	f000 fb48 	bl	80013e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d58:	4b09      	ldr	r3, [pc, #36]	; (8000d80 <HAL_I2C_MspInit+0xbc>)
 8000d5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d5c:	4b08      	ldr	r3, [pc, #32]	; (8000d80 <HAL_I2C_MspInit+0xbc>)
 8000d5e:	2180      	movs	r1, #128	; 0x80
 8000d60:	0389      	lsls	r1, r1, #14
 8000d62:	430a      	orrs	r2, r1
 8000d64:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d66:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <HAL_I2C_MspInit+0xbc>)
 8000d68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d6a:	2380      	movs	r3, #128	; 0x80
 8000d6c:	039b      	lsls	r3, r3, #14
 8000d6e:	4013      	ands	r3, r2
 8000d70:	60fb      	str	r3, [r7, #12]
 8000d72:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000d74:	46c0      	nop			; (mov r8, r8)
 8000d76:	46bd      	mov	sp, r7
 8000d78:	b015      	add	sp, #84	; 0x54
 8000d7a:	bd90      	pop	{r4, r7, pc}
 8000d7c:	40005400 	.word	0x40005400
 8000d80:	40021000 	.word	0x40021000
 8000d84:	50000400 	.word	0x50000400

08000d88 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000d88:	b590      	push	{r4, r7, lr}
 8000d8a:	b08f      	sub	sp, #60	; 0x3c
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d90:	2410      	movs	r4, #16
 8000d92:	193b      	adds	r3, r7, r4
 8000d94:	0018      	movs	r0, r3
 8000d96:	2328      	movs	r3, #40	; 0x28
 8000d98:	001a      	movs	r2, r3
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	f003 faee 	bl	800437c <memset>
  if(hrtc->Instance==RTC)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a19      	ldr	r2, [pc, #100]	; (8000e0c <HAL_RTC_MspInit+0x84>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d12c      	bne.n	8000e04 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000daa:	193b      	adds	r3, r7, r4
 8000dac:	2280      	movs	r2, #128	; 0x80
 8000dae:	0292      	lsls	r2, r2, #10
 8000db0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000db2:	193b      	adds	r3, r7, r4
 8000db4:	2280      	movs	r2, #128	; 0x80
 8000db6:	0092      	lsls	r2, r2, #2
 8000db8:	625a      	str	r2, [r3, #36]	; 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dba:	193b      	adds	r3, r7, r4
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	f001 fe3f 	bl	8002a40 <HAL_RCCEx_PeriphCLKConfig>
 8000dc2:	1e03      	subs	r3, r0, #0
 8000dc4:	d001      	beq.n	8000dca <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000dc6:	f7ff ff53 	bl	8000c70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000dca:	4b11      	ldr	r3, [pc, #68]	; (8000e10 <HAL_RTC_MspInit+0x88>)
 8000dcc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000dce:	4b10      	ldr	r3, [pc, #64]	; (8000e10 <HAL_RTC_MspInit+0x88>)
 8000dd0:	2180      	movs	r1, #128	; 0x80
 8000dd2:	0209      	lsls	r1, r1, #8
 8000dd4:	430a      	orrs	r2, r1
 8000dd6:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000dd8:	4b0d      	ldr	r3, [pc, #52]	; (8000e10 <HAL_RTC_MspInit+0x88>)
 8000dda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ddc:	4b0c      	ldr	r3, [pc, #48]	; (8000e10 <HAL_RTC_MspInit+0x88>)
 8000dde:	2180      	movs	r1, #128	; 0x80
 8000de0:	00c9      	lsls	r1, r1, #3
 8000de2:	430a      	orrs	r2, r1
 8000de4:	63da      	str	r2, [r3, #60]	; 0x3c
 8000de6:	4b0a      	ldr	r3, [pc, #40]	; (8000e10 <HAL_RTC_MspInit+0x88>)
 8000de8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000dea:	2380      	movs	r3, #128	; 0x80
 8000dec:	00db      	lsls	r3, r3, #3
 8000dee:	4013      	ands	r3, r2
 8000df0:	60fb      	str	r3, [r7, #12]
 8000df2:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8000df4:	2200      	movs	r2, #0
 8000df6:	2100      	movs	r1, #0
 8000df8:	2002      	movs	r0, #2
 8000dfa:	f000 fac3 	bl	8001384 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8000dfe:	2002      	movs	r0, #2
 8000e00:	f000 fad5 	bl	80013ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000e04:	46c0      	nop			; (mov r8, r8)
 8000e06:	46bd      	mov	sp, r7
 8000e08:	b00f      	add	sp, #60	; 0x3c
 8000e0a:	bd90      	pop	{r4, r7, pc}
 8000e0c:	40002800 	.word	0x40002800
 8000e10:	40021000 	.word	0x40021000

08000e14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e14:	b590      	push	{r4, r7, lr}
 8000e16:	b08b      	sub	sp, #44	; 0x2c
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1c:	2414      	movs	r4, #20
 8000e1e:	193b      	adds	r3, r7, r4
 8000e20:	0018      	movs	r0, r3
 8000e22:	2314      	movs	r3, #20
 8000e24:	001a      	movs	r2, r3
 8000e26:	2100      	movs	r1, #0
 8000e28:	f003 faa8 	bl	800437c <memset>
  if(huart->Instance==USART2)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a1b      	ldr	r2, [pc, #108]	; (8000ea0 <HAL_UART_MspInit+0x8c>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d130      	bne.n	8000e98 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e36:	4b1b      	ldr	r3, [pc, #108]	; (8000ea4 <HAL_UART_MspInit+0x90>)
 8000e38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e3a:	4b1a      	ldr	r3, [pc, #104]	; (8000ea4 <HAL_UART_MspInit+0x90>)
 8000e3c:	2180      	movs	r1, #128	; 0x80
 8000e3e:	0289      	lsls	r1, r1, #10
 8000e40:	430a      	orrs	r2, r1
 8000e42:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e44:	4b17      	ldr	r3, [pc, #92]	; (8000ea4 <HAL_UART_MspInit+0x90>)
 8000e46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e48:	2380      	movs	r3, #128	; 0x80
 8000e4a:	029b      	lsls	r3, r3, #10
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
 8000e50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e52:	4b14      	ldr	r3, [pc, #80]	; (8000ea4 <HAL_UART_MspInit+0x90>)
 8000e54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e56:	4b13      	ldr	r3, [pc, #76]	; (8000ea4 <HAL_UART_MspInit+0x90>)
 8000e58:	2101      	movs	r1, #1
 8000e5a:	430a      	orrs	r2, r1
 8000e5c:	635a      	str	r2, [r3, #52]	; 0x34
 8000e5e:	4b11      	ldr	r3, [pc, #68]	; (8000ea4 <HAL_UART_MspInit+0x90>)
 8000e60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e62:	2201      	movs	r2, #1
 8000e64:	4013      	ands	r3, r2
 8000e66:	60fb      	str	r3, [r7, #12]
 8000e68:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8000e6a:	0021      	movs	r1, r4
 8000e6c:	187b      	adds	r3, r7, r1
 8000e6e:	220c      	movs	r2, #12
 8000e70:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e72:	187b      	adds	r3, r7, r1
 8000e74:	2202      	movs	r2, #2
 8000e76:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e78:	187b      	adds	r3, r7, r1
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7e:	187b      	adds	r3, r7, r1
 8000e80:	2200      	movs	r2, #0
 8000e82:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000e84:	187b      	adds	r3, r7, r1
 8000e86:	2201      	movs	r2, #1
 8000e88:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8a:	187a      	adds	r2, r7, r1
 8000e8c:	23a0      	movs	r3, #160	; 0xa0
 8000e8e:	05db      	lsls	r3, r3, #23
 8000e90:	0011      	movs	r1, r2
 8000e92:	0018      	movs	r0, r3
 8000e94:	f000 faa8 	bl	80013e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e98:	46c0      	nop			; (mov r8, r8)
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	b00b      	add	sp, #44	; 0x2c
 8000e9e:	bd90      	pop	{r4, r7, pc}
 8000ea0:	40004400 	.word	0x40004400
 8000ea4:	40021000 	.word	0x40021000

08000ea8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000eac:	e7fe      	b.n	8000eac <NMI_Handler+0x4>

08000eae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eb2:	e7fe      	b.n	8000eb2 <HardFault_Handler+0x4>

08000eb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000eb8:	46c0      	nop			; (mov r8, r8)
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ec2:	46c0      	nop			; (mov r8, r8)
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ecc:	f000 f96e 	bl	80011ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ed0:	46c0      	nop			; (mov r8, r8)
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000edc:	4b03      	ldr	r3, [pc, #12]	; (8000eec <RTC_TAMP_IRQHandler+0x14>)
 8000ede:	0018      	movs	r0, r3
 8000ee0:	f002 fbb4 	bl	800364c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8000ee4:	46c0      	nop			; (mov r8, r8)
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	46c0      	nop			; (mov r8, r8)
 8000eec:	200000fc 	.word	0x200000fc

08000ef0 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */



  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Display_Button_Pin);
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	f000 fc13 	bl	8001720 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Alarm_Enable_Button_Pin);
 8000efa:	2002      	movs	r0, #2
 8000efc:	f000 fc10 	bl	8001720 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  //NOT the interrupt part for GPIO pin 1 (I think)

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000f00:	46c0      	nop			; (mov r8, r8)
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(T_NRST_Pin);
 8000f0a:	2004      	movs	r0, #4
 8000f0c:	f000 fc08 	bl	8001720 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8000f10:	46c0      	nop			; (mov r8, r8)
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Alarm_Set_Button_Pin);
 8000f1a:	2010      	movs	r0, #16
 8000f1c:	f000 fc00 	bl	8001720 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Hour_Set_Button_Pin);
 8000f20:	2020      	movs	r0, #32
 8000f22:	f000 fbfd 	bl	8001720 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Snooze_Button_Pin);
 8000f26:	2380      	movs	r3, #128	; 0x80
 8000f28:	011b      	lsls	r3, r3, #4
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	f000 fbf8 	bl	8001720 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Minute_Set_Button_Pin);
 8000f30:	2380      	movs	r3, #128	; 0x80
 8000f32:	015b      	lsls	r3, r3, #5
 8000f34:	0018      	movs	r0, r3
 8000f36:	f000 fbf3 	bl	8001720 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000f3a:	46c0      	nop			; (mov r8, r8)
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	617b      	str	r3, [r7, #20]
 8000f50:	e00a      	b.n	8000f68 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f52:	e000      	b.n	8000f56 <_read+0x16>
 8000f54:	bf00      	nop
 8000f56:	0001      	movs	r1, r0
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	1c5a      	adds	r2, r3, #1
 8000f5c:	60ba      	str	r2, [r7, #8]
 8000f5e:	b2ca      	uxtb	r2, r1
 8000f60:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	3301      	adds	r3, #1
 8000f66:	617b      	str	r3, [r7, #20]
 8000f68:	697a      	ldr	r2, [r7, #20]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	dbf0      	blt.n	8000f52 <_read+0x12>
  }

  return len;
 8000f70:	687b      	ldr	r3, [r7, #4]
}
 8000f72:	0018      	movs	r0, r3
 8000f74:	46bd      	mov	sp, r7
 8000f76:	b006      	add	sp, #24
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b086      	sub	sp, #24
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	60f8      	str	r0, [r7, #12]
 8000f82:	60b9      	str	r1, [r7, #8]
 8000f84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f86:	2300      	movs	r3, #0
 8000f88:	617b      	str	r3, [r7, #20]
 8000f8a:	e009      	b.n	8000fa0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	1c5a      	adds	r2, r3, #1
 8000f90:	60ba      	str	r2, [r7, #8]
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	0018      	movs	r0, r3
 8000f96:	f7ff fa61 	bl	800045c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	617b      	str	r3, [r7, #20]
 8000fa0:	697a      	ldr	r2, [r7, #20]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	dbf1      	blt.n	8000f8c <_write+0x12>
  }
  return len;
 8000fa8:	687b      	ldr	r3, [r7, #4]
}
 8000faa:	0018      	movs	r0, r3
 8000fac:	46bd      	mov	sp, r7
 8000fae:	b006      	add	sp, #24
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <_close>:

int _close(int file)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b082      	sub	sp, #8
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	425b      	negs	r3, r3
}
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	b002      	add	sp, #8
 8000fc4:	bd80      	pop	{r7, pc}

08000fc6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	b082      	sub	sp, #8
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
 8000fce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	2280      	movs	r2, #128	; 0x80
 8000fd4:	0192      	lsls	r2, r2, #6
 8000fd6:	605a      	str	r2, [r3, #4]
  return 0;
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	0018      	movs	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	b002      	add	sp, #8
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <_isatty>:

int _isatty(int file)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b082      	sub	sp, #8
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fea:	2301      	movs	r3, #1
}
 8000fec:	0018      	movs	r0, r3
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	b002      	add	sp, #8
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001000:	2300      	movs	r3, #0
}
 8001002:	0018      	movs	r0, r3
 8001004:	46bd      	mov	sp, r7
 8001006:	b004      	add	sp, #16
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001014:	4a14      	ldr	r2, [pc, #80]	; (8001068 <_sbrk+0x5c>)
 8001016:	4b15      	ldr	r3, [pc, #84]	; (800106c <_sbrk+0x60>)
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001020:	4b13      	ldr	r3, [pc, #76]	; (8001070 <_sbrk+0x64>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d102      	bne.n	800102e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001028:	4b11      	ldr	r3, [pc, #68]	; (8001070 <_sbrk+0x64>)
 800102a:	4a12      	ldr	r2, [pc, #72]	; (8001074 <_sbrk+0x68>)
 800102c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800102e:	4b10      	ldr	r3, [pc, #64]	; (8001070 <_sbrk+0x64>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	18d3      	adds	r3, r2, r3
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	429a      	cmp	r2, r3
 800103a:	d207      	bcs.n	800104c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800103c:	f003 f974 	bl	8004328 <__errno>
 8001040:	0003      	movs	r3, r0
 8001042:	220c      	movs	r2, #12
 8001044:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001046:	2301      	movs	r3, #1
 8001048:	425b      	negs	r3, r3
 800104a:	e009      	b.n	8001060 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800104c:	4b08      	ldr	r3, [pc, #32]	; (8001070 <_sbrk+0x64>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001052:	4b07      	ldr	r3, [pc, #28]	; (8001070 <_sbrk+0x64>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	18d2      	adds	r2, r2, r3
 800105a:	4b05      	ldr	r3, [pc, #20]	; (8001070 <_sbrk+0x64>)
 800105c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800105e:	68fb      	ldr	r3, [r7, #12]
}
 8001060:	0018      	movs	r0, r3
 8001062:	46bd      	mov	sp, r7
 8001064:	b006      	add	sp, #24
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20002000 	.word	0x20002000
 800106c:	00000400 	.word	0x00000400
 8001070:	200001bc 	.word	0x200001bc
 8001074:	200001d8 	.word	0x200001d8

08001078 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800107c:	46c0      	nop			; (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
	...

08001084 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001084:	480d      	ldr	r0, [pc, #52]	; (80010bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001086:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001088:	f7ff fff6 	bl	8001078 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800108c:	480c      	ldr	r0, [pc, #48]	; (80010c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800108e:	490d      	ldr	r1, [pc, #52]	; (80010c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001090:	4a0d      	ldr	r2, [pc, #52]	; (80010c8 <LoopForever+0xe>)
  movs r3, #0
 8001092:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001094:	e002      	b.n	800109c <LoopCopyDataInit>

08001096 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001096:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001098:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800109a:	3304      	adds	r3, #4

0800109c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800109c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800109e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010a0:	d3f9      	bcc.n	8001096 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010a2:	4a0a      	ldr	r2, [pc, #40]	; (80010cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80010a4:	4c0a      	ldr	r4, [pc, #40]	; (80010d0 <LoopForever+0x16>)
  movs r3, #0
 80010a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010a8:	e001      	b.n	80010ae <LoopFillZerobss>

080010aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010ac:	3204      	adds	r2, #4

080010ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010b0:	d3fb      	bcc.n	80010aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80010b2:	f003 f93f 	bl	8004334 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80010b6:	f7ff f9e3 	bl	8000480 <main>

080010ba <LoopForever>:

LoopForever:
  b LoopForever
 80010ba:	e7fe      	b.n	80010ba <LoopForever>
  ldr   r0, =_estack
 80010bc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80010c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010c4:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80010c8:	080056b0 	.word	0x080056b0
  ldr r2, =_sbss
 80010cc:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80010d0:	200001d4 	.word	0x200001d4

080010d4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010d4:	e7fe      	b.n	80010d4 <ADC1_IRQHandler>
	...

080010d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010de:	1dfb      	adds	r3, r7, #7
 80010e0:	2200      	movs	r2, #0
 80010e2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010e4:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <HAL_Init+0x3c>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <HAL_Init+0x3c>)
 80010ea:	2180      	movs	r1, #128	; 0x80
 80010ec:	0049      	lsls	r1, r1, #1
 80010ee:	430a      	orrs	r2, r1
 80010f0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010f2:	2000      	movs	r0, #0
 80010f4:	f000 f810 	bl	8001118 <HAL_InitTick>
 80010f8:	1e03      	subs	r3, r0, #0
 80010fa:	d003      	beq.n	8001104 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80010fc:	1dfb      	adds	r3, r7, #7
 80010fe:	2201      	movs	r2, #1
 8001100:	701a      	strb	r2, [r3, #0]
 8001102:	e001      	b.n	8001108 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001104:	f7ff fdba 	bl	8000c7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001108:	1dfb      	adds	r3, r7, #7
 800110a:	781b      	ldrb	r3, [r3, #0]
}
 800110c:	0018      	movs	r0, r3
 800110e:	46bd      	mov	sp, r7
 8001110:	b002      	add	sp, #8
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40022000 	.word	0x40022000

08001118 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001118:	b590      	push	{r4, r7, lr}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001120:	230f      	movs	r3, #15
 8001122:	18fb      	adds	r3, r7, r3
 8001124:	2200      	movs	r2, #0
 8001126:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001128:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <HAL_InitTick+0x88>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d02b      	beq.n	8001188 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001130:	4b1c      	ldr	r3, [pc, #112]	; (80011a4 <HAL_InitTick+0x8c>)
 8001132:	681c      	ldr	r4, [r3, #0]
 8001134:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <HAL_InitTick+0x88>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	0019      	movs	r1, r3
 800113a:	23fa      	movs	r3, #250	; 0xfa
 800113c:	0098      	lsls	r0, r3, #2
 800113e:	f7fe ffeb 	bl	8000118 <__udivsi3>
 8001142:	0003      	movs	r3, r0
 8001144:	0019      	movs	r1, r3
 8001146:	0020      	movs	r0, r4
 8001148:	f7fe ffe6 	bl	8000118 <__udivsi3>
 800114c:	0003      	movs	r3, r0
 800114e:	0018      	movs	r0, r3
 8001150:	f000 f93d 	bl	80013ce <HAL_SYSTICK_Config>
 8001154:	1e03      	subs	r3, r0, #0
 8001156:	d112      	bne.n	800117e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2b03      	cmp	r3, #3
 800115c:	d80a      	bhi.n	8001174 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800115e:	6879      	ldr	r1, [r7, #4]
 8001160:	2301      	movs	r3, #1
 8001162:	425b      	negs	r3, r3
 8001164:	2200      	movs	r2, #0
 8001166:	0018      	movs	r0, r3
 8001168:	f000 f90c 	bl	8001384 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800116c:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <HAL_InitTick+0x90>)
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	e00d      	b.n	8001190 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001174:	230f      	movs	r3, #15
 8001176:	18fb      	adds	r3, r7, r3
 8001178:	2201      	movs	r2, #1
 800117a:	701a      	strb	r2, [r3, #0]
 800117c:	e008      	b.n	8001190 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800117e:	230f      	movs	r3, #15
 8001180:	18fb      	adds	r3, r7, r3
 8001182:	2201      	movs	r2, #1
 8001184:	701a      	strb	r2, [r3, #0]
 8001186:	e003      	b.n	8001190 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001188:	230f      	movs	r3, #15
 800118a:	18fb      	adds	r3, r7, r3
 800118c:	2201      	movs	r2, #1
 800118e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001190:	230f      	movs	r3, #15
 8001192:	18fb      	adds	r3, r7, r3
 8001194:	781b      	ldrb	r3, [r3, #0]
}
 8001196:	0018      	movs	r0, r3
 8001198:	46bd      	mov	sp, r7
 800119a:	b005      	add	sp, #20
 800119c:	bd90      	pop	{r4, r7, pc}
 800119e:	46c0      	nop			; (mov r8, r8)
 80011a0:	20000024 	.word	0x20000024
 80011a4:	2000001c 	.word	0x2000001c
 80011a8:	20000020 	.word	0x20000020

080011ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011b0:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <HAL_IncTick+0x1c>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	001a      	movs	r2, r3
 80011b6:	4b05      	ldr	r3, [pc, #20]	; (80011cc <HAL_IncTick+0x20>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	18d2      	adds	r2, r2, r3
 80011bc:	4b03      	ldr	r3, [pc, #12]	; (80011cc <HAL_IncTick+0x20>)
 80011be:	601a      	str	r2, [r3, #0]
}
 80011c0:	46c0      	nop			; (mov r8, r8)
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	20000024 	.word	0x20000024
 80011cc:	200001c0 	.word	0x200001c0

080011d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  return uwTick;
 80011d4:	4b02      	ldr	r3, [pc, #8]	; (80011e0 <HAL_GetTick+0x10>)
 80011d6:	681b      	ldr	r3, [r3, #0]
}
 80011d8:	0018      	movs	r0, r3
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	46c0      	nop			; (mov r8, r8)
 80011e0:	200001c0 	.word	0x200001c0

080011e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011ec:	f7ff fff0 	bl	80011d0 <HAL_GetTick>
 80011f0:	0003      	movs	r3, r0
 80011f2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	3301      	adds	r3, #1
 80011fc:	d005      	beq.n	800120a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011fe:	4b0a      	ldr	r3, [pc, #40]	; (8001228 <HAL_Delay+0x44>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	001a      	movs	r2, r3
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	189b      	adds	r3, r3, r2
 8001208:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800120a:	46c0      	nop			; (mov r8, r8)
 800120c:	f7ff ffe0 	bl	80011d0 <HAL_GetTick>
 8001210:	0002      	movs	r2, r0
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	68fa      	ldr	r2, [r7, #12]
 8001218:	429a      	cmp	r2, r3
 800121a:	d8f7      	bhi.n	800120c <HAL_Delay+0x28>
  {
  }
}
 800121c:	46c0      	nop			; (mov r8, r8)
 800121e:	46c0      	nop			; (mov r8, r8)
 8001220:	46bd      	mov	sp, r7
 8001222:	b004      	add	sp, #16
 8001224:	bd80      	pop	{r7, pc}
 8001226:	46c0      	nop			; (mov r8, r8)
 8001228:	20000024 	.word	0x20000024

0800122c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	0002      	movs	r2, r0
 8001234:	1dfb      	adds	r3, r7, #7
 8001236:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001238:	1dfb      	adds	r3, r7, #7
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b7f      	cmp	r3, #127	; 0x7f
 800123e:	d809      	bhi.n	8001254 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001240:	1dfb      	adds	r3, r7, #7
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	001a      	movs	r2, r3
 8001246:	231f      	movs	r3, #31
 8001248:	401a      	ands	r2, r3
 800124a:	4b04      	ldr	r3, [pc, #16]	; (800125c <__NVIC_EnableIRQ+0x30>)
 800124c:	2101      	movs	r1, #1
 800124e:	4091      	lsls	r1, r2
 8001250:	000a      	movs	r2, r1
 8001252:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001254:	46c0      	nop			; (mov r8, r8)
 8001256:	46bd      	mov	sp, r7
 8001258:	b002      	add	sp, #8
 800125a:	bd80      	pop	{r7, pc}
 800125c:	e000e100 	.word	0xe000e100

08001260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001260:	b590      	push	{r4, r7, lr}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	0002      	movs	r2, r0
 8001268:	6039      	str	r1, [r7, #0]
 800126a:	1dfb      	adds	r3, r7, #7
 800126c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800126e:	1dfb      	adds	r3, r7, #7
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b7f      	cmp	r3, #127	; 0x7f
 8001274:	d828      	bhi.n	80012c8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001276:	4a2f      	ldr	r2, [pc, #188]	; (8001334 <__NVIC_SetPriority+0xd4>)
 8001278:	1dfb      	adds	r3, r7, #7
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	b25b      	sxtb	r3, r3
 800127e:	089b      	lsrs	r3, r3, #2
 8001280:	33c0      	adds	r3, #192	; 0xc0
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	589b      	ldr	r3, [r3, r2]
 8001286:	1dfa      	adds	r2, r7, #7
 8001288:	7812      	ldrb	r2, [r2, #0]
 800128a:	0011      	movs	r1, r2
 800128c:	2203      	movs	r2, #3
 800128e:	400a      	ands	r2, r1
 8001290:	00d2      	lsls	r2, r2, #3
 8001292:	21ff      	movs	r1, #255	; 0xff
 8001294:	4091      	lsls	r1, r2
 8001296:	000a      	movs	r2, r1
 8001298:	43d2      	mvns	r2, r2
 800129a:	401a      	ands	r2, r3
 800129c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	019b      	lsls	r3, r3, #6
 80012a2:	22ff      	movs	r2, #255	; 0xff
 80012a4:	401a      	ands	r2, r3
 80012a6:	1dfb      	adds	r3, r7, #7
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	0018      	movs	r0, r3
 80012ac:	2303      	movs	r3, #3
 80012ae:	4003      	ands	r3, r0
 80012b0:	00db      	lsls	r3, r3, #3
 80012b2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012b4:	481f      	ldr	r0, [pc, #124]	; (8001334 <__NVIC_SetPriority+0xd4>)
 80012b6:	1dfb      	adds	r3, r7, #7
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	b25b      	sxtb	r3, r3
 80012bc:	089b      	lsrs	r3, r3, #2
 80012be:	430a      	orrs	r2, r1
 80012c0:	33c0      	adds	r3, #192	; 0xc0
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80012c6:	e031      	b.n	800132c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012c8:	4a1b      	ldr	r2, [pc, #108]	; (8001338 <__NVIC_SetPriority+0xd8>)
 80012ca:	1dfb      	adds	r3, r7, #7
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	0019      	movs	r1, r3
 80012d0:	230f      	movs	r3, #15
 80012d2:	400b      	ands	r3, r1
 80012d4:	3b08      	subs	r3, #8
 80012d6:	089b      	lsrs	r3, r3, #2
 80012d8:	3306      	adds	r3, #6
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	18d3      	adds	r3, r2, r3
 80012de:	3304      	adds	r3, #4
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	1dfa      	adds	r2, r7, #7
 80012e4:	7812      	ldrb	r2, [r2, #0]
 80012e6:	0011      	movs	r1, r2
 80012e8:	2203      	movs	r2, #3
 80012ea:	400a      	ands	r2, r1
 80012ec:	00d2      	lsls	r2, r2, #3
 80012ee:	21ff      	movs	r1, #255	; 0xff
 80012f0:	4091      	lsls	r1, r2
 80012f2:	000a      	movs	r2, r1
 80012f4:	43d2      	mvns	r2, r2
 80012f6:	401a      	ands	r2, r3
 80012f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	019b      	lsls	r3, r3, #6
 80012fe:	22ff      	movs	r2, #255	; 0xff
 8001300:	401a      	ands	r2, r3
 8001302:	1dfb      	adds	r3, r7, #7
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	0018      	movs	r0, r3
 8001308:	2303      	movs	r3, #3
 800130a:	4003      	ands	r3, r0
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001310:	4809      	ldr	r0, [pc, #36]	; (8001338 <__NVIC_SetPriority+0xd8>)
 8001312:	1dfb      	adds	r3, r7, #7
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	001c      	movs	r4, r3
 8001318:	230f      	movs	r3, #15
 800131a:	4023      	ands	r3, r4
 800131c:	3b08      	subs	r3, #8
 800131e:	089b      	lsrs	r3, r3, #2
 8001320:	430a      	orrs	r2, r1
 8001322:	3306      	adds	r3, #6
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	18c3      	adds	r3, r0, r3
 8001328:	3304      	adds	r3, #4
 800132a:	601a      	str	r2, [r3, #0]
}
 800132c:	46c0      	nop			; (mov r8, r8)
 800132e:	46bd      	mov	sp, r7
 8001330:	b003      	add	sp, #12
 8001332:	bd90      	pop	{r4, r7, pc}
 8001334:	e000e100 	.word	0xe000e100
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	1e5a      	subs	r2, r3, #1
 8001348:	2380      	movs	r3, #128	; 0x80
 800134a:	045b      	lsls	r3, r3, #17
 800134c:	429a      	cmp	r2, r3
 800134e:	d301      	bcc.n	8001354 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001350:	2301      	movs	r3, #1
 8001352:	e010      	b.n	8001376 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001354:	4b0a      	ldr	r3, [pc, #40]	; (8001380 <SysTick_Config+0x44>)
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	3a01      	subs	r2, #1
 800135a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800135c:	2301      	movs	r3, #1
 800135e:	425b      	negs	r3, r3
 8001360:	2103      	movs	r1, #3
 8001362:	0018      	movs	r0, r3
 8001364:	f7ff ff7c 	bl	8001260 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001368:	4b05      	ldr	r3, [pc, #20]	; (8001380 <SysTick_Config+0x44>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800136e:	4b04      	ldr	r3, [pc, #16]	; (8001380 <SysTick_Config+0x44>)
 8001370:	2207      	movs	r2, #7
 8001372:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001374:	2300      	movs	r3, #0
}
 8001376:	0018      	movs	r0, r3
 8001378:	46bd      	mov	sp, r7
 800137a:	b002      	add	sp, #8
 800137c:	bd80      	pop	{r7, pc}
 800137e:	46c0      	nop			; (mov r8, r8)
 8001380:	e000e010 	.word	0xe000e010

08001384 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60b9      	str	r1, [r7, #8]
 800138c:	607a      	str	r2, [r7, #4]
 800138e:	210f      	movs	r1, #15
 8001390:	187b      	adds	r3, r7, r1
 8001392:	1c02      	adds	r2, r0, #0
 8001394:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001396:	68ba      	ldr	r2, [r7, #8]
 8001398:	187b      	adds	r3, r7, r1
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	b25b      	sxtb	r3, r3
 800139e:	0011      	movs	r1, r2
 80013a0:	0018      	movs	r0, r3
 80013a2:	f7ff ff5d 	bl	8001260 <__NVIC_SetPriority>
}
 80013a6:	46c0      	nop			; (mov r8, r8)
 80013a8:	46bd      	mov	sp, r7
 80013aa:	b004      	add	sp, #16
 80013ac:	bd80      	pop	{r7, pc}

080013ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b082      	sub	sp, #8
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	0002      	movs	r2, r0
 80013b6:	1dfb      	adds	r3, r7, #7
 80013b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013ba:	1dfb      	adds	r3, r7, #7
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	b25b      	sxtb	r3, r3
 80013c0:	0018      	movs	r0, r3
 80013c2:	f7ff ff33 	bl	800122c <__NVIC_EnableIRQ>
}
 80013c6:	46c0      	nop			; (mov r8, r8)
 80013c8:	46bd      	mov	sp, r7
 80013ca:	b002      	add	sp, #8
 80013cc:	bd80      	pop	{r7, pc}

080013ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b082      	sub	sp, #8
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	0018      	movs	r0, r3
 80013da:	f7ff ffaf 	bl	800133c <SysTick_Config>
 80013de:	0003      	movs	r3, r0
}
 80013e0:	0018      	movs	r0, r3
 80013e2:	46bd      	mov	sp, r7
 80013e4:	b002      	add	sp, #8
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013f6:	e147      	b.n	8001688 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2101      	movs	r1, #1
 80013fe:	697a      	ldr	r2, [r7, #20]
 8001400:	4091      	lsls	r1, r2
 8001402:	000a      	movs	r2, r1
 8001404:	4013      	ands	r3, r2
 8001406:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d100      	bne.n	8001410 <HAL_GPIO_Init+0x28>
 800140e:	e138      	b.n	8001682 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	2203      	movs	r2, #3
 8001416:	4013      	ands	r3, r2
 8001418:	2b01      	cmp	r3, #1
 800141a:	d005      	beq.n	8001428 <HAL_GPIO_Init+0x40>
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	2203      	movs	r2, #3
 8001422:	4013      	ands	r3, r2
 8001424:	2b02      	cmp	r3, #2
 8001426:	d130      	bne.n	800148a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	2203      	movs	r2, #3
 8001434:	409a      	lsls	r2, r3
 8001436:	0013      	movs	r3, r2
 8001438:	43da      	mvns	r2, r3
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	4013      	ands	r3, r2
 800143e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	68da      	ldr	r2, [r3, #12]
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	409a      	lsls	r2, r3
 800144a:	0013      	movs	r3, r2
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	4313      	orrs	r3, r2
 8001450:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800145e:	2201      	movs	r2, #1
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	409a      	lsls	r2, r3
 8001464:	0013      	movs	r3, r2
 8001466:	43da      	mvns	r2, r3
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	4013      	ands	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	091b      	lsrs	r3, r3, #4
 8001474:	2201      	movs	r2, #1
 8001476:	401a      	ands	r2, r3
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	409a      	lsls	r2, r3
 800147c:	0013      	movs	r3, r2
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	4313      	orrs	r3, r2
 8001482:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	2203      	movs	r2, #3
 8001490:	4013      	ands	r3, r2
 8001492:	2b03      	cmp	r3, #3
 8001494:	d017      	beq.n	80014c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	2203      	movs	r2, #3
 80014a2:	409a      	lsls	r2, r3
 80014a4:	0013      	movs	r3, r2
 80014a6:	43da      	mvns	r2, r3
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	4013      	ands	r3, r2
 80014ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	689a      	ldr	r2, [r3, #8]
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	409a      	lsls	r2, r3
 80014b8:	0013      	movs	r3, r2
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	4313      	orrs	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	2203      	movs	r2, #3
 80014cc:	4013      	ands	r3, r2
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d123      	bne.n	800151a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	08da      	lsrs	r2, r3, #3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	3208      	adds	r2, #8
 80014da:	0092      	lsls	r2, r2, #2
 80014dc:	58d3      	ldr	r3, [r2, r3]
 80014de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	2207      	movs	r2, #7
 80014e4:	4013      	ands	r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	220f      	movs	r2, #15
 80014ea:	409a      	lsls	r2, r3
 80014ec:	0013      	movs	r3, r2
 80014ee:	43da      	mvns	r2, r3
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	4013      	ands	r3, r2
 80014f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	691a      	ldr	r2, [r3, #16]
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	2107      	movs	r1, #7
 80014fe:	400b      	ands	r3, r1
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	409a      	lsls	r2, r3
 8001504:	0013      	movs	r3, r2
 8001506:	693a      	ldr	r2, [r7, #16]
 8001508:	4313      	orrs	r3, r2
 800150a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	08da      	lsrs	r2, r3, #3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3208      	adds	r2, #8
 8001514:	0092      	lsls	r2, r2, #2
 8001516:	6939      	ldr	r1, [r7, #16]
 8001518:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	2203      	movs	r2, #3
 8001526:	409a      	lsls	r2, r3
 8001528:	0013      	movs	r3, r2
 800152a:	43da      	mvns	r2, r3
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	4013      	ands	r3, r2
 8001530:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	2203      	movs	r2, #3
 8001538:	401a      	ands	r2, r3
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	409a      	lsls	r2, r3
 8001540:	0013      	movs	r3, r2
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	4313      	orrs	r3, r2
 8001546:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	693a      	ldr	r2, [r7, #16]
 800154c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685a      	ldr	r2, [r3, #4]
 8001552:	23c0      	movs	r3, #192	; 0xc0
 8001554:	029b      	lsls	r3, r3, #10
 8001556:	4013      	ands	r3, r2
 8001558:	d100      	bne.n	800155c <HAL_GPIO_Init+0x174>
 800155a:	e092      	b.n	8001682 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800155c:	4a50      	ldr	r2, [pc, #320]	; (80016a0 <HAL_GPIO_Init+0x2b8>)
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	089b      	lsrs	r3, r3, #2
 8001562:	3318      	adds	r3, #24
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	589b      	ldr	r3, [r3, r2]
 8001568:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	2203      	movs	r2, #3
 800156e:	4013      	ands	r3, r2
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	220f      	movs	r2, #15
 8001574:	409a      	lsls	r2, r3
 8001576:	0013      	movs	r3, r2
 8001578:	43da      	mvns	r2, r3
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	4013      	ands	r3, r2
 800157e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	23a0      	movs	r3, #160	; 0xa0
 8001584:	05db      	lsls	r3, r3, #23
 8001586:	429a      	cmp	r2, r3
 8001588:	d013      	beq.n	80015b2 <HAL_GPIO_Init+0x1ca>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4a45      	ldr	r2, [pc, #276]	; (80016a4 <HAL_GPIO_Init+0x2bc>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d00d      	beq.n	80015ae <HAL_GPIO_Init+0x1c6>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4a44      	ldr	r2, [pc, #272]	; (80016a8 <HAL_GPIO_Init+0x2c0>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d007      	beq.n	80015aa <HAL_GPIO_Init+0x1c2>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a43      	ldr	r2, [pc, #268]	; (80016ac <HAL_GPIO_Init+0x2c4>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d101      	bne.n	80015a6 <HAL_GPIO_Init+0x1be>
 80015a2:	2303      	movs	r3, #3
 80015a4:	e006      	b.n	80015b4 <HAL_GPIO_Init+0x1cc>
 80015a6:	2305      	movs	r3, #5
 80015a8:	e004      	b.n	80015b4 <HAL_GPIO_Init+0x1cc>
 80015aa:	2302      	movs	r3, #2
 80015ac:	e002      	b.n	80015b4 <HAL_GPIO_Init+0x1cc>
 80015ae:	2301      	movs	r3, #1
 80015b0:	e000      	b.n	80015b4 <HAL_GPIO_Init+0x1cc>
 80015b2:	2300      	movs	r3, #0
 80015b4:	697a      	ldr	r2, [r7, #20]
 80015b6:	2103      	movs	r1, #3
 80015b8:	400a      	ands	r2, r1
 80015ba:	00d2      	lsls	r2, r2, #3
 80015bc:	4093      	lsls	r3, r2
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80015c4:	4936      	ldr	r1, [pc, #216]	; (80016a0 <HAL_GPIO_Init+0x2b8>)
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	089b      	lsrs	r3, r3, #2
 80015ca:	3318      	adds	r3, #24
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015d2:	4b33      	ldr	r3, [pc, #204]	; (80016a0 <HAL_GPIO_Init+0x2b8>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	43da      	mvns	r2, r3
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	4013      	ands	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	2380      	movs	r3, #128	; 0x80
 80015e8:	035b      	lsls	r3, r3, #13
 80015ea:	4013      	ands	r3, r2
 80015ec:	d003      	beq.n	80015f6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80015f6:	4b2a      	ldr	r3, [pc, #168]	; (80016a0 <HAL_GPIO_Init+0x2b8>)
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80015fc:	4b28      	ldr	r3, [pc, #160]	; (80016a0 <HAL_GPIO_Init+0x2b8>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	43da      	mvns	r2, r3
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	4013      	ands	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685a      	ldr	r2, [r3, #4]
 8001610:	2380      	movs	r3, #128	; 0x80
 8001612:	039b      	lsls	r3, r3, #14
 8001614:	4013      	ands	r3, r2
 8001616:	d003      	beq.n	8001620 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	4313      	orrs	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001620:	4b1f      	ldr	r3, [pc, #124]	; (80016a0 <HAL_GPIO_Init+0x2b8>)
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001626:	4a1e      	ldr	r2, [pc, #120]	; (80016a0 <HAL_GPIO_Init+0x2b8>)
 8001628:	2384      	movs	r3, #132	; 0x84
 800162a:	58d3      	ldr	r3, [r2, r3]
 800162c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	43da      	mvns	r2, r3
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	4013      	ands	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685a      	ldr	r2, [r3, #4]
 800163c:	2380      	movs	r3, #128	; 0x80
 800163e:	029b      	lsls	r3, r3, #10
 8001640:	4013      	ands	r3, r2
 8001642:	d003      	beq.n	800164c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	4313      	orrs	r3, r2
 800164a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800164c:	4914      	ldr	r1, [pc, #80]	; (80016a0 <HAL_GPIO_Init+0x2b8>)
 800164e:	2284      	movs	r2, #132	; 0x84
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001654:	4a12      	ldr	r2, [pc, #72]	; (80016a0 <HAL_GPIO_Init+0x2b8>)
 8001656:	2380      	movs	r3, #128	; 0x80
 8001658:	58d3      	ldr	r3, [r2, r3]
 800165a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	43da      	mvns	r2, r3
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	4013      	ands	r3, r2
 8001664:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685a      	ldr	r2, [r3, #4]
 800166a:	2380      	movs	r3, #128	; 0x80
 800166c:	025b      	lsls	r3, r3, #9
 800166e:	4013      	ands	r3, r2
 8001670:	d003      	beq.n	800167a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001672:	693a      	ldr	r2, [r7, #16]
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	4313      	orrs	r3, r2
 8001678:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800167a:	4909      	ldr	r1, [pc, #36]	; (80016a0 <HAL_GPIO_Init+0x2b8>)
 800167c:	2280      	movs	r2, #128	; 0x80
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	3301      	adds	r3, #1
 8001686:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	40da      	lsrs	r2, r3
 8001690:	1e13      	subs	r3, r2, #0
 8001692:	d000      	beq.n	8001696 <HAL_GPIO_Init+0x2ae>
 8001694:	e6b0      	b.n	80013f8 <HAL_GPIO_Init+0x10>
  }
}
 8001696:	46c0      	nop			; (mov r8, r8)
 8001698:	46c0      	nop			; (mov r8, r8)
 800169a:	46bd      	mov	sp, r7
 800169c:	b006      	add	sp, #24
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40021800 	.word	0x40021800
 80016a4:	50000400 	.word	0x50000400
 80016a8:	50000800 	.word	0x50000800
 80016ac:	50000c00 	.word	0x50000c00

080016b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	0008      	movs	r0, r1
 80016ba:	0011      	movs	r1, r2
 80016bc:	1cbb      	adds	r3, r7, #2
 80016be:	1c02      	adds	r2, r0, #0
 80016c0:	801a      	strh	r2, [r3, #0]
 80016c2:	1c7b      	adds	r3, r7, #1
 80016c4:	1c0a      	adds	r2, r1, #0
 80016c6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016c8:	1c7b      	adds	r3, r7, #1
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d004      	beq.n	80016da <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016d0:	1cbb      	adds	r3, r7, #2
 80016d2:	881a      	ldrh	r2, [r3, #0]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016d8:	e003      	b.n	80016e2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016da:	1cbb      	adds	r3, r7, #2
 80016dc:	881a      	ldrh	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	46bd      	mov	sp, r7
 80016e6:	b002      	add	sp, #8
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b084      	sub	sp, #16
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
 80016f2:	000a      	movs	r2, r1
 80016f4:	1cbb      	adds	r3, r7, #2
 80016f6:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	695b      	ldr	r3, [r3, #20]
 80016fc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80016fe:	1cbb      	adds	r3, r7, #2
 8001700:	881b      	ldrh	r3, [r3, #0]
 8001702:	68fa      	ldr	r2, [r7, #12]
 8001704:	4013      	ands	r3, r2
 8001706:	041a      	lsls	r2, r3, #16
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	43db      	mvns	r3, r3
 800170c:	1cb9      	adds	r1, r7, #2
 800170e:	8809      	ldrh	r1, [r1, #0]
 8001710:	400b      	ands	r3, r1
 8001712:	431a      	orrs	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	619a      	str	r2, [r3, #24]
}
 8001718:	46c0      	nop			; (mov r8, r8)
 800171a:	46bd      	mov	sp, r7
 800171c:	b004      	add	sp, #16
 800171e:	bd80      	pop	{r7, pc}

08001720 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	0002      	movs	r2, r0
 8001728:	1dbb      	adds	r3, r7, #6
 800172a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800172c:	4b10      	ldr	r3, [pc, #64]	; (8001770 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	1dba      	adds	r2, r7, #6
 8001732:	8812      	ldrh	r2, [r2, #0]
 8001734:	4013      	ands	r3, r2
 8001736:	d008      	beq.n	800174a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001738:	4b0d      	ldr	r3, [pc, #52]	; (8001770 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800173a:	1dba      	adds	r2, r7, #6
 800173c:	8812      	ldrh	r2, [r2, #0]
 800173e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001740:	1dbb      	adds	r3, r7, #6
 8001742:	881b      	ldrh	r3, [r3, #0]
 8001744:	0018      	movs	r0, r3
 8001746:	f000 f815 	bl	8001774 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800174a:	4b09      	ldr	r3, [pc, #36]	; (8001770 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800174c:	691b      	ldr	r3, [r3, #16]
 800174e:	1dba      	adds	r2, r7, #6
 8001750:	8812      	ldrh	r2, [r2, #0]
 8001752:	4013      	ands	r3, r2
 8001754:	d008      	beq.n	8001768 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8001756:	4b06      	ldr	r3, [pc, #24]	; (8001770 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001758:	1dba      	adds	r2, r7, #6
 800175a:	8812      	ldrh	r2, [r2, #0]
 800175c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800175e:	1dbb      	adds	r3, r7, #6
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	0018      	movs	r0, r3
 8001764:	f7ff f94c 	bl	8000a00 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001768:	46c0      	nop			; (mov r8, r8)
 800176a:	46bd      	mov	sp, r7
 800176c:	b002      	add	sp, #8
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40021800 	.word	0x40021800

08001774 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	0002      	movs	r2, r0
 800177c:	1dbb      	adds	r3, r7, #6
 800177e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8001780:	46c0      	nop			; (mov r8, r8)
 8001782:	46bd      	mov	sp, r7
 8001784:	b002      	add	sp, #8
 8001786:	bd80      	pop	{r7, pc}

08001788 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d101      	bne.n	800179a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e082      	b.n	80018a0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2241      	movs	r2, #65	; 0x41
 800179e:	5c9b      	ldrb	r3, [r3, r2]
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d107      	bne.n	80017b6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2240      	movs	r2, #64	; 0x40
 80017aa:	2100      	movs	r1, #0
 80017ac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	0018      	movs	r0, r3
 80017b2:	f7ff fa87 	bl	8000cc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2241      	movs	r2, #65	; 0x41
 80017ba:	2124      	movs	r1, #36	; 0x24
 80017bc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2101      	movs	r1, #1
 80017ca:	438a      	bics	r2, r1
 80017cc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685a      	ldr	r2, [r3, #4]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4934      	ldr	r1, [pc, #208]	; (80018a8 <HAL_I2C_Init+0x120>)
 80017d8:	400a      	ands	r2, r1
 80017da:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	689a      	ldr	r2, [r3, #8]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4931      	ldr	r1, [pc, #196]	; (80018ac <HAL_I2C_Init+0x124>)
 80017e8:	400a      	ands	r2, r1
 80017ea:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d108      	bne.n	8001806 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689a      	ldr	r2, [r3, #8]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2180      	movs	r1, #128	; 0x80
 80017fe:	0209      	lsls	r1, r1, #8
 8001800:	430a      	orrs	r2, r1
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	e007      	b.n	8001816 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	689a      	ldr	r2, [r3, #8]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2184      	movs	r1, #132	; 0x84
 8001810:	0209      	lsls	r1, r1, #8
 8001812:	430a      	orrs	r2, r1
 8001814:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	68db      	ldr	r3, [r3, #12]
 800181a:	2b02      	cmp	r3, #2
 800181c:	d104      	bne.n	8001828 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2280      	movs	r2, #128	; 0x80
 8001824:	0112      	lsls	r2, r2, #4
 8001826:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	685a      	ldr	r2, [r3, #4]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	491f      	ldr	r1, [pc, #124]	; (80018b0 <HAL_I2C_Init+0x128>)
 8001834:	430a      	orrs	r2, r1
 8001836:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	68da      	ldr	r2, [r3, #12]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	491a      	ldr	r1, [pc, #104]	; (80018ac <HAL_I2C_Init+0x124>)
 8001844:	400a      	ands	r2, r1
 8001846:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	691a      	ldr	r2, [r3, #16]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	695b      	ldr	r3, [r3, #20]
 8001850:	431a      	orrs	r2, r3
 8001852:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	430a      	orrs	r2, r1
 8001860:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	69d9      	ldr	r1, [r3, #28]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6a1a      	ldr	r2, [r3, #32]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	430a      	orrs	r2, r1
 8001870:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2101      	movs	r1, #1
 800187e:	430a      	orrs	r2, r1
 8001880:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2241      	movs	r2, #65	; 0x41
 800188c:	2120      	movs	r1, #32
 800188e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2200      	movs	r2, #0
 8001894:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2242      	movs	r2, #66	; 0x42
 800189a:	2100      	movs	r1, #0
 800189c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800189e:	2300      	movs	r3, #0
}
 80018a0:	0018      	movs	r0, r3
 80018a2:	46bd      	mov	sp, r7
 80018a4:	b002      	add	sp, #8
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	f0ffffff 	.word	0xf0ffffff
 80018ac:	ffff7fff 	.word	0xffff7fff
 80018b0:	02008000 	.word	0x02008000

080018b4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80018b4:	b590      	push	{r4, r7, lr}
 80018b6:	b089      	sub	sp, #36	; 0x24
 80018b8:	af02      	add	r7, sp, #8
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	0008      	movs	r0, r1
 80018be:	607a      	str	r2, [r7, #4]
 80018c0:	0019      	movs	r1, r3
 80018c2:	230a      	movs	r3, #10
 80018c4:	18fb      	adds	r3, r7, r3
 80018c6:	1c02      	adds	r2, r0, #0
 80018c8:	801a      	strh	r2, [r3, #0]
 80018ca:	2308      	movs	r3, #8
 80018cc:	18fb      	adds	r3, r7, r3
 80018ce:	1c0a      	adds	r2, r1, #0
 80018d0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	2241      	movs	r2, #65	; 0x41
 80018d6:	5c9b      	ldrb	r3, [r3, r2]
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	2b20      	cmp	r3, #32
 80018dc:	d000      	beq.n	80018e0 <HAL_I2C_Master_Transmit+0x2c>
 80018de:	e0e7      	b.n	8001ab0 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2240      	movs	r2, #64	; 0x40
 80018e4:	5c9b      	ldrb	r3, [r3, r2]
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d101      	bne.n	80018ee <HAL_I2C_Master_Transmit+0x3a>
 80018ea:	2302      	movs	r3, #2
 80018ec:	e0e1      	b.n	8001ab2 <HAL_I2C_Master_Transmit+0x1fe>
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	2240      	movs	r2, #64	; 0x40
 80018f2:	2101      	movs	r1, #1
 80018f4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80018f6:	f7ff fc6b 	bl	80011d0 <HAL_GetTick>
 80018fa:	0003      	movs	r3, r0
 80018fc:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80018fe:	2380      	movs	r3, #128	; 0x80
 8001900:	0219      	lsls	r1, r3, #8
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	9300      	str	r3, [sp, #0]
 8001908:	2319      	movs	r3, #25
 800190a:	2201      	movs	r2, #1
 800190c:	f000 f8fc 	bl	8001b08 <I2C_WaitOnFlagUntilTimeout>
 8001910:	1e03      	subs	r3, r0, #0
 8001912:	d001      	beq.n	8001918 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e0cc      	b.n	8001ab2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	2241      	movs	r2, #65	; 0x41
 800191c:	2121      	movs	r1, #33	; 0x21
 800191e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	2242      	movs	r2, #66	; 0x42
 8001924:	2110      	movs	r1, #16
 8001926:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2200      	movs	r2, #0
 800192c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	2208      	movs	r2, #8
 8001938:	18ba      	adds	r2, r7, r2
 800193a:	8812      	ldrh	r2, [r2, #0]
 800193c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	2200      	movs	r2, #0
 8001942:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001948:	b29b      	uxth	r3, r3
 800194a:	2bff      	cmp	r3, #255	; 0xff
 800194c:	d911      	bls.n	8001972 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	22ff      	movs	r2, #255	; 0xff
 8001952:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001958:	b2da      	uxtb	r2, r3
 800195a:	2380      	movs	r3, #128	; 0x80
 800195c:	045c      	lsls	r4, r3, #17
 800195e:	230a      	movs	r3, #10
 8001960:	18fb      	adds	r3, r7, r3
 8001962:	8819      	ldrh	r1, [r3, #0]
 8001964:	68f8      	ldr	r0, [r7, #12]
 8001966:	4b55      	ldr	r3, [pc, #340]	; (8001abc <HAL_I2C_Master_Transmit+0x208>)
 8001968:	9300      	str	r3, [sp, #0]
 800196a:	0023      	movs	r3, r4
 800196c:	f000 fa86 	bl	8001e7c <I2C_TransferConfig>
 8001970:	e075      	b.n	8001a5e <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001976:	b29a      	uxth	r2, r3
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001980:	b2da      	uxtb	r2, r3
 8001982:	2380      	movs	r3, #128	; 0x80
 8001984:	049c      	lsls	r4, r3, #18
 8001986:	230a      	movs	r3, #10
 8001988:	18fb      	adds	r3, r7, r3
 800198a:	8819      	ldrh	r1, [r3, #0]
 800198c:	68f8      	ldr	r0, [r7, #12]
 800198e:	4b4b      	ldr	r3, [pc, #300]	; (8001abc <HAL_I2C_Master_Transmit+0x208>)
 8001990:	9300      	str	r3, [sp, #0]
 8001992:	0023      	movs	r3, r4
 8001994:	f000 fa72 	bl	8001e7c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001998:	e061      	b.n	8001a5e <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	0018      	movs	r0, r3
 80019a2:	f000 f8f0 	bl	8001b86 <I2C_WaitOnTXISFlagUntilTimeout>
 80019a6:	1e03      	subs	r3, r0, #0
 80019a8:	d001      	beq.n	80019ae <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e081      	b.n	8001ab2 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b2:	781a      	ldrb	r2, [r3, #0]
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019be:	1c5a      	adds	r2, r3, #1
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	3b01      	subs	r3, #1
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019d6:	3b01      	subs	r3, #1
 80019d8:	b29a      	uxth	r2, r3
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d03a      	beq.n	8001a5e <HAL_I2C_Master_Transmit+0x1aa>
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d136      	bne.n	8001a5e <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80019f2:	68f8      	ldr	r0, [r7, #12]
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	0013      	movs	r3, r2
 80019fa:	2200      	movs	r2, #0
 80019fc:	2180      	movs	r1, #128	; 0x80
 80019fe:	f000 f883 	bl	8001b08 <I2C_WaitOnFlagUntilTimeout>
 8001a02:	1e03      	subs	r3, r0, #0
 8001a04:	d001      	beq.n	8001a0a <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e053      	b.n	8001ab2 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	2bff      	cmp	r3, #255	; 0xff
 8001a12:	d911      	bls.n	8001a38 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	22ff      	movs	r2, #255	; 0xff
 8001a18:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a1e:	b2da      	uxtb	r2, r3
 8001a20:	2380      	movs	r3, #128	; 0x80
 8001a22:	045c      	lsls	r4, r3, #17
 8001a24:	230a      	movs	r3, #10
 8001a26:	18fb      	adds	r3, r7, r3
 8001a28:	8819      	ldrh	r1, [r3, #0]
 8001a2a:	68f8      	ldr	r0, [r7, #12]
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	0023      	movs	r3, r4
 8001a32:	f000 fa23 	bl	8001e7c <I2C_TransferConfig>
 8001a36:	e012      	b.n	8001a5e <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a3c:	b29a      	uxth	r2, r3
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a46:	b2da      	uxtb	r2, r3
 8001a48:	2380      	movs	r3, #128	; 0x80
 8001a4a:	049c      	lsls	r4, r3, #18
 8001a4c:	230a      	movs	r3, #10
 8001a4e:	18fb      	adds	r3, r7, r3
 8001a50:	8819      	ldrh	r1, [r3, #0]
 8001a52:	68f8      	ldr	r0, [r7, #12]
 8001a54:	2300      	movs	r3, #0
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	0023      	movs	r3, r4
 8001a5a:	f000 fa0f 	bl	8001e7c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d198      	bne.n	800199a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a68:	697a      	ldr	r2, [r7, #20]
 8001a6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f000 f8c8 	bl	8001c04 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a74:	1e03      	subs	r3, r0, #0
 8001a76:	d001      	beq.n	8001a7c <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e01a      	b.n	8001ab2 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	2220      	movs	r2, #32
 8001a82:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	685a      	ldr	r2, [r3, #4]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	490c      	ldr	r1, [pc, #48]	; (8001ac0 <HAL_I2C_Master_Transmit+0x20c>)
 8001a90:	400a      	ands	r2, r1
 8001a92:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2241      	movs	r2, #65	; 0x41
 8001a98:	2120      	movs	r1, #32
 8001a9a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2242      	movs	r2, #66	; 0x42
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2240      	movs	r2, #64	; 0x40
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001aac:	2300      	movs	r3, #0
 8001aae:	e000      	b.n	8001ab2 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8001ab0:	2302      	movs	r3, #2
  }
}
 8001ab2:	0018      	movs	r0, r3
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	b007      	add	sp, #28
 8001ab8:	bd90      	pop	{r4, r7, pc}
 8001aba:	46c0      	nop			; (mov r8, r8)
 8001abc:	80002000 	.word	0x80002000
 8001ac0:	fe00e800 	.word	0xfe00e800

08001ac4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	699b      	ldr	r3, [r3, #24]
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d103      	bne.n	8001ae2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	4013      	ands	r3, r2
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d007      	beq.n	8001b00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	699a      	ldr	r2, [r3, #24]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2101      	movs	r1, #1
 8001afc:	430a      	orrs	r2, r1
 8001afe:	619a      	str	r2, [r3, #24]
  }
}
 8001b00:	46c0      	nop			; (mov r8, r8)
 8001b02:	46bd      	mov	sp, r7
 8001b04:	b002      	add	sp, #8
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	603b      	str	r3, [r7, #0]
 8001b14:	1dfb      	adds	r3, r7, #7
 8001b16:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b18:	e021      	b.n	8001b5e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	d01e      	beq.n	8001b5e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b20:	f7ff fb56 	bl	80011d0 <HAL_GetTick>
 8001b24:	0002      	movs	r2, r0
 8001b26:	69bb      	ldr	r3, [r7, #24]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d302      	bcc.n	8001b36 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d113      	bne.n	8001b5e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b3a:	2220      	movs	r2, #32
 8001b3c:	431a      	orrs	r2, r3
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	2241      	movs	r2, #65	; 0x41
 8001b46:	2120      	movs	r1, #32
 8001b48:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2242      	movs	r2, #66	; 0x42
 8001b4e:	2100      	movs	r1, #0
 8001b50:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2240      	movs	r2, #64	; 0x40
 8001b56:	2100      	movs	r1, #0
 8001b58:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e00f      	b.n	8001b7e <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	68ba      	ldr	r2, [r7, #8]
 8001b66:	4013      	ands	r3, r2
 8001b68:	68ba      	ldr	r2, [r7, #8]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	425a      	negs	r2, r3
 8001b6e:	4153      	adcs	r3, r2
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	001a      	movs	r2, r3
 8001b74:	1dfb      	adds	r3, r7, #7
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d0ce      	beq.n	8001b1a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	0018      	movs	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	b004      	add	sp, #16
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b084      	sub	sp, #16
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	60f8      	str	r0, [r7, #12]
 8001b8e:	60b9      	str	r1, [r7, #8]
 8001b90:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001b92:	e02b      	b.n	8001bec <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	68b9      	ldr	r1, [r7, #8]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	f000 f86e 	bl	8001c7c <I2C_IsErrorOccurred>
 8001ba0:	1e03      	subs	r3, r0, #0
 8001ba2:	d001      	beq.n	8001ba8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e029      	b.n	8001bfc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	3301      	adds	r3, #1
 8001bac:	d01e      	beq.n	8001bec <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bae:	f7ff fb0f 	bl	80011d0 <HAL_GetTick>
 8001bb2:	0002      	movs	r2, r0
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	68ba      	ldr	r2, [r7, #8]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d302      	bcc.n	8001bc4 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d113      	bne.n	8001bec <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc8:	2220      	movs	r2, #32
 8001bca:	431a      	orrs	r2, r3
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2241      	movs	r2, #65	; 0x41
 8001bd4:	2120      	movs	r1, #32
 8001bd6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2242      	movs	r2, #66	; 0x42
 8001bdc:	2100      	movs	r1, #0
 8001bde:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2240      	movs	r2, #64	; 0x40
 8001be4:	2100      	movs	r1, #0
 8001be6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e007      	b.n	8001bfc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	2202      	movs	r2, #2
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d1cc      	bne.n	8001b94 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001bfa:	2300      	movs	r3, #0
}
 8001bfc:	0018      	movs	r0, r3
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	b004      	add	sp, #16
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c10:	e028      	b.n	8001c64 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	68b9      	ldr	r1, [r7, #8]
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	0018      	movs	r0, r3
 8001c1a:	f000 f82f 	bl	8001c7c <I2C_IsErrorOccurred>
 8001c1e:	1e03      	subs	r3, r0, #0
 8001c20:	d001      	beq.n	8001c26 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e026      	b.n	8001c74 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c26:	f7ff fad3 	bl	80011d0 <HAL_GetTick>
 8001c2a:	0002      	movs	r2, r0
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	68ba      	ldr	r2, [r7, #8]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d302      	bcc.n	8001c3c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d113      	bne.n	8001c64 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c40:	2220      	movs	r2, #32
 8001c42:	431a      	orrs	r2, r3
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	2241      	movs	r2, #65	; 0x41
 8001c4c:	2120      	movs	r1, #32
 8001c4e:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2242      	movs	r2, #66	; 0x42
 8001c54:	2100      	movs	r1, #0
 8001c56:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2240      	movs	r2, #64	; 0x40
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e007      	b.n	8001c74 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	2220      	movs	r2, #32
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	2b20      	cmp	r3, #32
 8001c70:	d1cf      	bne.n	8001c12 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	0018      	movs	r0, r3
 8001c76:	46bd      	mov	sp, r7
 8001c78:	b004      	add	sp, #16
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001c7c:	b590      	push	{r4, r7, lr}
 8001c7e:	b08b      	sub	sp, #44	; 0x2c
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	60b9      	str	r1, [r7, #8]
 8001c86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c88:	2327      	movs	r3, #39	; 0x27
 8001c8a:	18fb      	adds	r3, r7, r3
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	699b      	ldr	r3, [r3, #24]
 8001c96:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	2210      	movs	r2, #16
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	d100      	bne.n	8001caa <I2C_IsErrorOccurred+0x2e>
 8001ca8:	e082      	b.n	8001db0 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2210      	movs	r2, #16
 8001cb0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001cb2:	e060      	b.n	8001d76 <I2C_IsErrorOccurred+0xfa>
 8001cb4:	2427      	movs	r4, #39	; 0x27
 8001cb6:	193b      	adds	r3, r7, r4
 8001cb8:	193a      	adds	r2, r7, r4
 8001cba:	7812      	ldrb	r2, [r2, #0]
 8001cbc:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	d058      	beq.n	8001d76 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001cc4:	f7ff fa84 	bl	80011d0 <HAL_GetTick>
 8001cc8:	0002      	movs	r2, r0
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	68ba      	ldr	r2, [r7, #8]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d306      	bcc.n	8001ce2 <I2C_IsErrorOccurred+0x66>
 8001cd4:	193b      	adds	r3, r7, r4
 8001cd6:	193a      	adds	r2, r7, r4
 8001cd8:	7812      	ldrb	r2, [r2, #0]
 8001cda:	701a      	strb	r2, [r3, #0]
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d149      	bne.n	8001d76 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	2380      	movs	r3, #128	; 0x80
 8001cea:	01db      	lsls	r3, r3, #7
 8001cec:	4013      	ands	r3, r2
 8001cee:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001cf0:	2013      	movs	r0, #19
 8001cf2:	183b      	adds	r3, r7, r0
 8001cf4:	68fa      	ldr	r2, [r7, #12]
 8001cf6:	2142      	movs	r1, #66	; 0x42
 8001cf8:	5c52      	ldrb	r2, [r2, r1]
 8001cfa:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	699a      	ldr	r2, [r3, #24]
 8001d02:	2380      	movs	r3, #128	; 0x80
 8001d04:	021b      	lsls	r3, r3, #8
 8001d06:	401a      	ands	r2, r3
 8001d08:	2380      	movs	r3, #128	; 0x80
 8001d0a:	021b      	lsls	r3, r3, #8
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d126      	bne.n	8001d5e <I2C_IsErrorOccurred+0xe2>
 8001d10:	697a      	ldr	r2, [r7, #20]
 8001d12:	2380      	movs	r3, #128	; 0x80
 8001d14:	01db      	lsls	r3, r3, #7
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d021      	beq.n	8001d5e <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8001d1a:	183b      	adds	r3, r7, r0
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	2b20      	cmp	r3, #32
 8001d20:	d01d      	beq.n	8001d5e <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	685a      	ldr	r2, [r3, #4]
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2180      	movs	r1, #128	; 0x80
 8001d2e:	01c9      	lsls	r1, r1, #7
 8001d30:	430a      	orrs	r2, r1
 8001d32:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001d34:	f7ff fa4c 	bl	80011d0 <HAL_GetTick>
 8001d38:	0003      	movs	r3, r0
 8001d3a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d3c:	e00f      	b.n	8001d5e <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001d3e:	f7ff fa47 	bl	80011d0 <HAL_GetTick>
 8001d42:	0002      	movs	r2, r0
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	2b19      	cmp	r3, #25
 8001d4a:	d908      	bls.n	8001d5e <I2C_IsErrorOccurred+0xe2>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8001d4c:	6a3b      	ldr	r3, [r7, #32]
 8001d4e:	2220      	movs	r2, #32
 8001d50:	4313      	orrs	r3, r2
 8001d52:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001d54:	2327      	movs	r3, #39	; 0x27
 8001d56:	18fb      	adds	r3, r7, r3
 8001d58:	2201      	movs	r2, #1
 8001d5a:	701a      	strb	r2, [r3, #0]

              break;
 8001d5c:	e00b      	b.n	8001d76 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	2220      	movs	r2, #32
 8001d66:	4013      	ands	r3, r2
 8001d68:	2127      	movs	r1, #39	; 0x27
 8001d6a:	187a      	adds	r2, r7, r1
 8001d6c:	1879      	adds	r1, r7, r1
 8001d6e:	7809      	ldrb	r1, [r1, #0]
 8001d70:	7011      	strb	r1, [r2, #0]
 8001d72:	2b20      	cmp	r3, #32
 8001d74:	d1e3      	bne.n	8001d3e <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	2220      	movs	r2, #32
 8001d7e:	4013      	ands	r3, r2
 8001d80:	2b20      	cmp	r3, #32
 8001d82:	d004      	beq.n	8001d8e <I2C_IsErrorOccurred+0x112>
 8001d84:	2327      	movs	r3, #39	; 0x27
 8001d86:	18fb      	adds	r3, r7, r3
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d092      	beq.n	8001cb4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001d8e:	2327      	movs	r3, #39	; 0x27
 8001d90:	18fb      	adds	r3, r7, r3
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d103      	bne.n	8001da0 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2220      	movs	r2, #32
 8001d9e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001da0:	6a3b      	ldr	r3, [r7, #32]
 8001da2:	2204      	movs	r2, #4
 8001da4:	4313      	orrs	r3, r2
 8001da6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001da8:	2327      	movs	r3, #39	; 0x27
 8001daa:	18fb      	adds	r3, r7, r3
 8001dac:	2201      	movs	r2, #1
 8001dae:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	699b      	ldr	r3, [r3, #24]
 8001db6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	2380      	movs	r3, #128	; 0x80
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d00c      	beq.n	8001ddc <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001dc2:	6a3b      	ldr	r3, [r7, #32]
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2280      	movs	r2, #128	; 0x80
 8001dd0:	0052      	lsls	r2, r2, #1
 8001dd2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001dd4:	2327      	movs	r3, #39	; 0x27
 8001dd6:	18fb      	adds	r3, r7, r3
 8001dd8:	2201      	movs	r2, #1
 8001dda:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	2380      	movs	r3, #128	; 0x80
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	4013      	ands	r3, r2
 8001de4:	d00c      	beq.n	8001e00 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001de6:	6a3b      	ldr	r3, [r7, #32]
 8001de8:	2208      	movs	r2, #8
 8001dea:	4313      	orrs	r3, r2
 8001dec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2280      	movs	r2, #128	; 0x80
 8001df4:	00d2      	lsls	r2, r2, #3
 8001df6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001df8:	2327      	movs	r3, #39	; 0x27
 8001dfa:	18fb      	adds	r3, r7, r3
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	2380      	movs	r3, #128	; 0x80
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	4013      	ands	r3, r2
 8001e08:	d00c      	beq.n	8001e24 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001e0a:	6a3b      	ldr	r3, [r7, #32]
 8001e0c:	2202      	movs	r2, #2
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2280      	movs	r2, #128	; 0x80
 8001e18:	0092      	lsls	r2, r2, #2
 8001e1a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001e1c:	2327      	movs	r3, #39	; 0x27
 8001e1e:	18fb      	adds	r3, r7, r3
 8001e20:	2201      	movs	r2, #1
 8001e22:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001e24:	2327      	movs	r3, #39	; 0x27
 8001e26:	18fb      	adds	r3, r7, r3
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d01d      	beq.n	8001e6a <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	0018      	movs	r0, r3
 8001e32:	f7ff fe47 	bl	8001ac4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	685a      	ldr	r2, [r3, #4]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	490d      	ldr	r1, [pc, #52]	; (8001e78 <I2C_IsErrorOccurred+0x1fc>)
 8001e42:	400a      	ands	r2, r1
 8001e44:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e4a:	6a3b      	ldr	r3, [r7, #32]
 8001e4c:	431a      	orrs	r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2241      	movs	r2, #65	; 0x41
 8001e56:	2120      	movs	r1, #32
 8001e58:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2242      	movs	r2, #66	; 0x42
 8001e5e:	2100      	movs	r1, #0
 8001e60:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2240      	movs	r2, #64	; 0x40
 8001e66:	2100      	movs	r1, #0
 8001e68:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001e6a:	2327      	movs	r3, #39	; 0x27
 8001e6c:	18fb      	adds	r3, r7, r3
 8001e6e:	781b      	ldrb	r3, [r3, #0]
}
 8001e70:	0018      	movs	r0, r3
 8001e72:	46bd      	mov	sp, r7
 8001e74:	b00b      	add	sp, #44	; 0x2c
 8001e76:	bd90      	pop	{r4, r7, pc}
 8001e78:	fe00e800 	.word	0xfe00e800

08001e7c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001e7c:	b590      	push	{r4, r7, lr}
 8001e7e:	b087      	sub	sp, #28
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	0008      	movs	r0, r1
 8001e86:	0011      	movs	r1, r2
 8001e88:	607b      	str	r3, [r7, #4]
 8001e8a:	240a      	movs	r4, #10
 8001e8c:	193b      	adds	r3, r7, r4
 8001e8e:	1c02      	adds	r2, r0, #0
 8001e90:	801a      	strh	r2, [r3, #0]
 8001e92:	2009      	movs	r0, #9
 8001e94:	183b      	adds	r3, r7, r0
 8001e96:	1c0a      	adds	r2, r1, #0
 8001e98:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e9a:	193b      	adds	r3, r7, r4
 8001e9c:	881b      	ldrh	r3, [r3, #0]
 8001e9e:	059b      	lsls	r3, r3, #22
 8001ea0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001ea2:	183b      	adds	r3, r7, r0
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	0419      	lsls	r1, r3, #16
 8001ea8:	23ff      	movs	r3, #255	; 0xff
 8001eaa:	041b      	lsls	r3, r3, #16
 8001eac:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001eae:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	085b      	lsrs	r3, r3, #1
 8001ebc:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ec6:	0d51      	lsrs	r1, r2, #21
 8001ec8:	2280      	movs	r2, #128	; 0x80
 8001eca:	00d2      	lsls	r2, r2, #3
 8001ecc:	400a      	ands	r2, r1
 8001ece:	4907      	ldr	r1, [pc, #28]	; (8001eec <I2C_TransferConfig+0x70>)
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	43d2      	mvns	r2, r2
 8001ed4:	401a      	ands	r2, r3
 8001ed6:	0011      	movs	r1, r2
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	697a      	ldr	r2, [r7, #20]
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001ee2:	46c0      	nop			; (mov r8, r8)
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	b007      	add	sp, #28
 8001ee8:	bd90      	pop	{r4, r7, pc}
 8001eea:	46c0      	nop			; (mov r8, r8)
 8001eec:	03ff63ff 	.word	0x03ff63ff

08001ef0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2241      	movs	r2, #65	; 0x41
 8001efe:	5c9b      	ldrb	r3, [r3, r2]
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	2b20      	cmp	r3, #32
 8001f04:	d138      	bne.n	8001f78 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2240      	movs	r2, #64	; 0x40
 8001f0a:	5c9b      	ldrb	r3, [r3, r2]
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d101      	bne.n	8001f14 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001f10:	2302      	movs	r3, #2
 8001f12:	e032      	b.n	8001f7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2240      	movs	r2, #64	; 0x40
 8001f18:	2101      	movs	r1, #1
 8001f1a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2241      	movs	r2, #65	; 0x41
 8001f20:	2124      	movs	r1, #36	; 0x24
 8001f22:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2101      	movs	r1, #1
 8001f30:	438a      	bics	r2, r1
 8001f32:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4911      	ldr	r1, [pc, #68]	; (8001f84 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001f40:	400a      	ands	r2, r1
 8001f42:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	6819      	ldr	r1, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	683a      	ldr	r2, [r7, #0]
 8001f50:	430a      	orrs	r2, r1
 8001f52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2101      	movs	r1, #1
 8001f60:	430a      	orrs	r2, r1
 8001f62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2241      	movs	r2, #65	; 0x41
 8001f68:	2120      	movs	r1, #32
 8001f6a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2240      	movs	r2, #64	; 0x40
 8001f70:	2100      	movs	r1, #0
 8001f72:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001f74:	2300      	movs	r3, #0
 8001f76:	e000      	b.n	8001f7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001f78:	2302      	movs	r3, #2
  }
}
 8001f7a:	0018      	movs	r0, r3
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	b002      	add	sp, #8
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	46c0      	nop			; (mov r8, r8)
 8001f84:	ffffefff 	.word	0xffffefff

08001f88 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2241      	movs	r2, #65	; 0x41
 8001f96:	5c9b      	ldrb	r3, [r3, r2]
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2b20      	cmp	r3, #32
 8001f9c:	d139      	bne.n	8002012 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2240      	movs	r2, #64	; 0x40
 8001fa2:	5c9b      	ldrb	r3, [r3, r2]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d101      	bne.n	8001fac <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001fa8:	2302      	movs	r3, #2
 8001faa:	e033      	b.n	8002014 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2240      	movs	r2, #64	; 0x40
 8001fb0:	2101      	movs	r1, #1
 8001fb2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2241      	movs	r2, #65	; 0x41
 8001fb8:	2124      	movs	r1, #36	; 0x24
 8001fba:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	438a      	bics	r2, r1
 8001fca:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	4a11      	ldr	r2, [pc, #68]	; (800201c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001fd8:	4013      	ands	r3, r2
 8001fda:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	021b      	lsls	r3, r3, #8
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2101      	movs	r1, #1
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2241      	movs	r2, #65	; 0x41
 8002002:	2120      	movs	r1, #32
 8002004:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2240      	movs	r2, #64	; 0x40
 800200a:	2100      	movs	r1, #0
 800200c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800200e:	2300      	movs	r3, #0
 8002010:	e000      	b.n	8002014 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002012:	2302      	movs	r3, #2
  }
}
 8002014:	0018      	movs	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	b004      	add	sp, #16
 800201a:	bd80      	pop	{r7, pc}
 800201c:	fffff0ff 	.word	0xfffff0ff

08002020 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002028:	4b19      	ldr	r3, [pc, #100]	; (8002090 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a19      	ldr	r2, [pc, #100]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800202e:	4013      	ands	r3, r2
 8002030:	0019      	movs	r1, r3
 8002032:	4b17      	ldr	r3, [pc, #92]	; (8002090 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	430a      	orrs	r2, r1
 8002038:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	429a      	cmp	r2, r3
 8002042:	d11f      	bne.n	8002084 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002044:	4b14      	ldr	r3, [pc, #80]	; (8002098 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	0013      	movs	r3, r2
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	189b      	adds	r3, r3, r2
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	4912      	ldr	r1, [pc, #72]	; (800209c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002052:	0018      	movs	r0, r3
 8002054:	f7fe f860 	bl	8000118 <__udivsi3>
 8002058:	0003      	movs	r3, r0
 800205a:	3301      	adds	r3, #1
 800205c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800205e:	e008      	b.n	8002072 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d003      	beq.n	800206e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	3b01      	subs	r3, #1
 800206a:	60fb      	str	r3, [r7, #12]
 800206c:	e001      	b.n	8002072 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e009      	b.n	8002086 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002072:	4b07      	ldr	r3, [pc, #28]	; (8002090 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002074:	695a      	ldr	r2, [r3, #20]
 8002076:	2380      	movs	r3, #128	; 0x80
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	401a      	ands	r2, r3
 800207c:	2380      	movs	r3, #128	; 0x80
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	429a      	cmp	r2, r3
 8002082:	d0ed      	beq.n	8002060 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	0018      	movs	r0, r3
 8002088:	46bd      	mov	sp, r7
 800208a:	b004      	add	sp, #16
 800208c:	bd80      	pop	{r7, pc}
 800208e:	46c0      	nop			; (mov r8, r8)
 8002090:	40007000 	.word	0x40007000
 8002094:	fffff9ff 	.word	0xfffff9ff
 8002098:	2000001c 	.word	0x2000001c
 800209c:	000f4240 	.word	0x000f4240

080020a0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80020a4:	4b03      	ldr	r3, [pc, #12]	; (80020b4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80020a6:	689a      	ldr	r2, [r3, #8]
 80020a8:	23e0      	movs	r3, #224	; 0xe0
 80020aa:	01db      	lsls	r3, r3, #7
 80020ac:	4013      	ands	r3, r2
}
 80020ae:	0018      	movs	r0, r3
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	40021000 	.word	0x40021000

080020b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b088      	sub	sp, #32
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d101      	bne.n	80020ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e2fe      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2201      	movs	r2, #1
 80020d0:	4013      	ands	r3, r2
 80020d2:	d100      	bne.n	80020d6 <HAL_RCC_OscConfig+0x1e>
 80020d4:	e07c      	b.n	80021d0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020d6:	4bc3      	ldr	r3, [pc, #780]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	2238      	movs	r2, #56	; 0x38
 80020dc:	4013      	ands	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020e0:	4bc0      	ldr	r3, [pc, #768]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	2203      	movs	r2, #3
 80020e6:	4013      	ands	r3, r2
 80020e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	2b10      	cmp	r3, #16
 80020ee:	d102      	bne.n	80020f6 <HAL_RCC_OscConfig+0x3e>
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	2b03      	cmp	r3, #3
 80020f4:	d002      	beq.n	80020fc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	2b08      	cmp	r3, #8
 80020fa:	d10b      	bne.n	8002114 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020fc:	4bb9      	ldr	r3, [pc, #740]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	2380      	movs	r3, #128	; 0x80
 8002102:	029b      	lsls	r3, r3, #10
 8002104:	4013      	ands	r3, r2
 8002106:	d062      	beq.n	80021ce <HAL_RCC_OscConfig+0x116>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d15e      	bne.n	80021ce <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e2d9      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685a      	ldr	r2, [r3, #4]
 8002118:	2380      	movs	r3, #128	; 0x80
 800211a:	025b      	lsls	r3, r3, #9
 800211c:	429a      	cmp	r2, r3
 800211e:	d107      	bne.n	8002130 <HAL_RCC_OscConfig+0x78>
 8002120:	4bb0      	ldr	r3, [pc, #704]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	4baf      	ldr	r3, [pc, #700]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002126:	2180      	movs	r1, #128	; 0x80
 8002128:	0249      	lsls	r1, r1, #9
 800212a:	430a      	orrs	r2, r1
 800212c:	601a      	str	r2, [r3, #0]
 800212e:	e020      	b.n	8002172 <HAL_RCC_OscConfig+0xba>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685a      	ldr	r2, [r3, #4]
 8002134:	23a0      	movs	r3, #160	; 0xa0
 8002136:	02db      	lsls	r3, r3, #11
 8002138:	429a      	cmp	r2, r3
 800213a:	d10e      	bne.n	800215a <HAL_RCC_OscConfig+0xa2>
 800213c:	4ba9      	ldr	r3, [pc, #676]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	4ba8      	ldr	r3, [pc, #672]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002142:	2180      	movs	r1, #128	; 0x80
 8002144:	02c9      	lsls	r1, r1, #11
 8002146:	430a      	orrs	r2, r1
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	4ba6      	ldr	r3, [pc, #664]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	4ba5      	ldr	r3, [pc, #660]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002150:	2180      	movs	r1, #128	; 0x80
 8002152:	0249      	lsls	r1, r1, #9
 8002154:	430a      	orrs	r2, r1
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	e00b      	b.n	8002172 <HAL_RCC_OscConfig+0xba>
 800215a:	4ba2      	ldr	r3, [pc, #648]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	4ba1      	ldr	r3, [pc, #644]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002160:	49a1      	ldr	r1, [pc, #644]	; (80023e8 <HAL_RCC_OscConfig+0x330>)
 8002162:	400a      	ands	r2, r1
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	4b9f      	ldr	r3, [pc, #636]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	4b9e      	ldr	r3, [pc, #632]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800216c:	499f      	ldr	r1, [pc, #636]	; (80023ec <HAL_RCC_OscConfig+0x334>)
 800216e:	400a      	ands	r2, r1
 8002170:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d014      	beq.n	80021a4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800217a:	f7ff f829 	bl	80011d0 <HAL_GetTick>
 800217e:	0003      	movs	r3, r0
 8002180:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002184:	f7ff f824 	bl	80011d0 <HAL_GetTick>
 8002188:	0002      	movs	r2, r0
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b64      	cmp	r3, #100	; 0x64
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e298      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002196:	4b93      	ldr	r3, [pc, #588]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	2380      	movs	r3, #128	; 0x80
 800219c:	029b      	lsls	r3, r3, #10
 800219e:	4013      	ands	r3, r2
 80021a0:	d0f0      	beq.n	8002184 <HAL_RCC_OscConfig+0xcc>
 80021a2:	e015      	b.n	80021d0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a4:	f7ff f814 	bl	80011d0 <HAL_GetTick>
 80021a8:	0003      	movs	r3, r0
 80021aa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021ac:	e008      	b.n	80021c0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021ae:	f7ff f80f 	bl	80011d0 <HAL_GetTick>
 80021b2:	0002      	movs	r2, r0
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2b64      	cmp	r3, #100	; 0x64
 80021ba:	d901      	bls.n	80021c0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e283      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021c0:	4b88      	ldr	r3, [pc, #544]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	2380      	movs	r3, #128	; 0x80
 80021c6:	029b      	lsls	r3, r3, #10
 80021c8:	4013      	ands	r3, r2
 80021ca:	d1f0      	bne.n	80021ae <HAL_RCC_OscConfig+0xf6>
 80021cc:	e000      	b.n	80021d0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ce:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2202      	movs	r2, #2
 80021d6:	4013      	ands	r3, r2
 80021d8:	d100      	bne.n	80021dc <HAL_RCC_OscConfig+0x124>
 80021da:	e099      	b.n	8002310 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021dc:	4b81      	ldr	r3, [pc, #516]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	2238      	movs	r2, #56	; 0x38
 80021e2:	4013      	ands	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021e6:	4b7f      	ldr	r3, [pc, #508]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	2203      	movs	r2, #3
 80021ec:	4013      	ands	r3, r2
 80021ee:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	2b10      	cmp	r3, #16
 80021f4:	d102      	bne.n	80021fc <HAL_RCC_OscConfig+0x144>
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d002      	beq.n	8002202 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d135      	bne.n	800226e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002202:	4b78      	ldr	r3, [pc, #480]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	2380      	movs	r3, #128	; 0x80
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	4013      	ands	r3, r2
 800220c:	d005      	beq.n	800221a <HAL_RCC_OscConfig+0x162>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e256      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800221a:	4b72      	ldr	r3, [pc, #456]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	4a74      	ldr	r2, [pc, #464]	; (80023f0 <HAL_RCC_OscConfig+0x338>)
 8002220:	4013      	ands	r3, r2
 8002222:	0019      	movs	r1, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	695b      	ldr	r3, [r3, #20]
 8002228:	021a      	lsls	r2, r3, #8
 800222a:	4b6e      	ldr	r3, [pc, #440]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800222c:	430a      	orrs	r2, r1
 800222e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d112      	bne.n	800225c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002236:	4b6b      	ldr	r3, [pc, #428]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a6e      	ldr	r2, [pc, #440]	; (80023f4 <HAL_RCC_OscConfig+0x33c>)
 800223c:	4013      	ands	r3, r2
 800223e:	0019      	movs	r1, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	691a      	ldr	r2, [r3, #16]
 8002244:	4b67      	ldr	r3, [pc, #412]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002246:	430a      	orrs	r2, r1
 8002248:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800224a:	4b66      	ldr	r3, [pc, #408]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	0adb      	lsrs	r3, r3, #11
 8002250:	2207      	movs	r2, #7
 8002252:	4013      	ands	r3, r2
 8002254:	4a68      	ldr	r2, [pc, #416]	; (80023f8 <HAL_RCC_OscConfig+0x340>)
 8002256:	40da      	lsrs	r2, r3
 8002258:	4b68      	ldr	r3, [pc, #416]	; (80023fc <HAL_RCC_OscConfig+0x344>)
 800225a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800225c:	4b68      	ldr	r3, [pc, #416]	; (8002400 <HAL_RCC_OscConfig+0x348>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	0018      	movs	r0, r3
 8002262:	f7fe ff59 	bl	8001118 <HAL_InitTick>
 8002266:	1e03      	subs	r3, r0, #0
 8002268:	d051      	beq.n	800230e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e22c      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d030      	beq.n	80022d8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002276:	4b5b      	ldr	r3, [pc, #364]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a5e      	ldr	r2, [pc, #376]	; (80023f4 <HAL_RCC_OscConfig+0x33c>)
 800227c:	4013      	ands	r3, r2
 800227e:	0019      	movs	r1, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	691a      	ldr	r2, [r3, #16]
 8002284:	4b57      	ldr	r3, [pc, #348]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002286:	430a      	orrs	r2, r1
 8002288:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800228a:	4b56      	ldr	r3, [pc, #344]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	4b55      	ldr	r3, [pc, #340]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002290:	2180      	movs	r1, #128	; 0x80
 8002292:	0049      	lsls	r1, r1, #1
 8002294:	430a      	orrs	r2, r1
 8002296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002298:	f7fe ff9a 	bl	80011d0 <HAL_GetTick>
 800229c:	0003      	movs	r3, r0
 800229e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022a0:	e008      	b.n	80022b4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022a2:	f7fe ff95 	bl	80011d0 <HAL_GetTick>
 80022a6:	0002      	movs	r2, r0
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d901      	bls.n	80022b4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e209      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022b4:	4b4b      	ldr	r3, [pc, #300]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	2380      	movs	r3, #128	; 0x80
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	4013      	ands	r3, r2
 80022be:	d0f0      	beq.n	80022a2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c0:	4b48      	ldr	r3, [pc, #288]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	4a4a      	ldr	r2, [pc, #296]	; (80023f0 <HAL_RCC_OscConfig+0x338>)
 80022c6:	4013      	ands	r3, r2
 80022c8:	0019      	movs	r1, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	695b      	ldr	r3, [r3, #20]
 80022ce:	021a      	lsls	r2, r3, #8
 80022d0:	4b44      	ldr	r3, [pc, #272]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80022d2:	430a      	orrs	r2, r1
 80022d4:	605a      	str	r2, [r3, #4]
 80022d6:	e01b      	b.n	8002310 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80022d8:	4b42      	ldr	r3, [pc, #264]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	4b41      	ldr	r3, [pc, #260]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80022de:	4949      	ldr	r1, [pc, #292]	; (8002404 <HAL_RCC_OscConfig+0x34c>)
 80022e0:	400a      	ands	r2, r1
 80022e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e4:	f7fe ff74 	bl	80011d0 <HAL_GetTick>
 80022e8:	0003      	movs	r3, r0
 80022ea:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ee:	f7fe ff6f 	bl	80011d0 <HAL_GetTick>
 80022f2:	0002      	movs	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e1e3      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002300:	4b38      	ldr	r3, [pc, #224]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	4013      	ands	r3, r2
 800230a:	d1f0      	bne.n	80022ee <HAL_RCC_OscConfig+0x236>
 800230c:	e000      	b.n	8002310 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800230e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2208      	movs	r2, #8
 8002316:	4013      	ands	r3, r2
 8002318:	d047      	beq.n	80023aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800231a:	4b32      	ldr	r3, [pc, #200]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	2238      	movs	r2, #56	; 0x38
 8002320:	4013      	ands	r3, r2
 8002322:	2b18      	cmp	r3, #24
 8002324:	d10a      	bne.n	800233c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002326:	4b2f      	ldr	r3, [pc, #188]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800232a:	2202      	movs	r2, #2
 800232c:	4013      	ands	r3, r2
 800232e:	d03c      	beq.n	80023aa <HAL_RCC_OscConfig+0x2f2>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d138      	bne.n	80023aa <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e1c5      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d019      	beq.n	8002378 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002344:	4b27      	ldr	r3, [pc, #156]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 8002346:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002348:	4b26      	ldr	r3, [pc, #152]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800234a:	2101      	movs	r1, #1
 800234c:	430a      	orrs	r2, r1
 800234e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002350:	f7fe ff3e 	bl	80011d0 <HAL_GetTick>
 8002354:	0003      	movs	r3, r0
 8002356:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002358:	e008      	b.n	800236c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800235a:	f7fe ff39 	bl	80011d0 <HAL_GetTick>
 800235e:	0002      	movs	r2, r0
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d901      	bls.n	800236c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e1ad      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800236c:	4b1d      	ldr	r3, [pc, #116]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800236e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002370:	2202      	movs	r2, #2
 8002372:	4013      	ands	r3, r2
 8002374:	d0f1      	beq.n	800235a <HAL_RCC_OscConfig+0x2a2>
 8002376:	e018      	b.n	80023aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002378:	4b1a      	ldr	r3, [pc, #104]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800237a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800237c:	4b19      	ldr	r3, [pc, #100]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 800237e:	2101      	movs	r1, #1
 8002380:	438a      	bics	r2, r1
 8002382:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002384:	f7fe ff24 	bl	80011d0 <HAL_GetTick>
 8002388:	0003      	movs	r3, r0
 800238a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800238c:	e008      	b.n	80023a0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800238e:	f7fe ff1f 	bl	80011d0 <HAL_GetTick>
 8002392:	0002      	movs	r2, r0
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	2b02      	cmp	r3, #2
 800239a:	d901      	bls.n	80023a0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e193      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023a0:	4b10      	ldr	r3, [pc, #64]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80023a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023a4:	2202      	movs	r2, #2
 80023a6:	4013      	ands	r3, r2
 80023a8:	d1f1      	bne.n	800238e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2204      	movs	r2, #4
 80023b0:	4013      	ands	r3, r2
 80023b2:	d100      	bne.n	80023b6 <HAL_RCC_OscConfig+0x2fe>
 80023b4:	e0c6      	b.n	8002544 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023b6:	231f      	movs	r3, #31
 80023b8:	18fb      	adds	r3, r7, r3
 80023ba:	2200      	movs	r2, #0
 80023bc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80023be:	4b09      	ldr	r3, [pc, #36]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	2238      	movs	r2, #56	; 0x38
 80023c4:	4013      	ands	r3, r2
 80023c6:	2b20      	cmp	r3, #32
 80023c8:	d11e      	bne.n	8002408 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80023ca:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <HAL_RCC_OscConfig+0x32c>)
 80023cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ce:	2202      	movs	r2, #2
 80023d0:	4013      	ands	r3, r2
 80023d2:	d100      	bne.n	80023d6 <HAL_RCC_OscConfig+0x31e>
 80023d4:	e0b6      	b.n	8002544 <HAL_RCC_OscConfig+0x48c>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d000      	beq.n	80023e0 <HAL_RCC_OscConfig+0x328>
 80023de:	e0b1      	b.n	8002544 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e171      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
 80023e4:	40021000 	.word	0x40021000
 80023e8:	fffeffff 	.word	0xfffeffff
 80023ec:	fffbffff 	.word	0xfffbffff
 80023f0:	ffff80ff 	.word	0xffff80ff
 80023f4:	ffffc7ff 	.word	0xffffc7ff
 80023f8:	00f42400 	.word	0x00f42400
 80023fc:	2000001c 	.word	0x2000001c
 8002400:	20000020 	.word	0x20000020
 8002404:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002408:	4bb1      	ldr	r3, [pc, #708]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800240a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800240c:	2380      	movs	r3, #128	; 0x80
 800240e:	055b      	lsls	r3, r3, #21
 8002410:	4013      	ands	r3, r2
 8002412:	d101      	bne.n	8002418 <HAL_RCC_OscConfig+0x360>
 8002414:	2301      	movs	r3, #1
 8002416:	e000      	b.n	800241a <HAL_RCC_OscConfig+0x362>
 8002418:	2300      	movs	r3, #0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d011      	beq.n	8002442 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800241e:	4bac      	ldr	r3, [pc, #688]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002420:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002422:	4bab      	ldr	r3, [pc, #684]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002424:	2180      	movs	r1, #128	; 0x80
 8002426:	0549      	lsls	r1, r1, #21
 8002428:	430a      	orrs	r2, r1
 800242a:	63da      	str	r2, [r3, #60]	; 0x3c
 800242c:	4ba8      	ldr	r3, [pc, #672]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800242e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002430:	2380      	movs	r3, #128	; 0x80
 8002432:	055b      	lsls	r3, r3, #21
 8002434:	4013      	ands	r3, r2
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800243a:	231f      	movs	r3, #31
 800243c:	18fb      	adds	r3, r7, r3
 800243e:	2201      	movs	r2, #1
 8002440:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002442:	4ba4      	ldr	r3, [pc, #656]	; (80026d4 <HAL_RCC_OscConfig+0x61c>)
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	2380      	movs	r3, #128	; 0x80
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	4013      	ands	r3, r2
 800244c:	d11a      	bne.n	8002484 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800244e:	4ba1      	ldr	r3, [pc, #644]	; (80026d4 <HAL_RCC_OscConfig+0x61c>)
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	4ba0      	ldr	r3, [pc, #640]	; (80026d4 <HAL_RCC_OscConfig+0x61c>)
 8002454:	2180      	movs	r1, #128	; 0x80
 8002456:	0049      	lsls	r1, r1, #1
 8002458:	430a      	orrs	r2, r1
 800245a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800245c:	f7fe feb8 	bl	80011d0 <HAL_GetTick>
 8002460:	0003      	movs	r3, r0
 8002462:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002466:	f7fe feb3 	bl	80011d0 <HAL_GetTick>
 800246a:	0002      	movs	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e127      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002478:	4b96      	ldr	r3, [pc, #600]	; (80026d4 <HAL_RCC_OscConfig+0x61c>)
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	2380      	movs	r3, #128	; 0x80
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	4013      	ands	r3, r2
 8002482:	d0f0      	beq.n	8002466 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d106      	bne.n	800249a <HAL_RCC_OscConfig+0x3e2>
 800248c:	4b90      	ldr	r3, [pc, #576]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800248e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002490:	4b8f      	ldr	r3, [pc, #572]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002492:	2101      	movs	r1, #1
 8002494:	430a      	orrs	r2, r1
 8002496:	65da      	str	r2, [r3, #92]	; 0x5c
 8002498:	e01c      	b.n	80024d4 <HAL_RCC_OscConfig+0x41c>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	2b05      	cmp	r3, #5
 80024a0:	d10c      	bne.n	80024bc <HAL_RCC_OscConfig+0x404>
 80024a2:	4b8b      	ldr	r3, [pc, #556]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024a6:	4b8a      	ldr	r3, [pc, #552]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024a8:	2104      	movs	r1, #4
 80024aa:	430a      	orrs	r2, r1
 80024ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80024ae:	4b88      	ldr	r3, [pc, #544]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024b0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024b2:	4b87      	ldr	r3, [pc, #540]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024b4:	2101      	movs	r1, #1
 80024b6:	430a      	orrs	r2, r1
 80024b8:	65da      	str	r2, [r3, #92]	; 0x5c
 80024ba:	e00b      	b.n	80024d4 <HAL_RCC_OscConfig+0x41c>
 80024bc:	4b84      	ldr	r3, [pc, #528]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024c0:	4b83      	ldr	r3, [pc, #524]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024c2:	2101      	movs	r1, #1
 80024c4:	438a      	bics	r2, r1
 80024c6:	65da      	str	r2, [r3, #92]	; 0x5c
 80024c8:	4b81      	ldr	r3, [pc, #516]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024ca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024cc:	4b80      	ldr	r3, [pc, #512]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024ce:	2104      	movs	r1, #4
 80024d0:	438a      	bics	r2, r1
 80024d2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d014      	beq.n	8002506 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024dc:	f7fe fe78 	bl	80011d0 <HAL_GetTick>
 80024e0:	0003      	movs	r3, r0
 80024e2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024e4:	e009      	b.n	80024fa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024e6:	f7fe fe73 	bl	80011d0 <HAL_GetTick>
 80024ea:	0002      	movs	r2, r0
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	4a79      	ldr	r2, [pc, #484]	; (80026d8 <HAL_RCC_OscConfig+0x620>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e0e6      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024fa:	4b75      	ldr	r3, [pc, #468]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80024fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024fe:	2202      	movs	r2, #2
 8002500:	4013      	ands	r3, r2
 8002502:	d0f0      	beq.n	80024e6 <HAL_RCC_OscConfig+0x42e>
 8002504:	e013      	b.n	800252e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002506:	f7fe fe63 	bl	80011d0 <HAL_GetTick>
 800250a:	0003      	movs	r3, r0
 800250c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800250e:	e009      	b.n	8002524 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002510:	f7fe fe5e 	bl	80011d0 <HAL_GetTick>
 8002514:	0002      	movs	r2, r0
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	4a6f      	ldr	r2, [pc, #444]	; (80026d8 <HAL_RCC_OscConfig+0x620>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d901      	bls.n	8002524 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e0d1      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002524:	4b6a      	ldr	r3, [pc, #424]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002526:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002528:	2202      	movs	r2, #2
 800252a:	4013      	ands	r3, r2
 800252c:	d1f0      	bne.n	8002510 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800252e:	231f      	movs	r3, #31
 8002530:	18fb      	adds	r3, r7, r3
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d105      	bne.n	8002544 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002538:	4b65      	ldr	r3, [pc, #404]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800253a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800253c:	4b64      	ldr	r3, [pc, #400]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800253e:	4967      	ldr	r1, [pc, #412]	; (80026dc <HAL_RCC_OscConfig+0x624>)
 8002540:	400a      	ands	r2, r1
 8002542:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	69db      	ldr	r3, [r3, #28]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d100      	bne.n	800254e <HAL_RCC_OscConfig+0x496>
 800254c:	e0bb      	b.n	80026c6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800254e:	4b60      	ldr	r3, [pc, #384]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	2238      	movs	r2, #56	; 0x38
 8002554:	4013      	ands	r3, r2
 8002556:	2b10      	cmp	r3, #16
 8002558:	d100      	bne.n	800255c <HAL_RCC_OscConfig+0x4a4>
 800255a:	e07b      	b.n	8002654 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	69db      	ldr	r3, [r3, #28]
 8002560:	2b02      	cmp	r3, #2
 8002562:	d156      	bne.n	8002612 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002564:	4b5a      	ldr	r3, [pc, #360]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	4b59      	ldr	r3, [pc, #356]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800256a:	495d      	ldr	r1, [pc, #372]	; (80026e0 <HAL_RCC_OscConfig+0x628>)
 800256c:	400a      	ands	r2, r1
 800256e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002570:	f7fe fe2e 	bl	80011d0 <HAL_GetTick>
 8002574:	0003      	movs	r3, r0
 8002576:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800257a:	f7fe fe29 	bl	80011d0 <HAL_GetTick>
 800257e:	0002      	movs	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e09d      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800258c:	4b50      	ldr	r3, [pc, #320]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	2380      	movs	r3, #128	; 0x80
 8002592:	049b      	lsls	r3, r3, #18
 8002594:	4013      	ands	r3, r2
 8002596:	d1f0      	bne.n	800257a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002598:	4b4d      	ldr	r3, [pc, #308]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	4a51      	ldr	r2, [pc, #324]	; (80026e4 <HAL_RCC_OscConfig+0x62c>)
 800259e:	4013      	ands	r3, r2
 80025a0:	0019      	movs	r1, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a1a      	ldr	r2, [r3, #32]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025aa:	431a      	orrs	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b0:	021b      	lsls	r3, r3, #8
 80025b2:	431a      	orrs	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b8:	431a      	orrs	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025be:	431a      	orrs	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025c4:	431a      	orrs	r2, r3
 80025c6:	4b42      	ldr	r3, [pc, #264]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80025c8:	430a      	orrs	r2, r1
 80025ca:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025cc:	4b40      	ldr	r3, [pc, #256]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	4b3f      	ldr	r3, [pc, #252]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80025d2:	2180      	movs	r1, #128	; 0x80
 80025d4:	0449      	lsls	r1, r1, #17
 80025d6:	430a      	orrs	r2, r1
 80025d8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80025da:	4b3d      	ldr	r3, [pc, #244]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	4b3c      	ldr	r3, [pc, #240]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 80025e0:	2180      	movs	r1, #128	; 0x80
 80025e2:	0549      	lsls	r1, r1, #21
 80025e4:	430a      	orrs	r2, r1
 80025e6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e8:	f7fe fdf2 	bl	80011d0 <HAL_GetTick>
 80025ec:	0003      	movs	r3, r0
 80025ee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025f0:	e008      	b.n	8002604 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f2:	f7fe fded 	bl	80011d0 <HAL_GetTick>
 80025f6:	0002      	movs	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e061      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002604:	4b32      	ldr	r3, [pc, #200]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	2380      	movs	r3, #128	; 0x80
 800260a:	049b      	lsls	r3, r3, #18
 800260c:	4013      	ands	r3, r2
 800260e:	d0f0      	beq.n	80025f2 <HAL_RCC_OscConfig+0x53a>
 8002610:	e059      	b.n	80026c6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002612:	4b2f      	ldr	r3, [pc, #188]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	4b2e      	ldr	r3, [pc, #184]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002618:	4931      	ldr	r1, [pc, #196]	; (80026e0 <HAL_RCC_OscConfig+0x628>)
 800261a:	400a      	ands	r2, r1
 800261c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261e:	f7fe fdd7 	bl	80011d0 <HAL_GetTick>
 8002622:	0003      	movs	r3, r0
 8002624:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002626:	e008      	b.n	800263a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002628:	f7fe fdd2 	bl	80011d0 <HAL_GetTick>
 800262c:	0002      	movs	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b02      	cmp	r3, #2
 8002634:	d901      	bls.n	800263a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e046      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800263a:	4b25      	ldr	r3, [pc, #148]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	2380      	movs	r3, #128	; 0x80
 8002640:	049b      	lsls	r3, r3, #18
 8002642:	4013      	ands	r3, r2
 8002644:	d1f0      	bne.n	8002628 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002646:	4b22      	ldr	r3, [pc, #136]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002648:	68da      	ldr	r2, [r3, #12]
 800264a:	4b21      	ldr	r3, [pc, #132]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 800264c:	4926      	ldr	r1, [pc, #152]	; (80026e8 <HAL_RCC_OscConfig+0x630>)
 800264e:	400a      	ands	r2, r1
 8002650:	60da      	str	r2, [r3, #12]
 8002652:	e038      	b.n	80026c6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	69db      	ldr	r3, [r3, #28]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d101      	bne.n	8002660 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e033      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002660:	4b1b      	ldr	r3, [pc, #108]	; (80026d0 <HAL_RCC_OscConfig+0x618>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	2203      	movs	r2, #3
 800266a:	401a      	ands	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	429a      	cmp	r2, r3
 8002672:	d126      	bne.n	80026c2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	2270      	movs	r2, #112	; 0x70
 8002678:	401a      	ands	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800267e:	429a      	cmp	r2, r3
 8002680:	d11f      	bne.n	80026c2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	23fe      	movs	r3, #254	; 0xfe
 8002686:	01db      	lsls	r3, r3, #7
 8002688:	401a      	ands	r2, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800268e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002690:	429a      	cmp	r2, r3
 8002692:	d116      	bne.n	80026c2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002694:	697a      	ldr	r2, [r7, #20]
 8002696:	23f8      	movs	r3, #248	; 0xf8
 8002698:	039b      	lsls	r3, r3, #14
 800269a:	401a      	ands	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d10e      	bne.n	80026c2 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	23e0      	movs	r3, #224	; 0xe0
 80026a8:	051b      	lsls	r3, r3, #20
 80026aa:	401a      	ands	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d106      	bne.n	80026c2 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	0f5b      	lsrs	r3, r3, #29
 80026b8:	075a      	lsls	r2, r3, #29
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80026be:	429a      	cmp	r2, r3
 80026c0:	d001      	beq.n	80026c6 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e000      	b.n	80026c8 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	0018      	movs	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	b008      	add	sp, #32
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40007000 	.word	0x40007000
 80026d8:	00001388 	.word	0x00001388
 80026dc:	efffffff 	.word	0xefffffff
 80026e0:	feffffff 	.word	0xfeffffff
 80026e4:	11c1808c 	.word	0x11c1808c
 80026e8:	eefefffc 	.word	0xeefefffc

080026ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d101      	bne.n	8002700 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e0e9      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002700:	4b76      	ldr	r3, [pc, #472]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2207      	movs	r2, #7
 8002706:	4013      	ands	r3, r2
 8002708:	683a      	ldr	r2, [r7, #0]
 800270a:	429a      	cmp	r2, r3
 800270c:	d91e      	bls.n	800274c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800270e:	4b73      	ldr	r3, [pc, #460]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2207      	movs	r2, #7
 8002714:	4393      	bics	r3, r2
 8002716:	0019      	movs	r1, r3
 8002718:	4b70      	ldr	r3, [pc, #448]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 800271a:	683a      	ldr	r2, [r7, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002720:	f7fe fd56 	bl	80011d0 <HAL_GetTick>
 8002724:	0003      	movs	r3, r0
 8002726:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002728:	e009      	b.n	800273e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800272a:	f7fe fd51 	bl	80011d0 <HAL_GetTick>
 800272e:	0002      	movs	r2, r0
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	4a6a      	ldr	r2, [pc, #424]	; (80028e0 <HAL_RCC_ClockConfig+0x1f4>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d901      	bls.n	800273e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e0ca      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800273e:	4b67      	ldr	r3, [pc, #412]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2207      	movs	r2, #7
 8002744:	4013      	ands	r3, r2
 8002746:	683a      	ldr	r2, [r7, #0]
 8002748:	429a      	cmp	r2, r3
 800274a:	d1ee      	bne.n	800272a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2202      	movs	r2, #2
 8002752:	4013      	ands	r3, r2
 8002754:	d015      	beq.n	8002782 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2204      	movs	r2, #4
 800275c:	4013      	ands	r3, r2
 800275e:	d006      	beq.n	800276e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002760:	4b60      	ldr	r3, [pc, #384]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002762:	689a      	ldr	r2, [r3, #8]
 8002764:	4b5f      	ldr	r3, [pc, #380]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002766:	21e0      	movs	r1, #224	; 0xe0
 8002768:	01c9      	lsls	r1, r1, #7
 800276a:	430a      	orrs	r2, r1
 800276c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800276e:	4b5d      	ldr	r3, [pc, #372]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	4a5d      	ldr	r2, [pc, #372]	; (80028e8 <HAL_RCC_ClockConfig+0x1fc>)
 8002774:	4013      	ands	r3, r2
 8002776:	0019      	movs	r1, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689a      	ldr	r2, [r3, #8]
 800277c:	4b59      	ldr	r3, [pc, #356]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 800277e:	430a      	orrs	r2, r1
 8002780:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2201      	movs	r2, #1
 8002788:	4013      	ands	r3, r2
 800278a:	d057      	beq.n	800283c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d107      	bne.n	80027a4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002794:	4b53      	ldr	r3, [pc, #332]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	2380      	movs	r3, #128	; 0x80
 800279a:	029b      	lsls	r3, r3, #10
 800279c:	4013      	ands	r3, r2
 800279e:	d12b      	bne.n	80027f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e097      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d107      	bne.n	80027bc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027ac:	4b4d      	ldr	r3, [pc, #308]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	2380      	movs	r3, #128	; 0x80
 80027b2:	049b      	lsls	r3, r3, #18
 80027b4:	4013      	ands	r3, r2
 80027b6:	d11f      	bne.n	80027f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e08b      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d107      	bne.n	80027d4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027c4:	4b47      	ldr	r3, [pc, #284]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	2380      	movs	r3, #128	; 0x80
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	4013      	ands	r3, r2
 80027ce:	d113      	bne.n	80027f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e07f      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	2b03      	cmp	r3, #3
 80027da:	d106      	bne.n	80027ea <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027dc:	4b41      	ldr	r3, [pc, #260]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80027de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027e0:	2202      	movs	r2, #2
 80027e2:	4013      	ands	r3, r2
 80027e4:	d108      	bne.n	80027f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e074      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027ea:	4b3e      	ldr	r3, [pc, #248]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80027ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ee:	2202      	movs	r2, #2
 80027f0:	4013      	ands	r3, r2
 80027f2:	d101      	bne.n	80027f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e06d      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027f8:	4b3a      	ldr	r3, [pc, #232]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2207      	movs	r2, #7
 80027fe:	4393      	bics	r3, r2
 8002800:	0019      	movs	r1, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	4b37      	ldr	r3, [pc, #220]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002808:	430a      	orrs	r2, r1
 800280a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800280c:	f7fe fce0 	bl	80011d0 <HAL_GetTick>
 8002810:	0003      	movs	r3, r0
 8002812:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002814:	e009      	b.n	800282a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002816:	f7fe fcdb 	bl	80011d0 <HAL_GetTick>
 800281a:	0002      	movs	r2, r0
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	4a2f      	ldr	r2, [pc, #188]	; (80028e0 <HAL_RCC_ClockConfig+0x1f4>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d901      	bls.n	800282a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e054      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282a:	4b2e      	ldr	r3, [pc, #184]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	2238      	movs	r2, #56	; 0x38
 8002830:	401a      	ands	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	00db      	lsls	r3, r3, #3
 8002838:	429a      	cmp	r2, r3
 800283a:	d1ec      	bne.n	8002816 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800283c:	4b27      	ldr	r3, [pc, #156]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2207      	movs	r2, #7
 8002842:	4013      	ands	r3, r2
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	429a      	cmp	r2, r3
 8002848:	d21e      	bcs.n	8002888 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800284a:	4b24      	ldr	r3, [pc, #144]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2207      	movs	r2, #7
 8002850:	4393      	bics	r3, r2
 8002852:	0019      	movs	r1, r3
 8002854:	4b21      	ldr	r3, [pc, #132]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	430a      	orrs	r2, r1
 800285a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800285c:	f7fe fcb8 	bl	80011d0 <HAL_GetTick>
 8002860:	0003      	movs	r3, r0
 8002862:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002864:	e009      	b.n	800287a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002866:	f7fe fcb3 	bl	80011d0 <HAL_GetTick>
 800286a:	0002      	movs	r2, r0
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	4a1b      	ldr	r2, [pc, #108]	; (80028e0 <HAL_RCC_ClockConfig+0x1f4>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d901      	bls.n	800287a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e02c      	b.n	80028d4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800287a:	4b18      	ldr	r3, [pc, #96]	; (80028dc <HAL_RCC_ClockConfig+0x1f0>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2207      	movs	r2, #7
 8002880:	4013      	ands	r3, r2
 8002882:	683a      	ldr	r2, [r7, #0]
 8002884:	429a      	cmp	r2, r3
 8002886:	d1ee      	bne.n	8002866 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2204      	movs	r2, #4
 800288e:	4013      	ands	r3, r2
 8002890:	d009      	beq.n	80028a6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002892:	4b14      	ldr	r3, [pc, #80]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	4a15      	ldr	r2, [pc, #84]	; (80028ec <HAL_RCC_ClockConfig+0x200>)
 8002898:	4013      	ands	r3, r2
 800289a:	0019      	movs	r1, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	68da      	ldr	r2, [r3, #12]
 80028a0:	4b10      	ldr	r3, [pc, #64]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80028a2:	430a      	orrs	r2, r1
 80028a4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80028a6:	f000 f829 	bl	80028fc <HAL_RCC_GetSysClockFreq>
 80028aa:	0001      	movs	r1, r0
 80028ac:	4b0d      	ldr	r3, [pc, #52]	; (80028e4 <HAL_RCC_ClockConfig+0x1f8>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	0a1b      	lsrs	r3, r3, #8
 80028b2:	220f      	movs	r2, #15
 80028b4:	401a      	ands	r2, r3
 80028b6:	4b0e      	ldr	r3, [pc, #56]	; (80028f0 <HAL_RCC_ClockConfig+0x204>)
 80028b8:	0092      	lsls	r2, r2, #2
 80028ba:	58d3      	ldr	r3, [r2, r3]
 80028bc:	221f      	movs	r2, #31
 80028be:	4013      	ands	r3, r2
 80028c0:	000a      	movs	r2, r1
 80028c2:	40da      	lsrs	r2, r3
 80028c4:	4b0b      	ldr	r3, [pc, #44]	; (80028f4 <HAL_RCC_ClockConfig+0x208>)
 80028c6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80028c8:	4b0b      	ldr	r3, [pc, #44]	; (80028f8 <HAL_RCC_ClockConfig+0x20c>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	0018      	movs	r0, r3
 80028ce:	f7fe fc23 	bl	8001118 <HAL_InitTick>
 80028d2:	0003      	movs	r3, r0
}
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b004      	add	sp, #16
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40022000 	.word	0x40022000
 80028e0:	00001388 	.word	0x00001388
 80028e4:	40021000 	.word	0x40021000
 80028e8:	fffff0ff 	.word	0xfffff0ff
 80028ec:	ffff8fff 	.word	0xffff8fff
 80028f0:	08005590 	.word	0x08005590
 80028f4:	2000001c 	.word	0x2000001c
 80028f8:	20000020 	.word	0x20000020

080028fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002902:	4b3c      	ldr	r3, [pc, #240]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	2238      	movs	r2, #56	; 0x38
 8002908:	4013      	ands	r3, r2
 800290a:	d10f      	bne.n	800292c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800290c:	4b39      	ldr	r3, [pc, #228]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	0adb      	lsrs	r3, r3, #11
 8002912:	2207      	movs	r2, #7
 8002914:	4013      	ands	r3, r2
 8002916:	2201      	movs	r2, #1
 8002918:	409a      	lsls	r2, r3
 800291a:	0013      	movs	r3, r2
 800291c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800291e:	6839      	ldr	r1, [r7, #0]
 8002920:	4835      	ldr	r0, [pc, #212]	; (80029f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002922:	f7fd fbf9 	bl	8000118 <__udivsi3>
 8002926:	0003      	movs	r3, r0
 8002928:	613b      	str	r3, [r7, #16]
 800292a:	e05d      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800292c:	4b31      	ldr	r3, [pc, #196]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	2238      	movs	r2, #56	; 0x38
 8002932:	4013      	ands	r3, r2
 8002934:	2b08      	cmp	r3, #8
 8002936:	d102      	bne.n	800293e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002938:	4b30      	ldr	r3, [pc, #192]	; (80029fc <HAL_RCC_GetSysClockFreq+0x100>)
 800293a:	613b      	str	r3, [r7, #16]
 800293c:	e054      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800293e:	4b2d      	ldr	r3, [pc, #180]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	2238      	movs	r2, #56	; 0x38
 8002944:	4013      	ands	r3, r2
 8002946:	2b10      	cmp	r3, #16
 8002948:	d138      	bne.n	80029bc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800294a:	4b2a      	ldr	r3, [pc, #168]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	2203      	movs	r2, #3
 8002950:	4013      	ands	r3, r2
 8002952:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002954:	4b27      	ldr	r3, [pc, #156]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	091b      	lsrs	r3, r3, #4
 800295a:	2207      	movs	r2, #7
 800295c:	4013      	ands	r3, r2
 800295e:	3301      	adds	r3, #1
 8002960:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2b03      	cmp	r3, #3
 8002966:	d10d      	bne.n	8002984 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002968:	68b9      	ldr	r1, [r7, #8]
 800296a:	4824      	ldr	r0, [pc, #144]	; (80029fc <HAL_RCC_GetSysClockFreq+0x100>)
 800296c:	f7fd fbd4 	bl	8000118 <__udivsi3>
 8002970:	0003      	movs	r3, r0
 8002972:	0019      	movs	r1, r3
 8002974:	4b1f      	ldr	r3, [pc, #124]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	0a1b      	lsrs	r3, r3, #8
 800297a:	227f      	movs	r2, #127	; 0x7f
 800297c:	4013      	ands	r3, r2
 800297e:	434b      	muls	r3, r1
 8002980:	617b      	str	r3, [r7, #20]
        break;
 8002982:	e00d      	b.n	80029a0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002984:	68b9      	ldr	r1, [r7, #8]
 8002986:	481c      	ldr	r0, [pc, #112]	; (80029f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002988:	f7fd fbc6 	bl	8000118 <__udivsi3>
 800298c:	0003      	movs	r3, r0
 800298e:	0019      	movs	r1, r3
 8002990:	4b18      	ldr	r3, [pc, #96]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	0a1b      	lsrs	r3, r3, #8
 8002996:	227f      	movs	r2, #127	; 0x7f
 8002998:	4013      	ands	r3, r2
 800299a:	434b      	muls	r3, r1
 800299c:	617b      	str	r3, [r7, #20]
        break;
 800299e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80029a0:	4b14      	ldr	r3, [pc, #80]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	0f5b      	lsrs	r3, r3, #29
 80029a6:	2207      	movs	r2, #7
 80029a8:	4013      	ands	r3, r2
 80029aa:	3301      	adds	r3, #1
 80029ac:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	6978      	ldr	r0, [r7, #20]
 80029b2:	f7fd fbb1 	bl	8000118 <__udivsi3>
 80029b6:	0003      	movs	r3, r0
 80029b8:	613b      	str	r3, [r7, #16]
 80029ba:	e015      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80029bc:	4b0d      	ldr	r3, [pc, #52]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	2238      	movs	r2, #56	; 0x38
 80029c2:	4013      	ands	r3, r2
 80029c4:	2b20      	cmp	r3, #32
 80029c6:	d103      	bne.n	80029d0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80029c8:	2380      	movs	r3, #128	; 0x80
 80029ca:	021b      	lsls	r3, r3, #8
 80029cc:	613b      	str	r3, [r7, #16]
 80029ce:	e00b      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80029d0:	4b08      	ldr	r3, [pc, #32]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	2238      	movs	r2, #56	; 0x38
 80029d6:	4013      	ands	r3, r2
 80029d8:	2b18      	cmp	r3, #24
 80029da:	d103      	bne.n	80029e4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80029dc:	23fa      	movs	r3, #250	; 0xfa
 80029de:	01db      	lsls	r3, r3, #7
 80029e0:	613b      	str	r3, [r7, #16]
 80029e2:	e001      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80029e4:	2300      	movs	r3, #0
 80029e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80029e8:	693b      	ldr	r3, [r7, #16]
}
 80029ea:	0018      	movs	r0, r3
 80029ec:	46bd      	mov	sp, r7
 80029ee:	b006      	add	sp, #24
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	46c0      	nop			; (mov r8, r8)
 80029f4:	40021000 	.word	0x40021000
 80029f8:	00f42400 	.word	0x00f42400
 80029fc:	007a1200 	.word	0x007a1200

08002a00 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a04:	4b02      	ldr	r3, [pc, #8]	; (8002a10 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a06:	681b      	ldr	r3, [r3, #0]
}
 8002a08:	0018      	movs	r0, r3
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	46c0      	nop			; (mov r8, r8)
 8002a10:	2000001c 	.word	0x2000001c

08002a14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a14:	b5b0      	push	{r4, r5, r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002a18:	f7ff fff2 	bl	8002a00 <HAL_RCC_GetHCLKFreq>
 8002a1c:	0004      	movs	r4, r0
 8002a1e:	f7ff fb3f 	bl	80020a0 <LL_RCC_GetAPB1Prescaler>
 8002a22:	0003      	movs	r3, r0
 8002a24:	0b1a      	lsrs	r2, r3, #12
 8002a26:	4b05      	ldr	r3, [pc, #20]	; (8002a3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a28:	0092      	lsls	r2, r2, #2
 8002a2a:	58d3      	ldr	r3, [r2, r3]
 8002a2c:	221f      	movs	r2, #31
 8002a2e:	4013      	ands	r3, r2
 8002a30:	40dc      	lsrs	r4, r3
 8002a32:	0023      	movs	r3, r4
}
 8002a34:	0018      	movs	r0, r3
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bdb0      	pop	{r4, r5, r7, pc}
 8002a3a:	46c0      	nop			; (mov r8, r8)
 8002a3c:	080055d0 	.word	0x080055d0

08002a40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002a48:	2313      	movs	r3, #19
 8002a4a:	18fb      	adds	r3, r7, r3
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a50:	2312      	movs	r3, #18
 8002a52:	18fb      	adds	r3, r7, r3
 8002a54:	2200      	movs	r2, #0
 8002a56:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	2380      	movs	r3, #128	; 0x80
 8002a5e:	029b      	lsls	r3, r3, #10
 8002a60:	4013      	ands	r3, r2
 8002a62:	d100      	bne.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002a64:	e0a3      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a66:	2011      	movs	r0, #17
 8002a68:	183b      	adds	r3, r7, r0
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a6e:	4ba5      	ldr	r3, [pc, #660]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a70:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a72:	2380      	movs	r3, #128	; 0x80
 8002a74:	055b      	lsls	r3, r3, #21
 8002a76:	4013      	ands	r3, r2
 8002a78:	d110      	bne.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a7a:	4ba2      	ldr	r3, [pc, #648]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a7e:	4ba1      	ldr	r3, [pc, #644]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a80:	2180      	movs	r1, #128	; 0x80
 8002a82:	0549      	lsls	r1, r1, #21
 8002a84:	430a      	orrs	r2, r1
 8002a86:	63da      	str	r2, [r3, #60]	; 0x3c
 8002a88:	4b9e      	ldr	r3, [pc, #632]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a8c:	2380      	movs	r3, #128	; 0x80
 8002a8e:	055b      	lsls	r3, r3, #21
 8002a90:	4013      	ands	r3, r2
 8002a92:	60bb      	str	r3, [r7, #8]
 8002a94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a96:	183b      	adds	r3, r7, r0
 8002a98:	2201      	movs	r2, #1
 8002a9a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a9c:	4b9a      	ldr	r3, [pc, #616]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	4b99      	ldr	r3, [pc, #612]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002aa2:	2180      	movs	r1, #128	; 0x80
 8002aa4:	0049      	lsls	r1, r1, #1
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002aaa:	f7fe fb91 	bl	80011d0 <HAL_GetTick>
 8002aae:	0003      	movs	r3, r0
 8002ab0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ab2:	e00b      	b.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ab4:	f7fe fb8c 	bl	80011d0 <HAL_GetTick>
 8002ab8:	0002      	movs	r2, r0
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d904      	bls.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002ac2:	2313      	movs	r3, #19
 8002ac4:	18fb      	adds	r3, r7, r3
 8002ac6:	2203      	movs	r2, #3
 8002ac8:	701a      	strb	r2, [r3, #0]
        break;
 8002aca:	e005      	b.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002acc:	4b8e      	ldr	r3, [pc, #568]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	2380      	movs	r3, #128	; 0x80
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	d0ed      	beq.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002ad8:	2313      	movs	r3, #19
 8002ada:	18fb      	adds	r3, r7, r3
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d154      	bne.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ae2:	4b88      	ldr	r3, [pc, #544]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ae4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ae6:	23c0      	movs	r3, #192	; 0xc0
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4013      	ands	r3, r2
 8002aec:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d019      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d014      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002afe:	4b81      	ldr	r3, [pc, #516]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b02:	4a82      	ldr	r2, [pc, #520]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002b04:	4013      	ands	r3, r2
 8002b06:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b08:	4b7e      	ldr	r3, [pc, #504]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b0a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b0c:	4b7d      	ldr	r3, [pc, #500]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b0e:	2180      	movs	r1, #128	; 0x80
 8002b10:	0249      	lsls	r1, r1, #9
 8002b12:	430a      	orrs	r2, r1
 8002b14:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b16:	4b7b      	ldr	r3, [pc, #492]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b18:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b1a:	4b7a      	ldr	r3, [pc, #488]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b1c:	497c      	ldr	r1, [pc, #496]	; (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8002b1e:	400a      	ands	r2, r1
 8002b20:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002b22:	4b78      	ldr	r3, [pc, #480]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b24:	697a      	ldr	r2, [r7, #20]
 8002b26:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	d016      	beq.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b30:	f7fe fb4e 	bl	80011d0 <HAL_GetTick>
 8002b34:	0003      	movs	r3, r0
 8002b36:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b38:	e00c      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b3a:	f7fe fb49 	bl	80011d0 <HAL_GetTick>
 8002b3e:	0002      	movs	r2, r0
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	4a73      	ldr	r2, [pc, #460]	; (8002d14 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d904      	bls.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002b4a:	2313      	movs	r3, #19
 8002b4c:	18fb      	adds	r3, r7, r3
 8002b4e:	2203      	movs	r2, #3
 8002b50:	701a      	strb	r2, [r3, #0]
            break;
 8002b52:	e004      	b.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b54:	4b6b      	ldr	r3, [pc, #428]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b58:	2202      	movs	r2, #2
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	d0ed      	beq.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002b5e:	2313      	movs	r3, #19
 8002b60:	18fb      	adds	r3, r7, r3
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d10a      	bne.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b68:	4b66      	ldr	r3, [pc, #408]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b6c:	4a67      	ldr	r2, [pc, #412]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002b6e:	4013      	ands	r3, r2
 8002b70:	0019      	movs	r1, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b76:	4b63      	ldr	r3, [pc, #396]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b7c:	e00c      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b7e:	2312      	movs	r3, #18
 8002b80:	18fb      	adds	r3, r7, r3
 8002b82:	2213      	movs	r2, #19
 8002b84:	18ba      	adds	r2, r7, r2
 8002b86:	7812      	ldrb	r2, [r2, #0]
 8002b88:	701a      	strb	r2, [r3, #0]
 8002b8a:	e005      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b8c:	2312      	movs	r3, #18
 8002b8e:	18fb      	adds	r3, r7, r3
 8002b90:	2213      	movs	r2, #19
 8002b92:	18ba      	adds	r2, r7, r2
 8002b94:	7812      	ldrb	r2, [r2, #0]
 8002b96:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b98:	2311      	movs	r3, #17
 8002b9a:	18fb      	adds	r3, r7, r3
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d105      	bne.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ba2:	4b58      	ldr	r3, [pc, #352]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ba4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ba6:	4b57      	ldr	r3, [pc, #348]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ba8:	495b      	ldr	r1, [pc, #364]	; (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8002baa:	400a      	ands	r2, r1
 8002bac:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	d009      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bb8:	4b52      	ldr	r3, [pc, #328]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002bba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bbc:	2203      	movs	r2, #3
 8002bbe:	4393      	bics	r3, r2
 8002bc0:	0019      	movs	r1, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685a      	ldr	r2, [r3, #4]
 8002bc6:	4b4f      	ldr	r3, [pc, #316]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2210      	movs	r2, #16
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	d009      	beq.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002bd6:	4b4b      	ldr	r3, [pc, #300]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002bd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bda:	4a50      	ldr	r2, [pc, #320]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8002bdc:	4013      	ands	r3, r2
 8002bde:	0019      	movs	r1, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	4b47      	ldr	r3, [pc, #284]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002be6:	430a      	orrs	r2, r1
 8002be8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	2380      	movs	r3, #128	; 0x80
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	d009      	beq.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bf6:	4b43      	ldr	r3, [pc, #268]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bfa:	4a49      	ldr	r2, [pc, #292]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	0019      	movs	r1, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	695a      	ldr	r2, [r3, #20]
 8002c04:	4b3f      	ldr	r3, [pc, #252]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c06:	430a      	orrs	r2, r1
 8002c08:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	2380      	movs	r3, #128	; 0x80
 8002c10:	00db      	lsls	r3, r3, #3
 8002c12:	4013      	ands	r3, r2
 8002c14:	d009      	beq.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c16:	4b3b      	ldr	r3, [pc, #236]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c1a:	4a42      	ldr	r2, [pc, #264]	; (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	0019      	movs	r1, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	699a      	ldr	r2, [r3, #24]
 8002c24:	4b37      	ldr	r3, [pc, #220]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c26:	430a      	orrs	r2, r1
 8002c28:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2220      	movs	r2, #32
 8002c30:	4013      	ands	r3, r2
 8002c32:	d009      	beq.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c34:	4b33      	ldr	r3, [pc, #204]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c38:	4a3b      	ldr	r2, [pc, #236]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	0019      	movs	r1, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	68da      	ldr	r2, [r3, #12]
 8002c42:	4b30      	ldr	r3, [pc, #192]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c44:	430a      	orrs	r2, r1
 8002c46:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	2380      	movs	r3, #128	; 0x80
 8002c4e:	01db      	lsls	r3, r3, #7
 8002c50:	4013      	ands	r3, r2
 8002c52:	d015      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c54:	4b2b      	ldr	r3, [pc, #172]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	0899      	lsrs	r1, r3, #2
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	69da      	ldr	r2, [r3, #28]
 8002c60:	4b28      	ldr	r3, [pc, #160]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c62:	430a      	orrs	r2, r1
 8002c64:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	69da      	ldr	r2, [r3, #28]
 8002c6a:	2380      	movs	r3, #128	; 0x80
 8002c6c:	05db      	lsls	r3, r3, #23
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d106      	bne.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002c72:	4b24      	ldr	r3, [pc, #144]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c74:	68da      	ldr	r2, [r3, #12]
 8002c76:	4b23      	ldr	r3, [pc, #140]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c78:	2180      	movs	r1, #128	; 0x80
 8002c7a:	0249      	lsls	r1, r1, #9
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	2380      	movs	r3, #128	; 0x80
 8002c86:	039b      	lsls	r3, r3, #14
 8002c88:	4013      	ands	r3, r2
 8002c8a:	d016      	beq.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002c8c:	4b1d      	ldr	r3, [pc, #116]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c90:	4a26      	ldr	r2, [pc, #152]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002c92:	4013      	ands	r3, r2
 8002c94:	0019      	movs	r1, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a1a      	ldr	r2, [r3, #32]
 8002c9a:	4b1a      	ldr	r3, [pc, #104]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a1a      	ldr	r2, [r3, #32]
 8002ca4:	2380      	movs	r3, #128	; 0x80
 8002ca6:	03db      	lsls	r3, r3, #15
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d106      	bne.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002cac:	4b15      	ldr	r3, [pc, #84]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cae:	68da      	ldr	r2, [r3, #12]
 8002cb0:	4b14      	ldr	r3, [pc, #80]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cb2:	2180      	movs	r1, #128	; 0x80
 8002cb4:	0449      	lsls	r1, r1, #17
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	2380      	movs	r3, #128	; 0x80
 8002cc0:	011b      	lsls	r3, r3, #4
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	d016      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002cc6:	4b0f      	ldr	r3, [pc, #60]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cca:	4a19      	ldr	r2, [pc, #100]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002ccc:	4013      	ands	r3, r2
 8002cce:	0019      	movs	r1, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	691a      	ldr	r2, [r3, #16]
 8002cd4:	4b0b      	ldr	r3, [pc, #44]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	691a      	ldr	r2, [r3, #16]
 8002cde:	2380      	movs	r3, #128	; 0x80
 8002ce0:	01db      	lsls	r3, r3, #7
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d106      	bne.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002ce6:	4b07      	ldr	r3, [pc, #28]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ce8:	68da      	ldr	r2, [r3, #12]
 8002cea:	4b06      	ldr	r3, [pc, #24]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002cec:	2180      	movs	r1, #128	; 0x80
 8002cee:	0249      	lsls	r1, r1, #9
 8002cf0:	430a      	orrs	r2, r1
 8002cf2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002cf4:	2312      	movs	r3, #18
 8002cf6:	18fb      	adds	r3, r7, r3
 8002cf8:	781b      	ldrb	r3, [r3, #0]
}
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	b006      	add	sp, #24
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	46c0      	nop			; (mov r8, r8)
 8002d04:	40021000 	.word	0x40021000
 8002d08:	40007000 	.word	0x40007000
 8002d0c:	fffffcff 	.word	0xfffffcff
 8002d10:	fffeffff 	.word	0xfffeffff
 8002d14:	00001388 	.word	0x00001388
 8002d18:	efffffff 	.word	0xefffffff
 8002d1c:	fffff3ff 	.word	0xfffff3ff
 8002d20:	fff3ffff 	.word	0xfff3ffff
 8002d24:	ffcfffff 	.word	0xffcfffff
 8002d28:	ffffcfff 	.word	0xffffcfff
 8002d2c:	ffbfffff 	.word	0xffbfffff
 8002d30:	ffff3fff 	.word	0xffff3fff

08002d34 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002d34:	b5b0      	push	{r4, r5, r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d3c:	230f      	movs	r3, #15
 8002d3e:	18fb      	adds	r3, r7, r3
 8002d40:	2201      	movs	r2, #1
 8002d42:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d100      	bne.n	8002d4c <HAL_RTC_Init+0x18>
 8002d4a:	e08c      	b.n	8002e66 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2229      	movs	r2, #41	; 0x29
 8002d50:	5c9b      	ldrb	r3, [r3, r2]
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d10b      	bne.n	8002d70 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2228      	movs	r2, #40	; 0x28
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2288      	movs	r2, #136	; 0x88
 8002d64:	0212      	lsls	r2, r2, #8
 8002d66:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	f7fe f80c 	bl	8000d88 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2229      	movs	r2, #41	; 0x29
 8002d74:	2102      	movs	r1, #2
 8002d76:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	2210      	movs	r2, #16
 8002d80:	4013      	ands	r3, r2
 8002d82:	2b10      	cmp	r3, #16
 8002d84:	d062      	beq.n	8002e4c <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	22ca      	movs	r2, #202	; 0xca
 8002d8c:	625a      	str	r2, [r3, #36]	; 0x24
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2253      	movs	r2, #83	; 0x53
 8002d94:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002d96:	250f      	movs	r5, #15
 8002d98:	197c      	adds	r4, r7, r5
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f000 fcba 	bl	8003716 <RTC_EnterInitMode>
 8002da2:	0003      	movs	r3, r0
 8002da4:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8002da6:	0028      	movs	r0, r5
 8002da8:	183b      	adds	r3, r7, r0
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d12c      	bne.n	8002e0a <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	699a      	ldr	r2, [r3, #24]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	492e      	ldr	r1, [pc, #184]	; (8002e74 <HAL_RTC_Init+0x140>)
 8002dbc:	400a      	ands	r2, r1
 8002dbe:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6999      	ldr	r1, [r3, #24]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	695b      	ldr	r3, [r3, #20]
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	69db      	ldr	r3, [r3, #28]
 8002dd4:	431a      	orrs	r2, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	6912      	ldr	r2, [r2, #16]
 8002de6:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	6919      	ldr	r1, [r3, #16]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	041a      	lsls	r2, r3, #16
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002dfc:	183c      	adds	r4, r7, r0
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	0018      	movs	r0, r3
 8002e02:	f000 fccb 	bl	800379c <RTC_ExitInitMode>
 8002e06:	0003      	movs	r3, r0
 8002e08:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8002e0a:	230f      	movs	r3, #15
 8002e0c:	18fb      	adds	r3, r7, r3
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d116      	bne.n	8002e42 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	699a      	ldr	r2, [r3, #24]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	00d2      	lsls	r2, r2, #3
 8002e20:	08d2      	lsrs	r2, r2, #3
 8002e22:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6999      	ldr	r1, [r3, #24]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a1b      	ldr	r3, [r3, #32]
 8002e32:	431a      	orrs	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	699b      	ldr	r3, [r3, #24]
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	22ff      	movs	r2, #255	; 0xff
 8002e48:	625a      	str	r2, [r3, #36]	; 0x24
 8002e4a:	e003      	b.n	8002e54 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8002e4c:	230f      	movs	r3, #15
 8002e4e:	18fb      	adds	r3, r7, r3
 8002e50:	2200      	movs	r2, #0
 8002e52:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8002e54:	230f      	movs	r3, #15
 8002e56:	18fb      	adds	r3, r7, r3
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d103      	bne.n	8002e66 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2229      	movs	r2, #41	; 0x29
 8002e62:	2101      	movs	r1, #1
 8002e64:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8002e66:	230f      	movs	r3, #15
 8002e68:	18fb      	adds	r3, r7, r3
 8002e6a:	781b      	ldrb	r3, [r3, #0]
}
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b004      	add	sp, #16
 8002e72:	bdb0      	pop	{r4, r5, r7, pc}
 8002e74:	fb8fffbf 	.word	0xfb8fffbf

08002e78 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002e78:	b5b0      	push	{r4, r5, r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2228      	movs	r2, #40	; 0x28
 8002e88:	5c9b      	ldrb	r3, [r3, r2]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d101      	bne.n	8002e92 <HAL_RTC_SetTime+0x1a>
 8002e8e:	2302      	movs	r3, #2
 8002e90:	e092      	b.n	8002fb8 <HAL_RTC_SetTime+0x140>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2228      	movs	r2, #40	; 0x28
 8002e96:	2101      	movs	r1, #1
 8002e98:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2229      	movs	r2, #41	; 0x29
 8002e9e:	2102      	movs	r1, #2
 8002ea0:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	22ca      	movs	r2, #202	; 0xca
 8002ea8:	625a      	str	r2, [r3, #36]	; 0x24
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2253      	movs	r2, #83	; 0x53
 8002eb0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002eb2:	2513      	movs	r5, #19
 8002eb4:	197c      	adds	r4, r7, r5
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f000 fc2c 	bl	8003716 <RTC_EnterInitMode>
 8002ebe:	0003      	movs	r3, r0
 8002ec0:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8002ec2:	197b      	adds	r3, r7, r5
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d162      	bne.n	8002f90 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d125      	bne.n	8002f1c <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	2240      	movs	r2, #64	; 0x40
 8002ed8:	4013      	ands	r3, r2
 8002eda:	d102      	bne.n	8002ee2 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f000 fc9c 	bl	8003824 <RTC_ByteToBcd2>
 8002eec:	0003      	movs	r3, r0
 8002eee:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	785b      	ldrb	r3, [r3, #1]
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	f000 fc95 	bl	8003824 <RTC_ByteToBcd2>
 8002efa:	0003      	movs	r3, r0
 8002efc:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002efe:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	789b      	ldrb	r3, [r3, #2]
 8002f04:	0018      	movs	r0, r3
 8002f06:	f000 fc8d 	bl	8003824 <RTC_ByteToBcd2>
 8002f0a:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f0c:	0022      	movs	r2, r4
 8002f0e:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	78db      	ldrb	r3, [r3, #3]
 8002f14:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f16:	4313      	orrs	r3, r2
 8002f18:	617b      	str	r3, [r7, #20]
 8002f1a:	e017      	b.n	8002f4c <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	2240      	movs	r2, #64	; 0x40
 8002f24:	4013      	ands	r3, r2
 8002f26:	d102      	bne.n	8002f2e <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	785b      	ldrb	r3, [r3, #1]
 8002f38:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f3a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002f3c:	68ba      	ldr	r2, [r7, #8]
 8002f3e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f40:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	78db      	ldrb	r3, [r3, #3]
 8002f46:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	697a      	ldr	r2, [r7, #20]
 8002f52:	491b      	ldr	r1, [pc, #108]	; (8002fc0 <HAL_RTC_SetTime+0x148>)
 8002f54:	400a      	ands	r2, r1
 8002f56:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	699a      	ldr	r2, [r3, #24]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4918      	ldr	r1, [pc, #96]	; (8002fc4 <HAL_RTC_SetTime+0x14c>)
 8002f64:	400a      	ands	r2, r1
 8002f66:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6999      	ldr	r1, [r3, #24]
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	68da      	ldr	r2, [r3, #12]
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	691b      	ldr	r3, [r3, #16]
 8002f76:	431a      	orrs	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002f80:	2313      	movs	r3, #19
 8002f82:	18fc      	adds	r4, r7, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	0018      	movs	r0, r3
 8002f88:	f000 fc08 	bl	800379c <RTC_ExitInitMode>
 8002f8c:	0003      	movs	r3, r0
 8002f8e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	22ff      	movs	r2, #255	; 0xff
 8002f96:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8002f98:	2313      	movs	r3, #19
 8002f9a:	18fb      	adds	r3, r7, r3
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d103      	bne.n	8002faa <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2229      	movs	r2, #41	; 0x29
 8002fa6:	2101      	movs	r1, #1
 8002fa8:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2228      	movs	r2, #40	; 0x28
 8002fae:	2100      	movs	r1, #0
 8002fb0:	5499      	strb	r1, [r3, r2]

  return status;
 8002fb2:	2313      	movs	r3, #19
 8002fb4:	18fb      	adds	r3, r7, r3
 8002fb6:	781b      	ldrb	r3, [r3, #0]
}
 8002fb8:	0018      	movs	r0, r3
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	b006      	add	sp, #24
 8002fbe:	bdb0      	pop	{r4, r5, r7, pc}
 8002fc0:	007f7f7f 	.word	0x007f7f7f
 8002fc4:	fffbffff 	.word	0xfffbffff

08002fc8 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	689a      	ldr	r2, [r3, #8]
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	045b      	lsls	r3, r3, #17
 8002fe6:	0c5a      	lsrs	r2, r3, #17
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a22      	ldr	r2, [pc, #136]	; (800307c <HAL_RTC_GetTime+0xb4>)
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	0c1b      	lsrs	r3, r3, #16
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	223f      	movs	r2, #63	; 0x3f
 8003000:	4013      	ands	r3, r2
 8003002:	b2da      	uxtb	r2, r3
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	0a1b      	lsrs	r3, r3, #8
 800300c:	b2db      	uxtb	r3, r3
 800300e:	227f      	movs	r2, #127	; 0x7f
 8003010:	4013      	ands	r3, r2
 8003012:	b2da      	uxtb	r2, r3
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	b2db      	uxtb	r3, r3
 800301c:	227f      	movs	r2, #127	; 0x7f
 800301e:	4013      	ands	r3, r2
 8003020:	b2da      	uxtb	r2, r3
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	0d9b      	lsrs	r3, r3, #22
 800302a:	b2db      	uxtb	r3, r3
 800302c:	2201      	movs	r2, #1
 800302e:	4013      	ands	r3, r2
 8003030:	b2da      	uxtb	r2, r3
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d11a      	bne.n	8003072 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	0018      	movs	r0, r3
 8003042:	f000 fc17 	bl	8003874 <RTC_Bcd2ToByte>
 8003046:	0003      	movs	r3, r0
 8003048:	001a      	movs	r2, r3
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	785b      	ldrb	r3, [r3, #1]
 8003052:	0018      	movs	r0, r3
 8003054:	f000 fc0e 	bl	8003874 <RTC_Bcd2ToByte>
 8003058:	0003      	movs	r3, r0
 800305a:	001a      	movs	r2, r3
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	789b      	ldrb	r3, [r3, #2]
 8003064:	0018      	movs	r0, r3
 8003066:	f000 fc05 	bl	8003874 <RTC_Bcd2ToByte>
 800306a:	0003      	movs	r3, r0
 800306c:	001a      	movs	r2, r3
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003072:	2300      	movs	r3, #0
}
 8003074:	0018      	movs	r0, r3
 8003076:	46bd      	mov	sp, r7
 8003078:	b006      	add	sp, #24
 800307a:	bd80      	pop	{r7, pc}
 800307c:	007f7f7f 	.word	0x007f7f7f

08003080 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003080:	b5b0      	push	{r4, r5, r7, lr}
 8003082:	b086      	sub	sp, #24
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2228      	movs	r2, #40	; 0x28
 8003090:	5c9b      	ldrb	r3, [r3, r2]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d101      	bne.n	800309a <HAL_RTC_SetDate+0x1a>
 8003096:	2302      	movs	r3, #2
 8003098:	e07e      	b.n	8003198 <HAL_RTC_SetDate+0x118>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2228      	movs	r2, #40	; 0x28
 800309e:	2101      	movs	r1, #1
 80030a0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2229      	movs	r2, #41	; 0x29
 80030a6:	2102      	movs	r1, #2
 80030a8:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d10e      	bne.n	80030ce <HAL_RTC_SetDate+0x4e>
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	785b      	ldrb	r3, [r3, #1]
 80030b4:	001a      	movs	r2, r3
 80030b6:	2310      	movs	r3, #16
 80030b8:	4013      	ands	r3, r2
 80030ba:	d008      	beq.n	80030ce <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	785b      	ldrb	r3, [r3, #1]
 80030c0:	2210      	movs	r2, #16
 80030c2:	4393      	bics	r3, r2
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	330a      	adds	r3, #10
 80030c8:	b2da      	uxtb	r2, r3
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d11c      	bne.n	800310e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	78db      	ldrb	r3, [r3, #3]
 80030d8:	0018      	movs	r0, r3
 80030da:	f000 fba3 	bl	8003824 <RTC_ByteToBcd2>
 80030de:	0003      	movs	r3, r0
 80030e0:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	785b      	ldrb	r3, [r3, #1]
 80030e6:	0018      	movs	r0, r3
 80030e8:	f000 fb9c 	bl	8003824 <RTC_ByteToBcd2>
 80030ec:	0003      	movs	r3, r0
 80030ee:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80030f0:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	789b      	ldrb	r3, [r3, #2]
 80030f6:	0018      	movs	r0, r3
 80030f8:	f000 fb94 	bl	8003824 <RTC_ByteToBcd2>
 80030fc:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80030fe:	0022      	movs	r2, r4
 8003100:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003108:	4313      	orrs	r3, r2
 800310a:	617b      	str	r3, [r7, #20]
 800310c:	e00e      	b.n	800312c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	78db      	ldrb	r3, [r3, #3]
 8003112:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	785b      	ldrb	r3, [r3, #1]
 8003118:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800311a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 800311c:	68ba      	ldr	r2, [r7, #8]
 800311e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003120:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003128:	4313      	orrs	r3, r2
 800312a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	22ca      	movs	r2, #202	; 0xca
 8003132:	625a      	str	r2, [r3, #36]	; 0x24
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2253      	movs	r2, #83	; 0x53
 800313a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800313c:	2513      	movs	r5, #19
 800313e:	197c      	adds	r4, r7, r5
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	0018      	movs	r0, r3
 8003144:	f000 fae7 	bl	8003716 <RTC_EnterInitMode>
 8003148:	0003      	movs	r3, r0
 800314a:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800314c:	0028      	movs	r0, r5
 800314e:	183b      	adds	r3, r7, r0
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d10c      	bne.n	8003170 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	697a      	ldr	r2, [r7, #20]
 800315c:	4910      	ldr	r1, [pc, #64]	; (80031a0 <HAL_RTC_SetDate+0x120>)
 800315e:	400a      	ands	r2, r1
 8003160:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003162:	183c      	adds	r4, r7, r0
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	0018      	movs	r0, r3
 8003168:	f000 fb18 	bl	800379c <RTC_ExitInitMode>
 800316c:	0003      	movs	r3, r0
 800316e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	22ff      	movs	r2, #255	; 0xff
 8003176:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8003178:	2313      	movs	r3, #19
 800317a:	18fb      	adds	r3, r7, r3
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d103      	bne.n	800318a <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2229      	movs	r2, #41	; 0x29
 8003186:	2101      	movs	r1, #1
 8003188:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2228      	movs	r2, #40	; 0x28
 800318e:	2100      	movs	r1, #0
 8003190:	5499      	strb	r1, [r3, r2]

  return status;
 8003192:	2313      	movs	r3, #19
 8003194:	18fb      	adds	r3, r7, r3
 8003196:	781b      	ldrb	r3, [r3, #0]
}
 8003198:	0018      	movs	r0, r3
 800319a:	46bd      	mov	sp, r7
 800319c:	b006      	add	sp, #24
 800319e:	bdb0      	pop	{r4, r5, r7, pc}
 80031a0:	00ffff3f 	.word	0x00ffff3f

080031a4 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	4a21      	ldr	r2, [pc, #132]	; (800323c <HAL_RTC_GetDate+0x98>)
 80031b8:	4013      	ands	r3, r2
 80031ba:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	0c1b      	lsrs	r3, r3, #16
 80031c0:	b2da      	uxtb	r2, r3
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	0a1b      	lsrs	r3, r3, #8
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	221f      	movs	r2, #31
 80031ce:	4013      	ands	r3, r2
 80031d0:	b2da      	uxtb	r2, r3
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	223f      	movs	r2, #63	; 0x3f
 80031dc:	4013      	ands	r3, r2
 80031de:	b2da      	uxtb	r2, r3
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	0b5b      	lsrs	r3, r3, #13
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2207      	movs	r2, #7
 80031ec:	4013      	ands	r3, r2
 80031ee:	b2da      	uxtb	r2, r3
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d11a      	bne.n	8003230 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	78db      	ldrb	r3, [r3, #3]
 80031fe:	0018      	movs	r0, r3
 8003200:	f000 fb38 	bl	8003874 <RTC_Bcd2ToByte>
 8003204:	0003      	movs	r3, r0
 8003206:	001a      	movs	r2, r3
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	785b      	ldrb	r3, [r3, #1]
 8003210:	0018      	movs	r0, r3
 8003212:	f000 fb2f 	bl	8003874 <RTC_Bcd2ToByte>
 8003216:	0003      	movs	r3, r0
 8003218:	001a      	movs	r2, r3
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	789b      	ldrb	r3, [r3, #2]
 8003222:	0018      	movs	r0, r3
 8003224:	f000 fb26 	bl	8003874 <RTC_Bcd2ToByte>
 8003228:	0003      	movs	r3, r0
 800322a:	001a      	movs	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	0018      	movs	r0, r3
 8003234:	46bd      	mov	sp, r7
 8003236:	b006      	add	sp, #24
 8003238:	bd80      	pop	{r7, pc}
 800323a:	46c0      	nop			; (mov r8, r8)
 800323c:	00ffff3f 	.word	0x00ffff3f

08003240 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003240:	b590      	push	{r4, r7, lr}
 8003242:	b089      	sub	sp, #36	; 0x24
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2228      	movs	r2, #40	; 0x28
 8003250:	5c9b      	ldrb	r3, [r3, r2]
 8003252:	2b01      	cmp	r3, #1
 8003254:	d101      	bne.n	800325a <HAL_RTC_SetAlarm_IT+0x1a>
 8003256:	2302      	movs	r3, #2
 8003258:	e127      	b.n	80034aa <HAL_RTC_SetAlarm_IT+0x26a>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2228      	movs	r2, #40	; 0x28
 800325e:	2101      	movs	r1, #1
 8003260:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2229      	movs	r2, #41	; 0x29
 8003266:	2102      	movs	r1, #2
 8003268:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d136      	bne.n	80032de <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	699b      	ldr	r3, [r3, #24]
 8003276:	2240      	movs	r2, #64	; 0x40
 8003278:	4013      	ands	r3, r2
 800327a:	d102      	bne.n	8003282 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2200      	movs	r2, #0
 8003280:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	0018      	movs	r0, r3
 8003288:	f000 facc 	bl	8003824 <RTC_ByteToBcd2>
 800328c:	0003      	movs	r3, r0
 800328e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	785b      	ldrb	r3, [r3, #1]
 8003294:	0018      	movs	r0, r3
 8003296:	f000 fac5 	bl	8003824 <RTC_ByteToBcd2>
 800329a:	0003      	movs	r3, r0
 800329c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800329e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	789b      	ldrb	r3, [r3, #2]
 80032a4:	0018      	movs	r0, r3
 80032a6:	f000 fabd 	bl	8003824 <RTC_ByteToBcd2>
 80032aa:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80032ac:	0022      	movs	r2, r4
 80032ae:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	78db      	ldrb	r3, [r3, #3]
 80032b4:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80032b6:	431a      	orrs	r2, r3
 80032b8:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	2220      	movs	r2, #32
 80032be:	5c9b      	ldrb	r3, [r3, r2]
 80032c0:	0018      	movs	r0, r3
 80032c2:	f000 faaf 	bl	8003824 <RTC_ByteToBcd2>
 80032c6:	0003      	movs	r3, r0
 80032c8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80032ca:	0022      	movs	r2, r4
 80032cc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80032d2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80032d8:	4313      	orrs	r3, r2
 80032da:	61fb      	str	r3, [r7, #28]
 80032dc:	e022      	b.n	8003324 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	699b      	ldr	r3, [r3, #24]
 80032e4:	2240      	movs	r2, #64	; 0x40
 80032e6:	4013      	ands	r3, r2
 80032e8:	d102      	bne.n	80032f0 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	2200      	movs	r2, #0
 80032ee:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	785b      	ldrb	r3, [r3, #1]
 80032fa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80032fc:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003302:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	78db      	ldrb	r3, [r3, #3]
 8003308:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800330a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	2120      	movs	r1, #32
 8003310:	5c5b      	ldrb	r3, [r3, r1]
 8003312:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003314:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800331a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003320:	4313      	orrs	r3, r2
 8003322:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	4313      	orrs	r3, r2
 800332e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	22ca      	movs	r2, #202	; 0xca
 8003336:	625a      	str	r2, [r3, #36]	; 0x24
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2253      	movs	r2, #83	; 0x53
 800333e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003344:	2380      	movs	r3, #128	; 0x80
 8003346:	005b      	lsls	r3, r3, #1
 8003348:	429a      	cmp	r2, r3
 800334a:	d14c      	bne.n	80033e6 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	699a      	ldr	r2, [r3, #24]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4957      	ldr	r1, [pc, #348]	; (80034b4 <HAL_RTC_SetAlarm_IT+0x274>)
 8003358:	400a      	ands	r2, r1
 800335a:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2101      	movs	r1, #1
 8003368:	430a      	orrs	r2, r1
 800336a:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 800336c:	f7fd ff30 	bl	80011d0 <HAL_GetTick>
 8003370:	0003      	movs	r3, r0
 8003372:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003374:	e016      	b.n	80033a4 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003376:	f7fd ff2b 	bl	80011d0 <HAL_GetTick>
 800337a:	0002      	movs	r2, r0
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	1ad2      	subs	r2, r2, r3
 8003380:	23fa      	movs	r3, #250	; 0xfa
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	429a      	cmp	r2, r3
 8003386:	d90d      	bls.n	80033a4 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	22ff      	movs	r2, #255	; 0xff
 800338e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2229      	movs	r2, #41	; 0x29
 8003394:	2103      	movs	r1, #3
 8003396:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2228      	movs	r2, #40	; 0x28
 800339c:	2100      	movs	r1, #0
 800339e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e082      	b.n	80034aa <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	2201      	movs	r2, #1
 80033ac:	4013      	ands	r3, r2
 80033ae:	d0e2      	beq.n	8003376 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	69fa      	ldr	r2, [r7, #28]
 80033b6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	69ba      	ldr	r2, [r7, #24]
 80033be:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	699a      	ldr	r2, [r3, #24]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2180      	movs	r1, #128	; 0x80
 80033cc:	0049      	lsls	r1, r1, #1
 80033ce:	430a      	orrs	r2, r1
 80033d0:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	699a      	ldr	r2, [r3, #24]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2180      	movs	r1, #128	; 0x80
 80033de:	0149      	lsls	r1, r1, #5
 80033e0:	430a      	orrs	r2, r1
 80033e2:	619a      	str	r2, [r3, #24]
 80033e4:	e04b      	b.n	800347e <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	699a      	ldr	r2, [r3, #24]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4931      	ldr	r1, [pc, #196]	; (80034b8 <HAL_RTC_SetAlarm_IT+0x278>)
 80033f2:	400a      	ands	r2, r1
 80033f4:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2102      	movs	r1, #2
 8003402:	430a      	orrs	r2, r1
 8003404:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8003406:	f7fd fee3 	bl	80011d0 <HAL_GetTick>
 800340a:	0003      	movs	r3, r0
 800340c:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800340e:	e016      	b.n	800343e <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003410:	f7fd fede 	bl	80011d0 <HAL_GetTick>
 8003414:	0002      	movs	r2, r0
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	1ad2      	subs	r2, r2, r3
 800341a:	23fa      	movs	r3, #250	; 0xfa
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	429a      	cmp	r2, r3
 8003420:	d90d      	bls.n	800343e <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	22ff      	movs	r2, #255	; 0xff
 8003428:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2229      	movs	r2, #41	; 0x29
 800342e:	2103      	movs	r1, #3
 8003430:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2228      	movs	r2, #40	; 0x28
 8003436:	2100      	movs	r1, #0
 8003438:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e035      	b.n	80034aa <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	2202      	movs	r2, #2
 8003446:	4013      	ands	r3, r2
 8003448:	d0e2      	beq.n	8003410 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	69fa      	ldr	r2, [r7, #28]
 8003450:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	69ba      	ldr	r2, [r7, #24]
 8003458:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	699a      	ldr	r2, [r3, #24]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2180      	movs	r1, #128	; 0x80
 8003466:	0089      	lsls	r1, r1, #2
 8003468:	430a      	orrs	r2, r1
 800346a:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	699a      	ldr	r2, [r3, #24]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2180      	movs	r1, #128	; 0x80
 8003478:	0189      	lsls	r1, r1, #6
 800347a:	430a      	orrs	r2, r1
 800347c:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800347e:	4a0f      	ldr	r2, [pc, #60]	; (80034bc <HAL_RTC_SetAlarm_IT+0x27c>)
 8003480:	2380      	movs	r3, #128	; 0x80
 8003482:	58d3      	ldr	r3, [r2, r3]
 8003484:	490d      	ldr	r1, [pc, #52]	; (80034bc <HAL_RTC_SetAlarm_IT+0x27c>)
 8003486:	2280      	movs	r2, #128	; 0x80
 8003488:	0312      	lsls	r2, r2, #12
 800348a:	4313      	orrs	r3, r2
 800348c:	2280      	movs	r2, #128	; 0x80
 800348e:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	22ff      	movs	r2, #255	; 0xff
 8003496:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2229      	movs	r2, #41	; 0x29
 800349c:	2101      	movs	r1, #1
 800349e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2228      	movs	r2, #40	; 0x28
 80034a4:	2100      	movs	r1, #0
 80034a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	0018      	movs	r0, r3
 80034ac:	46bd      	mov	sp, r7
 80034ae:	b009      	add	sp, #36	; 0x24
 80034b0:	bd90      	pop	{r4, r7, pc}
 80034b2:	46c0      	nop			; (mov r8, r8)
 80034b4:	fffffeff 	.word	0xfffffeff
 80034b8:	fffffdff 	.word	0xfffffdff
 80034bc:	40021800 	.word	0x40021800

080034c0 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
 80034cc:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	2380      	movs	r3, #128	; 0x80
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d144      	bne.n	8003562 <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	2280      	movs	r2, #128	; 0x80
 80034dc:	0052      	lsls	r2, r2, #1
 80034de:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ee:	045b      	lsls	r3, r3, #17
 80034f0:	0c5b      	lsrs	r3, r3, #17
 80034f2:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	0c1b      	lsrs	r3, r3, #16
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	223f      	movs	r2, #63	; 0x3f
 80034fc:	4013      	ands	r3, r2
 80034fe:	b2da      	uxtb	r2, r3
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	0a1b      	lsrs	r3, r3, #8
 8003508:	b2db      	uxtb	r3, r3
 800350a:	227f      	movs	r2, #127	; 0x7f
 800350c:	4013      	ands	r3, r2
 800350e:	b2da      	uxtb	r2, r3
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	b2db      	uxtb	r3, r3
 8003518:	227f      	movs	r2, #127	; 0x7f
 800351a:	4013      	ands	r3, r2
 800351c:	b2da      	uxtb	r2, r3
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	0d9b      	lsrs	r3, r3, #22
 8003526:	b2db      	uxtb	r3, r3
 8003528:	2201      	movs	r2, #1
 800352a:	4013      	ands	r3, r2
 800352c:	b2da      	uxtb	r2, r3
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	0e1b      	lsrs	r3, r3, #24
 800353c:	b2db      	uxtb	r3, r3
 800353e:	223f      	movs	r2, #63	; 0x3f
 8003540:	4013      	ands	r3, r2
 8003542:	b2d9      	uxtb	r1, r3
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	2220      	movs	r2, #32
 8003548:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 800354a:	697a      	ldr	r2, [r7, #20]
 800354c:	2380      	movs	r3, #128	; 0x80
 800354e:	05db      	lsls	r3, r3, #23
 8003550:	401a      	ands	r2, r3
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	4a3b      	ldr	r2, [pc, #236]	; (8003648 <HAL_RTC_GetAlarm+0x188>)
 800355a:	401a      	ands	r2, r3
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	615a      	str	r2, [r3, #20]
 8003560:	e043      	b.n	80035ea <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	2280      	movs	r2, #128	; 0x80
 8003566:	0092      	lsls	r2, r2, #2
 8003568:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003570:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003578:	045b      	lsls	r3, r3, #17
 800357a:	0c5b      	lsrs	r3, r3, #17
 800357c:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	0c1b      	lsrs	r3, r3, #16
 8003582:	b2db      	uxtb	r3, r3
 8003584:	223f      	movs	r2, #63	; 0x3f
 8003586:	4013      	ands	r3, r2
 8003588:	b2da      	uxtb	r2, r3
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	0a1b      	lsrs	r3, r3, #8
 8003592:	b2db      	uxtb	r3, r3
 8003594:	227f      	movs	r2, #127	; 0x7f
 8003596:	4013      	ands	r3, r2
 8003598:	b2da      	uxtb	r2, r3
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	227f      	movs	r2, #127	; 0x7f
 80035a4:	4013      	ands	r3, r2
 80035a6:	b2da      	uxtb	r2, r3
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	0d9b      	lsrs	r3, r3, #22
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2201      	movs	r2, #1
 80035b4:	4013      	ands	r3, r2
 80035b6:	b2da      	uxtb	r2, r3
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	0e1b      	lsrs	r3, r3, #24
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	223f      	movs	r2, #63	; 0x3f
 80035ca:	4013      	ands	r3, r2
 80035cc:	b2d9      	uxtb	r1, r3
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	2220      	movs	r2, #32
 80035d2:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	2380      	movs	r3, #128	; 0x80
 80035d8:	05db      	lsls	r3, r3, #23
 80035da:	401a      	ands	r2, r3
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	4a19      	ldr	r2, [pc, #100]	; (8003648 <HAL_RTC_GetAlarm+0x188>)
 80035e4:	401a      	ands	r2, r3
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d125      	bne.n	800363c <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	0018      	movs	r0, r3
 80035f6:	f000 f93d 	bl	8003874 <RTC_Bcd2ToByte>
 80035fa:	0003      	movs	r3, r0
 80035fc:	001a      	movs	r2, r3
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	785b      	ldrb	r3, [r3, #1]
 8003606:	0018      	movs	r0, r3
 8003608:	f000 f934 	bl	8003874 <RTC_Bcd2ToByte>
 800360c:	0003      	movs	r3, r0
 800360e:	001a      	movs	r2, r3
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	789b      	ldrb	r3, [r3, #2]
 8003618:	0018      	movs	r0, r3
 800361a:	f000 f92b 	bl	8003874 <RTC_Bcd2ToByte>
 800361e:	0003      	movs	r3, r0
 8003620:	001a      	movs	r2, r3
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	2220      	movs	r2, #32
 800362a:	5c9b      	ldrb	r3, [r3, r2]
 800362c:	0018      	movs	r0, r3
 800362e:	f000 f921 	bl	8003874 <RTC_Bcd2ToByte>
 8003632:	0003      	movs	r3, r0
 8003634:	0019      	movs	r1, r3
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	2220      	movs	r2, #32
 800363a:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	0018      	movs	r0, r3
 8003640:	46bd      	mov	sp, r7
 8003642:	b006      	add	sp, #24
 8003644:	bd80      	pop	{r7, pc}
 8003646:	46c0      	nop			; (mov r8, r8)
 8003648:	80808080 	.word	0x80808080

0800364c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699a      	ldr	r2, [r3, #24]
 800365a:	2380      	movs	r3, #128	; 0x80
 800365c:	015b      	lsls	r3, r3, #5
 800365e:	4013      	ands	r3, r2
 8003660:	d011      	beq.n	8003686 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003668:	2201      	movs	r2, #1
 800366a:	4013      	ands	r3, r2
 800366c:	d00b      	beq.n	8003686 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2101      	movs	r1, #1
 800367a:	430a      	orrs	r2, r1
 800367c:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	0018      	movs	r0, r3
 8003682:	f7fd fa19 	bl	8000ab8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	699a      	ldr	r2, [r3, #24]
 800368c:	2380      	movs	r3, #128	; 0x80
 800368e:	019b      	lsls	r3, r3, #6
 8003690:	4013      	ands	r3, r2
 8003692:	d011      	beq.n	80036b8 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800369a:	2202      	movs	r2, #2
 800369c:	4013      	ands	r3, r2
 800369e:	d00b      	beq.n	80036b8 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2102      	movs	r1, #2
 80036ac:	430a      	orrs	r2, r1
 80036ae:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	0018      	movs	r0, r3
 80036b4:	f000 f8fb 	bl	80038ae <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2229      	movs	r2, #41	; 0x29
 80036bc:	2101      	movs	r1, #1
 80036be:	5499      	strb	r1, [r3, r2]
}
 80036c0:	46c0      	nop			; (mov r8, r8)
 80036c2:	46bd      	mov	sp, r7
 80036c4:	b002      	add	sp, #8
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68da      	ldr	r2, [r3, #12]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	21a0      	movs	r1, #160	; 0xa0
 80036dc:	438a      	bics	r2, r1
 80036de:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80036e0:	f7fd fd76 	bl	80011d0 <HAL_GetTick>
 80036e4:	0003      	movs	r3, r0
 80036e6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80036e8:	e00a      	b.n	8003700 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80036ea:	f7fd fd71 	bl	80011d0 <HAL_GetTick>
 80036ee:	0002      	movs	r2, r0
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	1ad2      	subs	r2, r2, r3
 80036f4:	23fa      	movs	r3, #250	; 0xfa
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d901      	bls.n	8003700 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80036fc:	2303      	movs	r3, #3
 80036fe:	e006      	b.n	800370e <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	2220      	movs	r2, #32
 8003708:	4013      	ands	r3, r2
 800370a:	d0ee      	beq.n	80036ea <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	0018      	movs	r0, r3
 8003710:	46bd      	mov	sp, r7
 8003712:	b004      	add	sp, #16
 8003714:	bd80      	pop	{r7, pc}

08003716 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003716:	b580      	push	{r7, lr}
 8003718:	b084      	sub	sp, #16
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800371e:	230f      	movs	r3, #15
 8003720:	18fb      	adds	r3, r7, r3
 8003722:	2200      	movs	r2, #0
 8003724:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	2240      	movs	r2, #64	; 0x40
 800372e:	4013      	ands	r3, r2
 8003730:	d12c      	bne.n	800378c <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	68da      	ldr	r2, [r3, #12]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2180      	movs	r1, #128	; 0x80
 800373e:	430a      	orrs	r2, r1
 8003740:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003742:	f7fd fd45 	bl	80011d0 <HAL_GetTick>
 8003746:	0003      	movs	r3, r0
 8003748:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800374a:	e014      	b.n	8003776 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800374c:	f7fd fd40 	bl	80011d0 <HAL_GetTick>
 8003750:	0002      	movs	r2, r0
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	1ad2      	subs	r2, r2, r3
 8003756:	200f      	movs	r0, #15
 8003758:	183b      	adds	r3, r7, r0
 800375a:	1839      	adds	r1, r7, r0
 800375c:	7809      	ldrb	r1, [r1, #0]
 800375e:	7019      	strb	r1, [r3, #0]
 8003760:	23fa      	movs	r3, #250	; 0xfa
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	429a      	cmp	r2, r3
 8003766:	d906      	bls.n	8003776 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8003768:	183b      	adds	r3, r7, r0
 800376a:	2203      	movs	r2, #3
 800376c:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2229      	movs	r2, #41	; 0x29
 8003772:	2103      	movs	r1, #3
 8003774:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	2240      	movs	r2, #64	; 0x40
 800377e:	4013      	ands	r3, r2
 8003780:	d104      	bne.n	800378c <RTC_EnterInitMode+0x76>
 8003782:	230f      	movs	r3, #15
 8003784:	18fb      	adds	r3, r7, r3
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	2b03      	cmp	r3, #3
 800378a:	d1df      	bne.n	800374c <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800378c:	230f      	movs	r3, #15
 800378e:	18fb      	adds	r3, r7, r3
 8003790:	781b      	ldrb	r3, [r3, #0]
}
 8003792:	0018      	movs	r0, r3
 8003794:	46bd      	mov	sp, r7
 8003796:	b004      	add	sp, #16
 8003798:	bd80      	pop	{r7, pc}
	...

0800379c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800379c:	b590      	push	{r4, r7, lr}
 800379e:	b085      	sub	sp, #20
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037a4:	240f      	movs	r4, #15
 80037a6:	193b      	adds	r3, r7, r4
 80037a8:	2200      	movs	r2, #0
 80037aa:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80037ac:	4b1c      	ldr	r3, [pc, #112]	; (8003820 <RTC_ExitInitMode+0x84>)
 80037ae:	68da      	ldr	r2, [r3, #12]
 80037b0:	4b1b      	ldr	r3, [pc, #108]	; (8003820 <RTC_ExitInitMode+0x84>)
 80037b2:	2180      	movs	r1, #128	; 0x80
 80037b4:	438a      	bics	r2, r1
 80037b6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80037b8:	4b19      	ldr	r3, [pc, #100]	; (8003820 <RTC_ExitInitMode+0x84>)
 80037ba:	699b      	ldr	r3, [r3, #24]
 80037bc:	2220      	movs	r2, #32
 80037be:	4013      	ands	r3, r2
 80037c0:	d10d      	bne.n	80037de <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	0018      	movs	r0, r3
 80037c6:	f7ff ff7f 	bl	80036c8 <HAL_RTC_WaitForSynchro>
 80037ca:	1e03      	subs	r3, r0, #0
 80037cc:	d021      	beq.n	8003812 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2229      	movs	r2, #41	; 0x29
 80037d2:	2103      	movs	r1, #3
 80037d4:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80037d6:	193b      	adds	r3, r7, r4
 80037d8:	2203      	movs	r2, #3
 80037da:	701a      	strb	r2, [r3, #0]
 80037dc:	e019      	b.n	8003812 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80037de:	4b10      	ldr	r3, [pc, #64]	; (8003820 <RTC_ExitInitMode+0x84>)
 80037e0:	699a      	ldr	r2, [r3, #24]
 80037e2:	4b0f      	ldr	r3, [pc, #60]	; (8003820 <RTC_ExitInitMode+0x84>)
 80037e4:	2120      	movs	r1, #32
 80037e6:	438a      	bics	r2, r1
 80037e8:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	0018      	movs	r0, r3
 80037ee:	f7ff ff6b 	bl	80036c8 <HAL_RTC_WaitForSynchro>
 80037f2:	1e03      	subs	r3, r0, #0
 80037f4:	d007      	beq.n	8003806 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2229      	movs	r2, #41	; 0x29
 80037fa:	2103      	movs	r1, #3
 80037fc:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80037fe:	230f      	movs	r3, #15
 8003800:	18fb      	adds	r3, r7, r3
 8003802:	2203      	movs	r2, #3
 8003804:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003806:	4b06      	ldr	r3, [pc, #24]	; (8003820 <RTC_ExitInitMode+0x84>)
 8003808:	699a      	ldr	r2, [r3, #24]
 800380a:	4b05      	ldr	r3, [pc, #20]	; (8003820 <RTC_ExitInitMode+0x84>)
 800380c:	2120      	movs	r1, #32
 800380e:	430a      	orrs	r2, r1
 8003810:	619a      	str	r2, [r3, #24]
  }

  return status;
 8003812:	230f      	movs	r3, #15
 8003814:	18fb      	adds	r3, r7, r3
 8003816:	781b      	ldrb	r3, [r3, #0]
}
 8003818:	0018      	movs	r0, r3
 800381a:	46bd      	mov	sp, r7
 800381c:	b005      	add	sp, #20
 800381e:	bd90      	pop	{r4, r7, pc}
 8003820:	40002800 	.word	0x40002800

08003824 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	0002      	movs	r2, r0
 800382c:	1dfb      	adds	r3, r7, #7
 800382e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8003834:	230b      	movs	r3, #11
 8003836:	18fb      	adds	r3, r7, r3
 8003838:	1dfa      	adds	r2, r7, #7
 800383a:	7812      	ldrb	r2, [r2, #0]
 800383c:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800383e:	e008      	b.n	8003852 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	3301      	adds	r3, #1
 8003844:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8003846:	220b      	movs	r2, #11
 8003848:	18bb      	adds	r3, r7, r2
 800384a:	18ba      	adds	r2, r7, r2
 800384c:	7812      	ldrb	r2, [r2, #0]
 800384e:	3a0a      	subs	r2, #10
 8003850:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8003852:	210b      	movs	r1, #11
 8003854:	187b      	adds	r3, r7, r1
 8003856:	781b      	ldrb	r3, [r3, #0]
 8003858:	2b09      	cmp	r3, #9
 800385a:	d8f1      	bhi.n	8003840 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	b2db      	uxtb	r3, r3
 8003860:	011b      	lsls	r3, r3, #4
 8003862:	b2da      	uxtb	r2, r3
 8003864:	187b      	adds	r3, r7, r1
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	4313      	orrs	r3, r2
 800386a:	b2db      	uxtb	r3, r3
}
 800386c:	0018      	movs	r0, r3
 800386e:	46bd      	mov	sp, r7
 8003870:	b004      	add	sp, #16
 8003872:	bd80      	pop	{r7, pc}

08003874 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	0002      	movs	r2, r0
 800387c:	1dfb      	adds	r3, r7, #7
 800387e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8003880:	1dfb      	adds	r3, r7, #7
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	091b      	lsrs	r3, r3, #4
 8003886:	b2db      	uxtb	r3, r3
 8003888:	001a      	movs	r2, r3
 800388a:	0013      	movs	r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	189b      	adds	r3, r3, r2
 8003890:	005b      	lsls	r3, r3, #1
 8003892:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	b2da      	uxtb	r2, r3
 8003898:	1dfb      	adds	r3, r7, #7
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	210f      	movs	r1, #15
 800389e:	400b      	ands	r3, r1
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	18d3      	adds	r3, r2, r3
 80038a4:	b2db      	uxtb	r3, r3
}
 80038a6:	0018      	movs	r0, r3
 80038a8:	46bd      	mov	sp, r7
 80038aa:	b004      	add	sp, #16
 80038ac:	bd80      	pop	{r7, pc}

080038ae <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80038ae:	b580      	push	{r7, lr}
 80038b0:	b082      	sub	sp, #8
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80038b6:	46c0      	nop			; (mov r8, r8)
 80038b8:	46bd      	mov	sp, r7
 80038ba:	b002      	add	sp, #8
 80038bc:	bd80      	pop	{r7, pc}
	...

080038c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e046      	b.n	8003960 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2288      	movs	r2, #136	; 0x88
 80038d6:	589b      	ldr	r3, [r3, r2]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d107      	bne.n	80038ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2284      	movs	r2, #132	; 0x84
 80038e0:	2100      	movs	r1, #0
 80038e2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	0018      	movs	r0, r3
 80038e8:	f7fd fa94 	bl	8000e14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2288      	movs	r2, #136	; 0x88
 80038f0:	2124      	movs	r1, #36	; 0x24
 80038f2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2101      	movs	r1, #1
 8003900:	438a      	bics	r2, r1
 8003902:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	0018      	movs	r0, r3
 8003908:	f000 f8cc 	bl	8003aa4 <UART_SetConfig>
 800390c:	0003      	movs	r3, r0
 800390e:	2b01      	cmp	r3, #1
 8003910:	d101      	bne.n	8003916 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e024      	b.n	8003960 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800391a:	2b00      	cmp	r3, #0
 800391c:	d003      	beq.n	8003926 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	0018      	movs	r0, r3
 8003922:	f000 fb37 	bl	8003f94 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	490d      	ldr	r1, [pc, #52]	; (8003968 <HAL_UART_Init+0xa8>)
 8003932:	400a      	ands	r2, r1
 8003934:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	689a      	ldr	r2, [r3, #8]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	212a      	movs	r1, #42	; 0x2a
 8003942:	438a      	bics	r2, r1
 8003944:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2101      	movs	r1, #1
 8003952:	430a      	orrs	r2, r1
 8003954:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	0018      	movs	r0, r3
 800395a:	f000 fbcf 	bl	80040fc <UART_CheckIdleState>
 800395e:	0003      	movs	r3, r0
}
 8003960:	0018      	movs	r0, r3
 8003962:	46bd      	mov	sp, r7
 8003964:	b002      	add	sp, #8
 8003966:	bd80      	pop	{r7, pc}
 8003968:	ffffb7ff 	.word	0xffffb7ff

0800396c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b08a      	sub	sp, #40	; 0x28
 8003970:	af02      	add	r7, sp, #8
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	603b      	str	r3, [r7, #0]
 8003978:	1dbb      	adds	r3, r7, #6
 800397a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2288      	movs	r2, #136	; 0x88
 8003980:	589b      	ldr	r3, [r3, r2]
 8003982:	2b20      	cmp	r3, #32
 8003984:	d000      	beq.n	8003988 <HAL_UART_Transmit+0x1c>
 8003986:	e088      	b.n	8003a9a <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d003      	beq.n	8003996 <HAL_UART_Transmit+0x2a>
 800398e:	1dbb      	adds	r3, r7, #6
 8003990:	881b      	ldrh	r3, [r3, #0]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e080      	b.n	8003a9c <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	2380      	movs	r3, #128	; 0x80
 80039a0:	015b      	lsls	r3, r3, #5
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d109      	bne.n	80039ba <HAL_UART_Transmit+0x4e>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d105      	bne.n	80039ba <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	2201      	movs	r2, #1
 80039b2:	4013      	ands	r3, r2
 80039b4:	d001      	beq.n	80039ba <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e070      	b.n	8003a9c <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2290      	movs	r2, #144	; 0x90
 80039be:	2100      	movs	r1, #0
 80039c0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2288      	movs	r2, #136	; 0x88
 80039c6:	2121      	movs	r1, #33	; 0x21
 80039c8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039ca:	f7fd fc01 	bl	80011d0 <HAL_GetTick>
 80039ce:	0003      	movs	r3, r0
 80039d0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	1dba      	adds	r2, r7, #6
 80039d6:	2154      	movs	r1, #84	; 0x54
 80039d8:	8812      	ldrh	r2, [r2, #0]
 80039da:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	1dba      	adds	r2, r7, #6
 80039e0:	2156      	movs	r1, #86	; 0x56
 80039e2:	8812      	ldrh	r2, [r2, #0]
 80039e4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	689a      	ldr	r2, [r3, #8]
 80039ea:	2380      	movs	r3, #128	; 0x80
 80039ec:	015b      	lsls	r3, r3, #5
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d108      	bne.n	8003a04 <HAL_UART_Transmit+0x98>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d104      	bne.n	8003a04 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80039fa:	2300      	movs	r3, #0
 80039fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	61bb      	str	r3, [r7, #24]
 8003a02:	e003      	b.n	8003a0c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a0c:	e02c      	b.n	8003a68 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	9300      	str	r3, [sp, #0]
 8003a16:	0013      	movs	r3, r2
 8003a18:	2200      	movs	r2, #0
 8003a1a:	2180      	movs	r1, #128	; 0x80
 8003a1c:	f000 fbbc 	bl	8004198 <UART_WaitOnFlagUntilTimeout>
 8003a20:	1e03      	subs	r3, r0, #0
 8003a22:	d001      	beq.n	8003a28 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e039      	b.n	8003a9c <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d10b      	bne.n	8003a46 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	881b      	ldrh	r3, [r3, #0]
 8003a32:	001a      	movs	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	05d2      	lsls	r2, r2, #23
 8003a3a:	0dd2      	lsrs	r2, r2, #23
 8003a3c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	3302      	adds	r3, #2
 8003a42:	61bb      	str	r3, [r7, #24]
 8003a44:	e007      	b.n	8003a56 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	781a      	ldrb	r2, [r3, #0]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	3301      	adds	r3, #1
 8003a54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2256      	movs	r2, #86	; 0x56
 8003a5a:	5a9b      	ldrh	r3, [r3, r2]
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	b299      	uxth	r1, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2256      	movs	r2, #86	; 0x56
 8003a66:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2256      	movs	r2, #86	; 0x56
 8003a6c:	5a9b      	ldrh	r3, [r3, r2]
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1cc      	bne.n	8003a0e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a74:	697a      	ldr	r2, [r7, #20]
 8003a76:	68f8      	ldr	r0, [r7, #12]
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	0013      	movs	r3, r2
 8003a7e:	2200      	movs	r2, #0
 8003a80:	2140      	movs	r1, #64	; 0x40
 8003a82:	f000 fb89 	bl	8004198 <UART_WaitOnFlagUntilTimeout>
 8003a86:	1e03      	subs	r3, r0, #0
 8003a88:	d001      	beq.n	8003a8e <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e006      	b.n	8003a9c <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2288      	movs	r2, #136	; 0x88
 8003a92:	2120      	movs	r1, #32
 8003a94:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003a96:	2300      	movs	r3, #0
 8003a98:	e000      	b.n	8003a9c <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8003a9a:	2302      	movs	r3, #2
  }
}
 8003a9c:	0018      	movs	r0, r3
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	b008      	add	sp, #32
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003aa4:	b5b0      	push	{r4, r5, r7, lr}
 8003aa6:	b090      	sub	sp, #64	; 0x40
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003aac:	231a      	movs	r3, #26
 8003aae:	2220      	movs	r2, #32
 8003ab0:	189b      	adds	r3, r3, r2
 8003ab2:	19db      	adds	r3, r3, r7
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aba:	689a      	ldr	r2, [r3, #8]
 8003abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003abe:	691b      	ldr	r3, [r3, #16]
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	431a      	orrs	r2, r3
 8003ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aca:	69db      	ldr	r3, [r3, #28]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4ac4      	ldr	r2, [pc, #784]	; (8003de8 <UART_SetConfig+0x344>)
 8003ad8:	4013      	ands	r3, r2
 8003ada:	0019      	movs	r1, r3
 8003adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ae2:	430b      	orrs	r3, r1
 8003ae4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	4abf      	ldr	r2, [pc, #764]	; (8003dec <UART_SetConfig+0x348>)
 8003aee:	4013      	ands	r3, r2
 8003af0:	0018      	movs	r0, r3
 8003af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af4:	68d9      	ldr	r1, [r3, #12]
 8003af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	0003      	movs	r3, r0
 8003afc:	430b      	orrs	r3, r1
 8003afe:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4ab9      	ldr	r2, [pc, #740]	; (8003df0 <UART_SetConfig+0x34c>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d004      	beq.n	8003b1a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b12:	6a1b      	ldr	r3, [r3, #32]
 8003b14:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003b16:	4313      	orrs	r3, r2
 8003b18:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	4ab4      	ldr	r2, [pc, #720]	; (8003df4 <UART_SetConfig+0x350>)
 8003b22:	4013      	ands	r3, r2
 8003b24:	0019      	movs	r1, r3
 8003b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b2c:	430b      	orrs	r3, r1
 8003b2e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b36:	220f      	movs	r2, #15
 8003b38:	4393      	bics	r3, r2
 8003b3a:	0018      	movs	r0, r3
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	0003      	movs	r3, r0
 8003b46:	430b      	orrs	r3, r1
 8003b48:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4aaa      	ldr	r2, [pc, #680]	; (8003df8 <UART_SetConfig+0x354>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d131      	bne.n	8003bb8 <UART_SetConfig+0x114>
 8003b54:	4ba9      	ldr	r3, [pc, #676]	; (8003dfc <UART_SetConfig+0x358>)
 8003b56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b58:	2203      	movs	r2, #3
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	2b03      	cmp	r3, #3
 8003b5e:	d01d      	beq.n	8003b9c <UART_SetConfig+0xf8>
 8003b60:	d823      	bhi.n	8003baa <UART_SetConfig+0x106>
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d00c      	beq.n	8003b80 <UART_SetConfig+0xdc>
 8003b66:	d820      	bhi.n	8003baa <UART_SetConfig+0x106>
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d002      	beq.n	8003b72 <UART_SetConfig+0xce>
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d00e      	beq.n	8003b8e <UART_SetConfig+0xea>
 8003b70:	e01b      	b.n	8003baa <UART_SetConfig+0x106>
 8003b72:	231b      	movs	r3, #27
 8003b74:	2220      	movs	r2, #32
 8003b76:	189b      	adds	r3, r3, r2
 8003b78:	19db      	adds	r3, r3, r7
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	701a      	strb	r2, [r3, #0]
 8003b7e:	e071      	b.n	8003c64 <UART_SetConfig+0x1c0>
 8003b80:	231b      	movs	r3, #27
 8003b82:	2220      	movs	r2, #32
 8003b84:	189b      	adds	r3, r3, r2
 8003b86:	19db      	adds	r3, r3, r7
 8003b88:	2202      	movs	r2, #2
 8003b8a:	701a      	strb	r2, [r3, #0]
 8003b8c:	e06a      	b.n	8003c64 <UART_SetConfig+0x1c0>
 8003b8e:	231b      	movs	r3, #27
 8003b90:	2220      	movs	r2, #32
 8003b92:	189b      	adds	r3, r3, r2
 8003b94:	19db      	adds	r3, r3, r7
 8003b96:	2204      	movs	r2, #4
 8003b98:	701a      	strb	r2, [r3, #0]
 8003b9a:	e063      	b.n	8003c64 <UART_SetConfig+0x1c0>
 8003b9c:	231b      	movs	r3, #27
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	189b      	adds	r3, r3, r2
 8003ba2:	19db      	adds	r3, r3, r7
 8003ba4:	2208      	movs	r2, #8
 8003ba6:	701a      	strb	r2, [r3, #0]
 8003ba8:	e05c      	b.n	8003c64 <UART_SetConfig+0x1c0>
 8003baa:	231b      	movs	r3, #27
 8003bac:	2220      	movs	r2, #32
 8003bae:	189b      	adds	r3, r3, r2
 8003bb0:	19db      	adds	r3, r3, r7
 8003bb2:	2210      	movs	r2, #16
 8003bb4:	701a      	strb	r2, [r3, #0]
 8003bb6:	e055      	b.n	8003c64 <UART_SetConfig+0x1c0>
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a90      	ldr	r2, [pc, #576]	; (8003e00 <UART_SetConfig+0x35c>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d106      	bne.n	8003bd0 <UART_SetConfig+0x12c>
 8003bc2:	231b      	movs	r3, #27
 8003bc4:	2220      	movs	r2, #32
 8003bc6:	189b      	adds	r3, r3, r2
 8003bc8:	19db      	adds	r3, r3, r7
 8003bca:	2200      	movs	r2, #0
 8003bcc:	701a      	strb	r2, [r3, #0]
 8003bce:	e049      	b.n	8003c64 <UART_SetConfig+0x1c0>
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a86      	ldr	r2, [pc, #536]	; (8003df0 <UART_SetConfig+0x34c>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d13e      	bne.n	8003c58 <UART_SetConfig+0x1b4>
 8003bda:	4b88      	ldr	r3, [pc, #544]	; (8003dfc <UART_SetConfig+0x358>)
 8003bdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003bde:	23c0      	movs	r3, #192	; 0xc0
 8003be0:	011b      	lsls	r3, r3, #4
 8003be2:	4013      	ands	r3, r2
 8003be4:	22c0      	movs	r2, #192	; 0xc0
 8003be6:	0112      	lsls	r2, r2, #4
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d027      	beq.n	8003c3c <UART_SetConfig+0x198>
 8003bec:	22c0      	movs	r2, #192	; 0xc0
 8003bee:	0112      	lsls	r2, r2, #4
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d82a      	bhi.n	8003c4a <UART_SetConfig+0x1a6>
 8003bf4:	2280      	movs	r2, #128	; 0x80
 8003bf6:	0112      	lsls	r2, r2, #4
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d011      	beq.n	8003c20 <UART_SetConfig+0x17c>
 8003bfc:	2280      	movs	r2, #128	; 0x80
 8003bfe:	0112      	lsls	r2, r2, #4
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d822      	bhi.n	8003c4a <UART_SetConfig+0x1a6>
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d004      	beq.n	8003c12 <UART_SetConfig+0x16e>
 8003c08:	2280      	movs	r2, #128	; 0x80
 8003c0a:	00d2      	lsls	r2, r2, #3
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d00e      	beq.n	8003c2e <UART_SetConfig+0x18a>
 8003c10:	e01b      	b.n	8003c4a <UART_SetConfig+0x1a6>
 8003c12:	231b      	movs	r3, #27
 8003c14:	2220      	movs	r2, #32
 8003c16:	189b      	adds	r3, r3, r2
 8003c18:	19db      	adds	r3, r3, r7
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	701a      	strb	r2, [r3, #0]
 8003c1e:	e021      	b.n	8003c64 <UART_SetConfig+0x1c0>
 8003c20:	231b      	movs	r3, #27
 8003c22:	2220      	movs	r2, #32
 8003c24:	189b      	adds	r3, r3, r2
 8003c26:	19db      	adds	r3, r3, r7
 8003c28:	2202      	movs	r2, #2
 8003c2a:	701a      	strb	r2, [r3, #0]
 8003c2c:	e01a      	b.n	8003c64 <UART_SetConfig+0x1c0>
 8003c2e:	231b      	movs	r3, #27
 8003c30:	2220      	movs	r2, #32
 8003c32:	189b      	adds	r3, r3, r2
 8003c34:	19db      	adds	r3, r3, r7
 8003c36:	2204      	movs	r2, #4
 8003c38:	701a      	strb	r2, [r3, #0]
 8003c3a:	e013      	b.n	8003c64 <UART_SetConfig+0x1c0>
 8003c3c:	231b      	movs	r3, #27
 8003c3e:	2220      	movs	r2, #32
 8003c40:	189b      	adds	r3, r3, r2
 8003c42:	19db      	adds	r3, r3, r7
 8003c44:	2208      	movs	r2, #8
 8003c46:	701a      	strb	r2, [r3, #0]
 8003c48:	e00c      	b.n	8003c64 <UART_SetConfig+0x1c0>
 8003c4a:	231b      	movs	r3, #27
 8003c4c:	2220      	movs	r2, #32
 8003c4e:	189b      	adds	r3, r3, r2
 8003c50:	19db      	adds	r3, r3, r7
 8003c52:	2210      	movs	r2, #16
 8003c54:	701a      	strb	r2, [r3, #0]
 8003c56:	e005      	b.n	8003c64 <UART_SetConfig+0x1c0>
 8003c58:	231b      	movs	r3, #27
 8003c5a:	2220      	movs	r2, #32
 8003c5c:	189b      	adds	r3, r3, r2
 8003c5e:	19db      	adds	r3, r3, r7
 8003c60:	2210      	movs	r2, #16
 8003c62:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a61      	ldr	r2, [pc, #388]	; (8003df0 <UART_SetConfig+0x34c>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d000      	beq.n	8003c70 <UART_SetConfig+0x1cc>
 8003c6e:	e092      	b.n	8003d96 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003c70:	231b      	movs	r3, #27
 8003c72:	2220      	movs	r2, #32
 8003c74:	189b      	adds	r3, r3, r2
 8003c76:	19db      	adds	r3, r3, r7
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	2b08      	cmp	r3, #8
 8003c7c:	d015      	beq.n	8003caa <UART_SetConfig+0x206>
 8003c7e:	dc18      	bgt.n	8003cb2 <UART_SetConfig+0x20e>
 8003c80:	2b04      	cmp	r3, #4
 8003c82:	d00d      	beq.n	8003ca0 <UART_SetConfig+0x1fc>
 8003c84:	dc15      	bgt.n	8003cb2 <UART_SetConfig+0x20e>
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d002      	beq.n	8003c90 <UART_SetConfig+0x1ec>
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d005      	beq.n	8003c9a <UART_SetConfig+0x1f6>
 8003c8e:	e010      	b.n	8003cb2 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c90:	f7fe fec0 	bl	8002a14 <HAL_RCC_GetPCLK1Freq>
 8003c94:	0003      	movs	r3, r0
 8003c96:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003c98:	e014      	b.n	8003cc4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c9a:	4b5a      	ldr	r3, [pc, #360]	; (8003e04 <UART_SetConfig+0x360>)
 8003c9c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003c9e:	e011      	b.n	8003cc4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ca0:	f7fe fe2c 	bl	80028fc <HAL_RCC_GetSysClockFreq>
 8003ca4:	0003      	movs	r3, r0
 8003ca6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ca8:	e00c      	b.n	8003cc4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003caa:	2380      	movs	r3, #128	; 0x80
 8003cac:	021b      	lsls	r3, r3, #8
 8003cae:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003cb0:	e008      	b.n	8003cc4 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003cb6:	231a      	movs	r3, #26
 8003cb8:	2220      	movs	r2, #32
 8003cba:	189b      	adds	r3, r3, r2
 8003cbc:	19db      	adds	r3, r3, r7
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	701a      	strb	r2, [r3, #0]
        break;
 8003cc2:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003cc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d100      	bne.n	8003ccc <UART_SetConfig+0x228>
 8003cca:	e147      	b.n	8003f5c <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cd0:	4b4d      	ldr	r3, [pc, #308]	; (8003e08 <UART_SetConfig+0x364>)
 8003cd2:	0052      	lsls	r2, r2, #1
 8003cd4:	5ad3      	ldrh	r3, [r2, r3]
 8003cd6:	0019      	movs	r1, r3
 8003cd8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003cda:	f7fc fa1d 	bl	8000118 <__udivsi3>
 8003cde:	0003      	movs	r3, r0
 8003ce0:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce4:	685a      	ldr	r2, [r3, #4]
 8003ce6:	0013      	movs	r3, r2
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	189b      	adds	r3, r3, r2
 8003cec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d305      	bcc.n	8003cfe <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003cf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d906      	bls.n	8003d0c <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8003cfe:	231a      	movs	r3, #26
 8003d00:	2220      	movs	r2, #32
 8003d02:	189b      	adds	r3, r3, r2
 8003d04:	19db      	adds	r3, r3, r7
 8003d06:	2201      	movs	r2, #1
 8003d08:	701a      	strb	r2, [r3, #0]
 8003d0a:	e127      	b.n	8003f5c <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d0e:	61bb      	str	r3, [r7, #24]
 8003d10:	2300      	movs	r3, #0
 8003d12:	61fb      	str	r3, [r7, #28]
 8003d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d18:	4b3b      	ldr	r3, [pc, #236]	; (8003e08 <UART_SetConfig+0x364>)
 8003d1a:	0052      	lsls	r2, r2, #1
 8003d1c:	5ad3      	ldrh	r3, [r2, r3]
 8003d1e:	613b      	str	r3, [r7, #16]
 8003d20:	2300      	movs	r3, #0
 8003d22:	617b      	str	r3, [r7, #20]
 8003d24:	693a      	ldr	r2, [r7, #16]
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	69b8      	ldr	r0, [r7, #24]
 8003d2a:	69f9      	ldr	r1, [r7, #28]
 8003d2c:	f7fc fa80 	bl	8000230 <__aeabi_uldivmod>
 8003d30:	0002      	movs	r2, r0
 8003d32:	000b      	movs	r3, r1
 8003d34:	0e11      	lsrs	r1, r2, #24
 8003d36:	021d      	lsls	r5, r3, #8
 8003d38:	430d      	orrs	r5, r1
 8003d3a:	0214      	lsls	r4, r2, #8
 8003d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	085b      	lsrs	r3, r3, #1
 8003d42:	60bb      	str	r3, [r7, #8]
 8003d44:	2300      	movs	r3, #0
 8003d46:	60fb      	str	r3, [r7, #12]
 8003d48:	68b8      	ldr	r0, [r7, #8]
 8003d4a:	68f9      	ldr	r1, [r7, #12]
 8003d4c:	1900      	adds	r0, r0, r4
 8003d4e:	4169      	adcs	r1, r5
 8003d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	603b      	str	r3, [r7, #0]
 8003d56:	2300      	movs	r3, #0
 8003d58:	607b      	str	r3, [r7, #4]
 8003d5a:	683a      	ldr	r2, [r7, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f7fc fa67 	bl	8000230 <__aeabi_uldivmod>
 8003d62:	0002      	movs	r2, r0
 8003d64:	000b      	movs	r3, r1
 8003d66:	0013      	movs	r3, r2
 8003d68:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003d6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d6c:	23c0      	movs	r3, #192	; 0xc0
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d309      	bcc.n	8003d88 <UART_SetConfig+0x2e4>
 8003d74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d76:	2380      	movs	r3, #128	; 0x80
 8003d78:	035b      	lsls	r3, r3, #13
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d204      	bcs.n	8003d88 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8003d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d84:	60da      	str	r2, [r3, #12]
 8003d86:	e0e9      	b.n	8003f5c <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8003d88:	231a      	movs	r3, #26
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	189b      	adds	r3, r3, r2
 8003d8e:	19db      	adds	r3, r3, r7
 8003d90:	2201      	movs	r2, #1
 8003d92:	701a      	strb	r2, [r3, #0]
 8003d94:	e0e2      	b.n	8003f5c <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d98:	69da      	ldr	r2, [r3, #28]
 8003d9a:	2380      	movs	r3, #128	; 0x80
 8003d9c:	021b      	lsls	r3, r3, #8
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d000      	beq.n	8003da4 <UART_SetConfig+0x300>
 8003da2:	e083      	b.n	8003eac <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8003da4:	231b      	movs	r3, #27
 8003da6:	2220      	movs	r2, #32
 8003da8:	189b      	adds	r3, r3, r2
 8003daa:	19db      	adds	r3, r3, r7
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	2b08      	cmp	r3, #8
 8003db0:	d015      	beq.n	8003dde <UART_SetConfig+0x33a>
 8003db2:	dc2b      	bgt.n	8003e0c <UART_SetConfig+0x368>
 8003db4:	2b04      	cmp	r3, #4
 8003db6:	d00d      	beq.n	8003dd4 <UART_SetConfig+0x330>
 8003db8:	dc28      	bgt.n	8003e0c <UART_SetConfig+0x368>
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d002      	beq.n	8003dc4 <UART_SetConfig+0x320>
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d005      	beq.n	8003dce <UART_SetConfig+0x32a>
 8003dc2:	e023      	b.n	8003e0c <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dc4:	f7fe fe26 	bl	8002a14 <HAL_RCC_GetPCLK1Freq>
 8003dc8:	0003      	movs	r3, r0
 8003dca:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003dcc:	e027      	b.n	8003e1e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dce:	4b0d      	ldr	r3, [pc, #52]	; (8003e04 <UART_SetConfig+0x360>)
 8003dd0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003dd2:	e024      	b.n	8003e1e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dd4:	f7fe fd92 	bl	80028fc <HAL_RCC_GetSysClockFreq>
 8003dd8:	0003      	movs	r3, r0
 8003dda:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ddc:	e01f      	b.n	8003e1e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dde:	2380      	movs	r3, #128	; 0x80
 8003de0:	021b      	lsls	r3, r3, #8
 8003de2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003de4:	e01b      	b.n	8003e1e <UART_SetConfig+0x37a>
 8003de6:	46c0      	nop			; (mov r8, r8)
 8003de8:	cfff69f3 	.word	0xcfff69f3
 8003dec:	ffffcfff 	.word	0xffffcfff
 8003df0:	40008000 	.word	0x40008000
 8003df4:	11fff4ff 	.word	0x11fff4ff
 8003df8:	40013800 	.word	0x40013800
 8003dfc:	40021000 	.word	0x40021000
 8003e00:	40004400 	.word	0x40004400
 8003e04:	00f42400 	.word	0x00f42400
 8003e08:	080055f0 	.word	0x080055f0
      default:
        pclk = 0U;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003e10:	231a      	movs	r3, #26
 8003e12:	2220      	movs	r2, #32
 8003e14:	189b      	adds	r3, r3, r2
 8003e16:	19db      	adds	r3, r3, r7
 8003e18:	2201      	movs	r2, #1
 8003e1a:	701a      	strb	r2, [r3, #0]
        break;
 8003e1c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003e1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d100      	bne.n	8003e26 <UART_SetConfig+0x382>
 8003e24:	e09a      	b.n	8003f5c <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e2a:	4b58      	ldr	r3, [pc, #352]	; (8003f8c <UART_SetConfig+0x4e8>)
 8003e2c:	0052      	lsls	r2, r2, #1
 8003e2e:	5ad3      	ldrh	r3, [r2, r3]
 8003e30:	0019      	movs	r1, r3
 8003e32:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003e34:	f7fc f970 	bl	8000118 <__udivsi3>
 8003e38:	0003      	movs	r3, r0
 8003e3a:	005a      	lsls	r2, r3, #1
 8003e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	085b      	lsrs	r3, r3, #1
 8003e42:	18d2      	adds	r2, r2, r3
 8003e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	0019      	movs	r1, r3
 8003e4a:	0010      	movs	r0, r2
 8003e4c:	f7fc f964 	bl	8000118 <__udivsi3>
 8003e50:	0003      	movs	r3, r0
 8003e52:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e56:	2b0f      	cmp	r3, #15
 8003e58:	d921      	bls.n	8003e9e <UART_SetConfig+0x3fa>
 8003e5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e5c:	2380      	movs	r3, #128	; 0x80
 8003e5e:	025b      	lsls	r3, r3, #9
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d21c      	bcs.n	8003e9e <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	200e      	movs	r0, #14
 8003e6a:	2420      	movs	r4, #32
 8003e6c:	1903      	adds	r3, r0, r4
 8003e6e:	19db      	adds	r3, r3, r7
 8003e70:	210f      	movs	r1, #15
 8003e72:	438a      	bics	r2, r1
 8003e74:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e78:	085b      	lsrs	r3, r3, #1
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	2207      	movs	r2, #7
 8003e7e:	4013      	ands	r3, r2
 8003e80:	b299      	uxth	r1, r3
 8003e82:	1903      	adds	r3, r0, r4
 8003e84:	19db      	adds	r3, r3, r7
 8003e86:	1902      	adds	r2, r0, r4
 8003e88:	19d2      	adds	r2, r2, r7
 8003e8a:	8812      	ldrh	r2, [r2, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	1902      	adds	r2, r0, r4
 8003e96:	19d2      	adds	r2, r2, r7
 8003e98:	8812      	ldrh	r2, [r2, #0]
 8003e9a:	60da      	str	r2, [r3, #12]
 8003e9c:	e05e      	b.n	8003f5c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8003e9e:	231a      	movs	r3, #26
 8003ea0:	2220      	movs	r2, #32
 8003ea2:	189b      	adds	r3, r3, r2
 8003ea4:	19db      	adds	r3, r3, r7
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	701a      	strb	r2, [r3, #0]
 8003eaa:	e057      	b.n	8003f5c <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003eac:	231b      	movs	r3, #27
 8003eae:	2220      	movs	r2, #32
 8003eb0:	189b      	adds	r3, r3, r2
 8003eb2:	19db      	adds	r3, r3, r7
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	2b08      	cmp	r3, #8
 8003eb8:	d015      	beq.n	8003ee6 <UART_SetConfig+0x442>
 8003eba:	dc18      	bgt.n	8003eee <UART_SetConfig+0x44a>
 8003ebc:	2b04      	cmp	r3, #4
 8003ebe:	d00d      	beq.n	8003edc <UART_SetConfig+0x438>
 8003ec0:	dc15      	bgt.n	8003eee <UART_SetConfig+0x44a>
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d002      	beq.n	8003ecc <UART_SetConfig+0x428>
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d005      	beq.n	8003ed6 <UART_SetConfig+0x432>
 8003eca:	e010      	b.n	8003eee <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ecc:	f7fe fda2 	bl	8002a14 <HAL_RCC_GetPCLK1Freq>
 8003ed0:	0003      	movs	r3, r0
 8003ed2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ed4:	e014      	b.n	8003f00 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ed6:	4b2e      	ldr	r3, [pc, #184]	; (8003f90 <UART_SetConfig+0x4ec>)
 8003ed8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003eda:	e011      	b.n	8003f00 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003edc:	f7fe fd0e 	bl	80028fc <HAL_RCC_GetSysClockFreq>
 8003ee0:	0003      	movs	r3, r0
 8003ee2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ee4:	e00c      	b.n	8003f00 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ee6:	2380      	movs	r3, #128	; 0x80
 8003ee8:	021b      	lsls	r3, r3, #8
 8003eea:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003eec:	e008      	b.n	8003f00 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003ef2:	231a      	movs	r3, #26
 8003ef4:	2220      	movs	r2, #32
 8003ef6:	189b      	adds	r3, r3, r2
 8003ef8:	19db      	adds	r3, r3, r7
 8003efa:	2201      	movs	r2, #1
 8003efc:	701a      	strb	r2, [r3, #0]
        break;
 8003efe:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003f00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d02a      	beq.n	8003f5c <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f0a:	4b20      	ldr	r3, [pc, #128]	; (8003f8c <UART_SetConfig+0x4e8>)
 8003f0c:	0052      	lsls	r2, r2, #1
 8003f0e:	5ad3      	ldrh	r3, [r2, r3]
 8003f10:	0019      	movs	r1, r3
 8003f12:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003f14:	f7fc f900 	bl	8000118 <__udivsi3>
 8003f18:	0003      	movs	r3, r0
 8003f1a:	001a      	movs	r2, r3
 8003f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	085b      	lsrs	r3, r3, #1
 8003f22:	18d2      	adds	r2, r2, r3
 8003f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	0019      	movs	r1, r3
 8003f2a:	0010      	movs	r0, r2
 8003f2c:	f7fc f8f4 	bl	8000118 <__udivsi3>
 8003f30:	0003      	movs	r3, r0
 8003f32:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f36:	2b0f      	cmp	r3, #15
 8003f38:	d90a      	bls.n	8003f50 <UART_SetConfig+0x4ac>
 8003f3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f3c:	2380      	movs	r3, #128	; 0x80
 8003f3e:	025b      	lsls	r3, r3, #9
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d205      	bcs.n	8003f50 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f46:	b29a      	uxth	r2, r3
 8003f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	60da      	str	r2, [r3, #12]
 8003f4e:	e005      	b.n	8003f5c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8003f50:	231a      	movs	r3, #26
 8003f52:	2220      	movs	r2, #32
 8003f54:	189b      	adds	r3, r3, r2
 8003f56:	19db      	adds	r3, r3, r7
 8003f58:	2201      	movs	r2, #1
 8003f5a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5e:	226a      	movs	r2, #106	; 0x6a
 8003f60:	2101      	movs	r1, #1
 8003f62:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f66:	2268      	movs	r2, #104	; 0x68
 8003f68:	2101      	movs	r1, #1
 8003f6a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6e:	2200      	movs	r2, #0
 8003f70:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f74:	2200      	movs	r2, #0
 8003f76:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003f78:	231a      	movs	r3, #26
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	189b      	adds	r3, r3, r2
 8003f7e:	19db      	adds	r3, r3, r7
 8003f80:	781b      	ldrb	r3, [r3, #0]
}
 8003f82:	0018      	movs	r0, r3
 8003f84:	46bd      	mov	sp, r7
 8003f86:	b010      	add	sp, #64	; 0x40
 8003f88:	bdb0      	pop	{r4, r5, r7, pc}
 8003f8a:	46c0      	nop			; (mov r8, r8)
 8003f8c:	080055f0 	.word	0x080055f0
 8003f90:	00f42400 	.word	0x00f42400

08003f94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	d00b      	beq.n	8003fbe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	4a4a      	ldr	r2, [pc, #296]	; (80040d8 <UART_AdvFeatureConfig+0x144>)
 8003fae:	4013      	ands	r3, r2
 8003fb0:	0019      	movs	r1, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fc2:	2202      	movs	r2, #2
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	d00b      	beq.n	8003fe0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	4a43      	ldr	r2, [pc, #268]	; (80040dc <UART_AdvFeatureConfig+0x148>)
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	0019      	movs	r1, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	430a      	orrs	r2, r1
 8003fde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe4:	2204      	movs	r2, #4
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	d00b      	beq.n	8004002 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	4a3b      	ldr	r2, [pc, #236]	; (80040e0 <UART_AdvFeatureConfig+0x14c>)
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	0019      	movs	r1, r3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	430a      	orrs	r2, r1
 8004000:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004006:	2208      	movs	r2, #8
 8004008:	4013      	ands	r3, r2
 800400a:	d00b      	beq.n	8004024 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	4a34      	ldr	r2, [pc, #208]	; (80040e4 <UART_AdvFeatureConfig+0x150>)
 8004014:	4013      	ands	r3, r2
 8004016:	0019      	movs	r1, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004028:	2210      	movs	r2, #16
 800402a:	4013      	ands	r3, r2
 800402c:	d00b      	beq.n	8004046 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	4a2c      	ldr	r2, [pc, #176]	; (80040e8 <UART_AdvFeatureConfig+0x154>)
 8004036:	4013      	ands	r3, r2
 8004038:	0019      	movs	r1, r3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800404a:	2220      	movs	r2, #32
 800404c:	4013      	ands	r3, r2
 800404e:	d00b      	beq.n	8004068 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	4a25      	ldr	r2, [pc, #148]	; (80040ec <UART_AdvFeatureConfig+0x158>)
 8004058:	4013      	ands	r3, r2
 800405a:	0019      	movs	r1, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	430a      	orrs	r2, r1
 8004066:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800406c:	2240      	movs	r2, #64	; 0x40
 800406e:	4013      	ands	r3, r2
 8004070:	d01d      	beq.n	80040ae <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	4a1d      	ldr	r2, [pc, #116]	; (80040f0 <UART_AdvFeatureConfig+0x15c>)
 800407a:	4013      	ands	r3, r2
 800407c:	0019      	movs	r1, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	430a      	orrs	r2, r1
 8004088:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800408e:	2380      	movs	r3, #128	; 0x80
 8004090:	035b      	lsls	r3, r3, #13
 8004092:	429a      	cmp	r2, r3
 8004094:	d10b      	bne.n	80040ae <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	4a15      	ldr	r2, [pc, #84]	; (80040f4 <UART_AdvFeatureConfig+0x160>)
 800409e:	4013      	ands	r3, r2
 80040a0:	0019      	movs	r1, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	430a      	orrs	r2, r1
 80040ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b2:	2280      	movs	r2, #128	; 0x80
 80040b4:	4013      	ands	r3, r2
 80040b6:	d00b      	beq.n	80040d0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	4a0e      	ldr	r2, [pc, #56]	; (80040f8 <UART_AdvFeatureConfig+0x164>)
 80040c0:	4013      	ands	r3, r2
 80040c2:	0019      	movs	r1, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	430a      	orrs	r2, r1
 80040ce:	605a      	str	r2, [r3, #4]
  }
}
 80040d0:	46c0      	nop			; (mov r8, r8)
 80040d2:	46bd      	mov	sp, r7
 80040d4:	b002      	add	sp, #8
 80040d6:	bd80      	pop	{r7, pc}
 80040d8:	fffdffff 	.word	0xfffdffff
 80040dc:	fffeffff 	.word	0xfffeffff
 80040e0:	fffbffff 	.word	0xfffbffff
 80040e4:	ffff7fff 	.word	0xffff7fff
 80040e8:	ffffefff 	.word	0xffffefff
 80040ec:	ffffdfff 	.word	0xffffdfff
 80040f0:	ffefffff 	.word	0xffefffff
 80040f4:	ff9fffff 	.word	0xff9fffff
 80040f8:	fff7ffff 	.word	0xfff7ffff

080040fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b086      	sub	sp, #24
 8004100:	af02      	add	r7, sp, #8
 8004102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2290      	movs	r2, #144	; 0x90
 8004108:	2100      	movs	r1, #0
 800410a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800410c:	f7fd f860 	bl	80011d0 <HAL_GetTick>
 8004110:	0003      	movs	r3, r0
 8004112:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2208      	movs	r2, #8
 800411c:	4013      	ands	r3, r2
 800411e:	2b08      	cmp	r3, #8
 8004120:	d10c      	bne.n	800413c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2280      	movs	r2, #128	; 0x80
 8004126:	0391      	lsls	r1, r2, #14
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	4a1a      	ldr	r2, [pc, #104]	; (8004194 <UART_CheckIdleState+0x98>)
 800412c:	9200      	str	r2, [sp, #0]
 800412e:	2200      	movs	r2, #0
 8004130:	f000 f832 	bl	8004198 <UART_WaitOnFlagUntilTimeout>
 8004134:	1e03      	subs	r3, r0, #0
 8004136:	d001      	beq.n	800413c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004138:	2303      	movs	r3, #3
 800413a:	e026      	b.n	800418a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2204      	movs	r2, #4
 8004144:	4013      	ands	r3, r2
 8004146:	2b04      	cmp	r3, #4
 8004148:	d10c      	bne.n	8004164 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2280      	movs	r2, #128	; 0x80
 800414e:	03d1      	lsls	r1, r2, #15
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	4a10      	ldr	r2, [pc, #64]	; (8004194 <UART_CheckIdleState+0x98>)
 8004154:	9200      	str	r2, [sp, #0]
 8004156:	2200      	movs	r2, #0
 8004158:	f000 f81e 	bl	8004198 <UART_WaitOnFlagUntilTimeout>
 800415c:	1e03      	subs	r3, r0, #0
 800415e:	d001      	beq.n	8004164 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	e012      	b.n	800418a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2288      	movs	r2, #136	; 0x88
 8004168:	2120      	movs	r1, #32
 800416a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	228c      	movs	r2, #140	; 0x8c
 8004170:	2120      	movs	r1, #32
 8004172:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2284      	movs	r2, #132	; 0x84
 8004184:	2100      	movs	r1, #0
 8004186:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	0018      	movs	r0, r3
 800418c:	46bd      	mov	sp, r7
 800418e:	b004      	add	sp, #16
 8004190:	bd80      	pop	{r7, pc}
 8004192:	46c0      	nop			; (mov r8, r8)
 8004194:	01ffffff 	.word	0x01ffffff

08004198 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b094      	sub	sp, #80	; 0x50
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	603b      	str	r3, [r7, #0]
 80041a4:	1dfb      	adds	r3, r7, #7
 80041a6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041a8:	e0a7      	b.n	80042fa <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041ac:	3301      	adds	r3, #1
 80041ae:	d100      	bne.n	80041b2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80041b0:	e0a3      	b.n	80042fa <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041b2:	f7fd f80d 	bl	80011d0 <HAL_GetTick>
 80041b6:	0002      	movs	r2, r0
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80041be:	429a      	cmp	r2, r3
 80041c0:	d302      	bcc.n	80041c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80041c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d13f      	bne.n	8004248 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041c8:	f3ef 8310 	mrs	r3, PRIMASK
 80041cc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80041ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80041d0:	647b      	str	r3, [r7, #68]	; 0x44
 80041d2:	2301      	movs	r3, #1
 80041d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041d8:	f383 8810 	msr	PRIMASK, r3
}
 80041dc:	46c0      	nop			; (mov r8, r8)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	494e      	ldr	r1, [pc, #312]	; (8004324 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80041ea:	400a      	ands	r2, r1
 80041ec:	601a      	str	r2, [r3, #0]
 80041ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041f0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f4:	f383 8810 	msr	PRIMASK, r3
}
 80041f8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041fa:	f3ef 8310 	mrs	r3, PRIMASK
 80041fe:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004202:	643b      	str	r3, [r7, #64]	; 0x40
 8004204:	2301      	movs	r3, #1
 8004206:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800420a:	f383 8810 	msr	PRIMASK, r3
}
 800420e:	46c0      	nop			; (mov r8, r8)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	689a      	ldr	r2, [r3, #8]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2101      	movs	r1, #1
 800421c:	438a      	bics	r2, r1
 800421e:	609a      	str	r2, [r3, #8]
 8004220:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004222:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004224:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004226:	f383 8810 	msr	PRIMASK, r3
}
 800422a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2288      	movs	r2, #136	; 0x88
 8004230:	2120      	movs	r1, #32
 8004232:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	228c      	movs	r2, #140	; 0x8c
 8004238:	2120      	movs	r1, #32
 800423a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2284      	movs	r2, #132	; 0x84
 8004240:	2100      	movs	r1, #0
 8004242:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004244:	2303      	movs	r3, #3
 8004246:	e069      	b.n	800431c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2204      	movs	r2, #4
 8004250:	4013      	ands	r3, r2
 8004252:	d052      	beq.n	80042fa <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	69da      	ldr	r2, [r3, #28]
 800425a:	2380      	movs	r3, #128	; 0x80
 800425c:	011b      	lsls	r3, r3, #4
 800425e:	401a      	ands	r2, r3
 8004260:	2380      	movs	r3, #128	; 0x80
 8004262:	011b      	lsls	r3, r3, #4
 8004264:	429a      	cmp	r2, r3
 8004266:	d148      	bne.n	80042fa <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2280      	movs	r2, #128	; 0x80
 800426e:	0112      	lsls	r2, r2, #4
 8004270:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004272:	f3ef 8310 	mrs	r3, PRIMASK
 8004276:	613b      	str	r3, [r7, #16]
  return(result);
 8004278:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800427a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800427c:	2301      	movs	r3, #1
 800427e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	f383 8810 	msr	PRIMASK, r3
}
 8004286:	46c0      	nop			; (mov r8, r8)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4924      	ldr	r1, [pc, #144]	; (8004324 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004294:	400a      	ands	r2, r1
 8004296:	601a      	str	r2, [r3, #0]
 8004298:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800429a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	f383 8810 	msr	PRIMASK, r3
}
 80042a2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042a4:	f3ef 8310 	mrs	r3, PRIMASK
 80042a8:	61fb      	str	r3, [r7, #28]
  return(result);
 80042aa:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80042ae:	2301      	movs	r3, #1
 80042b0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042b2:	6a3b      	ldr	r3, [r7, #32]
 80042b4:	f383 8810 	msr	PRIMASK, r3
}
 80042b8:	46c0      	nop			; (mov r8, r8)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	689a      	ldr	r2, [r3, #8]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2101      	movs	r1, #1
 80042c6:	438a      	bics	r2, r1
 80042c8:	609a      	str	r2, [r3, #8]
 80042ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042cc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d0:	f383 8810 	msr	PRIMASK, r3
}
 80042d4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2288      	movs	r2, #136	; 0x88
 80042da:	2120      	movs	r1, #32
 80042dc:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	228c      	movs	r2, #140	; 0x8c
 80042e2:	2120      	movs	r1, #32
 80042e4:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2290      	movs	r2, #144	; 0x90
 80042ea:	2120      	movs	r1, #32
 80042ec:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2284      	movs	r2, #132	; 0x84
 80042f2:	2100      	movs	r1, #0
 80042f4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e010      	b.n	800431c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	69db      	ldr	r3, [r3, #28]
 8004300:	68ba      	ldr	r2, [r7, #8]
 8004302:	4013      	ands	r3, r2
 8004304:	68ba      	ldr	r2, [r7, #8]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	425a      	negs	r2, r3
 800430a:	4153      	adcs	r3, r2
 800430c:	b2db      	uxtb	r3, r3
 800430e:	001a      	movs	r2, r3
 8004310:	1dfb      	adds	r3, r7, #7
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	429a      	cmp	r2, r3
 8004316:	d100      	bne.n	800431a <UART_WaitOnFlagUntilTimeout+0x182>
 8004318:	e747      	b.n	80041aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800431a:	2300      	movs	r3, #0
}
 800431c:	0018      	movs	r0, r3
 800431e:	46bd      	mov	sp, r7
 8004320:	b014      	add	sp, #80	; 0x50
 8004322:	bd80      	pop	{r7, pc}
 8004324:	fffffe5f 	.word	0xfffffe5f

08004328 <__errno>:
 8004328:	4b01      	ldr	r3, [pc, #4]	; (8004330 <__errno+0x8>)
 800432a:	6818      	ldr	r0, [r3, #0]
 800432c:	4770      	bx	lr
 800432e:	46c0      	nop			; (mov r8, r8)
 8004330:	20000028 	.word	0x20000028

08004334 <__libc_init_array>:
 8004334:	b570      	push	{r4, r5, r6, lr}
 8004336:	2600      	movs	r6, #0
 8004338:	4d0c      	ldr	r5, [pc, #48]	; (800436c <__libc_init_array+0x38>)
 800433a:	4c0d      	ldr	r4, [pc, #52]	; (8004370 <__libc_init_array+0x3c>)
 800433c:	1b64      	subs	r4, r4, r5
 800433e:	10a4      	asrs	r4, r4, #2
 8004340:	42a6      	cmp	r6, r4
 8004342:	d109      	bne.n	8004358 <__libc_init_array+0x24>
 8004344:	2600      	movs	r6, #0
 8004346:	f001 f857 	bl	80053f8 <_init>
 800434a:	4d0a      	ldr	r5, [pc, #40]	; (8004374 <__libc_init_array+0x40>)
 800434c:	4c0a      	ldr	r4, [pc, #40]	; (8004378 <__libc_init_array+0x44>)
 800434e:	1b64      	subs	r4, r4, r5
 8004350:	10a4      	asrs	r4, r4, #2
 8004352:	42a6      	cmp	r6, r4
 8004354:	d105      	bne.n	8004362 <__libc_init_array+0x2e>
 8004356:	bd70      	pop	{r4, r5, r6, pc}
 8004358:	00b3      	lsls	r3, r6, #2
 800435a:	58eb      	ldr	r3, [r5, r3]
 800435c:	4798      	blx	r3
 800435e:	3601      	adds	r6, #1
 8004360:	e7ee      	b.n	8004340 <__libc_init_array+0xc>
 8004362:	00b3      	lsls	r3, r6, #2
 8004364:	58eb      	ldr	r3, [r5, r3]
 8004366:	4798      	blx	r3
 8004368:	3601      	adds	r6, #1
 800436a:	e7f2      	b.n	8004352 <__libc_init_array+0x1e>
 800436c:	080056a8 	.word	0x080056a8
 8004370:	080056a8 	.word	0x080056a8
 8004374:	080056a8 	.word	0x080056a8
 8004378:	080056ac 	.word	0x080056ac

0800437c <memset>:
 800437c:	0003      	movs	r3, r0
 800437e:	1882      	adds	r2, r0, r2
 8004380:	4293      	cmp	r3, r2
 8004382:	d100      	bne.n	8004386 <memset+0xa>
 8004384:	4770      	bx	lr
 8004386:	7019      	strb	r1, [r3, #0]
 8004388:	3301      	adds	r3, #1
 800438a:	e7f9      	b.n	8004380 <memset+0x4>

0800438c <iprintf>:
 800438c:	b40f      	push	{r0, r1, r2, r3}
 800438e:	4b0b      	ldr	r3, [pc, #44]	; (80043bc <iprintf+0x30>)
 8004390:	b513      	push	{r0, r1, r4, lr}
 8004392:	681c      	ldr	r4, [r3, #0]
 8004394:	2c00      	cmp	r4, #0
 8004396:	d005      	beq.n	80043a4 <iprintf+0x18>
 8004398:	69a3      	ldr	r3, [r4, #24]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d102      	bne.n	80043a4 <iprintf+0x18>
 800439e:	0020      	movs	r0, r4
 80043a0:	f000 f884 	bl	80044ac <__sinit>
 80043a4:	ab05      	add	r3, sp, #20
 80043a6:	0020      	movs	r0, r4
 80043a8:	9a04      	ldr	r2, [sp, #16]
 80043aa:	68a1      	ldr	r1, [r4, #8]
 80043ac:	9301      	str	r3, [sp, #4]
 80043ae:	f000 f9e1 	bl	8004774 <_vfiprintf_r>
 80043b2:	bc16      	pop	{r1, r2, r4}
 80043b4:	bc08      	pop	{r3}
 80043b6:	b004      	add	sp, #16
 80043b8:	4718      	bx	r3
 80043ba:	46c0      	nop			; (mov r8, r8)
 80043bc:	20000028 	.word	0x20000028

080043c0 <putchar>:
 80043c0:	4b08      	ldr	r3, [pc, #32]	; (80043e4 <putchar+0x24>)
 80043c2:	b570      	push	{r4, r5, r6, lr}
 80043c4:	681c      	ldr	r4, [r3, #0]
 80043c6:	0005      	movs	r5, r0
 80043c8:	2c00      	cmp	r4, #0
 80043ca:	d005      	beq.n	80043d8 <putchar+0x18>
 80043cc:	69a3      	ldr	r3, [r4, #24]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d102      	bne.n	80043d8 <putchar+0x18>
 80043d2:	0020      	movs	r0, r4
 80043d4:	f000 f86a 	bl	80044ac <__sinit>
 80043d8:	0029      	movs	r1, r5
 80043da:	0020      	movs	r0, r4
 80043dc:	68a2      	ldr	r2, [r4, #8]
 80043de:	f000 fc85 	bl	8004cec <_putc_r>
 80043e2:	bd70      	pop	{r4, r5, r6, pc}
 80043e4:	20000028 	.word	0x20000028

080043e8 <std>:
 80043e8:	2300      	movs	r3, #0
 80043ea:	b510      	push	{r4, lr}
 80043ec:	0004      	movs	r4, r0
 80043ee:	6003      	str	r3, [r0, #0]
 80043f0:	6043      	str	r3, [r0, #4]
 80043f2:	6083      	str	r3, [r0, #8]
 80043f4:	8181      	strh	r1, [r0, #12]
 80043f6:	6643      	str	r3, [r0, #100]	; 0x64
 80043f8:	0019      	movs	r1, r3
 80043fa:	81c2      	strh	r2, [r0, #14]
 80043fc:	6103      	str	r3, [r0, #16]
 80043fe:	6143      	str	r3, [r0, #20]
 8004400:	6183      	str	r3, [r0, #24]
 8004402:	2208      	movs	r2, #8
 8004404:	305c      	adds	r0, #92	; 0x5c
 8004406:	f7ff ffb9 	bl	800437c <memset>
 800440a:	4b05      	ldr	r3, [pc, #20]	; (8004420 <std+0x38>)
 800440c:	6224      	str	r4, [r4, #32]
 800440e:	6263      	str	r3, [r4, #36]	; 0x24
 8004410:	4b04      	ldr	r3, [pc, #16]	; (8004424 <std+0x3c>)
 8004412:	62a3      	str	r3, [r4, #40]	; 0x28
 8004414:	4b04      	ldr	r3, [pc, #16]	; (8004428 <std+0x40>)
 8004416:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004418:	4b04      	ldr	r3, [pc, #16]	; (800442c <std+0x44>)
 800441a:	6323      	str	r3, [r4, #48]	; 0x30
 800441c:	bd10      	pop	{r4, pc}
 800441e:	46c0      	nop			; (mov r8, r8)
 8004420:	08004da5 	.word	0x08004da5
 8004424:	08004dcd 	.word	0x08004dcd
 8004428:	08004e05 	.word	0x08004e05
 800442c:	08004e31 	.word	0x08004e31

08004430 <_cleanup_r>:
 8004430:	b510      	push	{r4, lr}
 8004432:	4902      	ldr	r1, [pc, #8]	; (800443c <_cleanup_r+0xc>)
 8004434:	f000 f8ba 	bl	80045ac <_fwalk_reent>
 8004438:	bd10      	pop	{r4, pc}
 800443a:	46c0      	nop			; (mov r8, r8)
 800443c:	0800513d 	.word	0x0800513d

08004440 <__sfmoreglue>:
 8004440:	b570      	push	{r4, r5, r6, lr}
 8004442:	2568      	movs	r5, #104	; 0x68
 8004444:	1e4a      	subs	r2, r1, #1
 8004446:	4355      	muls	r5, r2
 8004448:	000e      	movs	r6, r1
 800444a:	0029      	movs	r1, r5
 800444c:	3174      	adds	r1, #116	; 0x74
 800444e:	f000 f8f3 	bl	8004638 <_malloc_r>
 8004452:	1e04      	subs	r4, r0, #0
 8004454:	d008      	beq.n	8004468 <__sfmoreglue+0x28>
 8004456:	2100      	movs	r1, #0
 8004458:	002a      	movs	r2, r5
 800445a:	6001      	str	r1, [r0, #0]
 800445c:	6046      	str	r6, [r0, #4]
 800445e:	300c      	adds	r0, #12
 8004460:	60a0      	str	r0, [r4, #8]
 8004462:	3268      	adds	r2, #104	; 0x68
 8004464:	f7ff ff8a 	bl	800437c <memset>
 8004468:	0020      	movs	r0, r4
 800446a:	bd70      	pop	{r4, r5, r6, pc}

0800446c <__sfp_lock_acquire>:
 800446c:	b510      	push	{r4, lr}
 800446e:	4802      	ldr	r0, [pc, #8]	; (8004478 <__sfp_lock_acquire+0xc>)
 8004470:	f000 f8bd 	bl	80045ee <__retarget_lock_acquire_recursive>
 8004474:	bd10      	pop	{r4, pc}
 8004476:	46c0      	nop			; (mov r8, r8)
 8004478:	200001c5 	.word	0x200001c5

0800447c <__sfp_lock_release>:
 800447c:	b510      	push	{r4, lr}
 800447e:	4802      	ldr	r0, [pc, #8]	; (8004488 <__sfp_lock_release+0xc>)
 8004480:	f000 f8b6 	bl	80045f0 <__retarget_lock_release_recursive>
 8004484:	bd10      	pop	{r4, pc}
 8004486:	46c0      	nop			; (mov r8, r8)
 8004488:	200001c5 	.word	0x200001c5

0800448c <__sinit_lock_acquire>:
 800448c:	b510      	push	{r4, lr}
 800448e:	4802      	ldr	r0, [pc, #8]	; (8004498 <__sinit_lock_acquire+0xc>)
 8004490:	f000 f8ad 	bl	80045ee <__retarget_lock_acquire_recursive>
 8004494:	bd10      	pop	{r4, pc}
 8004496:	46c0      	nop			; (mov r8, r8)
 8004498:	200001c6 	.word	0x200001c6

0800449c <__sinit_lock_release>:
 800449c:	b510      	push	{r4, lr}
 800449e:	4802      	ldr	r0, [pc, #8]	; (80044a8 <__sinit_lock_release+0xc>)
 80044a0:	f000 f8a6 	bl	80045f0 <__retarget_lock_release_recursive>
 80044a4:	bd10      	pop	{r4, pc}
 80044a6:	46c0      	nop			; (mov r8, r8)
 80044a8:	200001c6 	.word	0x200001c6

080044ac <__sinit>:
 80044ac:	b513      	push	{r0, r1, r4, lr}
 80044ae:	0004      	movs	r4, r0
 80044b0:	f7ff ffec 	bl	800448c <__sinit_lock_acquire>
 80044b4:	69a3      	ldr	r3, [r4, #24]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d002      	beq.n	80044c0 <__sinit+0x14>
 80044ba:	f7ff ffef 	bl	800449c <__sinit_lock_release>
 80044be:	bd13      	pop	{r0, r1, r4, pc}
 80044c0:	64a3      	str	r3, [r4, #72]	; 0x48
 80044c2:	64e3      	str	r3, [r4, #76]	; 0x4c
 80044c4:	6523      	str	r3, [r4, #80]	; 0x50
 80044c6:	4b13      	ldr	r3, [pc, #76]	; (8004514 <__sinit+0x68>)
 80044c8:	4a13      	ldr	r2, [pc, #76]	; (8004518 <__sinit+0x6c>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	62a2      	str	r2, [r4, #40]	; 0x28
 80044ce:	9301      	str	r3, [sp, #4]
 80044d0:	42a3      	cmp	r3, r4
 80044d2:	d101      	bne.n	80044d8 <__sinit+0x2c>
 80044d4:	2301      	movs	r3, #1
 80044d6:	61a3      	str	r3, [r4, #24]
 80044d8:	0020      	movs	r0, r4
 80044da:	f000 f81f 	bl	800451c <__sfp>
 80044de:	6060      	str	r0, [r4, #4]
 80044e0:	0020      	movs	r0, r4
 80044e2:	f000 f81b 	bl	800451c <__sfp>
 80044e6:	60a0      	str	r0, [r4, #8]
 80044e8:	0020      	movs	r0, r4
 80044ea:	f000 f817 	bl	800451c <__sfp>
 80044ee:	2200      	movs	r2, #0
 80044f0:	2104      	movs	r1, #4
 80044f2:	60e0      	str	r0, [r4, #12]
 80044f4:	6860      	ldr	r0, [r4, #4]
 80044f6:	f7ff ff77 	bl	80043e8 <std>
 80044fa:	2201      	movs	r2, #1
 80044fc:	2109      	movs	r1, #9
 80044fe:	68a0      	ldr	r0, [r4, #8]
 8004500:	f7ff ff72 	bl	80043e8 <std>
 8004504:	2202      	movs	r2, #2
 8004506:	2112      	movs	r1, #18
 8004508:	68e0      	ldr	r0, [r4, #12]
 800450a:	f7ff ff6d 	bl	80043e8 <std>
 800450e:	2301      	movs	r3, #1
 8004510:	61a3      	str	r3, [r4, #24]
 8004512:	e7d2      	b.n	80044ba <__sinit+0xe>
 8004514:	08005608 	.word	0x08005608
 8004518:	08004431 	.word	0x08004431

0800451c <__sfp>:
 800451c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800451e:	0007      	movs	r7, r0
 8004520:	f7ff ffa4 	bl	800446c <__sfp_lock_acquire>
 8004524:	4b1f      	ldr	r3, [pc, #124]	; (80045a4 <__sfp+0x88>)
 8004526:	681e      	ldr	r6, [r3, #0]
 8004528:	69b3      	ldr	r3, [r6, #24]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d102      	bne.n	8004534 <__sfp+0x18>
 800452e:	0030      	movs	r0, r6
 8004530:	f7ff ffbc 	bl	80044ac <__sinit>
 8004534:	3648      	adds	r6, #72	; 0x48
 8004536:	68b4      	ldr	r4, [r6, #8]
 8004538:	6873      	ldr	r3, [r6, #4]
 800453a:	3b01      	subs	r3, #1
 800453c:	d504      	bpl.n	8004548 <__sfp+0x2c>
 800453e:	6833      	ldr	r3, [r6, #0]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d022      	beq.n	800458a <__sfp+0x6e>
 8004544:	6836      	ldr	r6, [r6, #0]
 8004546:	e7f6      	b.n	8004536 <__sfp+0x1a>
 8004548:	220c      	movs	r2, #12
 800454a:	5ea5      	ldrsh	r5, [r4, r2]
 800454c:	2d00      	cmp	r5, #0
 800454e:	d11a      	bne.n	8004586 <__sfp+0x6a>
 8004550:	0020      	movs	r0, r4
 8004552:	4b15      	ldr	r3, [pc, #84]	; (80045a8 <__sfp+0x8c>)
 8004554:	3058      	adds	r0, #88	; 0x58
 8004556:	60e3      	str	r3, [r4, #12]
 8004558:	6665      	str	r5, [r4, #100]	; 0x64
 800455a:	f000 f847 	bl	80045ec <__retarget_lock_init_recursive>
 800455e:	f7ff ff8d 	bl	800447c <__sfp_lock_release>
 8004562:	0020      	movs	r0, r4
 8004564:	2208      	movs	r2, #8
 8004566:	0029      	movs	r1, r5
 8004568:	6025      	str	r5, [r4, #0]
 800456a:	60a5      	str	r5, [r4, #8]
 800456c:	6065      	str	r5, [r4, #4]
 800456e:	6125      	str	r5, [r4, #16]
 8004570:	6165      	str	r5, [r4, #20]
 8004572:	61a5      	str	r5, [r4, #24]
 8004574:	305c      	adds	r0, #92	; 0x5c
 8004576:	f7ff ff01 	bl	800437c <memset>
 800457a:	6365      	str	r5, [r4, #52]	; 0x34
 800457c:	63a5      	str	r5, [r4, #56]	; 0x38
 800457e:	64a5      	str	r5, [r4, #72]	; 0x48
 8004580:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004582:	0020      	movs	r0, r4
 8004584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004586:	3468      	adds	r4, #104	; 0x68
 8004588:	e7d7      	b.n	800453a <__sfp+0x1e>
 800458a:	2104      	movs	r1, #4
 800458c:	0038      	movs	r0, r7
 800458e:	f7ff ff57 	bl	8004440 <__sfmoreglue>
 8004592:	1e04      	subs	r4, r0, #0
 8004594:	6030      	str	r0, [r6, #0]
 8004596:	d1d5      	bne.n	8004544 <__sfp+0x28>
 8004598:	f7ff ff70 	bl	800447c <__sfp_lock_release>
 800459c:	230c      	movs	r3, #12
 800459e:	603b      	str	r3, [r7, #0]
 80045a0:	e7ef      	b.n	8004582 <__sfp+0x66>
 80045a2:	46c0      	nop			; (mov r8, r8)
 80045a4:	08005608 	.word	0x08005608
 80045a8:	ffff0001 	.word	0xffff0001

080045ac <_fwalk_reent>:
 80045ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045ae:	0004      	movs	r4, r0
 80045b0:	0006      	movs	r6, r0
 80045b2:	2700      	movs	r7, #0
 80045b4:	9101      	str	r1, [sp, #4]
 80045b6:	3448      	adds	r4, #72	; 0x48
 80045b8:	6863      	ldr	r3, [r4, #4]
 80045ba:	68a5      	ldr	r5, [r4, #8]
 80045bc:	9300      	str	r3, [sp, #0]
 80045be:	9b00      	ldr	r3, [sp, #0]
 80045c0:	3b01      	subs	r3, #1
 80045c2:	9300      	str	r3, [sp, #0]
 80045c4:	d504      	bpl.n	80045d0 <_fwalk_reent+0x24>
 80045c6:	6824      	ldr	r4, [r4, #0]
 80045c8:	2c00      	cmp	r4, #0
 80045ca:	d1f5      	bne.n	80045b8 <_fwalk_reent+0xc>
 80045cc:	0038      	movs	r0, r7
 80045ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80045d0:	89ab      	ldrh	r3, [r5, #12]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d908      	bls.n	80045e8 <_fwalk_reent+0x3c>
 80045d6:	220e      	movs	r2, #14
 80045d8:	5eab      	ldrsh	r3, [r5, r2]
 80045da:	3301      	adds	r3, #1
 80045dc:	d004      	beq.n	80045e8 <_fwalk_reent+0x3c>
 80045de:	0029      	movs	r1, r5
 80045e0:	0030      	movs	r0, r6
 80045e2:	9b01      	ldr	r3, [sp, #4]
 80045e4:	4798      	blx	r3
 80045e6:	4307      	orrs	r7, r0
 80045e8:	3568      	adds	r5, #104	; 0x68
 80045ea:	e7e8      	b.n	80045be <_fwalk_reent+0x12>

080045ec <__retarget_lock_init_recursive>:
 80045ec:	4770      	bx	lr

080045ee <__retarget_lock_acquire_recursive>:
 80045ee:	4770      	bx	lr

080045f0 <__retarget_lock_release_recursive>:
 80045f0:	4770      	bx	lr
	...

080045f4 <sbrk_aligned>:
 80045f4:	b570      	push	{r4, r5, r6, lr}
 80045f6:	4e0f      	ldr	r6, [pc, #60]	; (8004634 <sbrk_aligned+0x40>)
 80045f8:	000d      	movs	r5, r1
 80045fa:	6831      	ldr	r1, [r6, #0]
 80045fc:	0004      	movs	r4, r0
 80045fe:	2900      	cmp	r1, #0
 8004600:	d102      	bne.n	8004608 <sbrk_aligned+0x14>
 8004602:	f000 fbbd 	bl	8004d80 <_sbrk_r>
 8004606:	6030      	str	r0, [r6, #0]
 8004608:	0029      	movs	r1, r5
 800460a:	0020      	movs	r0, r4
 800460c:	f000 fbb8 	bl	8004d80 <_sbrk_r>
 8004610:	1c43      	adds	r3, r0, #1
 8004612:	d00a      	beq.n	800462a <sbrk_aligned+0x36>
 8004614:	2303      	movs	r3, #3
 8004616:	1cc5      	adds	r5, r0, #3
 8004618:	439d      	bics	r5, r3
 800461a:	42a8      	cmp	r0, r5
 800461c:	d007      	beq.n	800462e <sbrk_aligned+0x3a>
 800461e:	1a29      	subs	r1, r5, r0
 8004620:	0020      	movs	r0, r4
 8004622:	f000 fbad 	bl	8004d80 <_sbrk_r>
 8004626:	1c43      	adds	r3, r0, #1
 8004628:	d101      	bne.n	800462e <sbrk_aligned+0x3a>
 800462a:	2501      	movs	r5, #1
 800462c:	426d      	negs	r5, r5
 800462e:	0028      	movs	r0, r5
 8004630:	bd70      	pop	{r4, r5, r6, pc}
 8004632:	46c0      	nop			; (mov r8, r8)
 8004634:	200001cc 	.word	0x200001cc

08004638 <_malloc_r>:
 8004638:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800463a:	2203      	movs	r2, #3
 800463c:	1ccb      	adds	r3, r1, #3
 800463e:	4393      	bics	r3, r2
 8004640:	3308      	adds	r3, #8
 8004642:	0006      	movs	r6, r0
 8004644:	001f      	movs	r7, r3
 8004646:	2b0c      	cmp	r3, #12
 8004648:	d232      	bcs.n	80046b0 <_malloc_r+0x78>
 800464a:	270c      	movs	r7, #12
 800464c:	42b9      	cmp	r1, r7
 800464e:	d831      	bhi.n	80046b4 <_malloc_r+0x7c>
 8004650:	0030      	movs	r0, r6
 8004652:	f000 fe3f 	bl	80052d4 <__malloc_lock>
 8004656:	4d32      	ldr	r5, [pc, #200]	; (8004720 <_malloc_r+0xe8>)
 8004658:	682b      	ldr	r3, [r5, #0]
 800465a:	001c      	movs	r4, r3
 800465c:	2c00      	cmp	r4, #0
 800465e:	d12e      	bne.n	80046be <_malloc_r+0x86>
 8004660:	0039      	movs	r1, r7
 8004662:	0030      	movs	r0, r6
 8004664:	f7ff ffc6 	bl	80045f4 <sbrk_aligned>
 8004668:	0004      	movs	r4, r0
 800466a:	1c43      	adds	r3, r0, #1
 800466c:	d11e      	bne.n	80046ac <_malloc_r+0x74>
 800466e:	682c      	ldr	r4, [r5, #0]
 8004670:	0025      	movs	r5, r4
 8004672:	2d00      	cmp	r5, #0
 8004674:	d14a      	bne.n	800470c <_malloc_r+0xd4>
 8004676:	6823      	ldr	r3, [r4, #0]
 8004678:	0029      	movs	r1, r5
 800467a:	18e3      	adds	r3, r4, r3
 800467c:	0030      	movs	r0, r6
 800467e:	9301      	str	r3, [sp, #4]
 8004680:	f000 fb7e 	bl	8004d80 <_sbrk_r>
 8004684:	9b01      	ldr	r3, [sp, #4]
 8004686:	4283      	cmp	r3, r0
 8004688:	d143      	bne.n	8004712 <_malloc_r+0xda>
 800468a:	6823      	ldr	r3, [r4, #0]
 800468c:	3703      	adds	r7, #3
 800468e:	1aff      	subs	r7, r7, r3
 8004690:	2303      	movs	r3, #3
 8004692:	439f      	bics	r7, r3
 8004694:	3708      	adds	r7, #8
 8004696:	2f0c      	cmp	r7, #12
 8004698:	d200      	bcs.n	800469c <_malloc_r+0x64>
 800469a:	270c      	movs	r7, #12
 800469c:	0039      	movs	r1, r7
 800469e:	0030      	movs	r0, r6
 80046a0:	f7ff ffa8 	bl	80045f4 <sbrk_aligned>
 80046a4:	1c43      	adds	r3, r0, #1
 80046a6:	d034      	beq.n	8004712 <_malloc_r+0xda>
 80046a8:	6823      	ldr	r3, [r4, #0]
 80046aa:	19df      	adds	r7, r3, r7
 80046ac:	6027      	str	r7, [r4, #0]
 80046ae:	e013      	b.n	80046d8 <_malloc_r+0xa0>
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	dacb      	bge.n	800464c <_malloc_r+0x14>
 80046b4:	230c      	movs	r3, #12
 80046b6:	2500      	movs	r5, #0
 80046b8:	6033      	str	r3, [r6, #0]
 80046ba:	0028      	movs	r0, r5
 80046bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80046be:	6822      	ldr	r2, [r4, #0]
 80046c0:	1bd1      	subs	r1, r2, r7
 80046c2:	d420      	bmi.n	8004706 <_malloc_r+0xce>
 80046c4:	290b      	cmp	r1, #11
 80046c6:	d917      	bls.n	80046f8 <_malloc_r+0xc0>
 80046c8:	19e2      	adds	r2, r4, r7
 80046ca:	6027      	str	r7, [r4, #0]
 80046cc:	42a3      	cmp	r3, r4
 80046ce:	d111      	bne.n	80046f4 <_malloc_r+0xbc>
 80046d0:	602a      	str	r2, [r5, #0]
 80046d2:	6863      	ldr	r3, [r4, #4]
 80046d4:	6011      	str	r1, [r2, #0]
 80046d6:	6053      	str	r3, [r2, #4]
 80046d8:	0030      	movs	r0, r6
 80046da:	0025      	movs	r5, r4
 80046dc:	f000 fe02 	bl	80052e4 <__malloc_unlock>
 80046e0:	2207      	movs	r2, #7
 80046e2:	350b      	adds	r5, #11
 80046e4:	1d23      	adds	r3, r4, #4
 80046e6:	4395      	bics	r5, r2
 80046e8:	1aea      	subs	r2, r5, r3
 80046ea:	429d      	cmp	r5, r3
 80046ec:	d0e5      	beq.n	80046ba <_malloc_r+0x82>
 80046ee:	1b5b      	subs	r3, r3, r5
 80046f0:	50a3      	str	r3, [r4, r2]
 80046f2:	e7e2      	b.n	80046ba <_malloc_r+0x82>
 80046f4:	605a      	str	r2, [r3, #4]
 80046f6:	e7ec      	b.n	80046d2 <_malloc_r+0x9a>
 80046f8:	6862      	ldr	r2, [r4, #4]
 80046fa:	42a3      	cmp	r3, r4
 80046fc:	d101      	bne.n	8004702 <_malloc_r+0xca>
 80046fe:	602a      	str	r2, [r5, #0]
 8004700:	e7ea      	b.n	80046d8 <_malloc_r+0xa0>
 8004702:	605a      	str	r2, [r3, #4]
 8004704:	e7e8      	b.n	80046d8 <_malloc_r+0xa0>
 8004706:	0023      	movs	r3, r4
 8004708:	6864      	ldr	r4, [r4, #4]
 800470a:	e7a7      	b.n	800465c <_malloc_r+0x24>
 800470c:	002c      	movs	r4, r5
 800470e:	686d      	ldr	r5, [r5, #4]
 8004710:	e7af      	b.n	8004672 <_malloc_r+0x3a>
 8004712:	230c      	movs	r3, #12
 8004714:	0030      	movs	r0, r6
 8004716:	6033      	str	r3, [r6, #0]
 8004718:	f000 fde4 	bl	80052e4 <__malloc_unlock>
 800471c:	e7cd      	b.n	80046ba <_malloc_r+0x82>
 800471e:	46c0      	nop			; (mov r8, r8)
 8004720:	200001c8 	.word	0x200001c8

08004724 <__sfputc_r>:
 8004724:	6893      	ldr	r3, [r2, #8]
 8004726:	b510      	push	{r4, lr}
 8004728:	3b01      	subs	r3, #1
 800472a:	6093      	str	r3, [r2, #8]
 800472c:	2b00      	cmp	r3, #0
 800472e:	da04      	bge.n	800473a <__sfputc_r+0x16>
 8004730:	6994      	ldr	r4, [r2, #24]
 8004732:	42a3      	cmp	r3, r4
 8004734:	db07      	blt.n	8004746 <__sfputc_r+0x22>
 8004736:	290a      	cmp	r1, #10
 8004738:	d005      	beq.n	8004746 <__sfputc_r+0x22>
 800473a:	6813      	ldr	r3, [r2, #0]
 800473c:	1c58      	adds	r0, r3, #1
 800473e:	6010      	str	r0, [r2, #0]
 8004740:	7019      	strb	r1, [r3, #0]
 8004742:	0008      	movs	r0, r1
 8004744:	bd10      	pop	{r4, pc}
 8004746:	f000 fb79 	bl	8004e3c <__swbuf_r>
 800474a:	0001      	movs	r1, r0
 800474c:	e7f9      	b.n	8004742 <__sfputc_r+0x1e>

0800474e <__sfputs_r>:
 800474e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004750:	0006      	movs	r6, r0
 8004752:	000f      	movs	r7, r1
 8004754:	0014      	movs	r4, r2
 8004756:	18d5      	adds	r5, r2, r3
 8004758:	42ac      	cmp	r4, r5
 800475a:	d101      	bne.n	8004760 <__sfputs_r+0x12>
 800475c:	2000      	movs	r0, #0
 800475e:	e007      	b.n	8004770 <__sfputs_r+0x22>
 8004760:	7821      	ldrb	r1, [r4, #0]
 8004762:	003a      	movs	r2, r7
 8004764:	0030      	movs	r0, r6
 8004766:	f7ff ffdd 	bl	8004724 <__sfputc_r>
 800476a:	3401      	adds	r4, #1
 800476c:	1c43      	adds	r3, r0, #1
 800476e:	d1f3      	bne.n	8004758 <__sfputs_r+0xa>
 8004770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004774 <_vfiprintf_r>:
 8004774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004776:	b0a1      	sub	sp, #132	; 0x84
 8004778:	0006      	movs	r6, r0
 800477a:	000c      	movs	r4, r1
 800477c:	001f      	movs	r7, r3
 800477e:	9203      	str	r2, [sp, #12]
 8004780:	2800      	cmp	r0, #0
 8004782:	d004      	beq.n	800478e <_vfiprintf_r+0x1a>
 8004784:	6983      	ldr	r3, [r0, #24]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d101      	bne.n	800478e <_vfiprintf_r+0x1a>
 800478a:	f7ff fe8f 	bl	80044ac <__sinit>
 800478e:	4b8e      	ldr	r3, [pc, #568]	; (80049c8 <_vfiprintf_r+0x254>)
 8004790:	429c      	cmp	r4, r3
 8004792:	d11c      	bne.n	80047ce <_vfiprintf_r+0x5a>
 8004794:	6874      	ldr	r4, [r6, #4]
 8004796:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004798:	07db      	lsls	r3, r3, #31
 800479a:	d405      	bmi.n	80047a8 <_vfiprintf_r+0x34>
 800479c:	89a3      	ldrh	r3, [r4, #12]
 800479e:	059b      	lsls	r3, r3, #22
 80047a0:	d402      	bmi.n	80047a8 <_vfiprintf_r+0x34>
 80047a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047a4:	f7ff ff23 	bl	80045ee <__retarget_lock_acquire_recursive>
 80047a8:	89a3      	ldrh	r3, [r4, #12]
 80047aa:	071b      	lsls	r3, r3, #28
 80047ac:	d502      	bpl.n	80047b4 <_vfiprintf_r+0x40>
 80047ae:	6923      	ldr	r3, [r4, #16]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d11d      	bne.n	80047f0 <_vfiprintf_r+0x7c>
 80047b4:	0021      	movs	r1, r4
 80047b6:	0030      	movs	r0, r6
 80047b8:	f000 fbaa 	bl	8004f10 <__swsetup_r>
 80047bc:	2800      	cmp	r0, #0
 80047be:	d017      	beq.n	80047f0 <_vfiprintf_r+0x7c>
 80047c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047c2:	07db      	lsls	r3, r3, #31
 80047c4:	d50d      	bpl.n	80047e2 <_vfiprintf_r+0x6e>
 80047c6:	2001      	movs	r0, #1
 80047c8:	4240      	negs	r0, r0
 80047ca:	b021      	add	sp, #132	; 0x84
 80047cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047ce:	4b7f      	ldr	r3, [pc, #508]	; (80049cc <_vfiprintf_r+0x258>)
 80047d0:	429c      	cmp	r4, r3
 80047d2:	d101      	bne.n	80047d8 <_vfiprintf_r+0x64>
 80047d4:	68b4      	ldr	r4, [r6, #8]
 80047d6:	e7de      	b.n	8004796 <_vfiprintf_r+0x22>
 80047d8:	4b7d      	ldr	r3, [pc, #500]	; (80049d0 <_vfiprintf_r+0x25c>)
 80047da:	429c      	cmp	r4, r3
 80047dc:	d1db      	bne.n	8004796 <_vfiprintf_r+0x22>
 80047de:	68f4      	ldr	r4, [r6, #12]
 80047e0:	e7d9      	b.n	8004796 <_vfiprintf_r+0x22>
 80047e2:	89a3      	ldrh	r3, [r4, #12]
 80047e4:	059b      	lsls	r3, r3, #22
 80047e6:	d4ee      	bmi.n	80047c6 <_vfiprintf_r+0x52>
 80047e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047ea:	f7ff ff01 	bl	80045f0 <__retarget_lock_release_recursive>
 80047ee:	e7ea      	b.n	80047c6 <_vfiprintf_r+0x52>
 80047f0:	2300      	movs	r3, #0
 80047f2:	ad08      	add	r5, sp, #32
 80047f4:	616b      	str	r3, [r5, #20]
 80047f6:	3320      	adds	r3, #32
 80047f8:	766b      	strb	r3, [r5, #25]
 80047fa:	3310      	adds	r3, #16
 80047fc:	76ab      	strb	r3, [r5, #26]
 80047fe:	9707      	str	r7, [sp, #28]
 8004800:	9f03      	ldr	r7, [sp, #12]
 8004802:	783b      	ldrb	r3, [r7, #0]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d001      	beq.n	800480c <_vfiprintf_r+0x98>
 8004808:	2b25      	cmp	r3, #37	; 0x25
 800480a:	d14e      	bne.n	80048aa <_vfiprintf_r+0x136>
 800480c:	9b03      	ldr	r3, [sp, #12]
 800480e:	1afb      	subs	r3, r7, r3
 8004810:	9305      	str	r3, [sp, #20]
 8004812:	9b03      	ldr	r3, [sp, #12]
 8004814:	429f      	cmp	r7, r3
 8004816:	d00d      	beq.n	8004834 <_vfiprintf_r+0xc0>
 8004818:	9b05      	ldr	r3, [sp, #20]
 800481a:	0021      	movs	r1, r4
 800481c:	0030      	movs	r0, r6
 800481e:	9a03      	ldr	r2, [sp, #12]
 8004820:	f7ff ff95 	bl	800474e <__sfputs_r>
 8004824:	1c43      	adds	r3, r0, #1
 8004826:	d100      	bne.n	800482a <_vfiprintf_r+0xb6>
 8004828:	e0b5      	b.n	8004996 <_vfiprintf_r+0x222>
 800482a:	696a      	ldr	r2, [r5, #20]
 800482c:	9b05      	ldr	r3, [sp, #20]
 800482e:	4694      	mov	ip, r2
 8004830:	4463      	add	r3, ip
 8004832:	616b      	str	r3, [r5, #20]
 8004834:	783b      	ldrb	r3, [r7, #0]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d100      	bne.n	800483c <_vfiprintf_r+0xc8>
 800483a:	e0ac      	b.n	8004996 <_vfiprintf_r+0x222>
 800483c:	2201      	movs	r2, #1
 800483e:	1c7b      	adds	r3, r7, #1
 8004840:	9303      	str	r3, [sp, #12]
 8004842:	2300      	movs	r3, #0
 8004844:	4252      	negs	r2, r2
 8004846:	606a      	str	r2, [r5, #4]
 8004848:	a904      	add	r1, sp, #16
 800484a:	3254      	adds	r2, #84	; 0x54
 800484c:	1852      	adds	r2, r2, r1
 800484e:	602b      	str	r3, [r5, #0]
 8004850:	60eb      	str	r3, [r5, #12]
 8004852:	60ab      	str	r3, [r5, #8]
 8004854:	7013      	strb	r3, [r2, #0]
 8004856:	65ab      	str	r3, [r5, #88]	; 0x58
 8004858:	9b03      	ldr	r3, [sp, #12]
 800485a:	2205      	movs	r2, #5
 800485c:	7819      	ldrb	r1, [r3, #0]
 800485e:	485d      	ldr	r0, [pc, #372]	; (80049d4 <_vfiprintf_r+0x260>)
 8004860:	f000 fd2c 	bl	80052bc <memchr>
 8004864:	9b03      	ldr	r3, [sp, #12]
 8004866:	1c5f      	adds	r7, r3, #1
 8004868:	2800      	cmp	r0, #0
 800486a:	d120      	bne.n	80048ae <_vfiprintf_r+0x13a>
 800486c:	682a      	ldr	r2, [r5, #0]
 800486e:	06d3      	lsls	r3, r2, #27
 8004870:	d504      	bpl.n	800487c <_vfiprintf_r+0x108>
 8004872:	2353      	movs	r3, #83	; 0x53
 8004874:	a904      	add	r1, sp, #16
 8004876:	185b      	adds	r3, r3, r1
 8004878:	2120      	movs	r1, #32
 800487a:	7019      	strb	r1, [r3, #0]
 800487c:	0713      	lsls	r3, r2, #28
 800487e:	d504      	bpl.n	800488a <_vfiprintf_r+0x116>
 8004880:	2353      	movs	r3, #83	; 0x53
 8004882:	a904      	add	r1, sp, #16
 8004884:	185b      	adds	r3, r3, r1
 8004886:	212b      	movs	r1, #43	; 0x2b
 8004888:	7019      	strb	r1, [r3, #0]
 800488a:	9b03      	ldr	r3, [sp, #12]
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	2b2a      	cmp	r3, #42	; 0x2a
 8004890:	d016      	beq.n	80048c0 <_vfiprintf_r+0x14c>
 8004892:	2100      	movs	r1, #0
 8004894:	68eb      	ldr	r3, [r5, #12]
 8004896:	9f03      	ldr	r7, [sp, #12]
 8004898:	783a      	ldrb	r2, [r7, #0]
 800489a:	1c78      	adds	r0, r7, #1
 800489c:	3a30      	subs	r2, #48	; 0x30
 800489e:	4684      	mov	ip, r0
 80048a0:	2a09      	cmp	r2, #9
 80048a2:	d94f      	bls.n	8004944 <_vfiprintf_r+0x1d0>
 80048a4:	2900      	cmp	r1, #0
 80048a6:	d111      	bne.n	80048cc <_vfiprintf_r+0x158>
 80048a8:	e017      	b.n	80048da <_vfiprintf_r+0x166>
 80048aa:	3701      	adds	r7, #1
 80048ac:	e7a9      	b.n	8004802 <_vfiprintf_r+0x8e>
 80048ae:	4b49      	ldr	r3, [pc, #292]	; (80049d4 <_vfiprintf_r+0x260>)
 80048b0:	682a      	ldr	r2, [r5, #0]
 80048b2:	1ac0      	subs	r0, r0, r3
 80048b4:	2301      	movs	r3, #1
 80048b6:	4083      	lsls	r3, r0
 80048b8:	4313      	orrs	r3, r2
 80048ba:	602b      	str	r3, [r5, #0]
 80048bc:	9703      	str	r7, [sp, #12]
 80048be:	e7cb      	b.n	8004858 <_vfiprintf_r+0xe4>
 80048c0:	9b07      	ldr	r3, [sp, #28]
 80048c2:	1d19      	adds	r1, r3, #4
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	9107      	str	r1, [sp, #28]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	db01      	blt.n	80048d0 <_vfiprintf_r+0x15c>
 80048cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80048ce:	e004      	b.n	80048da <_vfiprintf_r+0x166>
 80048d0:	425b      	negs	r3, r3
 80048d2:	60eb      	str	r3, [r5, #12]
 80048d4:	2302      	movs	r3, #2
 80048d6:	4313      	orrs	r3, r2
 80048d8:	602b      	str	r3, [r5, #0]
 80048da:	783b      	ldrb	r3, [r7, #0]
 80048dc:	2b2e      	cmp	r3, #46	; 0x2e
 80048de:	d10a      	bne.n	80048f6 <_vfiprintf_r+0x182>
 80048e0:	787b      	ldrb	r3, [r7, #1]
 80048e2:	2b2a      	cmp	r3, #42	; 0x2a
 80048e4:	d137      	bne.n	8004956 <_vfiprintf_r+0x1e2>
 80048e6:	9b07      	ldr	r3, [sp, #28]
 80048e8:	3702      	adds	r7, #2
 80048ea:	1d1a      	adds	r2, r3, #4
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	9207      	str	r2, [sp, #28]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	db2d      	blt.n	8004950 <_vfiprintf_r+0x1dc>
 80048f4:	9309      	str	r3, [sp, #36]	; 0x24
 80048f6:	2203      	movs	r2, #3
 80048f8:	7839      	ldrb	r1, [r7, #0]
 80048fa:	4837      	ldr	r0, [pc, #220]	; (80049d8 <_vfiprintf_r+0x264>)
 80048fc:	f000 fcde 	bl	80052bc <memchr>
 8004900:	2800      	cmp	r0, #0
 8004902:	d007      	beq.n	8004914 <_vfiprintf_r+0x1a0>
 8004904:	4b34      	ldr	r3, [pc, #208]	; (80049d8 <_vfiprintf_r+0x264>)
 8004906:	682a      	ldr	r2, [r5, #0]
 8004908:	1ac0      	subs	r0, r0, r3
 800490a:	2340      	movs	r3, #64	; 0x40
 800490c:	4083      	lsls	r3, r0
 800490e:	4313      	orrs	r3, r2
 8004910:	3701      	adds	r7, #1
 8004912:	602b      	str	r3, [r5, #0]
 8004914:	7839      	ldrb	r1, [r7, #0]
 8004916:	1c7b      	adds	r3, r7, #1
 8004918:	2206      	movs	r2, #6
 800491a:	4830      	ldr	r0, [pc, #192]	; (80049dc <_vfiprintf_r+0x268>)
 800491c:	9303      	str	r3, [sp, #12]
 800491e:	7629      	strb	r1, [r5, #24]
 8004920:	f000 fccc 	bl	80052bc <memchr>
 8004924:	2800      	cmp	r0, #0
 8004926:	d045      	beq.n	80049b4 <_vfiprintf_r+0x240>
 8004928:	4b2d      	ldr	r3, [pc, #180]	; (80049e0 <_vfiprintf_r+0x26c>)
 800492a:	2b00      	cmp	r3, #0
 800492c:	d127      	bne.n	800497e <_vfiprintf_r+0x20a>
 800492e:	2207      	movs	r2, #7
 8004930:	9b07      	ldr	r3, [sp, #28]
 8004932:	3307      	adds	r3, #7
 8004934:	4393      	bics	r3, r2
 8004936:	3308      	adds	r3, #8
 8004938:	9307      	str	r3, [sp, #28]
 800493a:	696b      	ldr	r3, [r5, #20]
 800493c:	9a04      	ldr	r2, [sp, #16]
 800493e:	189b      	adds	r3, r3, r2
 8004940:	616b      	str	r3, [r5, #20]
 8004942:	e75d      	b.n	8004800 <_vfiprintf_r+0x8c>
 8004944:	210a      	movs	r1, #10
 8004946:	434b      	muls	r3, r1
 8004948:	4667      	mov	r7, ip
 800494a:	189b      	adds	r3, r3, r2
 800494c:	3909      	subs	r1, #9
 800494e:	e7a3      	b.n	8004898 <_vfiprintf_r+0x124>
 8004950:	2301      	movs	r3, #1
 8004952:	425b      	negs	r3, r3
 8004954:	e7ce      	b.n	80048f4 <_vfiprintf_r+0x180>
 8004956:	2300      	movs	r3, #0
 8004958:	001a      	movs	r2, r3
 800495a:	3701      	adds	r7, #1
 800495c:	606b      	str	r3, [r5, #4]
 800495e:	7839      	ldrb	r1, [r7, #0]
 8004960:	1c78      	adds	r0, r7, #1
 8004962:	3930      	subs	r1, #48	; 0x30
 8004964:	4684      	mov	ip, r0
 8004966:	2909      	cmp	r1, #9
 8004968:	d903      	bls.n	8004972 <_vfiprintf_r+0x1fe>
 800496a:	2b00      	cmp	r3, #0
 800496c:	d0c3      	beq.n	80048f6 <_vfiprintf_r+0x182>
 800496e:	9209      	str	r2, [sp, #36]	; 0x24
 8004970:	e7c1      	b.n	80048f6 <_vfiprintf_r+0x182>
 8004972:	230a      	movs	r3, #10
 8004974:	435a      	muls	r2, r3
 8004976:	4667      	mov	r7, ip
 8004978:	1852      	adds	r2, r2, r1
 800497a:	3b09      	subs	r3, #9
 800497c:	e7ef      	b.n	800495e <_vfiprintf_r+0x1ea>
 800497e:	ab07      	add	r3, sp, #28
 8004980:	9300      	str	r3, [sp, #0]
 8004982:	0022      	movs	r2, r4
 8004984:	0029      	movs	r1, r5
 8004986:	0030      	movs	r0, r6
 8004988:	4b16      	ldr	r3, [pc, #88]	; (80049e4 <_vfiprintf_r+0x270>)
 800498a:	e000      	b.n	800498e <_vfiprintf_r+0x21a>
 800498c:	bf00      	nop
 800498e:	9004      	str	r0, [sp, #16]
 8004990:	9b04      	ldr	r3, [sp, #16]
 8004992:	3301      	adds	r3, #1
 8004994:	d1d1      	bne.n	800493a <_vfiprintf_r+0x1c6>
 8004996:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004998:	07db      	lsls	r3, r3, #31
 800499a:	d405      	bmi.n	80049a8 <_vfiprintf_r+0x234>
 800499c:	89a3      	ldrh	r3, [r4, #12]
 800499e:	059b      	lsls	r3, r3, #22
 80049a0:	d402      	bmi.n	80049a8 <_vfiprintf_r+0x234>
 80049a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049a4:	f7ff fe24 	bl	80045f0 <__retarget_lock_release_recursive>
 80049a8:	89a3      	ldrh	r3, [r4, #12]
 80049aa:	065b      	lsls	r3, r3, #25
 80049ac:	d500      	bpl.n	80049b0 <_vfiprintf_r+0x23c>
 80049ae:	e70a      	b.n	80047c6 <_vfiprintf_r+0x52>
 80049b0:	980d      	ldr	r0, [sp, #52]	; 0x34
 80049b2:	e70a      	b.n	80047ca <_vfiprintf_r+0x56>
 80049b4:	ab07      	add	r3, sp, #28
 80049b6:	9300      	str	r3, [sp, #0]
 80049b8:	0022      	movs	r2, r4
 80049ba:	0029      	movs	r1, r5
 80049bc:	0030      	movs	r0, r6
 80049be:	4b09      	ldr	r3, [pc, #36]	; (80049e4 <_vfiprintf_r+0x270>)
 80049c0:	f000 f882 	bl	8004ac8 <_printf_i>
 80049c4:	e7e3      	b.n	800498e <_vfiprintf_r+0x21a>
 80049c6:	46c0      	nop			; (mov r8, r8)
 80049c8:	0800562c 	.word	0x0800562c
 80049cc:	0800564c 	.word	0x0800564c
 80049d0:	0800560c 	.word	0x0800560c
 80049d4:	0800566c 	.word	0x0800566c
 80049d8:	08005672 	.word	0x08005672
 80049dc:	08005676 	.word	0x08005676
 80049e0:	00000000 	.word	0x00000000
 80049e4:	0800474f 	.word	0x0800474f

080049e8 <_printf_common>:
 80049e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049ea:	0015      	movs	r5, r2
 80049ec:	9301      	str	r3, [sp, #4]
 80049ee:	688a      	ldr	r2, [r1, #8]
 80049f0:	690b      	ldr	r3, [r1, #16]
 80049f2:	000c      	movs	r4, r1
 80049f4:	9000      	str	r0, [sp, #0]
 80049f6:	4293      	cmp	r3, r2
 80049f8:	da00      	bge.n	80049fc <_printf_common+0x14>
 80049fa:	0013      	movs	r3, r2
 80049fc:	0022      	movs	r2, r4
 80049fe:	602b      	str	r3, [r5, #0]
 8004a00:	3243      	adds	r2, #67	; 0x43
 8004a02:	7812      	ldrb	r2, [r2, #0]
 8004a04:	2a00      	cmp	r2, #0
 8004a06:	d001      	beq.n	8004a0c <_printf_common+0x24>
 8004a08:	3301      	adds	r3, #1
 8004a0a:	602b      	str	r3, [r5, #0]
 8004a0c:	6823      	ldr	r3, [r4, #0]
 8004a0e:	069b      	lsls	r3, r3, #26
 8004a10:	d502      	bpl.n	8004a18 <_printf_common+0x30>
 8004a12:	682b      	ldr	r3, [r5, #0]
 8004a14:	3302      	adds	r3, #2
 8004a16:	602b      	str	r3, [r5, #0]
 8004a18:	6822      	ldr	r2, [r4, #0]
 8004a1a:	2306      	movs	r3, #6
 8004a1c:	0017      	movs	r7, r2
 8004a1e:	401f      	ands	r7, r3
 8004a20:	421a      	tst	r2, r3
 8004a22:	d027      	beq.n	8004a74 <_printf_common+0x8c>
 8004a24:	0023      	movs	r3, r4
 8004a26:	3343      	adds	r3, #67	; 0x43
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	1e5a      	subs	r2, r3, #1
 8004a2c:	4193      	sbcs	r3, r2
 8004a2e:	6822      	ldr	r2, [r4, #0]
 8004a30:	0692      	lsls	r2, r2, #26
 8004a32:	d430      	bmi.n	8004a96 <_printf_common+0xae>
 8004a34:	0022      	movs	r2, r4
 8004a36:	9901      	ldr	r1, [sp, #4]
 8004a38:	9800      	ldr	r0, [sp, #0]
 8004a3a:	9e08      	ldr	r6, [sp, #32]
 8004a3c:	3243      	adds	r2, #67	; 0x43
 8004a3e:	47b0      	blx	r6
 8004a40:	1c43      	adds	r3, r0, #1
 8004a42:	d025      	beq.n	8004a90 <_printf_common+0xa8>
 8004a44:	2306      	movs	r3, #6
 8004a46:	6820      	ldr	r0, [r4, #0]
 8004a48:	682a      	ldr	r2, [r5, #0]
 8004a4a:	68e1      	ldr	r1, [r4, #12]
 8004a4c:	2500      	movs	r5, #0
 8004a4e:	4003      	ands	r3, r0
 8004a50:	2b04      	cmp	r3, #4
 8004a52:	d103      	bne.n	8004a5c <_printf_common+0x74>
 8004a54:	1a8d      	subs	r5, r1, r2
 8004a56:	43eb      	mvns	r3, r5
 8004a58:	17db      	asrs	r3, r3, #31
 8004a5a:	401d      	ands	r5, r3
 8004a5c:	68a3      	ldr	r3, [r4, #8]
 8004a5e:	6922      	ldr	r2, [r4, #16]
 8004a60:	4293      	cmp	r3, r2
 8004a62:	dd01      	ble.n	8004a68 <_printf_common+0x80>
 8004a64:	1a9b      	subs	r3, r3, r2
 8004a66:	18ed      	adds	r5, r5, r3
 8004a68:	2700      	movs	r7, #0
 8004a6a:	42bd      	cmp	r5, r7
 8004a6c:	d120      	bne.n	8004ab0 <_printf_common+0xc8>
 8004a6e:	2000      	movs	r0, #0
 8004a70:	e010      	b.n	8004a94 <_printf_common+0xac>
 8004a72:	3701      	adds	r7, #1
 8004a74:	68e3      	ldr	r3, [r4, #12]
 8004a76:	682a      	ldr	r2, [r5, #0]
 8004a78:	1a9b      	subs	r3, r3, r2
 8004a7a:	42bb      	cmp	r3, r7
 8004a7c:	ddd2      	ble.n	8004a24 <_printf_common+0x3c>
 8004a7e:	0022      	movs	r2, r4
 8004a80:	2301      	movs	r3, #1
 8004a82:	9901      	ldr	r1, [sp, #4]
 8004a84:	9800      	ldr	r0, [sp, #0]
 8004a86:	9e08      	ldr	r6, [sp, #32]
 8004a88:	3219      	adds	r2, #25
 8004a8a:	47b0      	blx	r6
 8004a8c:	1c43      	adds	r3, r0, #1
 8004a8e:	d1f0      	bne.n	8004a72 <_printf_common+0x8a>
 8004a90:	2001      	movs	r0, #1
 8004a92:	4240      	negs	r0, r0
 8004a94:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a96:	2030      	movs	r0, #48	; 0x30
 8004a98:	18e1      	adds	r1, r4, r3
 8004a9a:	3143      	adds	r1, #67	; 0x43
 8004a9c:	7008      	strb	r0, [r1, #0]
 8004a9e:	0021      	movs	r1, r4
 8004aa0:	1c5a      	adds	r2, r3, #1
 8004aa2:	3145      	adds	r1, #69	; 0x45
 8004aa4:	7809      	ldrb	r1, [r1, #0]
 8004aa6:	18a2      	adds	r2, r4, r2
 8004aa8:	3243      	adds	r2, #67	; 0x43
 8004aaa:	3302      	adds	r3, #2
 8004aac:	7011      	strb	r1, [r2, #0]
 8004aae:	e7c1      	b.n	8004a34 <_printf_common+0x4c>
 8004ab0:	0022      	movs	r2, r4
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	9901      	ldr	r1, [sp, #4]
 8004ab6:	9800      	ldr	r0, [sp, #0]
 8004ab8:	9e08      	ldr	r6, [sp, #32]
 8004aba:	321a      	adds	r2, #26
 8004abc:	47b0      	blx	r6
 8004abe:	1c43      	adds	r3, r0, #1
 8004ac0:	d0e6      	beq.n	8004a90 <_printf_common+0xa8>
 8004ac2:	3701      	adds	r7, #1
 8004ac4:	e7d1      	b.n	8004a6a <_printf_common+0x82>
	...

08004ac8 <_printf_i>:
 8004ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004aca:	b08b      	sub	sp, #44	; 0x2c
 8004acc:	9206      	str	r2, [sp, #24]
 8004ace:	000a      	movs	r2, r1
 8004ad0:	3243      	adds	r2, #67	; 0x43
 8004ad2:	9307      	str	r3, [sp, #28]
 8004ad4:	9005      	str	r0, [sp, #20]
 8004ad6:	9204      	str	r2, [sp, #16]
 8004ad8:	7e0a      	ldrb	r2, [r1, #24]
 8004ada:	000c      	movs	r4, r1
 8004adc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ade:	2a78      	cmp	r2, #120	; 0x78
 8004ae0:	d807      	bhi.n	8004af2 <_printf_i+0x2a>
 8004ae2:	2a62      	cmp	r2, #98	; 0x62
 8004ae4:	d809      	bhi.n	8004afa <_printf_i+0x32>
 8004ae6:	2a00      	cmp	r2, #0
 8004ae8:	d100      	bne.n	8004aec <_printf_i+0x24>
 8004aea:	e0c1      	b.n	8004c70 <_printf_i+0x1a8>
 8004aec:	2a58      	cmp	r2, #88	; 0x58
 8004aee:	d100      	bne.n	8004af2 <_printf_i+0x2a>
 8004af0:	e08c      	b.n	8004c0c <_printf_i+0x144>
 8004af2:	0026      	movs	r6, r4
 8004af4:	3642      	adds	r6, #66	; 0x42
 8004af6:	7032      	strb	r2, [r6, #0]
 8004af8:	e022      	b.n	8004b40 <_printf_i+0x78>
 8004afa:	0010      	movs	r0, r2
 8004afc:	3863      	subs	r0, #99	; 0x63
 8004afe:	2815      	cmp	r0, #21
 8004b00:	d8f7      	bhi.n	8004af2 <_printf_i+0x2a>
 8004b02:	f7fb faff 	bl	8000104 <__gnu_thumb1_case_shi>
 8004b06:	0016      	.short	0x0016
 8004b08:	fff6001f 	.word	0xfff6001f
 8004b0c:	fff6fff6 	.word	0xfff6fff6
 8004b10:	001ffff6 	.word	0x001ffff6
 8004b14:	fff6fff6 	.word	0xfff6fff6
 8004b18:	fff6fff6 	.word	0xfff6fff6
 8004b1c:	003600a8 	.word	0x003600a8
 8004b20:	fff6009a 	.word	0xfff6009a
 8004b24:	00b9fff6 	.word	0x00b9fff6
 8004b28:	0036fff6 	.word	0x0036fff6
 8004b2c:	fff6fff6 	.word	0xfff6fff6
 8004b30:	009e      	.short	0x009e
 8004b32:	0026      	movs	r6, r4
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	3642      	adds	r6, #66	; 0x42
 8004b38:	1d11      	adds	r1, r2, #4
 8004b3a:	6019      	str	r1, [r3, #0]
 8004b3c:	6813      	ldr	r3, [r2, #0]
 8004b3e:	7033      	strb	r3, [r6, #0]
 8004b40:	2301      	movs	r3, #1
 8004b42:	e0a7      	b.n	8004c94 <_printf_i+0x1cc>
 8004b44:	6808      	ldr	r0, [r1, #0]
 8004b46:	6819      	ldr	r1, [r3, #0]
 8004b48:	1d0a      	adds	r2, r1, #4
 8004b4a:	0605      	lsls	r5, r0, #24
 8004b4c:	d50b      	bpl.n	8004b66 <_printf_i+0x9e>
 8004b4e:	680d      	ldr	r5, [r1, #0]
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	2d00      	cmp	r5, #0
 8004b54:	da03      	bge.n	8004b5e <_printf_i+0x96>
 8004b56:	232d      	movs	r3, #45	; 0x2d
 8004b58:	9a04      	ldr	r2, [sp, #16]
 8004b5a:	426d      	negs	r5, r5
 8004b5c:	7013      	strb	r3, [r2, #0]
 8004b5e:	4b61      	ldr	r3, [pc, #388]	; (8004ce4 <_printf_i+0x21c>)
 8004b60:	270a      	movs	r7, #10
 8004b62:	9303      	str	r3, [sp, #12]
 8004b64:	e01b      	b.n	8004b9e <_printf_i+0xd6>
 8004b66:	680d      	ldr	r5, [r1, #0]
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	0641      	lsls	r1, r0, #25
 8004b6c:	d5f1      	bpl.n	8004b52 <_printf_i+0x8a>
 8004b6e:	b22d      	sxth	r5, r5
 8004b70:	e7ef      	b.n	8004b52 <_printf_i+0x8a>
 8004b72:	680d      	ldr	r5, [r1, #0]
 8004b74:	6819      	ldr	r1, [r3, #0]
 8004b76:	1d08      	adds	r0, r1, #4
 8004b78:	6018      	str	r0, [r3, #0]
 8004b7a:	062e      	lsls	r6, r5, #24
 8004b7c:	d501      	bpl.n	8004b82 <_printf_i+0xba>
 8004b7e:	680d      	ldr	r5, [r1, #0]
 8004b80:	e003      	b.n	8004b8a <_printf_i+0xc2>
 8004b82:	066d      	lsls	r5, r5, #25
 8004b84:	d5fb      	bpl.n	8004b7e <_printf_i+0xb6>
 8004b86:	680d      	ldr	r5, [r1, #0]
 8004b88:	b2ad      	uxth	r5, r5
 8004b8a:	4b56      	ldr	r3, [pc, #344]	; (8004ce4 <_printf_i+0x21c>)
 8004b8c:	2708      	movs	r7, #8
 8004b8e:	9303      	str	r3, [sp, #12]
 8004b90:	2a6f      	cmp	r2, #111	; 0x6f
 8004b92:	d000      	beq.n	8004b96 <_printf_i+0xce>
 8004b94:	3702      	adds	r7, #2
 8004b96:	0023      	movs	r3, r4
 8004b98:	2200      	movs	r2, #0
 8004b9a:	3343      	adds	r3, #67	; 0x43
 8004b9c:	701a      	strb	r2, [r3, #0]
 8004b9e:	6863      	ldr	r3, [r4, #4]
 8004ba0:	60a3      	str	r3, [r4, #8]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	db03      	blt.n	8004bae <_printf_i+0xe6>
 8004ba6:	2204      	movs	r2, #4
 8004ba8:	6821      	ldr	r1, [r4, #0]
 8004baa:	4391      	bics	r1, r2
 8004bac:	6021      	str	r1, [r4, #0]
 8004bae:	2d00      	cmp	r5, #0
 8004bb0:	d102      	bne.n	8004bb8 <_printf_i+0xf0>
 8004bb2:	9e04      	ldr	r6, [sp, #16]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d00c      	beq.n	8004bd2 <_printf_i+0x10a>
 8004bb8:	9e04      	ldr	r6, [sp, #16]
 8004bba:	0028      	movs	r0, r5
 8004bbc:	0039      	movs	r1, r7
 8004bbe:	f7fb fb31 	bl	8000224 <__aeabi_uidivmod>
 8004bc2:	9b03      	ldr	r3, [sp, #12]
 8004bc4:	3e01      	subs	r6, #1
 8004bc6:	5c5b      	ldrb	r3, [r3, r1]
 8004bc8:	7033      	strb	r3, [r6, #0]
 8004bca:	002b      	movs	r3, r5
 8004bcc:	0005      	movs	r5, r0
 8004bce:	429f      	cmp	r7, r3
 8004bd0:	d9f3      	bls.n	8004bba <_printf_i+0xf2>
 8004bd2:	2f08      	cmp	r7, #8
 8004bd4:	d109      	bne.n	8004bea <_printf_i+0x122>
 8004bd6:	6823      	ldr	r3, [r4, #0]
 8004bd8:	07db      	lsls	r3, r3, #31
 8004bda:	d506      	bpl.n	8004bea <_printf_i+0x122>
 8004bdc:	6863      	ldr	r3, [r4, #4]
 8004bde:	6922      	ldr	r2, [r4, #16]
 8004be0:	4293      	cmp	r3, r2
 8004be2:	dc02      	bgt.n	8004bea <_printf_i+0x122>
 8004be4:	2330      	movs	r3, #48	; 0x30
 8004be6:	3e01      	subs	r6, #1
 8004be8:	7033      	strb	r3, [r6, #0]
 8004bea:	9b04      	ldr	r3, [sp, #16]
 8004bec:	1b9b      	subs	r3, r3, r6
 8004bee:	6123      	str	r3, [r4, #16]
 8004bf0:	9b07      	ldr	r3, [sp, #28]
 8004bf2:	0021      	movs	r1, r4
 8004bf4:	9300      	str	r3, [sp, #0]
 8004bf6:	9805      	ldr	r0, [sp, #20]
 8004bf8:	9b06      	ldr	r3, [sp, #24]
 8004bfa:	aa09      	add	r2, sp, #36	; 0x24
 8004bfc:	f7ff fef4 	bl	80049e8 <_printf_common>
 8004c00:	1c43      	adds	r3, r0, #1
 8004c02:	d14c      	bne.n	8004c9e <_printf_i+0x1d6>
 8004c04:	2001      	movs	r0, #1
 8004c06:	4240      	negs	r0, r0
 8004c08:	b00b      	add	sp, #44	; 0x2c
 8004c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c0c:	3145      	adds	r1, #69	; 0x45
 8004c0e:	700a      	strb	r2, [r1, #0]
 8004c10:	4a34      	ldr	r2, [pc, #208]	; (8004ce4 <_printf_i+0x21c>)
 8004c12:	9203      	str	r2, [sp, #12]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	6821      	ldr	r1, [r4, #0]
 8004c18:	ca20      	ldmia	r2!, {r5}
 8004c1a:	601a      	str	r2, [r3, #0]
 8004c1c:	0608      	lsls	r0, r1, #24
 8004c1e:	d516      	bpl.n	8004c4e <_printf_i+0x186>
 8004c20:	07cb      	lsls	r3, r1, #31
 8004c22:	d502      	bpl.n	8004c2a <_printf_i+0x162>
 8004c24:	2320      	movs	r3, #32
 8004c26:	4319      	orrs	r1, r3
 8004c28:	6021      	str	r1, [r4, #0]
 8004c2a:	2710      	movs	r7, #16
 8004c2c:	2d00      	cmp	r5, #0
 8004c2e:	d1b2      	bne.n	8004b96 <_printf_i+0xce>
 8004c30:	2320      	movs	r3, #32
 8004c32:	6822      	ldr	r2, [r4, #0]
 8004c34:	439a      	bics	r2, r3
 8004c36:	6022      	str	r2, [r4, #0]
 8004c38:	e7ad      	b.n	8004b96 <_printf_i+0xce>
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	6809      	ldr	r1, [r1, #0]
 8004c3e:	430a      	orrs	r2, r1
 8004c40:	6022      	str	r2, [r4, #0]
 8004c42:	0022      	movs	r2, r4
 8004c44:	2178      	movs	r1, #120	; 0x78
 8004c46:	3245      	adds	r2, #69	; 0x45
 8004c48:	7011      	strb	r1, [r2, #0]
 8004c4a:	4a27      	ldr	r2, [pc, #156]	; (8004ce8 <_printf_i+0x220>)
 8004c4c:	e7e1      	b.n	8004c12 <_printf_i+0x14a>
 8004c4e:	0648      	lsls	r0, r1, #25
 8004c50:	d5e6      	bpl.n	8004c20 <_printf_i+0x158>
 8004c52:	b2ad      	uxth	r5, r5
 8004c54:	e7e4      	b.n	8004c20 <_printf_i+0x158>
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	680d      	ldr	r5, [r1, #0]
 8004c5a:	1d10      	adds	r0, r2, #4
 8004c5c:	6949      	ldr	r1, [r1, #20]
 8004c5e:	6018      	str	r0, [r3, #0]
 8004c60:	6813      	ldr	r3, [r2, #0]
 8004c62:	062e      	lsls	r6, r5, #24
 8004c64:	d501      	bpl.n	8004c6a <_printf_i+0x1a2>
 8004c66:	6019      	str	r1, [r3, #0]
 8004c68:	e002      	b.n	8004c70 <_printf_i+0x1a8>
 8004c6a:	066d      	lsls	r5, r5, #25
 8004c6c:	d5fb      	bpl.n	8004c66 <_printf_i+0x19e>
 8004c6e:	8019      	strh	r1, [r3, #0]
 8004c70:	2300      	movs	r3, #0
 8004c72:	9e04      	ldr	r6, [sp, #16]
 8004c74:	6123      	str	r3, [r4, #16]
 8004c76:	e7bb      	b.n	8004bf0 <_printf_i+0x128>
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	1d11      	adds	r1, r2, #4
 8004c7c:	6019      	str	r1, [r3, #0]
 8004c7e:	6816      	ldr	r6, [r2, #0]
 8004c80:	2100      	movs	r1, #0
 8004c82:	0030      	movs	r0, r6
 8004c84:	6862      	ldr	r2, [r4, #4]
 8004c86:	f000 fb19 	bl	80052bc <memchr>
 8004c8a:	2800      	cmp	r0, #0
 8004c8c:	d001      	beq.n	8004c92 <_printf_i+0x1ca>
 8004c8e:	1b80      	subs	r0, r0, r6
 8004c90:	6060      	str	r0, [r4, #4]
 8004c92:	6863      	ldr	r3, [r4, #4]
 8004c94:	6123      	str	r3, [r4, #16]
 8004c96:	2300      	movs	r3, #0
 8004c98:	9a04      	ldr	r2, [sp, #16]
 8004c9a:	7013      	strb	r3, [r2, #0]
 8004c9c:	e7a8      	b.n	8004bf0 <_printf_i+0x128>
 8004c9e:	6923      	ldr	r3, [r4, #16]
 8004ca0:	0032      	movs	r2, r6
 8004ca2:	9906      	ldr	r1, [sp, #24]
 8004ca4:	9805      	ldr	r0, [sp, #20]
 8004ca6:	9d07      	ldr	r5, [sp, #28]
 8004ca8:	47a8      	blx	r5
 8004caa:	1c43      	adds	r3, r0, #1
 8004cac:	d0aa      	beq.n	8004c04 <_printf_i+0x13c>
 8004cae:	6823      	ldr	r3, [r4, #0]
 8004cb0:	079b      	lsls	r3, r3, #30
 8004cb2:	d415      	bmi.n	8004ce0 <_printf_i+0x218>
 8004cb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cb6:	68e0      	ldr	r0, [r4, #12]
 8004cb8:	4298      	cmp	r0, r3
 8004cba:	daa5      	bge.n	8004c08 <_printf_i+0x140>
 8004cbc:	0018      	movs	r0, r3
 8004cbe:	e7a3      	b.n	8004c08 <_printf_i+0x140>
 8004cc0:	0022      	movs	r2, r4
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	9906      	ldr	r1, [sp, #24]
 8004cc6:	9805      	ldr	r0, [sp, #20]
 8004cc8:	9e07      	ldr	r6, [sp, #28]
 8004cca:	3219      	adds	r2, #25
 8004ccc:	47b0      	blx	r6
 8004cce:	1c43      	adds	r3, r0, #1
 8004cd0:	d098      	beq.n	8004c04 <_printf_i+0x13c>
 8004cd2:	3501      	adds	r5, #1
 8004cd4:	68e3      	ldr	r3, [r4, #12]
 8004cd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004cd8:	1a9b      	subs	r3, r3, r2
 8004cda:	42ab      	cmp	r3, r5
 8004cdc:	dcf0      	bgt.n	8004cc0 <_printf_i+0x1f8>
 8004cde:	e7e9      	b.n	8004cb4 <_printf_i+0x1ec>
 8004ce0:	2500      	movs	r5, #0
 8004ce2:	e7f7      	b.n	8004cd4 <_printf_i+0x20c>
 8004ce4:	0800567d 	.word	0x0800567d
 8004ce8:	0800568e 	.word	0x0800568e

08004cec <_putc_r>:
 8004cec:	b570      	push	{r4, r5, r6, lr}
 8004cee:	0006      	movs	r6, r0
 8004cf0:	000d      	movs	r5, r1
 8004cf2:	0014      	movs	r4, r2
 8004cf4:	2800      	cmp	r0, #0
 8004cf6:	d004      	beq.n	8004d02 <_putc_r+0x16>
 8004cf8:	6983      	ldr	r3, [r0, #24]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d101      	bne.n	8004d02 <_putc_r+0x16>
 8004cfe:	f7ff fbd5 	bl	80044ac <__sinit>
 8004d02:	4b1c      	ldr	r3, [pc, #112]	; (8004d74 <_putc_r+0x88>)
 8004d04:	429c      	cmp	r4, r3
 8004d06:	d124      	bne.n	8004d52 <_putc_r+0x66>
 8004d08:	6874      	ldr	r4, [r6, #4]
 8004d0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d0c:	07db      	lsls	r3, r3, #31
 8004d0e:	d405      	bmi.n	8004d1c <_putc_r+0x30>
 8004d10:	89a3      	ldrh	r3, [r4, #12]
 8004d12:	059b      	lsls	r3, r3, #22
 8004d14:	d402      	bmi.n	8004d1c <_putc_r+0x30>
 8004d16:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d18:	f7ff fc69 	bl	80045ee <__retarget_lock_acquire_recursive>
 8004d1c:	68a3      	ldr	r3, [r4, #8]
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	60a3      	str	r3, [r4, #8]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	da05      	bge.n	8004d32 <_putc_r+0x46>
 8004d26:	69a2      	ldr	r2, [r4, #24]
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	db1c      	blt.n	8004d66 <_putc_r+0x7a>
 8004d2c:	b2eb      	uxtb	r3, r5
 8004d2e:	2b0a      	cmp	r3, #10
 8004d30:	d019      	beq.n	8004d66 <_putc_r+0x7a>
 8004d32:	6823      	ldr	r3, [r4, #0]
 8004d34:	1c5a      	adds	r2, r3, #1
 8004d36:	6022      	str	r2, [r4, #0]
 8004d38:	701d      	strb	r5, [r3, #0]
 8004d3a:	b2ed      	uxtb	r5, r5
 8004d3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d3e:	07db      	lsls	r3, r3, #31
 8004d40:	d405      	bmi.n	8004d4e <_putc_r+0x62>
 8004d42:	89a3      	ldrh	r3, [r4, #12]
 8004d44:	059b      	lsls	r3, r3, #22
 8004d46:	d402      	bmi.n	8004d4e <_putc_r+0x62>
 8004d48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d4a:	f7ff fc51 	bl	80045f0 <__retarget_lock_release_recursive>
 8004d4e:	0028      	movs	r0, r5
 8004d50:	bd70      	pop	{r4, r5, r6, pc}
 8004d52:	4b09      	ldr	r3, [pc, #36]	; (8004d78 <_putc_r+0x8c>)
 8004d54:	429c      	cmp	r4, r3
 8004d56:	d101      	bne.n	8004d5c <_putc_r+0x70>
 8004d58:	68b4      	ldr	r4, [r6, #8]
 8004d5a:	e7d6      	b.n	8004d0a <_putc_r+0x1e>
 8004d5c:	4b07      	ldr	r3, [pc, #28]	; (8004d7c <_putc_r+0x90>)
 8004d5e:	429c      	cmp	r4, r3
 8004d60:	d1d3      	bne.n	8004d0a <_putc_r+0x1e>
 8004d62:	68f4      	ldr	r4, [r6, #12]
 8004d64:	e7d1      	b.n	8004d0a <_putc_r+0x1e>
 8004d66:	0029      	movs	r1, r5
 8004d68:	0022      	movs	r2, r4
 8004d6a:	0030      	movs	r0, r6
 8004d6c:	f000 f866 	bl	8004e3c <__swbuf_r>
 8004d70:	0005      	movs	r5, r0
 8004d72:	e7e3      	b.n	8004d3c <_putc_r+0x50>
 8004d74:	0800562c 	.word	0x0800562c
 8004d78:	0800564c 	.word	0x0800564c
 8004d7c:	0800560c 	.word	0x0800560c

08004d80 <_sbrk_r>:
 8004d80:	2300      	movs	r3, #0
 8004d82:	b570      	push	{r4, r5, r6, lr}
 8004d84:	4d06      	ldr	r5, [pc, #24]	; (8004da0 <_sbrk_r+0x20>)
 8004d86:	0004      	movs	r4, r0
 8004d88:	0008      	movs	r0, r1
 8004d8a:	602b      	str	r3, [r5, #0]
 8004d8c:	f7fc f93e 	bl	800100c <_sbrk>
 8004d90:	1c43      	adds	r3, r0, #1
 8004d92:	d103      	bne.n	8004d9c <_sbrk_r+0x1c>
 8004d94:	682b      	ldr	r3, [r5, #0]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d000      	beq.n	8004d9c <_sbrk_r+0x1c>
 8004d9a:	6023      	str	r3, [r4, #0]
 8004d9c:	bd70      	pop	{r4, r5, r6, pc}
 8004d9e:	46c0      	nop			; (mov r8, r8)
 8004da0:	200001d0 	.word	0x200001d0

08004da4 <__sread>:
 8004da4:	b570      	push	{r4, r5, r6, lr}
 8004da6:	000c      	movs	r4, r1
 8004da8:	250e      	movs	r5, #14
 8004daa:	5f49      	ldrsh	r1, [r1, r5]
 8004dac:	f000 faec 	bl	8005388 <_read_r>
 8004db0:	2800      	cmp	r0, #0
 8004db2:	db03      	blt.n	8004dbc <__sread+0x18>
 8004db4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004db6:	181b      	adds	r3, r3, r0
 8004db8:	6563      	str	r3, [r4, #84]	; 0x54
 8004dba:	bd70      	pop	{r4, r5, r6, pc}
 8004dbc:	89a3      	ldrh	r3, [r4, #12]
 8004dbe:	4a02      	ldr	r2, [pc, #8]	; (8004dc8 <__sread+0x24>)
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	81a3      	strh	r3, [r4, #12]
 8004dc4:	e7f9      	b.n	8004dba <__sread+0x16>
 8004dc6:	46c0      	nop			; (mov r8, r8)
 8004dc8:	ffffefff 	.word	0xffffefff

08004dcc <__swrite>:
 8004dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dce:	001f      	movs	r7, r3
 8004dd0:	898b      	ldrh	r3, [r1, #12]
 8004dd2:	0005      	movs	r5, r0
 8004dd4:	000c      	movs	r4, r1
 8004dd6:	0016      	movs	r6, r2
 8004dd8:	05db      	lsls	r3, r3, #23
 8004dda:	d505      	bpl.n	8004de8 <__swrite+0x1c>
 8004ddc:	230e      	movs	r3, #14
 8004dde:	5ec9      	ldrsh	r1, [r1, r3]
 8004de0:	2200      	movs	r2, #0
 8004de2:	2302      	movs	r3, #2
 8004de4:	f000 f9ea 	bl	80051bc <_lseek_r>
 8004de8:	89a3      	ldrh	r3, [r4, #12]
 8004dea:	4a05      	ldr	r2, [pc, #20]	; (8004e00 <__swrite+0x34>)
 8004dec:	0028      	movs	r0, r5
 8004dee:	4013      	ands	r3, r2
 8004df0:	81a3      	strh	r3, [r4, #12]
 8004df2:	0032      	movs	r2, r6
 8004df4:	230e      	movs	r3, #14
 8004df6:	5ee1      	ldrsh	r1, [r4, r3]
 8004df8:	003b      	movs	r3, r7
 8004dfa:	f000 f875 	bl	8004ee8 <_write_r>
 8004dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e00:	ffffefff 	.word	0xffffefff

08004e04 <__sseek>:
 8004e04:	b570      	push	{r4, r5, r6, lr}
 8004e06:	000c      	movs	r4, r1
 8004e08:	250e      	movs	r5, #14
 8004e0a:	5f49      	ldrsh	r1, [r1, r5]
 8004e0c:	f000 f9d6 	bl	80051bc <_lseek_r>
 8004e10:	89a3      	ldrh	r3, [r4, #12]
 8004e12:	1c42      	adds	r2, r0, #1
 8004e14:	d103      	bne.n	8004e1e <__sseek+0x1a>
 8004e16:	4a05      	ldr	r2, [pc, #20]	; (8004e2c <__sseek+0x28>)
 8004e18:	4013      	ands	r3, r2
 8004e1a:	81a3      	strh	r3, [r4, #12]
 8004e1c:	bd70      	pop	{r4, r5, r6, pc}
 8004e1e:	2280      	movs	r2, #128	; 0x80
 8004e20:	0152      	lsls	r2, r2, #5
 8004e22:	4313      	orrs	r3, r2
 8004e24:	81a3      	strh	r3, [r4, #12]
 8004e26:	6560      	str	r0, [r4, #84]	; 0x54
 8004e28:	e7f8      	b.n	8004e1c <__sseek+0x18>
 8004e2a:	46c0      	nop			; (mov r8, r8)
 8004e2c:	ffffefff 	.word	0xffffefff

08004e30 <__sclose>:
 8004e30:	b510      	push	{r4, lr}
 8004e32:	230e      	movs	r3, #14
 8004e34:	5ec9      	ldrsh	r1, [r1, r3]
 8004e36:	f000 f8e3 	bl	8005000 <_close_r>
 8004e3a:	bd10      	pop	{r4, pc}

08004e3c <__swbuf_r>:
 8004e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e3e:	0005      	movs	r5, r0
 8004e40:	000e      	movs	r6, r1
 8004e42:	0014      	movs	r4, r2
 8004e44:	2800      	cmp	r0, #0
 8004e46:	d004      	beq.n	8004e52 <__swbuf_r+0x16>
 8004e48:	6983      	ldr	r3, [r0, #24]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d101      	bne.n	8004e52 <__swbuf_r+0x16>
 8004e4e:	f7ff fb2d 	bl	80044ac <__sinit>
 8004e52:	4b22      	ldr	r3, [pc, #136]	; (8004edc <__swbuf_r+0xa0>)
 8004e54:	429c      	cmp	r4, r3
 8004e56:	d12e      	bne.n	8004eb6 <__swbuf_r+0x7a>
 8004e58:	686c      	ldr	r4, [r5, #4]
 8004e5a:	69a3      	ldr	r3, [r4, #24]
 8004e5c:	60a3      	str	r3, [r4, #8]
 8004e5e:	89a3      	ldrh	r3, [r4, #12]
 8004e60:	071b      	lsls	r3, r3, #28
 8004e62:	d532      	bpl.n	8004eca <__swbuf_r+0x8e>
 8004e64:	6923      	ldr	r3, [r4, #16]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d02f      	beq.n	8004eca <__swbuf_r+0x8e>
 8004e6a:	6823      	ldr	r3, [r4, #0]
 8004e6c:	6922      	ldr	r2, [r4, #16]
 8004e6e:	b2f7      	uxtb	r7, r6
 8004e70:	1a98      	subs	r0, r3, r2
 8004e72:	6963      	ldr	r3, [r4, #20]
 8004e74:	b2f6      	uxtb	r6, r6
 8004e76:	4283      	cmp	r3, r0
 8004e78:	dc05      	bgt.n	8004e86 <__swbuf_r+0x4a>
 8004e7a:	0021      	movs	r1, r4
 8004e7c:	0028      	movs	r0, r5
 8004e7e:	f000 f95d 	bl	800513c <_fflush_r>
 8004e82:	2800      	cmp	r0, #0
 8004e84:	d127      	bne.n	8004ed6 <__swbuf_r+0x9a>
 8004e86:	68a3      	ldr	r3, [r4, #8]
 8004e88:	3001      	adds	r0, #1
 8004e8a:	3b01      	subs	r3, #1
 8004e8c:	60a3      	str	r3, [r4, #8]
 8004e8e:	6823      	ldr	r3, [r4, #0]
 8004e90:	1c5a      	adds	r2, r3, #1
 8004e92:	6022      	str	r2, [r4, #0]
 8004e94:	701f      	strb	r7, [r3, #0]
 8004e96:	6963      	ldr	r3, [r4, #20]
 8004e98:	4283      	cmp	r3, r0
 8004e9a:	d004      	beq.n	8004ea6 <__swbuf_r+0x6a>
 8004e9c:	89a3      	ldrh	r3, [r4, #12]
 8004e9e:	07db      	lsls	r3, r3, #31
 8004ea0:	d507      	bpl.n	8004eb2 <__swbuf_r+0x76>
 8004ea2:	2e0a      	cmp	r6, #10
 8004ea4:	d105      	bne.n	8004eb2 <__swbuf_r+0x76>
 8004ea6:	0021      	movs	r1, r4
 8004ea8:	0028      	movs	r0, r5
 8004eaa:	f000 f947 	bl	800513c <_fflush_r>
 8004eae:	2800      	cmp	r0, #0
 8004eb0:	d111      	bne.n	8004ed6 <__swbuf_r+0x9a>
 8004eb2:	0030      	movs	r0, r6
 8004eb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004eb6:	4b0a      	ldr	r3, [pc, #40]	; (8004ee0 <__swbuf_r+0xa4>)
 8004eb8:	429c      	cmp	r4, r3
 8004eba:	d101      	bne.n	8004ec0 <__swbuf_r+0x84>
 8004ebc:	68ac      	ldr	r4, [r5, #8]
 8004ebe:	e7cc      	b.n	8004e5a <__swbuf_r+0x1e>
 8004ec0:	4b08      	ldr	r3, [pc, #32]	; (8004ee4 <__swbuf_r+0xa8>)
 8004ec2:	429c      	cmp	r4, r3
 8004ec4:	d1c9      	bne.n	8004e5a <__swbuf_r+0x1e>
 8004ec6:	68ec      	ldr	r4, [r5, #12]
 8004ec8:	e7c7      	b.n	8004e5a <__swbuf_r+0x1e>
 8004eca:	0021      	movs	r1, r4
 8004ecc:	0028      	movs	r0, r5
 8004ece:	f000 f81f 	bl	8004f10 <__swsetup_r>
 8004ed2:	2800      	cmp	r0, #0
 8004ed4:	d0c9      	beq.n	8004e6a <__swbuf_r+0x2e>
 8004ed6:	2601      	movs	r6, #1
 8004ed8:	4276      	negs	r6, r6
 8004eda:	e7ea      	b.n	8004eb2 <__swbuf_r+0x76>
 8004edc:	0800562c 	.word	0x0800562c
 8004ee0:	0800564c 	.word	0x0800564c
 8004ee4:	0800560c 	.word	0x0800560c

08004ee8 <_write_r>:
 8004ee8:	b570      	push	{r4, r5, r6, lr}
 8004eea:	0004      	movs	r4, r0
 8004eec:	0008      	movs	r0, r1
 8004eee:	0011      	movs	r1, r2
 8004ef0:	001a      	movs	r2, r3
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	4d05      	ldr	r5, [pc, #20]	; (8004f0c <_write_r+0x24>)
 8004ef6:	602b      	str	r3, [r5, #0]
 8004ef8:	f7fc f83f 	bl	8000f7a <_write>
 8004efc:	1c43      	adds	r3, r0, #1
 8004efe:	d103      	bne.n	8004f08 <_write_r+0x20>
 8004f00:	682b      	ldr	r3, [r5, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d000      	beq.n	8004f08 <_write_r+0x20>
 8004f06:	6023      	str	r3, [r4, #0]
 8004f08:	bd70      	pop	{r4, r5, r6, pc}
 8004f0a:	46c0      	nop			; (mov r8, r8)
 8004f0c:	200001d0 	.word	0x200001d0

08004f10 <__swsetup_r>:
 8004f10:	4b37      	ldr	r3, [pc, #220]	; (8004ff0 <__swsetup_r+0xe0>)
 8004f12:	b570      	push	{r4, r5, r6, lr}
 8004f14:	681d      	ldr	r5, [r3, #0]
 8004f16:	0006      	movs	r6, r0
 8004f18:	000c      	movs	r4, r1
 8004f1a:	2d00      	cmp	r5, #0
 8004f1c:	d005      	beq.n	8004f2a <__swsetup_r+0x1a>
 8004f1e:	69ab      	ldr	r3, [r5, #24]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d102      	bne.n	8004f2a <__swsetup_r+0x1a>
 8004f24:	0028      	movs	r0, r5
 8004f26:	f7ff fac1 	bl	80044ac <__sinit>
 8004f2a:	4b32      	ldr	r3, [pc, #200]	; (8004ff4 <__swsetup_r+0xe4>)
 8004f2c:	429c      	cmp	r4, r3
 8004f2e:	d10f      	bne.n	8004f50 <__swsetup_r+0x40>
 8004f30:	686c      	ldr	r4, [r5, #4]
 8004f32:	230c      	movs	r3, #12
 8004f34:	5ee2      	ldrsh	r2, [r4, r3]
 8004f36:	b293      	uxth	r3, r2
 8004f38:	0711      	lsls	r1, r2, #28
 8004f3a:	d42d      	bmi.n	8004f98 <__swsetup_r+0x88>
 8004f3c:	06d9      	lsls	r1, r3, #27
 8004f3e:	d411      	bmi.n	8004f64 <__swsetup_r+0x54>
 8004f40:	2309      	movs	r3, #9
 8004f42:	2001      	movs	r0, #1
 8004f44:	6033      	str	r3, [r6, #0]
 8004f46:	3337      	adds	r3, #55	; 0x37
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	81a3      	strh	r3, [r4, #12]
 8004f4c:	4240      	negs	r0, r0
 8004f4e:	bd70      	pop	{r4, r5, r6, pc}
 8004f50:	4b29      	ldr	r3, [pc, #164]	; (8004ff8 <__swsetup_r+0xe8>)
 8004f52:	429c      	cmp	r4, r3
 8004f54:	d101      	bne.n	8004f5a <__swsetup_r+0x4a>
 8004f56:	68ac      	ldr	r4, [r5, #8]
 8004f58:	e7eb      	b.n	8004f32 <__swsetup_r+0x22>
 8004f5a:	4b28      	ldr	r3, [pc, #160]	; (8004ffc <__swsetup_r+0xec>)
 8004f5c:	429c      	cmp	r4, r3
 8004f5e:	d1e8      	bne.n	8004f32 <__swsetup_r+0x22>
 8004f60:	68ec      	ldr	r4, [r5, #12]
 8004f62:	e7e6      	b.n	8004f32 <__swsetup_r+0x22>
 8004f64:	075b      	lsls	r3, r3, #29
 8004f66:	d513      	bpl.n	8004f90 <__swsetup_r+0x80>
 8004f68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f6a:	2900      	cmp	r1, #0
 8004f6c:	d008      	beq.n	8004f80 <__swsetup_r+0x70>
 8004f6e:	0023      	movs	r3, r4
 8004f70:	3344      	adds	r3, #68	; 0x44
 8004f72:	4299      	cmp	r1, r3
 8004f74:	d002      	beq.n	8004f7c <__swsetup_r+0x6c>
 8004f76:	0030      	movs	r0, r6
 8004f78:	f000 f9bc 	bl	80052f4 <_free_r>
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	6363      	str	r3, [r4, #52]	; 0x34
 8004f80:	2224      	movs	r2, #36	; 0x24
 8004f82:	89a3      	ldrh	r3, [r4, #12]
 8004f84:	4393      	bics	r3, r2
 8004f86:	81a3      	strh	r3, [r4, #12]
 8004f88:	2300      	movs	r3, #0
 8004f8a:	6063      	str	r3, [r4, #4]
 8004f8c:	6923      	ldr	r3, [r4, #16]
 8004f8e:	6023      	str	r3, [r4, #0]
 8004f90:	2308      	movs	r3, #8
 8004f92:	89a2      	ldrh	r2, [r4, #12]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	81a3      	strh	r3, [r4, #12]
 8004f98:	6923      	ldr	r3, [r4, #16]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d10b      	bne.n	8004fb6 <__swsetup_r+0xa6>
 8004f9e:	21a0      	movs	r1, #160	; 0xa0
 8004fa0:	2280      	movs	r2, #128	; 0x80
 8004fa2:	89a3      	ldrh	r3, [r4, #12]
 8004fa4:	0089      	lsls	r1, r1, #2
 8004fa6:	0092      	lsls	r2, r2, #2
 8004fa8:	400b      	ands	r3, r1
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d003      	beq.n	8004fb6 <__swsetup_r+0xa6>
 8004fae:	0021      	movs	r1, r4
 8004fb0:	0030      	movs	r0, r6
 8004fb2:	f000 f93f 	bl	8005234 <__smakebuf_r>
 8004fb6:	220c      	movs	r2, #12
 8004fb8:	5ea3      	ldrsh	r3, [r4, r2]
 8004fba:	2001      	movs	r0, #1
 8004fbc:	001a      	movs	r2, r3
 8004fbe:	b299      	uxth	r1, r3
 8004fc0:	4002      	ands	r2, r0
 8004fc2:	4203      	tst	r3, r0
 8004fc4:	d00f      	beq.n	8004fe6 <__swsetup_r+0xd6>
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	60a2      	str	r2, [r4, #8]
 8004fca:	6962      	ldr	r2, [r4, #20]
 8004fcc:	4252      	negs	r2, r2
 8004fce:	61a2      	str	r2, [r4, #24]
 8004fd0:	2000      	movs	r0, #0
 8004fd2:	6922      	ldr	r2, [r4, #16]
 8004fd4:	4282      	cmp	r2, r0
 8004fd6:	d1ba      	bne.n	8004f4e <__swsetup_r+0x3e>
 8004fd8:	060a      	lsls	r2, r1, #24
 8004fda:	d5b8      	bpl.n	8004f4e <__swsetup_r+0x3e>
 8004fdc:	2240      	movs	r2, #64	; 0x40
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	81a3      	strh	r3, [r4, #12]
 8004fe2:	3801      	subs	r0, #1
 8004fe4:	e7b3      	b.n	8004f4e <__swsetup_r+0x3e>
 8004fe6:	0788      	lsls	r0, r1, #30
 8004fe8:	d400      	bmi.n	8004fec <__swsetup_r+0xdc>
 8004fea:	6962      	ldr	r2, [r4, #20]
 8004fec:	60a2      	str	r2, [r4, #8]
 8004fee:	e7ef      	b.n	8004fd0 <__swsetup_r+0xc0>
 8004ff0:	20000028 	.word	0x20000028
 8004ff4:	0800562c 	.word	0x0800562c
 8004ff8:	0800564c 	.word	0x0800564c
 8004ffc:	0800560c 	.word	0x0800560c

08005000 <_close_r>:
 8005000:	2300      	movs	r3, #0
 8005002:	b570      	push	{r4, r5, r6, lr}
 8005004:	4d06      	ldr	r5, [pc, #24]	; (8005020 <_close_r+0x20>)
 8005006:	0004      	movs	r4, r0
 8005008:	0008      	movs	r0, r1
 800500a:	602b      	str	r3, [r5, #0]
 800500c:	f7fb ffd1 	bl	8000fb2 <_close>
 8005010:	1c43      	adds	r3, r0, #1
 8005012:	d103      	bne.n	800501c <_close_r+0x1c>
 8005014:	682b      	ldr	r3, [r5, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d000      	beq.n	800501c <_close_r+0x1c>
 800501a:	6023      	str	r3, [r4, #0]
 800501c:	bd70      	pop	{r4, r5, r6, pc}
 800501e:	46c0      	nop			; (mov r8, r8)
 8005020:	200001d0 	.word	0x200001d0

08005024 <__sflush_r>:
 8005024:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005026:	898b      	ldrh	r3, [r1, #12]
 8005028:	0005      	movs	r5, r0
 800502a:	000c      	movs	r4, r1
 800502c:	071a      	lsls	r2, r3, #28
 800502e:	d45f      	bmi.n	80050f0 <__sflush_r+0xcc>
 8005030:	684a      	ldr	r2, [r1, #4]
 8005032:	2a00      	cmp	r2, #0
 8005034:	dc04      	bgt.n	8005040 <__sflush_r+0x1c>
 8005036:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8005038:	2a00      	cmp	r2, #0
 800503a:	dc01      	bgt.n	8005040 <__sflush_r+0x1c>
 800503c:	2000      	movs	r0, #0
 800503e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005040:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005042:	2f00      	cmp	r7, #0
 8005044:	d0fa      	beq.n	800503c <__sflush_r+0x18>
 8005046:	2200      	movs	r2, #0
 8005048:	2180      	movs	r1, #128	; 0x80
 800504a:	682e      	ldr	r6, [r5, #0]
 800504c:	602a      	str	r2, [r5, #0]
 800504e:	001a      	movs	r2, r3
 8005050:	0149      	lsls	r1, r1, #5
 8005052:	400a      	ands	r2, r1
 8005054:	420b      	tst	r3, r1
 8005056:	d034      	beq.n	80050c2 <__sflush_r+0x9e>
 8005058:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800505a:	89a3      	ldrh	r3, [r4, #12]
 800505c:	075b      	lsls	r3, r3, #29
 800505e:	d506      	bpl.n	800506e <__sflush_r+0x4a>
 8005060:	6863      	ldr	r3, [r4, #4]
 8005062:	1ac0      	subs	r0, r0, r3
 8005064:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005066:	2b00      	cmp	r3, #0
 8005068:	d001      	beq.n	800506e <__sflush_r+0x4a>
 800506a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800506c:	1ac0      	subs	r0, r0, r3
 800506e:	0002      	movs	r2, r0
 8005070:	6a21      	ldr	r1, [r4, #32]
 8005072:	2300      	movs	r3, #0
 8005074:	0028      	movs	r0, r5
 8005076:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005078:	47b8      	blx	r7
 800507a:	89a1      	ldrh	r1, [r4, #12]
 800507c:	1c43      	adds	r3, r0, #1
 800507e:	d106      	bne.n	800508e <__sflush_r+0x6a>
 8005080:	682b      	ldr	r3, [r5, #0]
 8005082:	2b1d      	cmp	r3, #29
 8005084:	d831      	bhi.n	80050ea <__sflush_r+0xc6>
 8005086:	4a2c      	ldr	r2, [pc, #176]	; (8005138 <__sflush_r+0x114>)
 8005088:	40da      	lsrs	r2, r3
 800508a:	07d3      	lsls	r3, r2, #31
 800508c:	d52d      	bpl.n	80050ea <__sflush_r+0xc6>
 800508e:	2300      	movs	r3, #0
 8005090:	6063      	str	r3, [r4, #4]
 8005092:	6923      	ldr	r3, [r4, #16]
 8005094:	6023      	str	r3, [r4, #0]
 8005096:	04cb      	lsls	r3, r1, #19
 8005098:	d505      	bpl.n	80050a6 <__sflush_r+0x82>
 800509a:	1c43      	adds	r3, r0, #1
 800509c:	d102      	bne.n	80050a4 <__sflush_r+0x80>
 800509e:	682b      	ldr	r3, [r5, #0]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d100      	bne.n	80050a6 <__sflush_r+0x82>
 80050a4:	6560      	str	r0, [r4, #84]	; 0x54
 80050a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050a8:	602e      	str	r6, [r5, #0]
 80050aa:	2900      	cmp	r1, #0
 80050ac:	d0c6      	beq.n	800503c <__sflush_r+0x18>
 80050ae:	0023      	movs	r3, r4
 80050b0:	3344      	adds	r3, #68	; 0x44
 80050b2:	4299      	cmp	r1, r3
 80050b4:	d002      	beq.n	80050bc <__sflush_r+0x98>
 80050b6:	0028      	movs	r0, r5
 80050b8:	f000 f91c 	bl	80052f4 <_free_r>
 80050bc:	2000      	movs	r0, #0
 80050be:	6360      	str	r0, [r4, #52]	; 0x34
 80050c0:	e7bd      	b.n	800503e <__sflush_r+0x1a>
 80050c2:	2301      	movs	r3, #1
 80050c4:	0028      	movs	r0, r5
 80050c6:	6a21      	ldr	r1, [r4, #32]
 80050c8:	47b8      	blx	r7
 80050ca:	1c43      	adds	r3, r0, #1
 80050cc:	d1c5      	bne.n	800505a <__sflush_r+0x36>
 80050ce:	682b      	ldr	r3, [r5, #0]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d0c2      	beq.n	800505a <__sflush_r+0x36>
 80050d4:	2b1d      	cmp	r3, #29
 80050d6:	d001      	beq.n	80050dc <__sflush_r+0xb8>
 80050d8:	2b16      	cmp	r3, #22
 80050da:	d101      	bne.n	80050e0 <__sflush_r+0xbc>
 80050dc:	602e      	str	r6, [r5, #0]
 80050de:	e7ad      	b.n	800503c <__sflush_r+0x18>
 80050e0:	2340      	movs	r3, #64	; 0x40
 80050e2:	89a2      	ldrh	r2, [r4, #12]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	81a3      	strh	r3, [r4, #12]
 80050e8:	e7a9      	b.n	800503e <__sflush_r+0x1a>
 80050ea:	2340      	movs	r3, #64	; 0x40
 80050ec:	430b      	orrs	r3, r1
 80050ee:	e7fa      	b.n	80050e6 <__sflush_r+0xc2>
 80050f0:	690f      	ldr	r7, [r1, #16]
 80050f2:	2f00      	cmp	r7, #0
 80050f4:	d0a2      	beq.n	800503c <__sflush_r+0x18>
 80050f6:	680a      	ldr	r2, [r1, #0]
 80050f8:	600f      	str	r7, [r1, #0]
 80050fa:	1bd2      	subs	r2, r2, r7
 80050fc:	9201      	str	r2, [sp, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	079b      	lsls	r3, r3, #30
 8005102:	d100      	bne.n	8005106 <__sflush_r+0xe2>
 8005104:	694a      	ldr	r2, [r1, #20]
 8005106:	60a2      	str	r2, [r4, #8]
 8005108:	9b01      	ldr	r3, [sp, #4]
 800510a:	2b00      	cmp	r3, #0
 800510c:	dc00      	bgt.n	8005110 <__sflush_r+0xec>
 800510e:	e795      	b.n	800503c <__sflush_r+0x18>
 8005110:	003a      	movs	r2, r7
 8005112:	0028      	movs	r0, r5
 8005114:	9b01      	ldr	r3, [sp, #4]
 8005116:	6a21      	ldr	r1, [r4, #32]
 8005118:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800511a:	47b0      	blx	r6
 800511c:	2800      	cmp	r0, #0
 800511e:	dc06      	bgt.n	800512e <__sflush_r+0x10a>
 8005120:	2340      	movs	r3, #64	; 0x40
 8005122:	2001      	movs	r0, #1
 8005124:	89a2      	ldrh	r2, [r4, #12]
 8005126:	4240      	negs	r0, r0
 8005128:	4313      	orrs	r3, r2
 800512a:	81a3      	strh	r3, [r4, #12]
 800512c:	e787      	b.n	800503e <__sflush_r+0x1a>
 800512e:	9b01      	ldr	r3, [sp, #4]
 8005130:	183f      	adds	r7, r7, r0
 8005132:	1a1b      	subs	r3, r3, r0
 8005134:	9301      	str	r3, [sp, #4]
 8005136:	e7e7      	b.n	8005108 <__sflush_r+0xe4>
 8005138:	20400001 	.word	0x20400001

0800513c <_fflush_r>:
 800513c:	690b      	ldr	r3, [r1, #16]
 800513e:	b570      	push	{r4, r5, r6, lr}
 8005140:	0005      	movs	r5, r0
 8005142:	000c      	movs	r4, r1
 8005144:	2b00      	cmp	r3, #0
 8005146:	d102      	bne.n	800514e <_fflush_r+0x12>
 8005148:	2500      	movs	r5, #0
 800514a:	0028      	movs	r0, r5
 800514c:	bd70      	pop	{r4, r5, r6, pc}
 800514e:	2800      	cmp	r0, #0
 8005150:	d004      	beq.n	800515c <_fflush_r+0x20>
 8005152:	6983      	ldr	r3, [r0, #24]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d101      	bne.n	800515c <_fflush_r+0x20>
 8005158:	f7ff f9a8 	bl	80044ac <__sinit>
 800515c:	4b14      	ldr	r3, [pc, #80]	; (80051b0 <_fflush_r+0x74>)
 800515e:	429c      	cmp	r4, r3
 8005160:	d11b      	bne.n	800519a <_fflush_r+0x5e>
 8005162:	686c      	ldr	r4, [r5, #4]
 8005164:	220c      	movs	r2, #12
 8005166:	5ea3      	ldrsh	r3, [r4, r2]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d0ed      	beq.n	8005148 <_fflush_r+0xc>
 800516c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800516e:	07d2      	lsls	r2, r2, #31
 8005170:	d404      	bmi.n	800517c <_fflush_r+0x40>
 8005172:	059b      	lsls	r3, r3, #22
 8005174:	d402      	bmi.n	800517c <_fflush_r+0x40>
 8005176:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005178:	f7ff fa39 	bl	80045ee <__retarget_lock_acquire_recursive>
 800517c:	0028      	movs	r0, r5
 800517e:	0021      	movs	r1, r4
 8005180:	f7ff ff50 	bl	8005024 <__sflush_r>
 8005184:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005186:	0005      	movs	r5, r0
 8005188:	07db      	lsls	r3, r3, #31
 800518a:	d4de      	bmi.n	800514a <_fflush_r+0xe>
 800518c:	89a3      	ldrh	r3, [r4, #12]
 800518e:	059b      	lsls	r3, r3, #22
 8005190:	d4db      	bmi.n	800514a <_fflush_r+0xe>
 8005192:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005194:	f7ff fa2c 	bl	80045f0 <__retarget_lock_release_recursive>
 8005198:	e7d7      	b.n	800514a <_fflush_r+0xe>
 800519a:	4b06      	ldr	r3, [pc, #24]	; (80051b4 <_fflush_r+0x78>)
 800519c:	429c      	cmp	r4, r3
 800519e:	d101      	bne.n	80051a4 <_fflush_r+0x68>
 80051a0:	68ac      	ldr	r4, [r5, #8]
 80051a2:	e7df      	b.n	8005164 <_fflush_r+0x28>
 80051a4:	4b04      	ldr	r3, [pc, #16]	; (80051b8 <_fflush_r+0x7c>)
 80051a6:	429c      	cmp	r4, r3
 80051a8:	d1dc      	bne.n	8005164 <_fflush_r+0x28>
 80051aa:	68ec      	ldr	r4, [r5, #12]
 80051ac:	e7da      	b.n	8005164 <_fflush_r+0x28>
 80051ae:	46c0      	nop			; (mov r8, r8)
 80051b0:	0800562c 	.word	0x0800562c
 80051b4:	0800564c 	.word	0x0800564c
 80051b8:	0800560c 	.word	0x0800560c

080051bc <_lseek_r>:
 80051bc:	b570      	push	{r4, r5, r6, lr}
 80051be:	0004      	movs	r4, r0
 80051c0:	0008      	movs	r0, r1
 80051c2:	0011      	movs	r1, r2
 80051c4:	001a      	movs	r2, r3
 80051c6:	2300      	movs	r3, #0
 80051c8:	4d05      	ldr	r5, [pc, #20]	; (80051e0 <_lseek_r+0x24>)
 80051ca:	602b      	str	r3, [r5, #0]
 80051cc:	f7fb ff12 	bl	8000ff4 <_lseek>
 80051d0:	1c43      	adds	r3, r0, #1
 80051d2:	d103      	bne.n	80051dc <_lseek_r+0x20>
 80051d4:	682b      	ldr	r3, [r5, #0]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d000      	beq.n	80051dc <_lseek_r+0x20>
 80051da:	6023      	str	r3, [r4, #0]
 80051dc:	bd70      	pop	{r4, r5, r6, pc}
 80051de:	46c0      	nop			; (mov r8, r8)
 80051e0:	200001d0 	.word	0x200001d0

080051e4 <__swhatbuf_r>:
 80051e4:	b570      	push	{r4, r5, r6, lr}
 80051e6:	000e      	movs	r6, r1
 80051e8:	001d      	movs	r5, r3
 80051ea:	230e      	movs	r3, #14
 80051ec:	5ec9      	ldrsh	r1, [r1, r3]
 80051ee:	0014      	movs	r4, r2
 80051f0:	b096      	sub	sp, #88	; 0x58
 80051f2:	2900      	cmp	r1, #0
 80051f4:	da08      	bge.n	8005208 <__swhatbuf_r+0x24>
 80051f6:	220c      	movs	r2, #12
 80051f8:	5eb3      	ldrsh	r3, [r6, r2]
 80051fa:	2200      	movs	r2, #0
 80051fc:	602a      	str	r2, [r5, #0]
 80051fe:	061b      	lsls	r3, r3, #24
 8005200:	d411      	bmi.n	8005226 <__swhatbuf_r+0x42>
 8005202:	2380      	movs	r3, #128	; 0x80
 8005204:	00db      	lsls	r3, r3, #3
 8005206:	e00f      	b.n	8005228 <__swhatbuf_r+0x44>
 8005208:	466a      	mov	r2, sp
 800520a:	f000 f8d1 	bl	80053b0 <_fstat_r>
 800520e:	2800      	cmp	r0, #0
 8005210:	dbf1      	blt.n	80051f6 <__swhatbuf_r+0x12>
 8005212:	23f0      	movs	r3, #240	; 0xf0
 8005214:	9901      	ldr	r1, [sp, #4]
 8005216:	021b      	lsls	r3, r3, #8
 8005218:	4019      	ands	r1, r3
 800521a:	4b05      	ldr	r3, [pc, #20]	; (8005230 <__swhatbuf_r+0x4c>)
 800521c:	18c9      	adds	r1, r1, r3
 800521e:	424b      	negs	r3, r1
 8005220:	4159      	adcs	r1, r3
 8005222:	6029      	str	r1, [r5, #0]
 8005224:	e7ed      	b.n	8005202 <__swhatbuf_r+0x1e>
 8005226:	2340      	movs	r3, #64	; 0x40
 8005228:	2000      	movs	r0, #0
 800522a:	6023      	str	r3, [r4, #0]
 800522c:	b016      	add	sp, #88	; 0x58
 800522e:	bd70      	pop	{r4, r5, r6, pc}
 8005230:	ffffe000 	.word	0xffffe000

08005234 <__smakebuf_r>:
 8005234:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005236:	2602      	movs	r6, #2
 8005238:	898b      	ldrh	r3, [r1, #12]
 800523a:	0005      	movs	r5, r0
 800523c:	000c      	movs	r4, r1
 800523e:	4233      	tst	r3, r6
 8005240:	d006      	beq.n	8005250 <__smakebuf_r+0x1c>
 8005242:	0023      	movs	r3, r4
 8005244:	3347      	adds	r3, #71	; 0x47
 8005246:	6023      	str	r3, [r4, #0]
 8005248:	6123      	str	r3, [r4, #16]
 800524a:	2301      	movs	r3, #1
 800524c:	6163      	str	r3, [r4, #20]
 800524e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005250:	466a      	mov	r2, sp
 8005252:	ab01      	add	r3, sp, #4
 8005254:	f7ff ffc6 	bl	80051e4 <__swhatbuf_r>
 8005258:	9900      	ldr	r1, [sp, #0]
 800525a:	0007      	movs	r7, r0
 800525c:	0028      	movs	r0, r5
 800525e:	f7ff f9eb 	bl	8004638 <_malloc_r>
 8005262:	2800      	cmp	r0, #0
 8005264:	d108      	bne.n	8005278 <__smakebuf_r+0x44>
 8005266:	220c      	movs	r2, #12
 8005268:	5ea3      	ldrsh	r3, [r4, r2]
 800526a:	059a      	lsls	r2, r3, #22
 800526c:	d4ef      	bmi.n	800524e <__smakebuf_r+0x1a>
 800526e:	2203      	movs	r2, #3
 8005270:	4393      	bics	r3, r2
 8005272:	431e      	orrs	r6, r3
 8005274:	81a6      	strh	r6, [r4, #12]
 8005276:	e7e4      	b.n	8005242 <__smakebuf_r+0xe>
 8005278:	4b0f      	ldr	r3, [pc, #60]	; (80052b8 <__smakebuf_r+0x84>)
 800527a:	62ab      	str	r3, [r5, #40]	; 0x28
 800527c:	2380      	movs	r3, #128	; 0x80
 800527e:	89a2      	ldrh	r2, [r4, #12]
 8005280:	6020      	str	r0, [r4, #0]
 8005282:	4313      	orrs	r3, r2
 8005284:	81a3      	strh	r3, [r4, #12]
 8005286:	9b00      	ldr	r3, [sp, #0]
 8005288:	6120      	str	r0, [r4, #16]
 800528a:	6163      	str	r3, [r4, #20]
 800528c:	9b01      	ldr	r3, [sp, #4]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00d      	beq.n	80052ae <__smakebuf_r+0x7a>
 8005292:	0028      	movs	r0, r5
 8005294:	230e      	movs	r3, #14
 8005296:	5ee1      	ldrsh	r1, [r4, r3]
 8005298:	f000 f89c 	bl	80053d4 <_isatty_r>
 800529c:	2800      	cmp	r0, #0
 800529e:	d006      	beq.n	80052ae <__smakebuf_r+0x7a>
 80052a0:	2203      	movs	r2, #3
 80052a2:	89a3      	ldrh	r3, [r4, #12]
 80052a4:	4393      	bics	r3, r2
 80052a6:	001a      	movs	r2, r3
 80052a8:	2301      	movs	r3, #1
 80052aa:	4313      	orrs	r3, r2
 80052ac:	81a3      	strh	r3, [r4, #12]
 80052ae:	89a0      	ldrh	r0, [r4, #12]
 80052b0:	4307      	orrs	r7, r0
 80052b2:	81a7      	strh	r7, [r4, #12]
 80052b4:	e7cb      	b.n	800524e <__smakebuf_r+0x1a>
 80052b6:	46c0      	nop			; (mov r8, r8)
 80052b8:	08004431 	.word	0x08004431

080052bc <memchr>:
 80052bc:	b2c9      	uxtb	r1, r1
 80052be:	1882      	adds	r2, r0, r2
 80052c0:	4290      	cmp	r0, r2
 80052c2:	d101      	bne.n	80052c8 <memchr+0xc>
 80052c4:	2000      	movs	r0, #0
 80052c6:	4770      	bx	lr
 80052c8:	7803      	ldrb	r3, [r0, #0]
 80052ca:	428b      	cmp	r3, r1
 80052cc:	d0fb      	beq.n	80052c6 <memchr+0xa>
 80052ce:	3001      	adds	r0, #1
 80052d0:	e7f6      	b.n	80052c0 <memchr+0x4>
	...

080052d4 <__malloc_lock>:
 80052d4:	b510      	push	{r4, lr}
 80052d6:	4802      	ldr	r0, [pc, #8]	; (80052e0 <__malloc_lock+0xc>)
 80052d8:	f7ff f989 	bl	80045ee <__retarget_lock_acquire_recursive>
 80052dc:	bd10      	pop	{r4, pc}
 80052de:	46c0      	nop			; (mov r8, r8)
 80052e0:	200001c4 	.word	0x200001c4

080052e4 <__malloc_unlock>:
 80052e4:	b510      	push	{r4, lr}
 80052e6:	4802      	ldr	r0, [pc, #8]	; (80052f0 <__malloc_unlock+0xc>)
 80052e8:	f7ff f982 	bl	80045f0 <__retarget_lock_release_recursive>
 80052ec:	bd10      	pop	{r4, pc}
 80052ee:	46c0      	nop			; (mov r8, r8)
 80052f0:	200001c4 	.word	0x200001c4

080052f4 <_free_r>:
 80052f4:	b570      	push	{r4, r5, r6, lr}
 80052f6:	0005      	movs	r5, r0
 80052f8:	2900      	cmp	r1, #0
 80052fa:	d010      	beq.n	800531e <_free_r+0x2a>
 80052fc:	1f0c      	subs	r4, r1, #4
 80052fe:	6823      	ldr	r3, [r4, #0]
 8005300:	2b00      	cmp	r3, #0
 8005302:	da00      	bge.n	8005306 <_free_r+0x12>
 8005304:	18e4      	adds	r4, r4, r3
 8005306:	0028      	movs	r0, r5
 8005308:	f7ff ffe4 	bl	80052d4 <__malloc_lock>
 800530c:	4a1d      	ldr	r2, [pc, #116]	; (8005384 <_free_r+0x90>)
 800530e:	6813      	ldr	r3, [r2, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d105      	bne.n	8005320 <_free_r+0x2c>
 8005314:	6063      	str	r3, [r4, #4]
 8005316:	6014      	str	r4, [r2, #0]
 8005318:	0028      	movs	r0, r5
 800531a:	f7ff ffe3 	bl	80052e4 <__malloc_unlock>
 800531e:	bd70      	pop	{r4, r5, r6, pc}
 8005320:	42a3      	cmp	r3, r4
 8005322:	d908      	bls.n	8005336 <_free_r+0x42>
 8005324:	6821      	ldr	r1, [r4, #0]
 8005326:	1860      	adds	r0, r4, r1
 8005328:	4283      	cmp	r3, r0
 800532a:	d1f3      	bne.n	8005314 <_free_r+0x20>
 800532c:	6818      	ldr	r0, [r3, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	1841      	adds	r1, r0, r1
 8005332:	6021      	str	r1, [r4, #0]
 8005334:	e7ee      	b.n	8005314 <_free_r+0x20>
 8005336:	001a      	movs	r2, r3
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <_free_r+0x4e>
 800533e:	42a3      	cmp	r3, r4
 8005340:	d9f9      	bls.n	8005336 <_free_r+0x42>
 8005342:	6811      	ldr	r1, [r2, #0]
 8005344:	1850      	adds	r0, r2, r1
 8005346:	42a0      	cmp	r0, r4
 8005348:	d10b      	bne.n	8005362 <_free_r+0x6e>
 800534a:	6820      	ldr	r0, [r4, #0]
 800534c:	1809      	adds	r1, r1, r0
 800534e:	1850      	adds	r0, r2, r1
 8005350:	6011      	str	r1, [r2, #0]
 8005352:	4283      	cmp	r3, r0
 8005354:	d1e0      	bne.n	8005318 <_free_r+0x24>
 8005356:	6818      	ldr	r0, [r3, #0]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	1841      	adds	r1, r0, r1
 800535c:	6011      	str	r1, [r2, #0]
 800535e:	6053      	str	r3, [r2, #4]
 8005360:	e7da      	b.n	8005318 <_free_r+0x24>
 8005362:	42a0      	cmp	r0, r4
 8005364:	d902      	bls.n	800536c <_free_r+0x78>
 8005366:	230c      	movs	r3, #12
 8005368:	602b      	str	r3, [r5, #0]
 800536a:	e7d5      	b.n	8005318 <_free_r+0x24>
 800536c:	6821      	ldr	r1, [r4, #0]
 800536e:	1860      	adds	r0, r4, r1
 8005370:	4283      	cmp	r3, r0
 8005372:	d103      	bne.n	800537c <_free_r+0x88>
 8005374:	6818      	ldr	r0, [r3, #0]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	1841      	adds	r1, r0, r1
 800537a:	6021      	str	r1, [r4, #0]
 800537c:	6063      	str	r3, [r4, #4]
 800537e:	6054      	str	r4, [r2, #4]
 8005380:	e7ca      	b.n	8005318 <_free_r+0x24>
 8005382:	46c0      	nop			; (mov r8, r8)
 8005384:	200001c8 	.word	0x200001c8

08005388 <_read_r>:
 8005388:	b570      	push	{r4, r5, r6, lr}
 800538a:	0004      	movs	r4, r0
 800538c:	0008      	movs	r0, r1
 800538e:	0011      	movs	r1, r2
 8005390:	001a      	movs	r2, r3
 8005392:	2300      	movs	r3, #0
 8005394:	4d05      	ldr	r5, [pc, #20]	; (80053ac <_read_r+0x24>)
 8005396:	602b      	str	r3, [r5, #0]
 8005398:	f7fb fdd2 	bl	8000f40 <_read>
 800539c:	1c43      	adds	r3, r0, #1
 800539e:	d103      	bne.n	80053a8 <_read_r+0x20>
 80053a0:	682b      	ldr	r3, [r5, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d000      	beq.n	80053a8 <_read_r+0x20>
 80053a6:	6023      	str	r3, [r4, #0]
 80053a8:	bd70      	pop	{r4, r5, r6, pc}
 80053aa:	46c0      	nop			; (mov r8, r8)
 80053ac:	200001d0 	.word	0x200001d0

080053b0 <_fstat_r>:
 80053b0:	2300      	movs	r3, #0
 80053b2:	b570      	push	{r4, r5, r6, lr}
 80053b4:	4d06      	ldr	r5, [pc, #24]	; (80053d0 <_fstat_r+0x20>)
 80053b6:	0004      	movs	r4, r0
 80053b8:	0008      	movs	r0, r1
 80053ba:	0011      	movs	r1, r2
 80053bc:	602b      	str	r3, [r5, #0]
 80053be:	f7fb fe02 	bl	8000fc6 <_fstat>
 80053c2:	1c43      	adds	r3, r0, #1
 80053c4:	d103      	bne.n	80053ce <_fstat_r+0x1e>
 80053c6:	682b      	ldr	r3, [r5, #0]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d000      	beq.n	80053ce <_fstat_r+0x1e>
 80053cc:	6023      	str	r3, [r4, #0]
 80053ce:	bd70      	pop	{r4, r5, r6, pc}
 80053d0:	200001d0 	.word	0x200001d0

080053d4 <_isatty_r>:
 80053d4:	2300      	movs	r3, #0
 80053d6:	b570      	push	{r4, r5, r6, lr}
 80053d8:	4d06      	ldr	r5, [pc, #24]	; (80053f4 <_isatty_r+0x20>)
 80053da:	0004      	movs	r4, r0
 80053dc:	0008      	movs	r0, r1
 80053de:	602b      	str	r3, [r5, #0]
 80053e0:	f7fb fdff 	bl	8000fe2 <_isatty>
 80053e4:	1c43      	adds	r3, r0, #1
 80053e6:	d103      	bne.n	80053f0 <_isatty_r+0x1c>
 80053e8:	682b      	ldr	r3, [r5, #0]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d000      	beq.n	80053f0 <_isatty_r+0x1c>
 80053ee:	6023      	str	r3, [r4, #0]
 80053f0:	bd70      	pop	{r4, r5, r6, pc}
 80053f2:	46c0      	nop			; (mov r8, r8)
 80053f4:	200001d0 	.word	0x200001d0

080053f8 <_init>:
 80053f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053fa:	46c0      	nop			; (mov r8, r8)
 80053fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053fe:	bc08      	pop	{r3}
 8005400:	469e      	mov	lr, r3
 8005402:	4770      	bx	lr

08005404 <_fini>:
 8005404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005406:	46c0      	nop			; (mov r8, r8)
 8005408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800540a:	bc08      	pop	{r3}
 800540c:	469e      	mov	lr, r3
 800540e:	4770      	bx	lr
