# name: sli
# key: sli
# group: verilog
# --
input wire ${1:signal_name},
