
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003732                       # Number of seconds simulated
sim_ticks                                  3731642094                       # Number of ticks simulated
final_tick                               530724080706                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 352848                       # Simulator instruction rate (inst/s)
host_op_rate                                   446072                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 326020                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928560                       # Number of bytes of host memory used
host_seconds                                 11446.05                       # Real time elapsed on the host
sim_insts                                  4038719391                       # Number of instructions simulated
sim_ops                                    5105760141                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       258560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        70656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        61184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       139136                       # Number of bytes read from this memory
system.physmem.bytes_read::total               550656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       246784                       # Number of bytes written to this memory
system.physmem.bytes_written::total            246784                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2020                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          552                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          478                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1087                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4302                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1928                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1928                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1406351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     69288531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1474954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18934292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1372050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16395999                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1406351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     37285462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               147563991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1406351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1474954                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1372050                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1406351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5659707                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          66132816                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               66132816                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          66132816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1406351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     69288531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1474954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18934292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1372050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16395999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1406351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     37285462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              213696807                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8948783                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3147134                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553258                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214420                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1295600                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1237199                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334713                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9293                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291681                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17333608                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3147134                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1571912                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658363                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1128685                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        700838                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621119                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100155                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8560259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.497022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4901896     57.26%     57.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228986      2.67%     59.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          260033      3.04%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          474246      5.54%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215054      2.51%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328091      3.83%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179452      2.10%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154026      1.80%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1818475     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8560259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.351683                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.936979                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473595                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       652490                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3491661                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35253                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        907259                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535208                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2099                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20642507                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4953                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        907259                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3663685                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         141668                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       250525                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3332481                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       264636                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19828535                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4106                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141917                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77506                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1185                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27768816                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92354323                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92354323                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060672                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10708133                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4211                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2550                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           677855                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1849181                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13728                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       288120                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18622696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4213                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14986428                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29897                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6296798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18857650                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          841                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8560259                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.750698                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.920805                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3073763     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1792633     20.94%     56.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1216641     14.21%     71.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       845245      9.87%     80.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       710363      8.30%     89.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382069      4.46%     93.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       377798      4.41%     98.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87783      1.03%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73964      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8560259                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108372     76.57%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15330     10.83%     87.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17832     12.60%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12494930     83.37%     83.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212258      1.42%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1491679      9.95%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       785911      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14986428                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.674689                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141537                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009444                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38704549                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24923866                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14552783                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15127965                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29484                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       723838                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          216                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238674                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        907259                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          55693                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8685                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18626914                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65483                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1849181                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943891                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2531                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6303                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          169                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       125956                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123950                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249906                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14703083                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393109                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       283345                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2147191                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082490                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754082                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.643026                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14564398                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14552783                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9527661                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26723049                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.626230                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356533                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6345284                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217148                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7653000                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154749                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3093335     40.42%     40.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2051696     26.81%     67.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841888     11.00%     78.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420988      5.50%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428214      5.60%     89.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167326      2.19%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       184040      2.40%     93.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94577      1.24%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370936      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7653000                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370936                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25908868                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38162027                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 388524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.894878                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.894878                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.117470                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.117470                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66096561                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20117960                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19090025                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8948783                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3349290                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2734248                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       222004                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1357615                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1303858                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          354279                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9783                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3448211                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18296992                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3349290                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1658137                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3842790                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1195768                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        487562                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1692022                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96455                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8749229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.597175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.378377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4906439     56.08%     56.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          266969      3.05%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          288345      3.30%     62.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          439449      5.02%     67.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          201822      2.31%     69.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          292742      3.35%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          195882      2.24%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          145664      1.66%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         2011917     23.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8749229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374273                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.044635                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3630462                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       442561                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3676080                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        30403                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        969717                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       563242                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          925                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21903317                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3672                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        969717                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3815646                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         105412                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       102448                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3519761                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       236239                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      21103583                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        137458                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69145                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29507495                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     98272275                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     98272275                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17994547                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11512868                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3619                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1847                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           619711                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1958546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1014999                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10879                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       365290                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19740279                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15714633                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30598                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6801170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20805672                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8749229                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.796116                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.933903                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3011985     34.43%     34.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1895641     21.67%     56.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1255624     14.35%     70.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       836455      9.56%     80.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       763662      8.73%     88.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       427167      4.88%     93.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       385873      4.41%     98.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        89918      1.03%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        82904      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8749229                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         118706     77.88%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17289     11.34%     89.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16434     10.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13114970     83.46%     83.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208608      1.33%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1769      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1563747      9.95%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       825539      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15714633                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.756064                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             152429                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009700                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40361521                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26545208                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15257340                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15867062                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        22304                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       780946                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       269656                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        969717                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61691                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13256                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19743920                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1958546                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1014999                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1837                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         11088                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       134014                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       125799                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       259813                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15427506                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1458725                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       287126                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2255581                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2186966                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            796856                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.723978                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15270084                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15257340                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9997361                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         28403752                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.704963                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351973                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10485733                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12910217                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6833690                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3610                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       224141                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7779512                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659515                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174754                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2960224     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2211781     28.43%     66.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       877978     11.29%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       440312      5.66%     83.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       407369      5.24%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       185573      2.39%     91.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       201479      2.59%     93.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       103039      1.32%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       391757      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7779512                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10485733                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12910217                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1922935                       # Number of memory references committed
system.switch_cpus1.commit.loads              1177595                       # Number of loads committed
system.switch_cpus1.commit.membars               1798                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1864101                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11630199                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       266163                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       391757                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27131480                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           40458680                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 199554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10485733                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12910217                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10485733                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.853425                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.853425                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.171750                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.171750                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69255697                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21155437                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20124607                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3596                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8948783                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3294973                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2681829                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       223362                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1388940                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1289552                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          348633                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9936                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3458225                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17983870                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3294973                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1638185                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3989878                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1144798                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        551350                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1693866                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        90293                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8918882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.318659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4929004     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          412220      4.62%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          413775      4.64%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          515345      5.78%     70.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          157556      1.77%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          203360      2.28%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          167630      1.88%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          154639      1.73%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1965353     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8918882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368203                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.009644                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3626492                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       522794                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3815184                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35331                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        919077                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       559714                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          424                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21441806                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1932                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        919077                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3791296                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          49250                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       284823                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3683445                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       190988                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20697802                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        118243                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        51622                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29061527                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     96437089                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     96437089                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18086878                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10974578                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3894                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2097                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           522573                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1912216                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       993041                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9362                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       358053                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19462395                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15689869                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31864                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6460837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19505605                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          241                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8918882                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.759174                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.906355                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3196451     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1829861     20.52%     56.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1258064     14.11%     70.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       859239      9.63%     80.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       842264      9.44%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       409924      4.60%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       387328      4.34%     98.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62489      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73262      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8918882                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         100198     76.11%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15979     12.14%     88.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15469     11.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13117023     83.60%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       196570      1.25%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1794      0.01%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1552924      9.90%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       821558      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15689869                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.753296                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             131646                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008391                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40462124                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25927268                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15255663                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15821515                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19516                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       731895                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       243619                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        919077                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25926                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4384                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19466308                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        43595                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1912216                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       993041                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2079                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3421                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       136859                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       125060                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       261919                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15421488                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1450292                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       268375                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2245674                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2204134                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            795382                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.723306                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15273276                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15255663                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9903482                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27936919                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.704775                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354494                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10520731                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12968650                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6497671                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3667                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       224995                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7999805                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.621121                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.157321                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3177536     39.72%     39.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2171004     27.14%     66.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       881766     11.02%     77.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       481945      6.02%     83.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       422305      5.28%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       173753      2.17%     91.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       194102      2.43%     93.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       113470      1.42%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       383924      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7999805                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10520731                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12968650                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1929740                       # Number of memory references committed
system.switch_cpus2.commit.loads              1180318                       # Number of loads committed
system.switch_cpus2.commit.membars               1822                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1881909                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11674404                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       268045                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       383924                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27082020                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39852622                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1910                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  29901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10520731                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12968650                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10520731                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850586                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850586                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.175661                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.175661                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        69222632                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21206014                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19806157                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3662                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8948783                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3183146                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2592236                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213420                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1306315                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1231372                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          336402                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9472                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3175537                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17582069                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3183146                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1567774                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3869125                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1148486                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        690268                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1554674                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        90341                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8666026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.510594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.305815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4796901     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          338448      3.91%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          275263      3.18%     62.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          663766      7.66%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          177603      2.05%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          239371      2.76%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165515      1.91%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           97030      1.12%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1912129     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8666026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.355707                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.964744                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3314231                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       676469                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3720790                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23779                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        930747                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       540829                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21064628                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        930747                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3557035                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         111440                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       213878                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3496745                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       356172                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20319117                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          224                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        142768                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       115942                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     28402274                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94877568                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94877568                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17426912                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10975325                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4316                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2615                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           997927                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1913217                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       993049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20214                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       381146                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19183179                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4327                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15212338                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31139                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6604900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20361026                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          852                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8666026                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755400                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892643                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3048578     35.18%     35.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1838172     21.21%     56.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1223972     14.12%     70.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       892952     10.30%     80.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       769034      8.87%     89.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       407309      4.70%     94.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       342307      3.95%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        68773      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74929      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8666026                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          90608     69.66%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20142     15.49%     85.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19314     14.85%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12645270     83.13%     83.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212204      1.39%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1698      0.01%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1520656     10.00%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       832510      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15212338                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.699934                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             130065                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008550                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39251900                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25792601                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14824523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15342403                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        58665                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       758399                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          393                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          200                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       252536                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        930747                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          62866                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8371                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19187511                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        43699                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1913217                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       993049                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2594                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6735                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          200                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128455                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122335                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       250790                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14973397                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1425280                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       238935                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2237795                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2109735                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            812515                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.673233                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14834739                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14824523                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9644156                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27401491                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.656597                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351957                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10213512                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12553226                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6634402                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3475                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216929                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7735279                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622854                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142125                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3024629     39.10%     39.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2131155     27.55%     66.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       859815     11.12%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       495360      6.40%     84.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       396562      5.13%     89.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       166844      2.16%     91.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       197477      2.55%     94.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        96465      1.25%     95.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       366972      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7735279                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10213512                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12553226                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1895331                       # Number of memory references committed
system.switch_cpus3.commit.loads              1154818                       # Number of loads committed
system.switch_cpus3.commit.membars               1726                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1800552                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11314418                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255904                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       366972                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26555753                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39306629                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 282757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10213512                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12553226                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10213512                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.876171                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.876171                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.141330                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.141330                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67367784                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20469809                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19421505                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3470                       # number of misc regfile writes
system.l20.replacements                          2061                       # number of replacements
system.l20.tagsinuse                      8190.390923                       # Cycle average of tags in use
system.l20.total_refs                          703191                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10253                       # Sample count of references to valid blocks.
system.l20.avg_refs                         68.583927                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          210.632768                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    37.765337                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   967.430885                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6974.561934                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.025712                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004610                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.118095                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.851387                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999804                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         5497                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5501                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2085                       # number of Writeback hits
system.l20.Writeback_hits::total                 2085                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           62                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   62                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         5559                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5563                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         5559                       # number of overall hits
system.l20.overall_hits::total                   5563                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2020                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2061                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2020                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2061                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2020                       # number of overall misses
system.l20.overall_misses::total                 2061                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13475167                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    328695993                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      342171160                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13475167                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    328695993                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       342171160                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13475167                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    328695993                       # number of overall miss cycles
system.l20.overall_miss_latency::total      342171160                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7517                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7562                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2085                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2085                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               62                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7579                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7624                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7579                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7624                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.268724                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.272547                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.266526                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.270331                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.266526                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.270331                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 328662.609756                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 162720.788614                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166021.911693                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 328662.609756                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 162720.788614                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166021.911693                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 328662.609756                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 162720.788614                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166021.911693                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 446                       # number of writebacks
system.l20.writebacks::total                      446                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2020                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2061                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2020                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2061                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2020                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2061                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     13008600                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    305704156                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    318712756                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     13008600                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    305704156                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    318712756                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     13008600                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    305704156                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    318712756                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.268724                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.272547                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.266526                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.270331                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.266526                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.270331                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 317282.926829                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151338.691089                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154639.862203                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 317282.926829                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 151338.691089                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154639.862203                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 317282.926829                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 151338.691089                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154639.862203                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           596                       # number of replacements
system.l21.tagsinuse                      8190.017322                       # Cycle average of tags in use
system.l21.total_refs                          357694                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8785                       # Sample count of references to valid blocks.
system.l21.avg_refs                         40.716448                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          270.009673                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    39.415534                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   260.498337                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7620.093777                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032960                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004811                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.031799                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.930187                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999758                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4009                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4011                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1171                       # number of Writeback hits
system.l21.Writeback_hits::total                 1171                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4065                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4067                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4065                       # number of overall hits
system.l21.overall_hits::total                   4067                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          552                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  595                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          552                       # number of demand (read+write) misses
system.l21.demand_misses::total                   595                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          552                       # number of overall misses
system.l21.overall_misses::total                  595                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     17091225                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     89043274                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      106134499                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     17091225                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     89043274                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       106134499                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     17091225                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     89043274                       # number of overall miss cycles
system.l21.overall_miss_latency::total      106134499                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4561                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4606                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1171                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1171                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4617                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4662                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4617                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4662                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121026                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.129179                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.119558                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.127628                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.119558                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.127628                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 397470.348837                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 161310.278986                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 178377.309244                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 397470.348837                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 161310.278986                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 178377.309244                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 397470.348837                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 161310.278986                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 178377.309244                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 392                       # number of writebacks
system.l21.writebacks::total                      392                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          552                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             595                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          552                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              595                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          552                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             595                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     16592035                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     82522363                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     99114398                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     16592035                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     82522363                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     99114398                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     16592035                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     82522363                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     99114398                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121026                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.129179                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.119558                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.127628                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.119558                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.127628                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 385861.279070                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 149497.034420                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 166578.820168                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 385861.279070                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 149497.034420                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 166578.820168                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 385861.279070                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 149497.034420                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 166578.820168                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           517                       # number of replacements
system.l22.tagsinuse                      8190.503393                       # Cycle average of tags in use
system.l22.total_refs                          322101                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8706                       # Sample count of references to valid blocks.
system.l22.avg_refs                         36.997588                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          394.350813                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    34.025884                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   237.840664                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7524.286032                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.048139                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004154                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.029033                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.918492                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999817                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3510                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3511                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1089                       # number of Writeback hits
system.l22.Writeback_hits::total                 1089                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           42                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   42                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3552                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3553                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3552                       # number of overall hits
system.l22.overall_hits::total                   3553                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          478                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  518                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          478                       # number of demand (read+write) misses
system.l22.demand_misses::total                   518                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          478                       # number of overall misses
system.l22.overall_misses::total                  518                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     14451441                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     76543729                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       90995170                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     14451441                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     76543729                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        90995170                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     14451441                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     76543729                       # number of overall miss cycles
system.l22.overall_miss_latency::total       90995170                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3988                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4029                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1089                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1089                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           42                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               42                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4030                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4071                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4030                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4071                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.119860                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.128568                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.118610                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.127241                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.118610                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.127241                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 361286.025000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 160133.324268                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 175666.351351                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 361286.025000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 160133.324268                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 175666.351351                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 361286.025000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 160133.324268                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 175666.351351                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 349                       # number of writebacks
system.l22.writebacks::total                      349                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          478                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             518                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          478                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              518                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          478                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             518                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     13994332                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     71098879                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     85093211                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     13994332                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     71098879                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     85093211                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     13994332                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     71098879                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     85093211                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.119860                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.128568                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.118610                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.127241                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.118610                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.127241                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 349858.300000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 148742.424686                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 164272.608108                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 349858.300000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 148742.424686                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 164272.608108                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 349858.300000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 148742.424686                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 164272.608108                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1127                       # number of replacements
system.l23.tagsinuse                      8190.176829                       # Cycle average of tags in use
system.l23.total_refs                          517487                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9316                       # Sample count of references to valid blocks.
system.l23.avg_refs                         55.548197                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          549.179157                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    38.504377                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   540.663657                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7061.829638                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.067038                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004700                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.065999                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.862040                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999777                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4670                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4671                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2777                       # number of Writeback hits
system.l23.Writeback_hits::total                 2777                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           56                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4726                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4727                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4726                       # number of overall hits
system.l23.overall_hits::total                   4727                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1083                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1124                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1087                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1128                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1087                       # number of overall misses
system.l23.overall_misses::total                 1128                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     10934412                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    157569106                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      168503518                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       584837                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       584837                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     10934412                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    158153943                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       169088355                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     10934412                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    158153943                       # number of overall miss cycles
system.l23.overall_miss_latency::total      169088355                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5753                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5795                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2777                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2777                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           60                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               60                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5813                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5855                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5813                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5855                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.188250                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.193960                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.066667                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.186995                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.192656                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.186995                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.192656                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 266692.975610                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 145493.172669                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 149914.161922                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 146209.250000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 146209.250000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 266692.975610                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 145495.807728                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 149901.023936                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 266692.975610                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 145495.807728                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 149901.023936                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 741                       # number of writebacks
system.l23.writebacks::total                      741                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1083                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1124                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1087                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1128                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1087                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1128                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     10467103                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    145185324                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    155652427                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       539517                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       539517                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     10467103                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    145724841                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    156191944                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     10467103                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    145724841                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    156191944                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.188250                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.193960                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.186995                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.192656                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.186995                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.192656                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 255295.195122                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 134058.470914                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 138480.806940                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 134879.250000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 134879.250000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 255295.195122                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 134061.491260                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 138468.035461                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 255295.195122                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 134061.491260                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 138468.035461                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.703605                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001629775                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1937388.346228                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.703605                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068435                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.824846                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1621048                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1621048                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1621048                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1621048                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1621048                       # number of overall hits
system.cpu0.icache.overall_hits::total        1621048                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           71                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           71                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           71                       # number of overall misses
system.cpu0.icache.overall_misses::total           71                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     21737446                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     21737446                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     21737446                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     21737446                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     21737446                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     21737446                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621119                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621119                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621119                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621119                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621119                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621119                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 306161.211268                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 306161.211268                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 306161.211268                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 306161.211268                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 306161.211268                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 306161.211268                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           26                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           26                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           26                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13634638                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13634638                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13634638                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13634638                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13634638                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13634638                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 302991.955556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 302991.955556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 302991.955556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 302991.955556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 302991.955556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 302991.955556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7579                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580622                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7835                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21005.822846                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.650583                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.349417                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.889260                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.110740                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085785                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085785                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701532                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701532                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2475                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2475                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787317                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787317                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787317                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787317                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14944                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14944                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          247                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          247                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15191                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15191                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15191                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15191                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    936167472                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    936167472                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10067487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10067487                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    946234959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    946234959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    946234959                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    946234959                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802508                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802508                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802508                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802508                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013576                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013576                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000352                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000352                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008428                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008428                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008428                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008428                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 62645.039615                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62645.039615                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 40759.056680                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40759.056680                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 62289.181687                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62289.181687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 62289.181687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62289.181687                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2085                       # number of writebacks
system.cpu0.dcache.writebacks::total             2085                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7427                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7427                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          185                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          185                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7612                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7612                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7612                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7612                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7517                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7517                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7579                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7579                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    377909175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    377909175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1654713                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1654713                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    379563888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    379563888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    379563888                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    379563888                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006829                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006829                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004205                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004205                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004205                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004205                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50273.935746                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 50273.935746                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26688.919355                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26688.919355                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 50080.998549                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50080.998549                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 50080.998549                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50080.998549                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.335100                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999717218                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1971828.832347                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.335100                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066242                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.806627                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1691960                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1691960                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1691960                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1691960                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1691960                       # number of overall hits
system.cpu1.icache.overall_hits::total        1691960                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     25394659                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     25394659                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     25394659                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     25394659                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     25394659                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     25394659                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1692022                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1692022                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1692022                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1692022                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1692022                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1692022                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 409591.274194                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 409591.274194                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 409591.274194                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 409591.274194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 409591.274194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 409591.274194                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     17229344                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     17229344                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     17229344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     17229344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     17229344                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     17229344                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 382874.311111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 382874.311111                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 382874.311111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 382874.311111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 382874.311111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 382874.311111                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4617                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153134338                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4873                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31425.064231                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.271866                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.728134                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.876062                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.123938                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1143800                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1143800                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       741540                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        741540                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1799                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1799                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1798                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1885340                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1885340                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1885340                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1885340                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11370                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11370                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          179                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          179                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11549                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11549                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11549                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11549                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    602589263                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    602589263                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5795275                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5795275                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    608384538                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    608384538                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    608384538                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    608384538                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1155170                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1155170                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       741719                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       741719                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1896889                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1896889                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1896889                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1896889                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009843                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009843                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000241                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006088                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006088                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006088                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006088                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 52998.176165                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52998.176165                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32375.837989                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32375.837989                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 52678.546887                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52678.546887                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 52678.546887                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52678.546887                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1171                       # number of writebacks
system.cpu1.dcache.writebacks::total             1171                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6809                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6809                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6932                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6932                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6932                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6932                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4561                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4561                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4617                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4617                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    121466155                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    121466155                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1262025                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1262025                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    122728180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    122728180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    122728180                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    122728180                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003948                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003948                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002434                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002434                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002434                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002434                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26631.474457                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26631.474457                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22536.160714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22536.160714                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26581.802036                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26581.802036                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26581.802036                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26581.802036                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               503.692899                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1003009376                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1970548.872299                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.692899                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.057200                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.807200                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1693807                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1693807                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1693807                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1693807                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1693807                       # number of overall hits
system.cpu2.icache.overall_hits::total        1693807                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           59                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           59                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           59                       # number of overall misses
system.cpu2.icache.overall_misses::total           59                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     22115173                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     22115173                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     22115173                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     22115173                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     22115173                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     22115173                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1693866                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1693866                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1693866                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1693866                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1693866                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1693866                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 374833.440678                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 374833.440678                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 374833.440678                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 374833.440678                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 374833.440678                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 374833.440678                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     14537052                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14537052                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     14537052                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14537052                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     14537052                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14537052                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 354562.243902                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 354562.243902                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 354562.243902                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 354562.243902                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 354562.243902                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 354562.243902                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4030                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148195260                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4286                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34576.588894                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.476642                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.523358                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.857331                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.142669                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1136711                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1136711                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       745478                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        745478                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2019                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2019                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1831                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1831                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1882189                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1882189                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1882189                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1882189                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7764                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7764                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7929                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7929                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7929                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7929                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    302522545                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    302522545                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5250572                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5250572                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    307773117                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    307773117                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    307773117                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    307773117                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1144475                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1144475                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       745643                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       745643                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1831                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1831                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1890118                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1890118                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1890118                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1890118                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006784                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006784                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000221                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004195                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004195                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004195                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004195                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38964.779109                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38964.779109                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31821.648485                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31821.648485                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38816.132804                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38816.132804                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38816.132804                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38816.132804                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1089                       # number of writebacks
system.cpu2.dcache.writebacks::total             1089                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3776                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3776                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          123                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3899                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3899                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3899                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3899                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3988                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3988                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           42                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4030                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4030                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4030                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4030                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    108941582                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    108941582                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       932467                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       932467                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    109874049                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    109874049                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    109874049                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    109874049                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003485                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003485                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002132                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002132                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002132                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002132                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27317.347543                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27317.347543                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22201.595238                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22201.595238                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27264.032010                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27264.032010                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27264.032010                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27264.032010                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.491134                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999739590                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1937479.825581                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.491134                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063287                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822902                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1554617                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1554617                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1554617                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1554617                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1554617                       # number of overall hits
system.cpu3.icache.overall_hits::total        1554617                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total           57                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     18401125                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     18401125                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     18401125                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     18401125                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     18401125                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     18401125                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1554674                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1554674                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1554674                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1554674                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1554674                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1554674                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 322826.754386                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 322826.754386                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 322826.754386                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 322826.754386                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 322826.754386                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 322826.754386                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     11082703                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11082703                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     11082703                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11082703                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     11082703                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11082703                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 263873.880952                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 263873.880952                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 263873.880952                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 263873.880952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 263873.880952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 263873.880952                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5813                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157459521                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6069                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              25944.887296                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.268750                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.731250                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883862                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116138                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1081797                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1081797                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       736229                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        736229                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1935                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1935                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1735                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1735                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1818026                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1818026                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1818026                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1818026                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14527                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14527                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          624                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          624                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15151                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15151                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15151                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15151                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    817195700                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    817195700                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     61227439                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     61227439                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    878423139                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    878423139                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    878423139                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    878423139                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1096324                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1096324                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       736853                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       736853                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1735                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1735                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1833177                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1833177                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1833177                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1833177                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013251                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013251                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000847                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000847                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008265                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008265                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008265                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008265                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 56253.576100                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56253.576100                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 98120.895833                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98120.895833                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 57977.898423                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57977.898423                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 57977.898423                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57977.898423                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       232213                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 77404.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2777                       # number of writebacks
system.cpu3.dcache.writebacks::total             2777                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8774                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8774                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          564                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          564                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9338                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9338                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9338                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9338                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5753                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5753                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           60                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5813                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5813                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5813                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5813                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    198612341                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    198612341                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1759881                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1759881                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    200372222                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    200372222                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    200372222                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    200372222                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005248                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005248                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000081                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003171                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003171                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003171                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003171                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 34523.264558                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 34523.264558                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 29331.350000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 29331.350000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 34469.675211                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34469.675211                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 34469.675211                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34469.675211                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
