<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2196" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2196{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2_2196{left:384px;bottom:48px;letter-spacing:-0.13px;}
#t3_2196{left:811px;bottom:48px;letter-spacing:-0.16px;}
#t4_2196{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t5_2196{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_2196{left:96px;bottom:1038px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t7_2196{left:96px;bottom:733px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t8_2196{left:96px;bottom:705px;letter-spacing:0.14px;word-spacing:0.04px;}
#t9_2196{left:96px;bottom:687px;letter-spacing:0.19px;}
#ta_2196{left:99px;bottom:1007px;letter-spacing:0.18px;}
#tb_2196{left:376px;bottom:1007px;letter-spacing:0.18px;}
#tc_2196{left:608px;bottom:1007px;letter-spacing:0.14px;}
#td_2196{left:99px;bottom:984px;letter-spacing:0.18px;}
#te_2196{left:170px;bottom:984px;letter-spacing:0.19px;}
#tf_2196{left:211px;bottom:984px;}
#tg_2196{left:220px;bottom:984px;letter-spacing:0.18px;}
#th_2196{left:378px;bottom:984px;letter-spacing:0.12px;word-spacing:0.01px;}
#ti_2196{left:464px;bottom:984px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tj_2196{left:464px;bottom:968px;letter-spacing:0.12px;word-spacing:-0.04px;}
#tk_2196{left:547px;bottom:968px;letter-spacing:0.15px;}
#tl_2196{left:593px;bottom:968px;letter-spacing:0.11px;word-spacing:0.06px;}
#tm_2196{left:681px;bottom:968px;letter-spacing:0.18px;}
#tn_2196{left:745px;bottom:968px;letter-spacing:0.09px;}
#to_2196{left:762px;bottom:968px;letter-spacing:0.2px;}
#tp_2196{left:803px;bottom:968px;}
#tq_2196{left:99px;bottom:945px;letter-spacing:0.18px;}
#tr_2196{left:170px;bottom:945px;letter-spacing:0.18px;}
#ts_2196{left:275px;bottom:945px;}
#tt_2196{left:283px;bottom:945px;letter-spacing:0.2px;}
#tu_2196{left:378px;bottom:945px;letter-spacing:-0.11px;word-spacing:0.24px;}
#tv_2196{left:464px;bottom:945px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tw_2196{left:464px;bottom:930px;letter-spacing:0.12px;word-spacing:-0.04px;}
#tx_2196{left:547px;bottom:930px;letter-spacing:0.15px;}
#ty_2196{left:593px;bottom:930px;letter-spacing:0.11px;word-spacing:0.06px;}
#tz_2196{left:681px;bottom:930px;letter-spacing:0.18px;}
#t10_2196{left:745px;bottom:930px;letter-spacing:0.09px;}
#t11_2196{left:762px;bottom:930px;letter-spacing:0.2px;}
#t12_2196{left:803px;bottom:930px;}
#t13_2196{left:99px;bottom:907px;letter-spacing:0.17px;}
#t14_2196{left:623px;bottom:907px;letter-spacing:0.15px;}
#t15_2196{left:484px;bottom:884px;letter-spacing:0.2px;}
#t16_2196{left:528px;bottom:884px;letter-spacing:0.15px;}
#t17_2196{left:665px;bottom:884px;letter-spacing:-0.06px;}
#t18_2196{left:773px;bottom:884px;letter-spacing:0.16px;}
#t19_2196{left:99px;bottom:861px;letter-spacing:0.17px;}
#t1a_2196{left:180px;bottom:861px;letter-spacing:0.15px;}
#t1b_2196{left:221px;bottom:861px;}
#t1c_2196{left:230px;bottom:861px;letter-spacing:0.17px;}
#t1d_2196{left:490px;bottom:861px;letter-spacing:0.15px;}
#t1e_2196{left:549px;bottom:861px;letter-spacing:0.16px;}
#t1f_2196{left:580px;bottom:861px;letter-spacing:0.14px;}
#t1g_2196{left:669px;bottom:861px;letter-spacing:-0.21px;}
#t1h_2196{left:786px;bottom:861px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t1i_2196{left:99px;bottom:839px;letter-spacing:0.17px;}
#t1j_2196{left:180px;bottom:839px;letter-spacing:0.17px;}
#t1k_2196{left:285px;bottom:839px;}
#t1l_2196{left:294px;bottom:839px;letter-spacing:0.2px;}
#t1m_2196{left:490px;bottom:839px;letter-spacing:0.15px;}
#t1n_2196{left:549px;bottom:839px;letter-spacing:0.16px;}
#t1o_2196{left:580px;bottom:839px;letter-spacing:0.14px;}
#t1p_2196{left:669px;bottom:839px;letter-spacing:-0.21px;}
#t1q_2196{left:787px;bottom:839px;letter-spacing:-0.28px;word-spacing:0.44px;}
#t1r_2196{left:99px;bottom:816px;letter-spacing:0.17px;}
#t1s_2196{left:180px;bottom:816px;letter-spacing:0.15px;}
#t1t_2196{left:221px;bottom:816px;}
#t1u_2196{left:230px;bottom:816px;letter-spacing:0.17px;}
#t1v_2196{left:490px;bottom:816px;letter-spacing:0.15px;}
#t1w_2196{left:549px;bottom:816px;letter-spacing:0.16px;}
#t1x_2196{left:580px;bottom:816px;letter-spacing:0.14px;}
#t1y_2196{left:669px;bottom:816px;letter-spacing:-0.21px;}
#t1z_2196{left:786px;bottom:816px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t20_2196{left:99px;bottom:793px;letter-spacing:0.17px;}
#t21_2196{left:180px;bottom:793px;letter-spacing:0.17px;}
#t22_2196{left:285px;bottom:793px;}
#t23_2196{left:294px;bottom:793px;letter-spacing:0.2px;}
#t24_2196{left:490px;bottom:793px;letter-spacing:0.15px;}
#t25_2196{left:549px;bottom:793px;letter-spacing:0.16px;}
#t26_2196{left:580px;bottom:793px;letter-spacing:0.14px;}
#t27_2196{left:669px;bottom:793px;letter-spacing:-0.21px;}
#t28_2196{left:787px;bottom:793px;letter-spacing:-0.28px;word-spacing:0.44px;}
#t29_2196{left:96px;bottom:635px;letter-spacing:0.17px;}
#t2a_2196{left:149px;bottom:599px;letter-spacing:0.14px;}
#t2b_2196{left:309px;bottom:609px;letter-spacing:0.17px;}
#t2c_2196{left:541px;bottom:599px;letter-spacing:0.14px;word-spacing:0.01px;}
#t2d_2196{left:276px;bottom:588px;letter-spacing:0.1px;word-spacing:4.2px;}
#t2e_2196{left:101px;bottom:489px;letter-spacing:-0.13px;}
#t2f_2196{left:288px;bottom:568px;}
#t2g_2196{left:324px;bottom:568px;}
#t2h_2196{left:361px;bottom:568px;}
#t2i_2196{left:388px;bottom:568px;letter-spacing:-0.13px;}
#t2j_2196{left:288px;bottom:548px;}
#t2k_2196{left:324px;bottom:548px;}
#t2l_2196{left:388px;bottom:548px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2m_2196{left:288px;bottom:528px;}
#t2n_2196{left:324px;bottom:528px;}
#t2o_2196{left:361px;bottom:528px;}
#t2p_2196{left:388px;bottom:528px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2q_2196{left:288px;bottom:509px;}
#t2r_2196{left:324px;bottom:509px;}
#t2s_2196{left:361px;bottom:509px;}
#t2t_2196{left:388px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.07px;}
#t2u_2196{left:361px;bottom:489px;}
#t2v_2196{left:388px;bottom:489px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t2w_2196{left:361px;bottom:469px;}
#t2x_2196{left:388px;bottom:469px;letter-spacing:-0.21px;word-spacing:0.04px;}
#t2y_2196{left:361px;bottom:449px;}
#t2z_2196{left:388px;bottom:449px;letter-spacing:-0.32px;word-spacing:0.17px;}
#t30_2196{left:361px;bottom:429px;}
#t31_2196{left:388px;bottom:429px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t32_2196{left:288px;bottom:409px;}
#t33_2196{left:324px;bottom:409px;}
#t34_2196{left:361px;bottom:409px;}
#t35_2196{left:388px;bottom:409px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t36_2196{left:101px;bottom:390px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t37_2196{left:287px;bottom:390px;}
#t38_2196{left:324px;bottom:390px;}
#t39_2196{left:361px;bottom:390px;}
#t3a_2196{left:388px;bottom:390px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t3b_2196{left:101px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t3c_2196{left:288px;bottom:370px;}
#t3d_2196{left:324px;bottom:370px;}
#t3e_2196{left:361px;bottom:370px;}
#t3f_2196{left:388px;bottom:370px;letter-spacing:-0.12px;}
#t3g_2196{left:101px;bottom:330px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t3h_2196{left:288px;bottom:350px;}
#t3i_2196{left:324px;bottom:350px;}
#t3j_2196{left:361px;bottom:350px;}
#t3k_2196{left:388px;bottom:350px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3l_2196{left:288px;bottom:330px;}
#t3m_2196{left:324px;bottom:330px;}
#t3n_2196{left:361px;bottom:330px;}
#t3o_2196{left:388px;bottom:330px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t3p_2196{left:361px;bottom:310px;}
#t3q_2196{left:388px;bottom:310px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t3r_2196{left:101px;bottom:290px;letter-spacing:-0.14px;}
#t3s_2196{left:287px;bottom:290px;}
#t3t_2196{left:324px;bottom:290px;}
#t3u_2196{left:361px;bottom:290px;}
#t3v_2196{left:388px;bottom:290px;letter-spacing:-0.13px;}
#t3w_2196{left:101px;bottom:270px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3x_2196{left:324px;bottom:270px;}
#t3y_2196{left:361px;bottom:270px;}
#t3z_2196{left:388px;bottom:270px;letter-spacing:-0.12px;}
#t40_2196{left:101px;bottom:250px;letter-spacing:-0.18px;word-spacing:0.05px;}
#t41_2196{left:101px;bottom:235px;letter-spacing:-0.23px;word-spacing:0.08px;}
#t42_2196{left:101px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t43_2196{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2196{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2196{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s3_2196{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s4_2196{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s5_2196{font-size:15px;font-family:Arial_62w;color:#000;}
.s6_2196{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s7_2196{font-size:14px;font-family:Arial_62w;color:#000;}
.s8_2196{font-size:14px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s9_2196{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2196" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2196Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2196" style="-webkit-user-select: none;"><object width="935" height="1210" data="2196/2196.svg" type="image/svg+xml" id="pdf2196" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2196" class="t s1_2196">Instruction Reference </span><span id="t2_2196" class="t s1_2196">MOVUPS, VMOVUPS </span><span id="t3_2196" class="t s1_2196">235 </span>
<span id="t4_2196" class="t s1_2196">26568—Rev. 3.25—November 2021 </span><span id="t5_2196" class="t s1_2196">AMD64 Technology </span>
<span id="t6_2196" class="t s2_2196">Instruction Encoding </span>
<span id="t7_2196" class="t s2_2196">Related Instructions </span>
<span id="t8_2196" class="t s3_2196">(V)MOVAPS, (V)MOVHLPS, (V)MOVHPS, (V)MOVLHPS, (V)MOVLPS, (V)MOVMSKPS, </span>
<span id="t9_2196" class="t s3_2196">(V)MOVSS </span>
<span id="ta_2196" class="t s4_2196">Mnemonic </span><span id="tb_2196" class="t s4_2196">Opcode </span><span id="tc_2196" class="t s4_2196">Description </span>
<span id="td_2196" class="t s5_2196">MOVUPS </span><span id="te_2196" class="t s6_2196">xmm1</span><span id="tf_2196" class="t s5_2196">, </span><span id="tg_2196" class="t s6_2196">xmm2/mem128 </span><span id="th_2196" class="t s5_2196">0F 10 /r </span><span id="ti_2196" class="t s5_2196">Moves four packed single-precision floating-point </span>
<span id="tj_2196" class="t s5_2196">values from </span><span id="tk_2196" class="t s6_2196">xmm2 </span><span id="tl_2196" class="t s5_2196">or unaligned </span><span id="tm_2196" class="t s6_2196">mem128 </span><span id="tn_2196" class="t s5_2196">to </span><span id="to_2196" class="t s6_2196">xmm1</span><span id="tp_2196" class="t s5_2196">. </span>
<span id="tq_2196" class="t s5_2196">MOVUPS </span><span id="tr_2196" class="t s6_2196">xmm1/mem128</span><span id="ts_2196" class="t s5_2196">, </span><span id="tt_2196" class="t s6_2196">xmm2 </span><span id="tu_2196" class="t s5_2196">0F 11 /r </span><span id="tv_2196" class="t s5_2196">Moves four packed single-precision floating-point </span>
<span id="tw_2196" class="t s5_2196">values from </span><span id="tx_2196" class="t s6_2196">xmm1 </span><span id="ty_2196" class="t s5_2196">or unaligned </span><span id="tz_2196" class="t s6_2196">mem128 </span><span id="t10_2196" class="t s5_2196">to </span><span id="t11_2196" class="t s6_2196">xmm2</span><span id="t12_2196" class="t s5_2196">. </span>
<span id="t13_2196" class="t s4_2196">Mnemonic </span><span id="t14_2196" class="t s4_2196">Encoding </span>
<span id="t15_2196" class="t s4_2196">VEX </span><span id="t16_2196" class="t s4_2196">RXB.map_select </span><span id="t17_2196" class="t s4_2196">W.vvvv.L.pp </span><span id="t18_2196" class="t s4_2196">Opcode </span>
<span id="t19_2196" class="t s5_2196">VMOVUPS </span><span id="t1a_2196" class="t s6_2196">xmm1</span><span id="t1b_2196" class="t s5_2196">, </span><span id="t1c_2196" class="t s6_2196">xmm2/mem128 </span><span id="t1d_2196" class="t s5_2196">C4 </span><span id="t1e_2196" class="t s5_2196">RXB </span><span id="t1f_2196" class="t s5_2196">.00001 </span><span id="t1g_2196" class="t s5_2196">X.1111.0.00 </span><span id="t1h_2196" class="t s5_2196">10 /r </span>
<span id="t1i_2196" class="t s5_2196">VMOVUPS </span><span id="t1j_2196" class="t s6_2196">xmm1/mem128</span><span id="t1k_2196" class="t s5_2196">, </span><span id="t1l_2196" class="t s6_2196">xmm2 </span><span id="t1m_2196" class="t s5_2196">C4 </span><span id="t1n_2196" class="t s5_2196">RXB </span><span id="t1o_2196" class="t s5_2196">.00001 </span><span id="t1p_2196" class="t s5_2196">X.1111.0.00 </span><span id="t1q_2196" class="t s5_2196">11 /r </span>
<span id="t1r_2196" class="t s5_2196">VMOVUPS </span><span id="t1s_2196" class="t s6_2196">ymm1</span><span id="t1t_2196" class="t s5_2196">, </span><span id="t1u_2196" class="t s6_2196">ymm2/mem256 </span><span id="t1v_2196" class="t s5_2196">C4 </span><span id="t1w_2196" class="t s5_2196">RXB </span><span id="t1x_2196" class="t s5_2196">.00001 </span><span id="t1y_2196" class="t s5_2196">X.1111.1.00 </span><span id="t1z_2196" class="t s5_2196">10 /r </span>
<span id="t20_2196" class="t s5_2196">VMOVUPS </span><span id="t21_2196" class="t s6_2196">ymm1/mem256</span><span id="t22_2196" class="t s5_2196">, </span><span id="t23_2196" class="t s6_2196">ymm2 </span><span id="t24_2196" class="t s5_2196">C4 </span><span id="t25_2196" class="t s5_2196">RXB </span><span id="t26_2196" class="t s5_2196">.00001 </span><span id="t27_2196" class="t s5_2196">X.1111.1.00 </span><span id="t28_2196" class="t s5_2196">11 /r </span>
<span id="t29_2196" class="t s2_2196">Exceptions </span>
<span id="t2a_2196" class="t s4_2196">Exception </span>
<span id="t2b_2196" class="t s4_2196">Mode </span>
<span id="t2c_2196" class="t s4_2196">Cause of Exception </span>
<span id="t2d_2196" class="t s4_2196">Real Virt Prot </span>
<span id="t2e_2196" class="t s7_2196">Invalid opcode, #UD </span>
<span id="t2f_2196" class="t s7_2196">X </span><span id="t2g_2196" class="t s7_2196">X </span><span id="t2h_2196" class="t s7_2196">X </span><span id="t2i_2196" class="t s7_2196">Instruction not supported, as indicated by CPUID feature identifier. </span>
<span id="t2j_2196" class="t s7_2196">A </span><span id="t2k_2196" class="t s7_2196">A </span><span id="t2l_2196" class="t s7_2196">AVX instructions are only recognized in protected mode. </span>
<span id="t2m_2196" class="t s7_2196">S </span><span id="t2n_2196" class="t s7_2196">S </span><span id="t2o_2196" class="t s7_2196">S </span><span id="t2p_2196" class="t s7_2196">CR0.EM = 1. </span>
<span id="t2q_2196" class="t s7_2196">S </span><span id="t2r_2196" class="t s7_2196">S </span><span id="t2s_2196" class="t s7_2196">S </span><span id="t2t_2196" class="t s7_2196">CR4.OSFXSR = 0. </span>
<span id="t2u_2196" class="t s7_2196">A </span><span id="t2v_2196" class="t s7_2196">CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE]. </span>
<span id="t2w_2196" class="t s7_2196">A </span><span id="t2x_2196" class="t s7_2196">XFEATURE_ENABLED_MASK[2:1] ! = 11b. </span>
<span id="t2y_2196" class="t s7_2196">A </span><span id="t2z_2196" class="t s7_2196">VEX.vvvv ! = 1111b. </span>
<span id="t30_2196" class="t s7_2196">A </span><span id="t31_2196" class="t s7_2196">REX, F2, F3, or 66 prefix preceding VEX prefix. </span>
<span id="t32_2196" class="t s7_2196">S </span><span id="t33_2196" class="t s7_2196">S </span><span id="t34_2196" class="t s7_2196">X </span><span id="t35_2196" class="t s7_2196">Lock prefix (F0h) preceding opcode. </span>
<span id="t36_2196" class="t s7_2196">Device not available, #NM </span><span id="t37_2196" class="t s7_2196">S </span><span id="t38_2196" class="t s7_2196">S </span><span id="t39_2196" class="t s7_2196">X </span><span id="t3a_2196" class="t s7_2196">CR0.TS = 1. </span>
<span id="t3b_2196" class="t s7_2196">Stack, #SS </span><span id="t3c_2196" class="t s7_2196">S </span><span id="t3d_2196" class="t s7_2196">S </span><span id="t3e_2196" class="t s7_2196">X </span><span id="t3f_2196" class="t s7_2196">Memory address exceeding stack segment limit or non-canonical. </span>
<span id="t3g_2196" class="t s7_2196">General protection, #GP </span>
<span id="t3h_2196" class="t s7_2196">S </span><span id="t3i_2196" class="t s7_2196">S </span><span id="t3j_2196" class="t s7_2196">X </span><span id="t3k_2196" class="t s7_2196">Memory address exceeding data segment limit or non-canonical. </span>
<span id="t3l_2196" class="t s7_2196">S </span><span id="t3m_2196" class="t s7_2196">S </span><span id="t3n_2196" class="t s7_2196">X </span><span id="t3o_2196" class="t s7_2196">Write to a read-only data segment. </span>
<span id="t3p_2196" class="t s7_2196">X </span><span id="t3q_2196" class="t s7_2196">Null data segment used to reference memory. </span>
<span id="t3r_2196" class="t s7_2196">Alignment check, #AC </span><span id="t3s_2196" class="t s7_2196">S </span><span id="t3t_2196" class="t s7_2196">S </span><span id="t3u_2196" class="t s7_2196">X </span><span id="t3v_2196" class="t s7_2196">Memory operand not 16-byte aligned when alignment checking enabled. </span>
<span id="t3w_2196" class="t s7_2196">Page fault, #PF </span><span id="t3x_2196" class="t s7_2196">S </span><span id="t3y_2196" class="t s7_2196">X </span><span id="t3z_2196" class="t s7_2196">Instruction execution caused a page fault. </span>
<span id="t40_2196" class="t s8_2196">X — AVX and SSE exception </span>
<span id="t41_2196" class="t s8_2196">A — AVX exception </span>
<span id="t42_2196" class="t s8_2196">S — SSE exception </span>
<span id="t43_2196" class="t s9_2196">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
