###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Sun Nov  9 04:56:49 2025
#  Design:            collision_avoidance_car
#  Command:           report_timing -max_paths 100 -late -view {view1} > $rpt_dir_post_routing/timing_setup_post_routing.rpt
###############################################################
Path 1: MET Setup Check with Pin total_power_consumed_reg[31]/CK 
Endpoint:   total_power_consumed_reg[31]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.226
+ Phase Shift                  15.500
= Required Time                15.470
- Arrival Time                 12.665
= Slack Time                    2.805
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    3.001 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    3.470 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    3.977 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    4.278 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    4.577 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    4.704 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    4.827 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    5.125 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    5.353 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    5.438 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |    5.534 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |    5.725 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |    5.812 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    6.370 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    6.643 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |    7.212 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |    7.528 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |    7.765 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |    7.938 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |    8.138 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |    8.565 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |    8.951 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |    9.246 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |    9.511 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |    9.777 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   10.043 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   10.324 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   10.470 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   10.737 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   10.988 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   11.234 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   11.489 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   11.726 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   11.902 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   12.182 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   12.414 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.273 |   9.881 |   12.687 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.255 |  10.136 |   12.941 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.290 |  10.426 |   13.231 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.647 |   13.452 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.267 |  10.913 |   13.719 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.136 |   13.941 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.246 |  11.382 |   14.187 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.207 |  11.589 |   14.395 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.244 |  11.833 |   14.639 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.211 |  12.044 |   14.850 | 
     | csa_tree_add_158_58_groupi/g1532 | B v -> Y ^   | NOR2XL    | 0.261 |  12.306 |   15.111 | 
     | csa_tree_add_158_58_groupi/g1530 | B ^ -> Y v   | NAND2XL   | 0.219 |  12.525 |   15.331 | 
     | csa_tree_add_158_58_groupi/g1527 | A1 v -> Y ^  | OAI21X1   | 0.140 |  12.665 |   15.470 | 
     | total_power_consumed_reg[31]     | D ^          | SDFFRHQX1 | 0.000 |  12.665 |   15.470 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin total_power_consumed_reg[30]/CK 
Endpoint:   total_power_consumed_reg[30]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.125
+ Phase Shift                  15.500
= Required Time                15.572
- Arrival Time                 12.678
= Slack Time                    2.894
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    3.090 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    3.558 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    4.066 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    4.367 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    4.665 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    4.793 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    4.915 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    5.213 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    5.441 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    5.526 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |    5.622 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |    5.813 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |    5.900 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.565 |    6.458 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    6.732 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |    7.300 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.723 |    7.616 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |    7.853 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |    8.027 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |    8.226 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |    8.653 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |    9.039 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |    9.334 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |    9.599 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |    9.866 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   10.132 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   10.413 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   10.558 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   10.826 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   11.077 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   11.322 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   11.577 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   11.814 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   11.991 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   12.271 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   12.503 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.273 |   9.881 |   12.775 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.255 |  10.136 |   13.030 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.290 |  10.426 |   13.319 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.647 |   13.540 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.267 |  10.913 |   13.807 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.136 |   14.030 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.246 |  11.382 |   14.276 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.207 |  11.589 |   14.483 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.244 |  11.833 |   14.727 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.211 |  12.044 |   14.938 | 
     | csa_tree_add_158_58_groupi/g1532 | B v -> Y ^   | NOR2XL    | 0.261 |  12.306 |   15.200 | 
     | csa_tree_add_158_58_groupi/g1530 | B ^ -> Y v   | NAND2XL   | 0.219 |  12.525 |   15.419 | 
     | csa_tree_add_158_58_groupi/g1529 | B0 v -> Y v  | OA21XL    | 0.153 |  12.678 |   15.572 | 
     | total_power_consumed_reg[30]     | D v          | SDFFRHQX1 | 0.000 |  12.678 |   15.572 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin total_power_consumed_reg[29]/CK 
Endpoint:   total_power_consumed_reg[29]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.575
- Arrival Time                 12.379
= Slack Time                    3.196
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    3.392 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    3.860 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    4.368 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    4.669 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    4.967 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    5.095 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    5.217 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    5.515 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    5.743 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    5.828 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |    5.924 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |    6.115 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |    6.202 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.565 |    6.760 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    7.034 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |    7.602 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.723 |    7.918 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |    8.155 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |    8.329 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |    8.528 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |    8.955 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |    9.341 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |    9.636 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |    9.901 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   10.168 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   10.434 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   10.715 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   10.860 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   11.128 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   11.379 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   11.624 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   11.879 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   12.116 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   12.293 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   12.573 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   12.805 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.273 |   9.881 |   13.077 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.255 |  10.136 |   13.332 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.290 |  10.426 |   13.621 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.647 |   13.842 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.267 |  10.913 |   14.109 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.136 |   14.332 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.246 |  11.382 |   14.578 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.207 |  11.589 |   14.785 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.244 |  11.833 |   15.029 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.211 |  12.044 |   15.240 | 
     | csa_tree_add_158_58_groupi/g1532 | B v -> Y ^   | NOR2XL    | 0.261 |  12.306 |   15.502 | 
     | csa_tree_add_158_58_groupi/g1531 | B0 ^ -> Y v  | AOI21X1   | 0.074 |  12.379 |   15.575 | 
     | total_power_consumed_reg[29]     | D v          | SDFFRHQX1 | 0.000 |  12.379 |   15.575 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin total_power_consumed_reg[28]/CK 
Endpoint:   total_power_consumed_reg[28]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.124
+ Phase Shift                  15.500
= Required Time                15.573
- Arrival Time                 12.197
= Slack Time                    3.377
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    3.573 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    4.041 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    4.549 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    4.850 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    5.148 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    5.276 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    5.398 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    5.696 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    5.924 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    6.009 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |    6.105 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |    6.296 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |    6.383 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    6.941 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    7.215 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |    7.783 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |    8.099 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |    8.336 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |    8.510 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |    8.710 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |    9.136 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |    9.522 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |    9.817 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   10.082 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   10.349 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   10.615 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   10.896 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   11.041 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   11.309 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   11.560 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   11.805 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   12.060 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   12.297 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   12.474 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   12.754 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   12.986 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.273 |   9.881 |   13.258 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.255 |  10.136 |   13.513 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.290 |  10.426 |   13.802 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.647 |   14.023 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.267 |  10.913 |   14.290 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.136 |   14.513 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.246 |  11.382 |   14.759 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.207 |  11.589 |   14.966 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.244 |  11.833 |   15.210 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.211 |  12.044 |   15.421 | 
     | csa_tree_add_158_58_groupi/g1533 | B0 v -> Y v  | OA21XL    | 0.152 |  12.197 |   15.573 | 
     | total_power_consumed_reg[28]     | D v          | SDFFRHQX1 | 0.000 |  12.197 |   15.573 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin total_power_consumed_reg[27]/CK 
Endpoint:   total_power_consumed_reg[27]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.577
- Arrival Time                 11.906
= Slack Time                    3.671
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    3.867 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    4.336 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    4.843 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    5.144 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    5.442 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    5.570 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    5.693 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    5.991 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    6.218 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    6.303 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |    6.400 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |    6.591 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |    6.678 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    7.236 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    7.509 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |    8.077 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |    8.394 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |    8.630 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |    8.804 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |    9.004 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |    9.430 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |    9.816 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   10.111 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   10.376 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   10.643 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   10.909 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   11.190 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   11.336 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   11.603 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   11.854 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   12.099 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   12.354 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   12.591 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   12.768 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   13.048 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   13.280 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.273 |   9.881 |   13.552 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.255 |  10.136 |   13.807 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.290 |  10.426 |   14.097 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.647 |   14.318 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.267 |  10.913 |   14.584 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.136 |   14.807 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.246 |  11.382 |   15.053 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.207 |  11.589 |   15.261 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.244 |  11.833 |   15.504 | 
     | csa_tree_add_158_58_groupi/g1535 | B0 ^ -> Y v  | AOI21X1   | 0.073 |  11.906 |   15.577 | 
     | total_power_consumed_reg[27]     | D v          | SDFFRHQX1 | 0.000 |  11.906 |   15.577 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin total_power_consumed_reg[26]/CK 
Endpoint:   total_power_consumed_reg[26]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.117
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                 11.748
= Slack Time                    3.832
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    4.027 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    4.496 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    5.004 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    5.304 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    5.603 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    5.730 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    5.853 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    6.151 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    6.379 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    6.464 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |    6.560 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |    6.751 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |    6.838 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    7.396 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    7.669 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |    8.238 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |    8.554 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |    8.791 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |    8.965 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |    9.164 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |    9.591 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |    9.977 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   10.272 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   10.537 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   10.803 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   11.070 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   11.350 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   11.496 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   11.764 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   12.014 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   12.260 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   12.515 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   12.752 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   12.929 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   13.209 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   13.440 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.273 |   9.881 |   13.713 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.255 |  10.136 |   13.967 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.290 |  10.426 |   14.257 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.647 |   14.478 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.267 |  10.913 |   14.745 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.136 |   14.967 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.246 |  11.382 |   15.214 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.207 |  11.589 |   15.421 | 
     | csa_tree_add_158_58_groupi/g1537 | B0 v -> Y v  | OA21XL    | 0.158 |  11.748 |   15.579 | 
     | total_power_consumed_reg[26]     | D v          | SDFFRHQX1 | 0.000 |  11.748 |   15.579 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin total_power_consumed_reg[25]/CK 
Endpoint:   total_power_consumed_reg[25]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.573
- Arrival Time                 11.461
= Slack Time                    4.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    4.308 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    4.777 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    5.285 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    5.585 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    5.884 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    6.011 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    6.134 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    6.432 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    6.660 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    6.745 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |    6.841 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |    7.032 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |    7.119 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    7.677 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    7.950 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |    8.519 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |    8.835 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |    9.072 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |    9.246 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |    9.445 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |    9.872 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   10.258 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   10.553 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   10.818 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   11.084 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   11.351 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   11.631 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   11.777 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   12.045 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   12.295 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   12.541 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   12.796 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   13.033 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   13.210 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   13.490 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   13.721 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.273 |   9.881 |   13.994 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.255 |  10.136 |   14.248 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.290 |  10.426 |   14.538 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.647 |   14.759 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.267 |  10.913 |   15.026 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.136 |   15.248 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.246 |  11.382 |   15.495 | 
     | csa_tree_add_158_58_groupi/g1539 | B0 ^ -> Y v  | AOI21X1   | 0.079 |  11.461 |   15.573 | 
     | total_power_consumed_reg[25]     | D v          | SDFFRHQX1 | 0.000 |  11.461 |   15.573 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin total_power_consumed_reg[24]/CK 
Endpoint:   total_power_consumed_reg[24]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.113
+ Phase Shift                  15.500
= Required Time                15.584
- Arrival Time                 11.303
= Slack Time                    4.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    4.476 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    4.945 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    5.452 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    5.753 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    6.052 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    6.179 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    6.302 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    6.600 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    6.828 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    6.913 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |    7.009 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |    7.200 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |    7.287 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    7.845 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    8.118 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |    8.687 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |    9.003 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |    9.240 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |    9.413 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |    9.613 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   10.040 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   10.426 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   10.721 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   10.986 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   11.252 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   11.518 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   11.799 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   11.945 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   12.212 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   12.463 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   12.709 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   12.964 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   13.201 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   13.377 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   13.657 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   13.889 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.273 |   9.881 |   14.162 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.255 |  10.136 |   14.416 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.290 |  10.426 |   14.706 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.647 |   14.927 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.267 |  10.913 |   15.194 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.136 |   15.416 | 
     | csa_tree_add_158_58_groupi/g1541 | B0 v -> Y v  | OA21XL    | 0.167 |  11.303 |   15.583 | 
     | total_power_consumed_reg[24]     | D v          | SDFFRHQX1 | 0.000 |  11.303 |   15.584 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin total_power_consumed_reg[23]/CK 
Endpoint:   total_power_consumed_reg[23]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.575
- Arrival Time                 10.982
= Slack Time                    4.593
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    4.788 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    5.257 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    5.765 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    6.066 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    6.364 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    6.492 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    6.614 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    6.912 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    7.140 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    7.225 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |    7.321 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |    7.512 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |    7.599 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    8.157 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    8.431 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |    8.999 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |    9.315 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |    9.552 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |    9.726 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |    9.925 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   10.352 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   10.738 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   11.033 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   11.298 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   11.565 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   11.831 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   12.112 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   12.257 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   12.525 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   12.776 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   13.021 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   13.276 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   13.513 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   13.690 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   13.970 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   14.202 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.273 |   9.881 |   14.474 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.255 |  10.136 |   14.729 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.290 |  10.426 |   15.018 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.647 |   15.239 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.267 |  10.913 |   15.506 | 
     | csa_tree_add_158_58_groupi/g1543 | B0 ^ -> Y v  | AOI21X1   | 0.069 |  10.982 |   15.575 | 
     | total_power_consumed_reg[23]     | D v          | SDFFRHQX1 | 0.000 |  10.982 |   15.575 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin total_power_consumed_reg[22]/CK 
Endpoint:   total_power_consumed_reg[22]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.574
- Arrival Time                 10.801
= Slack Time                    4.772
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    4.968 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    5.437 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    5.944 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    6.245 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    6.544 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    6.671 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    6.794 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    7.092 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    7.320 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    7.405 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |    7.501 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |    7.692 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |    7.779 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    8.337 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    8.610 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |    9.179 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |    9.495 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |    9.731 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |    9.905 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   10.105 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   10.531 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   10.918 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   11.213 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   11.478 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   11.744 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   12.010 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   12.291 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   12.437 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   12.704 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   12.955 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   13.200 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   13.455 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   13.692 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   13.869 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   14.149 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   14.381 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.273 |   9.881 |   14.654 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.255 |  10.136 |   14.908 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.290 |  10.426 |   15.198 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.647 |   15.419 | 
     | csa_tree_add_158_58_groupi/g1545 | B0 v -> Y v  | OA21XL    | 0.155 |  10.801 |   15.574 | 
     | total_power_consumed_reg[22]     | D v          | SDFFRHQX1 | 0.000 |  10.801 |   15.574 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin total_power_consumed_reg[21]/CK 
Endpoint:   total_power_consumed_reg[21]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.125
+ Phase Shift                  15.500
= Required Time                15.572
- Arrival Time                 10.503
= Slack Time                    5.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    5.265 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    5.734 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    6.241 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    6.542 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    6.841 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    6.968 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    7.091 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    7.389 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    7.617 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    7.702 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |    7.798 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |    7.989 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |    8.076 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    8.634 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    8.907 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |    9.476 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |    9.792 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   10.029 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   10.202 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   10.402 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   10.829 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   11.215 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   11.510 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   11.775 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   12.041 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   12.307 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   12.588 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   12.734 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   13.001 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   13.252 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   13.498 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   13.753 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   13.990 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   14.166 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   14.446 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   14.678 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.273 |   9.881 |   14.951 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.255 |  10.136 |   15.205 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.290 |  10.426 |   15.495 | 
     | csa_tree_add_158_58_groupi/g1547 | B0 ^ -> Y v  | AOI21X1   | 0.077 |  10.503 |   15.572 | 
     | total_power_consumed_reg[21]     | D v          | SDFFRHQX1 | 0.000 |  10.503 |   15.572 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin total_power_consumed_reg[20]/CK 
Endpoint:   total_power_consumed_reg[20]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.576
- Arrival Time                 10.301
= Slack Time                    5.276
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    5.471 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    5.940 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    6.448 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    6.749 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    7.047 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    7.175 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    7.297 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    7.595 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    7.823 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    7.908 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |    8.004 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |    8.195 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |    8.282 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    8.840 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    9.114 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |    9.682 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |    9.998 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   10.235 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   10.409 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   10.608 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   11.035 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   11.421 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   11.716 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   11.981 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   12.248 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   12.514 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   12.794 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   12.940 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   13.208 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   13.458 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   13.704 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   13.959 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   14.196 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   14.373 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   14.653 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   14.885 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.273 |   9.881 |   15.157 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.255 |  10.136 |   15.412 | 
     | csa_tree_add_158_58_groupi/g1549 | B0 v -> Y v  | OA21XL    | 0.165 |  10.301 |   15.576 | 
     | total_power_consumed_reg[20]     | D v          | SDFFRHQX1 | 0.000 |  10.301 |   15.576 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin total_power_consumed_reg[19]/CK 
Endpoint:   total_power_consumed_reg[19]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.574
- Arrival Time                  9.951
= Slack Time                    5.624
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    5.819 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    6.288 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    6.796 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    7.096 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    7.395 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    7.523 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    7.645 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    7.943 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    8.171 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    8.256 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |    8.352 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |    8.543 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |    8.630 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    9.188 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    9.461 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   10.030 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   10.346 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   10.583 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   10.757 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   10.956 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   11.383 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   11.769 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   12.064 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   12.329 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   12.596 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   12.862 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   13.142 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   13.288 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   13.556 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   13.806 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   14.052 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   14.307 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   14.544 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   14.721 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   15.001 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   15.232 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.273 |   9.881 |   15.505 | 
     | csa_tree_add_158_58_groupi/g1551 | B0 ^ -> Y v  | AOI21X1   | 0.069 |   9.951 |   15.574 | 
     | total_power_consumed_reg[19]     | D v          | SDFFRHQX1 | 0.000 |   9.951 |   15.574 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin total_power_consumed_reg[18]/CK 
Endpoint:   total_power_consumed_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.131
+ Phase Shift                  15.500
= Required Time                15.566
- Arrival Time                  9.769
= Slack Time                    5.797
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    5.993 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    6.461 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    6.969 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    7.270 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    7.568 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    7.696 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    7.818 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    8.116 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    8.344 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    8.429 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |    8.525 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |    8.716 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |    8.803 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    9.361 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    9.635 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   10.203 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   10.519 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   10.756 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   10.930 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   11.129 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   11.556 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   11.942 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   12.237 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   12.502 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   12.769 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   13.035 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   13.316 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   13.461 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   13.729 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   13.980 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   14.225 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   14.480 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   14.717 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   14.894 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   15.174 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.232 |   9.609 |   15.406 | 
     | csa_tree_add_158_58_groupi/g1553 | B0 v -> Y v  | OA21X1    | 0.160 |   9.769 |   15.566 | 
     | total_power_consumed_reg[18]     | D v          | SDFFRHQX1 | 0.000 |   9.769 |   15.566 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin total_power_consumed_reg[17]/CK 
Endpoint:   total_power_consumed_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.124
+ Phase Shift                  15.500
= Required Time                15.573
- Arrival Time                  9.449
= Slack Time                    6.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    6.320 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    6.788 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    7.296 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    7.597 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    7.895 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    8.023 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    8.145 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    8.443 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    8.671 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    8.756 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |    8.852 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |    9.043 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |    9.130 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    9.688 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |    9.962 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   10.530 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   10.846 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   11.083 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   11.257 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   11.457 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   11.883 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   12.269 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   12.564 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   12.829 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   13.096 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   13.362 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   13.643 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   13.788 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   14.056 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   14.307 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   14.552 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   14.807 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   15.044 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   15.221 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.280 |   9.377 |   15.501 | 
     | csa_tree_add_158_58_groupi/g1555 | B0 ^ -> Y v  | AOI21X1   | 0.072 |   9.449 |   15.573 | 
     | total_power_consumed_reg[17]     | D v          | SDFFRHQX1 | 0.000 |   9.449 |   15.573 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin total_power_consumed_reg[16]/CK 
Endpoint:   total_power_consumed_reg[16]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.131
+ Phase Shift                  15.500
= Required Time                15.566
- Arrival Time                  9.250
= Slack Time                    6.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    6.513 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    6.981 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    7.489 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    7.790 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    8.088 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    8.216 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    8.338 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    8.636 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    8.864 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    8.949 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |    9.045 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |    9.236 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |    9.323 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |    9.881 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   10.155 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   10.723 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   11.039 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   11.276 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   11.450 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   11.649 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   12.076 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   12.462 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   12.757 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   13.022 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   13.289 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   13.555 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   13.836 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   13.981 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   14.249 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   14.500 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.246 |   8.428 |   14.745 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   8.683 |   15.000 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.920 |   15.237 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.097 |   15.414 | 
     | csa_tree_add_158_58_groupi/g1557 | B0 v -> Y v  | OA21X1    | 0.153 |   9.250 |   15.566 | 
     | total_power_consumed_reg[16]     | D v          | SDFFRHQX1 | 0.000 |   9.250 |   15.566 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin total_power_consumed_reg[15]/CK 
Endpoint:   total_power_consumed_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.212
+ Phase Shift                  15.500
= Required Time                15.486
- Arrival Time                  8.995
= Slack Time                    6.490
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    6.686 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    7.155 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    7.662 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    7.963 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    8.262 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    8.389 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    8.512 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    8.810 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    9.038 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    9.123 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |    9.219 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |    9.410 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |    9.497 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   10.055 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   10.328 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   10.897 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   11.213 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   11.450 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   11.623 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   11.823 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   12.250 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S ^  | ADDFXL    | 0.328 |   6.087 |   12.577 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> CO ^  | ADDFX1    | 0.277 |   6.364 |   12.855 | 
     | csa_tree_add_158_58_groupi/g1580 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   6.615 |   13.105 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> CO ^ | ADDFX1    | 0.252 |   6.867 |   13.357 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.252 |   7.119 |   13.609 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.386 |   13.877 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.125 |   7.511 |   14.002 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.279 |   7.790 |   14.281 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> CO v | ADDFX1    | 0.265 |   8.055 |   14.545 | 
     | csa_tree_add_158_58_groupi/g1561 | CI v -> CO v | ADDFX1    | 0.260 |   8.315 |   14.806 | 
     | csa_tree_add_158_58_groupi/g1560 | CI v -> CO v | ADDFX1    | 0.269 |   8.584 |   15.075 | 
     | csa_tree_add_158_58_groupi/g1559 | CI v -> S ^  | ADDFX1    | 0.411 |   8.995 |   15.486 | 
     | total_power_consumed_reg[15]     | D ^          | SDFFRHQX1 | 0.000 |   8.995 |   15.486 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin total_power_consumed_reg[14]/CK 
Endpoint:   total_power_consumed_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.211
+ Phase Shift                  15.500
= Required Time                15.487
- Arrival Time                  8.720
= Slack Time                    6.768
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    6.963 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    7.432 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    7.940 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    8.240 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    8.539 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    8.667 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    8.789 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    9.087 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    9.315 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    9.400 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |    9.496 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |    9.687 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |    9.774 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   10.332 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   10.605 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   11.174 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   11.490 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   11.727 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   11.901 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   12.100 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   12.527 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S ^  | ADDFXL    | 0.328 |   6.087 |   12.854 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> CO ^  | ADDFX1    | 0.277 |   6.364 |   13.132 | 
     | csa_tree_add_158_58_groupi/g1580 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   6.615 |   13.382 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> CO ^ | ADDFX1    | 0.252 |   6.867 |   13.635 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.252 |   7.119 |   13.886 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.386 |   14.154 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.125 |   7.511 |   14.279 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.279 |   7.790 |   14.558 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> CO v | ADDFX1    | 0.265 |   8.055 |   14.823 | 
     | csa_tree_add_158_58_groupi/g1561 | CI v -> CO v | ADDFX1    | 0.260 |   8.315 |   15.083 | 
     | csa_tree_add_158_58_groupi/g1560 | CI v -> S ^  | ADDFX1    | 0.404 |   8.720 |   15.487 | 
     | total_power_consumed_reg[14]     | D ^          | SDFFRHQX1 | 0.000 |   8.720 |   15.487 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin total_power_consumed_reg[13]/CK 
Endpoint:   total_power_consumed_reg[13]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.114
+ Phase Shift                  15.500
= Required Time                15.584
- Arrival Time                  8.547
= Slack Time                    7.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    7.232 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    7.701 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    8.208 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    8.509 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    8.808 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    8.935 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    9.058 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    9.356 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    9.584 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    9.669 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |    9.765 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |    9.956 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |   10.043 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   10.601 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   10.874 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   11.443 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   11.759 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   11.995 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   12.169 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   12.369 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   12.795 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   13.182 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   13.477 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   13.742 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   14.008 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   14.274 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   14.555 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   14.701 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   14.968 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.251 |   8.183 |   15.219 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> S v  | ADDFX1    | 0.365 |   8.547 |   15.584 | 
     | total_power_consumed_reg[13]     | D v          | SDFFRHQX1 | 0.000 |   8.547 |   15.584 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin distance_travelled_reg[31]/CK 
Endpoint:   distance_travelled_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.229
+ Phase Shift                  15.500
= Required Time                15.469
- Arrival Time                  8.391
= Slack Time                    7.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |    7.270 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |    7.903 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |    8.151 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |    8.395 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |    8.653 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |    8.910 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |    9.160 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |    9.404 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |    9.657 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |    9.919 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   10.105 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   10.361 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   10.584 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   10.832 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   11.042 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   11.317 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   11.544 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   11.785 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   11.988 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.142 |   12.219 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   12.419 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.269 |   5.611 |   12.688 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.226 |   5.836 |   12.913 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.270 |   6.106 |   13.183 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.252 |   6.358 |   13.435 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.289 |   6.647 |   13.724 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.221 |   6.868 |   13.945 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.240 |   7.108 |   14.185 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.202 |   7.310 |   14.387 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.232 |   7.542 |   14.619 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.241 |   7.783 |   14.861 | 
     | add_157_54/g448            | B v -> Y ^   | NOR2XL    | 0.254 |   8.037 |   15.115 | 
     | add_157_54/g446            | B ^ -> Y v   | NAND2XL   | 0.207 |   8.244 |   15.322 | 
     | add_157_54/g443            | A1 v -> Y ^  | OAI21X1   | 0.147 |   8.391 |   15.469 | 
     | distance_travelled_reg[31] | D ^          | SDFFRHQX1 | 0.000 |   8.391 |   15.469 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin distance_travelled_reg[30]/CK 
Endpoint:   distance_travelled_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.115
+ Phase Shift                  15.500
= Required Time                15.582
- Arrival Time                  8.405
= Slack Time                    7.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |    7.371 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |    8.004 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |    8.251 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |    8.495 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |    8.753 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |    9.010 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |    9.261 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |    9.504 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |    9.758 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   10.020 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   10.205 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   10.462 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   10.684 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   10.932 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   11.142 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   11.417 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   11.644 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   11.885 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   12.088 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.142 |   12.319 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   12.519 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.269 |   5.611 |   12.788 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.226 |   5.836 |   13.014 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.270 |   6.106 |   13.283 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.252 |   6.358 |   13.536 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.289 |   6.647 |   13.825 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.221 |   6.868 |   14.045 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.240 |   7.108 |   14.285 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.202 |   7.310 |   14.487 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.232 |   7.542 |   14.720 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.241 |   7.783 |   14.961 | 
     | add_157_54/g448            | B v -> Y ^   | NOR2XL    | 0.254 |   8.037 |   15.215 | 
     | add_157_54/g446            | B ^ -> Y v   | NAND2XL   | 0.207 |   8.244 |   15.422 | 
     | add_157_54/g445            | B0 v -> Y v  | OA21XL    | 0.160 |   8.405 |   15.582 | 
     | distance_travelled_reg[30] | D v          | SDFFRHQX1 | 0.000 |   8.405 |   15.582 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin total_power_consumed_reg[12]/CK 
Endpoint:   total_power_consumed_reg[12]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.114
+ Phase Shift                  15.500
= Required Time                15.583
- Arrival Time                  8.298
= Slack Time                    7.285
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    7.481 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    7.950 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    8.457 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    8.758 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    9.056 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    9.184 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    9.306 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    9.604 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |    9.832 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |    9.917 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |   10.014 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |   10.205 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |   10.292 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   10.850 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   11.123 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   11.691 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   12.008 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   12.244 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   12.418 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   12.618 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   13.044 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   13.430 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   13.725 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   13.990 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   14.257 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   14.523 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   14.804 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   14.950 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.932 |   15.217 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> S v  | ADDFX1    | 0.366 |   8.298 |   15.583 | 
     | total_power_consumed_reg[12]     | D v          | SDFFRHQX1 | 0.000 |   8.298 |   15.583 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin distance_travelled_reg[29]/CK 
Endpoint:   distance_travelled_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.124
+ Phase Shift                  15.500
= Required Time                15.573
- Arrival Time                  8.112
= Slack Time                    7.462
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |    7.655 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |    8.288 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |    8.535 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |    8.779 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |    9.037 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |    9.294 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |    9.545 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |    9.788 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   10.042 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   10.304 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   10.489 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   10.746 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   10.968 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   11.216 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   11.426 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   11.701 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   11.928 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   12.169 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   12.372 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.142 |   12.603 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   12.803 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.269 |   5.611 |   13.072 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.226 |   5.836 |   13.298 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.270 |   6.106 |   13.567 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.252 |   6.358 |   13.820 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.289 |   6.647 |   14.109 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.221 |   6.868 |   14.329 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.240 |   7.108 |   14.569 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.202 |   7.310 |   14.771 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.232 |   7.542 |   15.004 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.241 |   7.783 |   15.245 | 
     | add_157_54/g448            | B v -> Y ^   | NOR2XL    | 0.254 |   8.037 |   15.499 | 
     | add_157_54/g447            | B0 ^ -> Y v  | AOI21X1   | 0.075 |   8.112 |   15.573 | 
     | distance_travelled_reg[29] | D v          | SDFFRHQX1 | 0.000 |   8.112 |   15.573 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin total_power_consumed_reg[11]/CK 
Endpoint:   total_power_consumed_reg[11]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.116
+ Phase Shift                  15.500
= Required Time                15.581
- Arrival Time                  8.046
= Slack Time                    7.534
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    7.730 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    8.199 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    8.706 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    9.007 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    9.306 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    9.433 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    9.556 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |    9.854 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   10.082 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   10.167 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |   10.263 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |   10.454 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |   10.541 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   11.099 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   11.372 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   11.941 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   12.257 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   12.493 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   12.667 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   12.867 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   13.293 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   13.680 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   13.975 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   14.240 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   14.506 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   14.772 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   15.053 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.146 |   7.665 |   15.199 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> S v  | ADDFX1    | 0.382 |   8.046 |   15.581 | 
     | total_power_consumed_reg[11]     | D v          | SDFFRHQX1 | 0.000 |   8.046 |   15.581 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin distance_travelled_reg[28]/CK 
Endpoint:   distance_travelled_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.574
- Arrival Time                  7.944
= Slack Time                    7.630
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |    7.824 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |    8.456 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |    8.704 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |    8.948 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |    9.206 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |    9.463 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |    9.713 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |    9.957 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   10.211 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   10.472 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   10.658 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   10.915 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   11.137 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   11.385 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   11.595 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   11.870 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   12.097 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   12.338 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   12.541 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.142 |   12.772 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   12.972 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.269 |   5.611 |   13.241 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.226 |   5.836 |   13.467 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.270 |   6.106 |   13.736 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.252 |   6.358 |   13.989 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.289 |   6.647 |   14.278 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.221 |   6.868 |   14.498 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.240 |   7.108 |   14.738 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.202 |   7.310 |   14.940 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.232 |   7.542 |   15.172 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.241 |   7.784 |   15.414 | 
     | add_157_54/g449            | B0 v -> Y v  | OA21XL    | 0.161 |   7.944 |   15.574 | 
     | distance_travelled_reg[28] | D v          | SDFFRHQX1 | 0.000 |   7.944 |   15.574 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin total_power_consumed_reg[10]/CK 
Endpoint:   total_power_consumed_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.212
+ Phase Shift                  15.500
= Required Time                15.484
- Arrival Time                  7.736
= Slack Time                    7.748
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    7.944 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    8.413 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    8.920 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    9.221 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    9.519 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    9.647 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    9.769 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   10.067 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   10.295 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   10.380 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |   10.477 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |   10.668 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |   10.755 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   11.313 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   11.586 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   12.154 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   12.471 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   12.707 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   12.881 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   13.081 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   13.507 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   13.893 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   14.188 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   14.453 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   14.720 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   14.986 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.281 |   7.519 |   15.267 | 
     | csa_tree_add_158_58_groupi/g1706 | B v -> Y ^   | XNOR2XL   | 0.217 |   7.736 |   15.484 | 
     | total_power_consumed_reg[10]     | D ^          | SDFFRHQX1 | 0.000 |   7.736 |   15.484 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin total_power_consumed_reg[9]/CK 
Endpoint:   total_power_consumed_reg[9]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.131
+ Phase Shift                  15.500
= Required Time                15.564
- Arrival Time                  7.696
= Slack Time                    7.869
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    8.064 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    8.533 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    9.041 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    9.341 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    9.640 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |    9.767 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |    9.890 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   10.188 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   10.416 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   10.501 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |   10.597 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |   10.788 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |   10.875 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.565 |   11.433 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   11.706 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   12.275 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.723 |   12.591 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   12.828 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   13.002 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   13.201 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   13.628 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   14.014 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   14.309 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   14.574 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   14.840 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.266 |   7.238 |   15.107 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> S ^  | ADDFX1    | 0.394 |   7.632 |   15.501 | 
     | csa_tree_add_158_58_groupi/g1568 | A ^ -> Y v   | INVXL     | 0.064 |   7.696 |   15.564 | 
     | total_power_consumed_reg[9]      | D v          | SDFFRHQX1 | 0.000 |   7.696 |   15.564 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin distance_travelled_reg[27]/CK 
Endpoint:   distance_travelled_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.577
- Arrival Time                  7.616
= Slack Time                    7.961
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |    8.154 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |    8.787 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |    9.034 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |    9.278 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |    9.537 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |    9.793 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   10.044 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   10.287 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   10.541 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   10.803 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   10.988 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   11.245 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   11.467 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   11.715 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   11.925 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   12.200 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   12.427 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   12.668 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   12.871 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.142 |   13.102 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   13.303 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.269 |   5.611 |   13.571 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.226 |   5.836 |   13.797 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.270 |   6.106 |   14.066 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.252 |   6.358 |   14.319 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.289 |   6.647 |   14.608 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.221 |   6.868 |   14.828 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.240 |   7.108 |   15.069 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.202 |   7.310 |   15.271 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.232 |   7.542 |   15.503 | 
     | add_157_54/g451            | B0 ^ -> Y v  | AOI21X1   | 0.075 |   7.616 |   15.577 | 
     | distance_travelled_reg[27] | D v          | SDFFRHQX1 | 0.000 |   7.616 |   15.577 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin distance_travelled_reg[26]/CK 
Endpoint:   distance_travelled_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.117
+ Phase Shift                  15.500
= Required Time                15.582
- Arrival Time                  7.468
= Slack Time                    8.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |    8.307 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |    8.940 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |    9.187 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |    9.431 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |    9.690 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |    9.946 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   10.197 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   10.441 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   10.694 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   10.956 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   11.142 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   11.398 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   11.621 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   11.868 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   12.078 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   12.353 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   12.581 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   12.821 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   13.024 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.142 |   13.255 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   13.456 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.269 |   5.611 |   13.724 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.226 |   5.836 |   13.950 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.270 |   6.106 |   14.220 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.252 |   6.358 |   14.472 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.289 |   6.647 |   14.761 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.221 |   6.868 |   14.982 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.240 |   7.108 |   15.222 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.202 |   7.310 |   15.424 | 
     | add_157_54/g453            | B0 v -> Y v  | OA21XL    | 0.158 |   7.468 |   15.582 | 
     | distance_travelled_reg[26] | D v          | SDFFRHQX1 | 0.000 |   7.468 |   15.582 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin total_power_consumed_reg[8]/CK 
Endpoint:   total_power_consumed_reg[8]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.135
+ Phase Shift                  15.500
= Required Time                15.560
- Arrival Time                  7.419
= Slack Time                    8.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    8.336 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    8.805 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    9.313 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    9.613 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |    9.912 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   10.040 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   10.162 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   10.460 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   10.688 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   10.773 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |   10.869 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |   11.060 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |   11.147 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   11.705 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   11.978 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   12.547 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   12.863 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   13.100 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   13.274 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   13.473 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   13.900 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   14.286 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   14.581 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   14.846 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.267 |   6.972 |   15.113 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> S ^  | ADDFX1    | 0.389 |   7.361 |   15.502 | 
     | csa_tree_add_158_58_groupi/g1570 | A ^ -> Y v   | INVXL     | 0.059 |   7.420 |   15.560 | 
     | total_power_consumed_reg[8]      | D v          | SDFFRHQX1 | 0.000 |   7.419 |   15.560 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin current_speed_reg[7]/CK 
Endpoint:   current_speed_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.271
+ Phase Shift                  15.500
= Required Time                15.424
- Arrival Time                  7.076
= Slack Time                    8.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^         |           |       |   0.196 |    8.544 | 
     | current_state_reg[5] | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    9.013 | 
     | g5130                | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    9.521 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    9.821 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   10.120 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   10.248 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   10.370 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   10.668 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   10.896 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   10.981 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |   11.077 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |   11.268 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |   11.355 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   11.913 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   12.186 | 
     | g2                   | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   12.755 | 
     | g4932                | B ^ -> Y v   | NOR2BX1   | 0.332 |   4.738 |   13.087 | 
     | g4930                | A v -> Y v   | OR2X1     | 0.357 |   5.095 |   13.444 | 
     | g6568                | B v -> S ^   | ADDHX1    | 0.247 |   5.343 |   13.691 | 
     | g6485                | A ^ -> CO ^  | ADDFX1    | 0.247 |   5.590 |   13.938 | 
     | g6457                | CI ^ -> CO ^ | ADDFX1    | 0.246 |   5.835 |   14.184 | 
     | g6449                | CI ^ -> CO ^ | ADDFX1    | 0.262 |   6.098 |   14.446 | 
     | g6445                | CI ^ -> CO ^ | ADDFX1    | 0.277 |   6.375 |   14.723 | 
     | g6440                | A1 ^ -> Y v  | AOI21X1   | 0.119 |   6.494 |   14.843 | 
     | g6436                | CI v -> CO v | ADDFX1    | 0.265 |   6.759 |   15.108 | 
     | g6435                | B v -> Y ^   | NOR2XL    | 0.121 |   6.880 |   15.229 | 
     | g6433                | B0 ^ -> Y v  | AOI21X1   | 0.064 |   6.944 |   15.293 | 
     | g6430                | A1 v -> Y ^  | OAI221X1  | 0.131 |   7.076 |   15.424 | 
     | current_speed_reg[7] | D ^          | SDFFRHQX1 | 0.000 |   7.076 |   15.424 | 
     +------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin current_speed_reg[6]/CK 
Endpoint:   current_speed_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.259
+ Phase Shift                  15.500
= Required Time                15.437
- Arrival Time                  7.059
= Slack Time                    8.378
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^         |           |       |   0.196 |    8.574 | 
     | current_state_reg[5] | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    9.043 | 
     | g5130                | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    9.550 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    9.851 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   10.149 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   10.277 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   10.400 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   10.698 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   10.925 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   11.010 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |   11.107 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |   11.298 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |   11.385 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   11.943 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   12.216 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.441 |   4.279 |   12.657 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.487 |   4.766 |   13.144 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.326 |   5.092 |   13.470 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.347 |   13.725 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.265 |   5.612 |   13.991 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.259 |   5.872 |   14.250 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.275 |   6.147 |   14.525 | 
     | g6445                | CI v -> CO v | ADDFX1    | 0.290 |   6.437 |   14.815 | 
     | g6440                | A1 v -> Y ^  | AOI21X1   | 0.133 |   6.570 |   14.948 | 
     | g6436                | CI ^ -> S v  | ADDFX1    | 0.372 |   6.942 |   15.320 | 
     | g6432                | A1 v -> Y ^  | OAI211X1  | 0.117 |   7.059 |   15.437 | 
     | current_speed_reg[6] | D ^          | SDFFRHQX1 | 0.000 |   7.059 |   15.437 | 
     +------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin distance_travelled_reg[25]/CK 
Endpoint:   distance_travelled_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.575
- Arrival Time                  7.186
= Slack Time                    8.390
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |    8.583 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |    9.216 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |    9.463 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |    9.707 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |    9.965 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   10.222 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   10.473 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   10.716 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   10.970 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   11.232 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   11.417 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   11.674 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   11.896 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   12.144 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   12.354 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   12.629 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   12.856 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   13.097 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   13.300 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.142 |   13.531 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   13.731 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.269 |   5.611 |   14.000 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.226 |   5.836 |   14.226 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.270 |   6.106 |   14.495 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.252 |   6.358 |   14.748 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.289 |   6.647 |   15.037 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.221 |   6.868 |   15.257 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.240 |   7.108 |   15.497 | 
     | add_157_54/g455            | B0 ^ -> Y v  | AOI21X1   | 0.078 |   7.186 |   15.575 | 
     | distance_travelled_reg[25] | D v          | SDFFRHQX1 | 0.000 |   7.186 |   15.575 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin total_power_consumed_reg[7]/CK 
Endpoint:   total_power_consumed_reg[7]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.572
- Arrival Time                  7.169
= Slack Time                    8.403
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    8.599 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    9.068 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    9.575 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |    9.876 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   10.174 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   10.302 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   10.424 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   10.722 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   10.950 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   11.035 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |   11.132 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |   11.323 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |   11.410 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   11.968 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   12.241 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   12.809 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   13.126 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   13.362 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   13.536 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   13.736 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   14.162 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   14.548 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   14.843 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.265 |   6.705 |   15.108 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> S ^  | ADDFX1    | 0.392 |   7.097 |   15.500 | 
     | csa_tree_add_158_58_groupi/g1573 | A ^ -> Y v   | INVXL     | 0.072 |   7.169 |   15.572 | 
     | total_power_consumed_reg[7]      | D v          | SDFFRHQX1 | 0.000 |   7.169 |   15.572 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin distance_travelled_reg[24]/CK 
Endpoint:   distance_travelled_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                  7.025
= Slack Time                    8.552
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |    8.746 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |    9.378 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |    9.626 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |    9.870 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   10.128 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   10.385 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   10.635 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   10.879 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   11.133 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   11.394 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   11.580 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   11.837 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   12.059 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   12.307 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   12.517 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   12.792 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   13.019 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   13.260 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   13.463 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.142 |   13.694 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   13.894 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.269 |   5.611 |   14.163 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.226 |   5.836 |   14.389 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.270 |   6.106 |   14.658 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.252 |   6.358 |   14.911 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.289 |   6.647 |   15.200 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.221 |   6.868 |   15.420 | 
     | add_157_54/g457            | B0 v -> Y v  | OA21XL    | 0.158 |   7.025 |   15.578 | 
     | distance_travelled_reg[24] | D v          | SDFFRHQX1 | 0.000 |   7.025 |   15.578 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin current_speed_reg[5]/CK 
Endpoint:   current_speed_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.296
+ Phase Shift                  15.500
= Required Time                15.397
- Arrival Time                  6.788
= Slack Time                    8.609
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^         |           |       |   0.196 |    8.805 | 
     | current_state_reg[5] | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    9.274 | 
     | g5130                | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    9.781 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   10.082 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   10.381 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   10.508 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   10.631 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   10.929 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   11.157 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   11.242 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |   11.338 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |   11.529 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |   11.616 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   12.174 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   12.447 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.441 |   4.279 |   12.888 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.487 |   4.766 |   13.375 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.326 |   5.092 |   13.701 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.347 |   13.957 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.265 |   5.612 |   14.222 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.259 |   5.872 |   14.481 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.275 |   6.147 |   14.756 | 
     | g6445                | CI v -> CO v | ADDFX1    | 0.290 |   6.437 |   15.046 | 
     | g6444                | B v -> Y ^   | NOR2XL    | 0.106 |   6.543 |   15.152 | 
     | g6441                | B0 ^ -> Y v  | AOI21XL   | 0.068 |   6.610 |   15.220 | 
     | g6437                | B1 v -> Y ^  | OAI222XL  | 0.177 |   6.788 |   15.397 | 
     | current_speed_reg[5] | D ^          | SDFFRHQX1 | 0.000 |   6.788 |   15.397 | 
     +------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin total_power_consumed_reg[6]/CK 
Endpoint:   total_power_consumed_reg[6]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.124
+ Phase Shift                  15.500
= Required Time                15.571
- Arrival Time                  6.904
= Slack Time                    8.666
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    8.862 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    9.331 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    9.838 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   10.139 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   10.438 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   10.565 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   10.688 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   10.986 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   11.214 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   11.299 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |   11.395 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |   11.586 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |   11.673 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   12.231 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   12.504 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   13.073 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   13.389 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   13.626 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   13.799 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   13.999 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   14.426 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.386 |   6.145 |   14.812 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.295 |   6.440 |   15.107 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> S ^  | ADDFX1    | 0.393 |   6.834 |   15.500 | 
     | csa_tree_add_158_58_groupi/g1579 | A ^ -> Y v   | INVXL     | 0.071 |   6.904 |   15.571 | 
     | total_power_consumed_reg[6]      | D v          | SDFFRHQX1 | 0.000 |   6.904 |   15.571 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin integral_error_accumulator_reg[15]/CK 
Endpoint:   integral_error_accumulator_reg[15]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.258
+ Phase Shift                  15.500
= Required Time                15.437
- Arrival Time                  6.734
= Slack Time                    8.703
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]               | CK ^         |           |       |   0.196 |    8.899 | 
     | current_state_reg[5]               | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.665 |    9.368 | 
     | g5130                              | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    9.875 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   10.176 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   10.475 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   10.602 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   10.743 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   10.959 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   11.367 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   11.455 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   11.719 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.264 |   3.279 |   11.983 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.266 |   3.546 |   12.249 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.263 |   3.809 |   12.512 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.261 |   4.070 |   12.773 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.272 |   4.342 |   13.045 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.273 |   4.615 |   13.318 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.266 |   4.882 |   13.585 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.267 |   5.148 |   13.851 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.271 |   5.419 |   14.122 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.259 |   5.678 |   14.381 | 
     | add_160_74/g374                    | CI v -> CO v | ADDFX1    | 0.259 |   5.937 |   14.640 | 
     | add_160_74/g373                    | CI v -> CO v | ADDFX1    | 0.264 |   6.201 |   14.905 | 
     | add_160_74/g372                    | CI v -> CO v | ADDFXL    | 0.247 |   6.448 |   15.151 | 
     | add_160_74/g370                    | A0 v -> Y ^  | OAI21XL   | 0.134 |   6.582 |   15.285 | 
     | g6547                              | AN ^ -> Y ^  | NOR2BX1   | 0.152 |   6.734 |   15.437 | 
     | integral_error_accumulator_reg[15] | D ^          | SDFFRHQX1 | 0.000 |   6.734 |   15.437 | 
     +--------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin current_speed_reg[4]/CK 
Endpoint:   current_speed_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.231
+ Phase Shift                  15.500
= Required Time                15.462
- Arrival Time                  6.742
= Slack Time                    8.720
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^         |           |       |   0.196 |    8.916 | 
     | current_state_reg[5] | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    9.385 | 
     | g5130                | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    9.892 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   10.193 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   10.491 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   10.619 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   10.742 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   11.040 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   11.267 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   11.352 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |   11.449 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |   11.640 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |   11.727 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.558 |   3.565 |   12.285 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   12.558 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.441 |   4.279 |   12.999 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.487 |   4.766 |   13.486 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.326 |   5.092 |   13.812 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.347 |   14.067 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.265 |   5.612 |   14.333 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.259 |   5.872 |   14.592 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.275 |   6.147 |   14.867 | 
     | g6445                | CI v -> S ^  | ADDFX1    | 0.393 |   6.540 |   15.260 | 
     | g6443                | B ^ -> Y v   | NAND2XL   | 0.101 |   6.641 |   15.361 | 
     | g6439                | C0 v -> Y ^  | OAI211X1  | 0.101 |   6.742 |   15.462 | 
     | current_speed_reg[4] | D ^          | SDFFRHQX1 | 0.000 |   6.742 |   15.462 | 
     +------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin integral_error_accumulator_reg[14]/CK 
Endpoint:   integral_error_accumulator_reg[14]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.253
+ Phase Shift                  15.500
= Required Time                15.442
- Arrival Time                  6.698
= Slack Time                    8.744
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]               | CK ^         |           |       |   0.196 |    8.940 | 
     | current_state_reg[5]               | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    9.408 | 
     | g5130                              | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |    9.916 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   10.217 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   10.515 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   10.643 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   10.783 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   11.000 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   11.408 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   11.496 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   11.759 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.264 |   3.279 |   12.023 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.266 |   3.545 |   12.289 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.263 |   3.809 |   12.553 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.261 |   4.070 |   12.814 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.272 |   4.342 |   13.086 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.273 |   4.615 |   13.359 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.266 |   4.881 |   13.625 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.267 |   5.148 |   13.892 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.271 |   5.419 |   14.163 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.259 |   5.678 |   14.422 | 
     | add_160_74/g374                    | CI v -> CO v | ADDFX1    | 0.259 |   5.937 |   14.681 | 
     | add_160_74/g373                    | CI v -> CO v | ADDFX1    | 0.264 |   6.201 |   14.945 | 
     | add_160_74/g372                    | CI v -> S ^  | ADDFXL    | 0.358 |   6.559 |   15.303 | 
     | g6549                              | AN ^ -> Y ^  | NOR2BX1   | 0.140 |   6.698 |   15.442 | 
     | integral_error_accumulator_reg[14] | D ^          | SDFFRHQX1 | 0.000 |   6.698 |   15.442 | 
     +--------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin distance_travelled_reg[23]/CK 
Endpoint:   distance_travelled_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.124
+ Phase Shift                  15.500
= Required Time                15.574
- Arrival Time                  6.719
= Slack Time                    8.855
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |    9.048 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |    9.681 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |    9.928 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   10.172 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   10.431 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   10.687 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   10.938 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   11.181 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   11.435 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   11.697 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   11.882 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   12.139 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   12.361 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   12.609 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   12.819 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   13.094 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   13.321 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   13.562 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   13.765 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.142 |   13.996 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   14.197 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.269 |   5.611 |   14.465 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.226 |   5.836 |   14.691 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.270 |   6.106 |   14.960 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.252 |   6.358 |   15.213 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.289 |   6.647 |   15.502 | 
     | add_157_54/g459            | B0 ^ -> Y v  | AOI21X1   | 0.072 |   6.719 |   15.574 | 
     | distance_travelled_reg[23] | D v          | SDFFRHQX1 | 0.000 |   6.719 |   15.574 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin total_power_consumed_reg[5]/CK 
Endpoint:   total_power_consumed_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.207
+ Phase Shift                  15.500
= Required Time                15.488
- Arrival Time                  6.549
= Slack Time                    8.939
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    9.134 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    9.603 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   10.111 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   10.411 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   10.710 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   10.837 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   10.960 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   11.258 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   11.486 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   11.571 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |   11.667 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |   11.858 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |   11.945 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   12.503 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   12.776 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   13.345 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   13.661 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   13.898 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   14.072 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.200 |   5.333 |   14.271 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.427 |   5.759 |   14.698 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S ^  | ADDFXL    | 0.328 |   6.087 |   15.025 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> S v   | ADDFX1    | 0.373 |   6.460 |   15.399 | 
     | csa_tree_add_158_58_groupi/g1583 | A v -> Y ^   | INVXL     | 0.089 |   6.549 |   15.487 | 
     | total_power_consumed_reg[5]      | D ^          | SDFFRHQX1 | 0.000 |   6.549 |   15.488 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin integral_error_accumulator_reg[13]/CK 
Endpoint:   integral_error_accumulator_reg[13]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.264
+ Phase Shift                  15.500
= Required Time                15.432
- Arrival Time                  6.479
= Slack Time                    8.952
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]               | CK ^         |           |       |   0.196 |    9.148 | 
     | current_state_reg[5]               | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.665 |    9.617 | 
     | g5130                              | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   10.124 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   10.425 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   10.724 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   10.851 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   10.992 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   11.208 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   11.616 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   11.704 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   11.968 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.264 |   3.279 |   12.232 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.266 |   3.546 |   12.498 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.263 |   3.809 |   12.761 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.261 |   4.070 |   13.022 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.272 |   4.342 |   13.294 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.273 |   4.615 |   13.567 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.266 |   4.882 |   13.834 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.267 |   5.148 |   14.100 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.271 |   5.419 |   14.371 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.259 |   5.678 |   14.630 | 
     | add_160_74/g374                    | CI v -> CO v | ADDFX1    | 0.259 |   5.937 |   14.889 | 
     | add_160_74/g373                    | CI v -> S ^  | ADDFX1    | 0.391 |   6.328 |   15.280 | 
     | g6553                              | AN ^ -> Y ^  | NOR2BX1   | 0.151 |   6.479 |   15.432 | 
     | integral_error_accumulator_reg[13] | D ^          | SDFFRHQX1 | 0.000 |   6.479 |   15.432 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin current_speed_reg[3]/CK 
Endpoint:   current_speed_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.251
+ Phase Shift                  15.500
= Required Time                15.442
- Arrival Time                  6.475
= Slack Time                    8.967
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^         |           |       |   0.196 |    9.162 | 
     | current_state_reg[5] | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    9.631 | 
     | g5130                | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   10.139 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   10.440 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   10.738 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   10.866 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   10.988 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   11.286 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   11.514 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   11.599 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |   11.695 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |   11.886 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |   11.973 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   12.531 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   12.805 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.441 |   4.279 |   13.246 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.487 |   4.766 |   13.733 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.326 |   5.092 |   14.059 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.347 |   14.314 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.265 |   5.612 |   14.579 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.259 |   5.872 |   14.838 | 
     | g6449                | CI v -> S ^  | ADDFX1    | 0.390 |   6.261 |   15.228 | 
     | g6448                | B ^ -> Y v   | NAND2XL   | 0.105 |   6.366 |   15.333 | 
     | g6446                | C0 v -> Y ^  | OAI211X1  | 0.109 |   6.475 |   15.442 | 
     | current_speed_reg[3] | D ^          | SDFFRHQX1 | 0.000 |   6.475 |   15.442 | 
     +------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin distance_travelled_reg[22]/CK 
Endpoint:   distance_travelled_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.124
+ Phase Shift                  15.500
= Required Time                15.574
- Arrival Time                  6.518
= Slack Time                    9.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |    9.249 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |    9.882 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   10.129 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   10.373 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   10.632 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   10.888 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   11.139 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   11.382 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   11.636 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   11.898 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   12.083 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   12.340 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   12.562 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   12.810 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   13.020 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   13.295 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   13.522 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   13.763 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   13.966 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.141 |   14.197 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   14.398 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.269 |   5.611 |   14.666 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.226 |   5.836 |   14.892 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.270 |   6.106 |   15.161 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.252 |   6.358 |   15.414 | 
     | add_157_54/g461            | B0 v -> Y v  | OA21XL    | 0.160 |   6.518 |   15.574 | 
     | distance_travelled_reg[22] | D v          | SDFFRHQX1 | 0.000 |   6.518 |   15.574 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin current_speed_reg[2]/CK 
Endpoint:   current_speed_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.244
+ Phase Shift                  15.500
= Required Time                15.449
- Arrival Time                  6.250
= Slack Time                    9.200
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^         |           |       |   0.196 |    9.395 | 
     | current_state_reg[5] | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    9.864 | 
     | g5130                | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   10.372 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   10.672 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   10.971 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   11.098 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   11.221 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   11.519 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   11.747 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   11.832 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |   11.928 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |   12.119 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |   12.206 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.558 |   3.565 |   12.764 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   13.037 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.441 |   4.279 |   13.478 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.487 |   4.766 |   13.966 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.326 |   5.092 |   14.291 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.347 |   14.547 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.265 |   5.612 |   14.812 | 
     | g6457                | CI v -> S ^  | ADDFX1    | 0.395 |   6.007 |   15.207 | 
     | g6456                | B ^ -> Y v   | NAND2XL   | 0.120 |   6.127 |   15.326 | 
     | g6451                | C0 v -> Y ^  | OAI211X1  | 0.122 |   6.249 |   15.449 | 
     | current_speed_reg[2] | D ^          | SDFFRHQX1 | 0.000 |   6.250 |   15.449 | 
     +------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin integral_error_accumulator_reg[12]/CK 
Endpoint:   integral_error_accumulator_reg[12]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.252
+ Phase Shift                  15.500
= Required Time                15.443
- Arrival Time                  6.206
= Slack Time                    9.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]               | CK ^         |           |       |   0.196 |    9.433 | 
     | current_state_reg[5]               | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    9.902 | 
     | g5130                              | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   10.409 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   10.710 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   11.009 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   11.136 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   11.277 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   11.494 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   11.902 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   11.990 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   12.253 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.264 |   3.279 |   12.517 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.266 |   3.545 |   12.783 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.263 |   3.809 |   13.046 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.261 |   4.070 |   13.308 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.272 |   4.342 |   13.579 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.273 |   4.615 |   13.853 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.266 |   4.881 |   14.119 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.267 |   5.148 |   14.385 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.271 |   5.419 |   14.657 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.259 |   5.678 |   14.915 | 
     | add_160_74/g374                    | CI v -> S ^  | ADDFX1    | 0.393 |   6.070 |   15.308 | 
     | g6546                              | AN ^ -> Y ^  | NOR2BX1   | 0.135 |   6.206 |   15.443 | 
     | integral_error_accumulator_reg[12] | D ^          | SDFFRHQX1 | 0.000 |   6.206 |   15.443 | 
     +--------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin total_power_consumed_reg[4]/CK 
Endpoint:   total_power_consumed_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.219
+ Phase Shift                  15.500
= Required Time                15.476
- Arrival Time                  6.192
= Slack Time                    9.284
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    9.480 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |    9.948 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   10.456 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   10.757 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   11.055 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   11.183 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   11.305 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   11.603 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   11.831 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   11.916 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |   12.012 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |   12.203 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |   12.290 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   12.848 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   13.122 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   13.690 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   14.006 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.274 |   4.997 |   14.281 | 
     | csa_tree_add_158_58_groupi/g1622 | CI v -> S ^  | ADDFXL    | 0.479 |   5.476 |   14.760 | 
     | csa_tree_add_158_58_groupi/g1601 | A ^ -> CO ^  | ADDFX1    | 0.274 |   5.749 |   15.033 | 
     | csa_tree_add_158_58_groupi/g1590 | A ^ -> S v   | ADDFX1    | 0.366 |   6.115 |   15.399 | 
     | csa_tree_add_158_58_groupi/g1589 | A v -> Y ^   | INVXL     | 0.077 |   6.192 |   15.476 | 
     | total_power_consumed_reg[4]      | D ^          | SDFFRHQX1 | 0.000 |   6.192 |   15.476 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin distance_travelled_reg[21]/CK 
Endpoint:   distance_travelled_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.576
- Arrival Time                  6.177
= Slack Time                    9.399
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |    9.593 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |   10.225 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   10.473 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   10.717 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   10.975 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   11.232 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   11.482 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   11.726 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   11.979 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   12.241 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   12.427 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   12.683 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   12.906 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   13.154 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   13.364 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   13.639 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   13.866 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   14.107 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   14.310 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.142 |   14.541 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   14.741 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.269 |   5.611 |   15.010 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.226 |   5.836 |   15.235 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.270 |   6.106 |   15.505 | 
     | add_157_54/g463            | B0 ^ -> Y v  | AOI21X1   | 0.071 |   6.177 |   15.576 | 
     | distance_travelled_reg[21] | D v          | SDFFRHQX1 | 0.000 |   6.177 |   15.576 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin integral_error_accumulator_reg[11]/CK 
Endpoint:   integral_error_accumulator_reg[11]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.255
+ Phase Shift                  15.500
= Required Time                15.441
- Arrival Time                  5.952
= Slack Time                    9.489
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]               | CK ^         |           |       |   0.196 |    9.684 | 
     | current_state_reg[5]               | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.665 |   10.153 | 
     | g5130                              | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   10.661 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   10.962 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   11.260 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   11.388 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   11.528 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   11.745 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   12.153 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   12.241 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   12.504 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.264 |   3.279 |   12.768 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.266 |   3.545 |   13.034 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.263 |   3.809 |   13.298 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.261 |   4.070 |   13.559 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.272 |   4.342 |   13.831 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.273 |   4.615 |   14.104 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.266 |   4.882 |   14.370 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.267 |   5.148 |   14.637 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.271 |   5.419 |   14.908 | 
     | add_160_74/g375                    | CI v -> S ^  | ADDFX1    | 0.395 |   5.814 |   15.303 | 
     | g6554                              | AN ^ -> Y ^  | NOR2BX1   | 0.139 |   5.952 |   15.441 | 
     | integral_error_accumulator_reg[11] | D ^          | SDFFRHQX1 | 0.000 |   5.952 |   15.441 | 
     +--------------------------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin current_speed_reg[1]/CK 
Endpoint:   current_speed_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.208
+ Phase Shift                  15.500
= Required Time                15.485
- Arrival Time                  5.948
= Slack Time                    9.538
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^         |           |       |   0.196 |    9.733 | 
     | current_state_reg[5] | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |   10.202 | 
     | g5130                | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   10.710 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   11.010 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   11.309 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   11.437 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   11.559 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   11.857 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   12.085 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   12.170 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |   12.266 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |   12.457 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |   12.544 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   13.102 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   13.375 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.441 |   4.279 |   13.816 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.487 |   4.766 |   14.304 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.326 |   5.092 |   14.630 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.347 |   14.885 | 
     | g6485                | A v -> S ^   | ADDFX1    | 0.413 |   5.761 |   15.298 | 
     | g6471                | A1 ^ -> Y v  | AOI21X1   | 0.097 |   5.857 |   15.395 | 
     | g6462                | B0 v -> Y ^  | OAI2BB1X1 | 0.090 |   5.948 |   15.485 | 
     | current_speed_reg[1] | D ^          | SDFFRHQX1 | 0.000 |   5.948 |   15.485 | 
     +------------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin total_power_consumed_reg[3]/CK 
Endpoint:   total_power_consumed_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.214
+ Phase Shift                  15.500
= Required Time                15.481
- Arrival Time                  5.934
= Slack Time                    9.547
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |    9.742 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |   10.211 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   10.719 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   11.020 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   11.318 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   11.446 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   11.568 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   11.866 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   12.094 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   12.179 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |   12.275 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |   12.466 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |   12.553 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   13.111 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   13.385 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   13.953 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   14.269 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.274 |   4.997 |   14.544 | 
     | csa_tree_add_158_58_groupi/g1622 | CI v -> S ^  | ADDFXL    | 0.479 |   5.476 |   15.023 | 
     | csa_tree_add_158_58_groupi/g1601 | A ^ -> S v   | ADDFX1    | 0.376 |   5.852 |   15.399 | 
     | csa_tree_add_158_58_groupi/g1600 | A v -> Y ^   | INVXL     | 0.083 |   5.934 |   15.481 | 
     | total_power_consumed_reg[3]      | D ^          | SDFFRHQX1 | 0.000 |   5.934 |   15.481 | 
     +------------------------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin distance_travelled_reg[20]/CK 
Endpoint:   distance_travelled_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.118
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                  5.997
= Slack Time                    9.583
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |    9.776 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |   10.409 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   10.656 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   10.900 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   11.158 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   11.415 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   11.666 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   11.909 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   12.163 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   12.425 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   12.610 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   12.867 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   13.089 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.754 |   13.337 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   13.547 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.239 |   13.822 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   14.049 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   14.290 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   14.493 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.141 |   14.724 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   14.924 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.269 |   5.611 |   15.193 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.226 |   5.836 |   15.419 | 
     | add_157_54/g465            | B0 v -> Y v  | OA21XL    | 0.161 |   5.997 |   15.580 | 
     | distance_travelled_reg[20] | D v          | SDFFRHQX1 | 0.000 |   5.997 |   15.580 | 
     +------------------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin integral_error_accumulator_reg[10]/CK 
Endpoint:   integral_error_accumulator_reg[10]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.259
+ Phase Shift                  15.500
= Required Time                15.437
- Arrival Time                  5.691
= Slack Time                    9.746
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]               | CK ^         |           |       |   0.196 |    9.942 | 
     | current_state_reg[5]               | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |   10.410 | 
     | g5130                              | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   10.918 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   11.219 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   11.517 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   11.645 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   11.785 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   12.002 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   12.410 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   12.498 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   12.761 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.264 |   3.279 |   13.025 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.266 |   3.545 |   13.291 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.263 |   3.809 |   13.555 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.261 |   4.070 |   13.816 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.272 |   4.342 |   14.088 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.273 |   4.615 |   14.361 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.266 |   4.881 |   14.627 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.267 |   5.148 |   14.894 | 
     | add_160_74/g376                    | CI v -> S ^  | ADDFX1    | 0.397 |   5.545 |   15.291 | 
     | g6545                              | AN ^ -> Y ^  | NOR2BX1   | 0.145 |   5.691 |   15.437 | 
     | integral_error_accumulator_reg[10] | D ^          | SDFFRHQX1 | 0.000 |   5.691 |   15.437 | 
     +--------------------------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin distance_travelled_reg[19]/CK 
Endpoint:   distance_travelled_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.575
- Arrival Time                  5.682
= Slack Time                    9.893
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |   10.086 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |   10.719 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   10.967 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   11.210 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   11.469 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   11.725 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   11.976 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   12.220 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   12.473 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   12.735 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   12.921 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   13.177 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   13.400 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.754 |   13.648 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   13.857 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.239 |   14.133 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   14.360 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   14.600 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   14.803 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.141 |   15.035 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   15.235 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.269 |   5.611 |   15.504 | 
     | add_157_54/g467            | B0 ^ -> Y v  | AOI21X1   | 0.071 |   5.682 |   15.575 | 
     | distance_travelled_reg[19] | D v          | SDFFRHQX1 | 0.000 |   5.682 |   15.575 | 
     +------------------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin integral_error_accumulator_reg[9]/CK 
Endpoint:   integral_error_accumulator_reg[9]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.258
+ Phase Shift                  15.500
= Required Time                15.438
- Arrival Time                  5.417
= Slack Time                   10.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]              | CK ^         |           |       |   0.196 |   10.216 | 
     | current_state_reg[5]              | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |   10.685 | 
     | g5130                             | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   11.193 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   11.493 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   11.792 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   11.919 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   12.060 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   12.277 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   12.685 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   12.773 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   13.036 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.264 |   3.279 |   13.300 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.266 |   3.545 |   13.566 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.263 |   3.809 |   13.829 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.261 |   4.070 |   14.091 | 
     | add_160_74/g380                   | CI v -> CO v | ADDFX1    | 0.272 |   4.342 |   14.362 | 
     | add_160_74/g379                   | CI v -> CO v | ADDFX1    | 0.273 |   4.615 |   14.636 | 
     | add_160_74/g378                   | CI v -> CO v | ADDFX1    | 0.266 |   4.881 |   14.902 | 
     | add_160_74/g377                   | CI v -> S ^  | ADDFX1    | 0.393 |   5.274 |   15.295 | 
     | g6539                             | AN ^ -> Y ^  | NOR2BX1   | 0.143 |   5.417 |   15.438 | 
     | integral_error_accumulator_reg[9] | D ^          | SDFFRHQX1 | 0.000 |   5.417 |   15.438 | 
     +-------------------------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin total_power_consumed_reg[2]/CK 
Endpoint:   total_power_consumed_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.222
+ Phase Shift                  15.500
= Required Time                15.472
- Arrival Time                  5.425
= Slack Time                   10.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |   10.243 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |   10.711 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   11.219 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   11.520 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   11.818 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   11.946 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   12.068 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   12.366 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   12.594 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   12.679 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |   12.775 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |   12.966 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |   13.053 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   13.611 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   13.885 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   14.453 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   14.769 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.237 |   4.959 |   15.006 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.174 |   5.133 |   15.180 | 
     | csa_tree_add_158_58_groupi/g1629 | B ^ -> Y v   | MXI2XL    | 0.164 |   5.297 |   15.344 | 
     | csa_tree_add_158_58_groupi/g1616 | A1 v -> Y ^  | OAI21X1   | 0.129 |   5.425 |   15.472 | 
     | total_power_consumed_reg[2]      | D ^          | SDFFRHQX1 | 0.000 |   5.425 |   15.472 | 
     +------------------------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin distance_travelled_reg[18]/CK 
Endpoint:   distance_travelled_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                  5.496
= Slack Time                   10.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |   10.275 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |   10.908 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   11.155 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   11.399 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   11.658 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   11.914 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   12.165 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   12.409 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   12.662 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   12.924 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   13.110 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   13.366 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   13.589 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   13.836 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   14.046 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   14.321 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   14.549 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   14.789 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   14.992 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.142 |   15.223 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.342 |   15.424 | 
     | add_157_54/g469            | B0 v -> Y v  | OA21XL    | 0.154 |   5.496 |   15.578 | 
     | distance_travelled_reg[18] | D v          | SDFFRHQX1 | 0.000 |   5.496 |   15.578 | 
     +------------------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin total_power_consumed_reg[1]/CK 
Endpoint:   total_power_consumed_reg[1]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[5]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.127
+ Phase Shift                  15.500
= Required Time                15.568
- Arrival Time                  5.400
= Slack Time                   10.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]             | CK ^         |           |       |   0.196 |   10.364 | 
     | current_state_reg[5]             | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |   10.833 | 
     | g5130                            | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   11.340 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   11.641 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   11.940 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   12.067 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   12.190 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   12.488 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   12.716 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   12.801 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |   12.897 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |   13.088 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |   13.175 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   13.733 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   14.006 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   14.575 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   14.891 | 
     | csa_tree_add_158_58_groupi/g1667 | B ^ -> Y v   | NAND2XL   | 0.163 |   4.885 |   15.054 | 
     | csa_tree_add_158_58_groupi/g1647 | A v -> Y ^   | INVX1     | 0.135 |   5.020 |   15.189 | 
     | csa_tree_add_158_58_groupi/g1642 | B ^ -> Y v   | NAND2XL   | 0.212 |   5.233 |   15.401 | 
     | csa_tree_add_158_58_groupi/g1630 | B0 v -> Y v  | OA21X1    | 0.167 |   5.400 |   15.568 | 
     | total_power_consumed_reg[1]      | D v          | SDFFRHQX1 | 0.000 |   5.400 |   15.568 | 
     +------------------------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin current_speed_reg[0]/CK 
Endpoint:   current_speed_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.233
+ Phase Shift                  15.500
= Required Time                15.460
- Arrival Time                  5.258
= Slack Time                   10.202
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^         |           |       |   0.196 |   10.398 | 
     | current_state_reg[5] | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |   10.867 | 
     | g5130                | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   11.374 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   11.675 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   11.973 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   12.101 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   12.224 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   12.522 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   12.749 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   12.834 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |   12.931 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |   13.122 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |   13.209 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   13.767 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.273 |   3.838 |   14.040 | 
     | g2                   | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.406 |   14.608 | 
     | g4931                | A ^ -> Y ^   | OR2X1     | 0.316 |   4.722 |   14.925 | 
     | g6666                | B ^ -> Y v   | NAND2XL   | 0.206 |   4.928 |   15.130 | 
     | g6577                | C v -> Y ^   | NAND3BX1  | 0.120 |   5.048 |   15.250 | 
     | g6556                | B ^ -> Y v   | NAND2XL   | 0.125 |   5.173 |   15.375 | 
     | g6530                | B0 v -> Y ^  | OAI21X1   | 0.085 |   5.258 |   15.460 | 
     | current_speed_reg[0] | D ^          | SDFFRHQX1 | 0.000 |   5.258 |   15.460 | 
     +------------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin integral_error_accumulator_reg[8]/CK 
Endpoint:   integral_error_accumulator_reg[8]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.260
+ Phase Shift                  15.500
= Required Time                15.436
- Arrival Time                  5.163
= Slack Time                   10.273
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]              | CK ^         |           |       |   0.196 |   10.469 | 
     | current_state_reg[5]              | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |   10.938 | 
     | g5130                             | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   11.445 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   11.746 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   12.044 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   12.172 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   12.312 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   12.529 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   12.937 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   13.025 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   13.289 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.264 |   3.279 |   13.552 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.266 |   3.545 |   13.819 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.263 |   3.809 |   14.082 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.261 |   4.070 |   14.343 | 
     | add_160_74/g380                   | CI v -> CO v | ADDFX1    | 0.272 |   4.342 |   14.615 | 
     | add_160_74/g379                   | CI v -> CO v | ADDFX1    | 0.273 |   4.615 |   14.888 | 
     | add_160_74/g378                   | CI v -> S ^  | ADDFX1    | 0.401 |   5.016 |   15.289 | 
     | g6544                             | AN ^ -> Y ^  | NOR2BX1   | 0.147 |   5.163 |   15.436 | 
     | integral_error_accumulator_reg[8] | D ^          | SDFFRHQX1 | 0.000 |   5.163 |   15.436 | 
     +-------------------------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin distance_travelled_reg[17]/CK 
Endpoint:   distance_travelled_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                  5.212
= Slack Time                   10.366
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |   10.560 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |   11.192 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   11.440 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   11.684 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   11.942 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   12.199 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   12.449 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   12.693 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   12.946 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   13.208 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   13.394 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   13.650 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   13.873 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   14.121 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   14.331 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   14.606 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   14.833 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   15.074 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   15.277 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.231 |   5.142 |   15.508 | 
     | add_157_54/g471            | B0 ^ -> Y v  | AOI21X1   | 0.070 |   5.212 |   15.578 | 
     | distance_travelled_reg[17] | D v          | SDFFRHQX1 | 0.000 |   5.212 |   15.578 | 
     +------------------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin distance_travelled_reg[16]/CK 
Endpoint:   distance_travelled_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.125
+ Phase Shift                  15.500
= Required Time                15.572
- Arrival Time                  5.059
= Slack Time                   10.513
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |   10.706 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |   11.339 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   11.586 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   11.830 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   12.089 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   12.345 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   12.596 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   12.840 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   13.093 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   13.355 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   13.541 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   13.797 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   14.020 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   14.267 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   14.477 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   14.752 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   14.980 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   15.220 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.203 |   4.910 |   15.423 | 
     | add_157_54/g473            | B0 v -> Y v  | OA21XL    | 0.149 |   5.059 |   15.572 | 
     | distance_travelled_reg[16] | D v          | SDFFRHQX1 | 0.000 |   5.059 |   15.572 | 
     +------------------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin integral_error_accumulator_reg[7]/CK 
Endpoint:   integral_error_accumulator_reg[7]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.255
+ Phase Shift                  15.500
= Required Time                15.440
- Arrival Time                  4.873
= Slack Time                   10.567
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]              | CK ^         |           |       |   0.196 |   10.762 | 
     | current_state_reg[5]              | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.665 |   11.231 | 
     | g5130                             | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   11.739 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   12.039 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   12.338 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   12.466 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   12.606 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   12.823 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   13.231 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   13.319 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   13.582 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.264 |   3.279 |   13.846 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.266 |   3.545 |   14.112 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.263 |   3.809 |   14.376 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.261 |   4.070 |   14.637 | 
     | add_160_74/g380                   | CI v -> CO v | ADDFX1    | 0.272 |   4.342 |   14.909 | 
     | add_160_74/g379                   | CI v -> S ^  | ADDFX1    | 0.394 |   4.735 |   15.302 | 
     | g6551                             | AN ^ -> Y ^  | NOR2BX1   | 0.137 |   4.873 |   15.440 | 
     | integral_error_accumulator_reg[7] | D ^          | SDFFRHQX1 | 0.000 |   4.873 |   15.440 | 
     +-------------------------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin distance_travelled_reg[15]/CK 
Endpoint:   distance_travelled_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                  4.774
= Slack Time                   10.805
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |   10.998 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |   11.631 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   11.878 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   12.122 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   12.380 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   12.637 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   12.888 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   13.131 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   13.385 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   13.647 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   13.832 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   14.089 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   14.311 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.754 |   14.559 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   14.769 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.239 |   15.044 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   15.271 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.241 |   4.707 |   15.512 | 
     | add_157_54/g475            | B0 ^ -> Y v  | AOI21X1   | 0.067 |   4.774 |   15.579 | 
     | distance_travelled_reg[15] | D v          | SDFFRHQX1 | 0.000 |   4.774 |   15.579 | 
     +------------------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin integral_error_accumulator_reg[6]/CK 
Endpoint:   integral_error_accumulator_reg[6]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.254
+ Phase Shift                  15.500
= Required Time                15.441
- Arrival Time                  4.603
= Slack Time                   10.838
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]              | CK ^         |           |       |   0.196 |   11.034 | 
     | current_state_reg[5]              | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.665 |   11.503 | 
     | g5130                             | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   12.010 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   12.311 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   12.609 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   12.737 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   12.877 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   13.094 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   13.502 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   13.590 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   13.853 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.264 |   3.279 |   14.117 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.266 |   3.545 |   14.384 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.263 |   3.809 |   14.647 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.261 |   4.070 |   14.908 | 
     | add_160_74/g380                   | CI v -> S ^  | ADDFX1    | 0.394 |   4.464 |   15.302 | 
     | g6543                             | AN ^ -> Y ^  | NOR2BX1   | 0.139 |   4.603 |   15.441 | 
     | integral_error_accumulator_reg[6] | D ^          | SDFFRHQX1 | 0.000 |   4.603 |   15.441 | 
     +-------------------------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin distance_travelled_reg[14]/CK 
Endpoint:   distance_travelled_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                  4.627
= Slack Time                   10.951
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |   11.145 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |   11.777 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   12.025 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   12.269 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   12.527 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   12.784 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   13.034 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   13.278 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   13.532 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   13.793 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   13.979 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   14.236 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   14.458 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   14.706 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   14.916 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   15.191 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.227 |   4.467 |   15.418 | 
     | add_157_54/g477            | B0 v -> Y v  | OA21XL    | 0.160 |   4.627 |   15.578 | 
     | distance_travelled_reg[14] | D v          | SDFFRHQX1 | 0.000 |   4.627 |   15.578 | 
     +------------------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin integral_error_accumulator_reg[5]/CK 
Endpoint:   integral_error_accumulator_reg[5]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.264
+ Phase Shift                  15.500
= Required Time                15.431
- Arrival Time                  4.350
= Slack Time                   11.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]              | CK ^         |           |       |   0.196 |   11.276 | 
     | current_state_reg[5]              | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.665 |   11.745 | 
     | g5130                             | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   12.253 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   12.553 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   12.852 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   12.980 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   13.120 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   13.337 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   13.745 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   13.833 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   14.096 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.264 |   3.279 |   14.360 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.266 |   3.545 |   14.626 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.263 |   3.809 |   14.890 | 
     | add_160_74/g381                   | CI v -> S ^  | ADDFX1    | 0.391 |   4.200 |   15.280 | 
     | g6550                             | AN ^ -> Y ^  | NOR2BX1   | 0.150 |   4.350 |   15.431 | 
     | integral_error_accumulator_reg[5] | D ^          | SDFFRHQX1 | 0.000 |   4.350 |   15.431 | 
     +-------------------------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin distance_travelled_reg[13]/CK 
Endpoint:   distance_travelled_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.574
- Arrival Time                  4.311
= Slack Time                   11.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |   11.456 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |   12.089 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   12.337 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   12.580 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   12.839 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   13.095 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   13.346 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   13.590 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   13.843 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   14.105 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   14.291 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   14.547 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   14.770 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.755 |   15.017 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   15.227 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.275 |   4.240 |   15.502 | 
     | add_157_54/g479            | B0 ^ -> Y v  | AOI21X1   | 0.072 |   4.311 |   15.574 | 
     | distance_travelled_reg[13] | D v          | SDFFRHQX1 | 0.000 |   4.311 |   15.574 | 
     +------------------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin integral_error_accumulator_reg[4]/CK 
Endpoint:   integral_error_accumulator_reg[4]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.253
+ Phase Shift                  15.500
= Required Time                15.443
- Arrival Time                  4.076
= Slack Time                   11.366
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]              | CK ^         |           |       |   0.196 |   11.562 | 
     | current_state_reg[5]              | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |   12.031 | 
     | g5130                             | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   12.538 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   12.839 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   13.138 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   13.265 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   13.406 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   13.623 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   14.031 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   14.119 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   14.382 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.264 |   3.279 |   14.646 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.266 |   3.545 |   14.912 | 
     | add_160_74/g382                   | CI v -> S ^  | ADDFX1    | 0.395 |   3.941 |   15.307 | 
     | g6542                             | AN ^ -> Y ^  | NOR2BX1   | 0.136 |   4.076 |   15.443 | 
     | integral_error_accumulator_reg[4] | D ^          | SDFFRHQX1 | 0.000 |   4.076 |   15.443 | 
     +-------------------------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin distance_travelled_reg[12]/CK 
Endpoint:   distance_travelled_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.114
+ Phase Shift                  15.500
= Required Time                15.583
- Arrival Time                  4.131
= Slack Time                   11.453
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |   11.646 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |   12.279 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   12.526 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   12.770 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   13.029 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   13.285 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   13.536 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   13.779 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   14.033 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   14.295 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   14.480 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   14.737 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   14.959 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.754 |   15.207 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.210 |   3.964 |   15.417 | 
     | add_157_54/g481            | B0 v -> Y v  | OA21XL    | 0.166 |   4.131 |   15.583 | 
     | distance_travelled_reg[12] | D v          | SDFFRHQX1 | 0.000 |   4.131 |   15.583 | 
     +------------------------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin current_state_reg[1]/CK 
Endpoint:   current_state_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.229
+ Phase Shift                  15.500
= Required Time                15.468
- Arrival Time                  3.978
= Slack Time                   11.490
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^         |           |       |   0.196 |   11.686 | 
     | current_state_reg[5] | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |   12.155 | 
     | g5130                | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   12.662 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   12.963 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   13.262 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   13.389 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   13.512 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   13.810 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   14.038 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   14.123 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.728 |   14.219 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.919 |   14.410 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.006 |   14.497 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   15.055 | 
     | g6774                | C v -> Y v   | OR3X1     | 0.347 |   3.912 |   15.402 | 
     | g6453                | B0 v -> Y ^  | OAI21X1   | 0.066 |   3.978 |   15.468 | 
     | current_state_reg[1] | D ^          | SDFFRHQX1 | 0.000 |   3.978 |   15.468 | 
     +------------------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin integral_error_accumulator_reg[3]/CK 
Endpoint:   integral_error_accumulator_reg[3]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.254
+ Phase Shift                  15.500
= Required Time                15.442
- Arrival Time                  3.807
= Slack Time                   11.635
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]              | CK ^         |           |       |   0.196 |   11.831 | 
     | current_state_reg[5]              | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.665 |   12.300 | 
     | g5130                             | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   12.807 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   13.108 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   13.407 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   13.534 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   13.675 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   13.892 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   14.300 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   14.388 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   14.651 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.264 |   3.279 |   14.915 | 
     | add_160_74/g383                   | CI v -> S ^  | ADDFX1    | 0.391 |   3.670 |   15.306 | 
     | g6548                             | AN ^ -> Y ^  | NOR2BX1   | 0.136 |   3.807 |   15.442 | 
     | integral_error_accumulator_reg[3] | D ^          | SDFFRHQX1 | 0.000 |   3.807 |   15.442 | 
     +-------------------------------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin distance_travelled_reg[11]/CK 
Endpoint:   distance_travelled_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                  3.823
= Slack Time                   11.755
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |   11.949 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |   12.581 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   12.829 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   13.073 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   13.331 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   13.588 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   13.838 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   14.082 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   14.335 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   14.597 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   14.783 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   15.039 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   15.262 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.248 |   3.754 |   15.510 | 
     | add_157_54/g483            | B0 ^ -> Y v  | AOI21X1   | 0.068 |   3.823 |   15.578 | 
     | distance_travelled_reg[11] | D v          | SDFFRHQX1 | 0.000 |   3.823 |   15.578 | 
     +------------------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin current_state_reg[2]/CK 
Endpoint:   current_state_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.118
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                  3.775
= Slack Time                   11.805
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^         |           |       |   0.196 |   12.001 | 
     | current_state_reg[5] | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.664 |   12.470 | 
     | g5130                | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   12.977 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   13.278 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   13.576 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   13.704 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.021 |   13.827 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.298 |   2.319 |   14.125 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.228 |   2.547 |   14.352 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.632 |   14.437 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.096 |   2.729 |   14.534 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.191 |   2.920 |   14.725 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.087 |   3.007 |   14.812 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.558 |   3.564 |   15.370 | 
     | g6501                | AN v -> Y v  | NOR3BXL   | 0.210 |   3.775 |   15.580 | 
     | current_state_reg[2] | D v          | SDFFRHQX1 | 0.000 |   3.775 |   15.580 | 
     +------------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin integral_error_accumulator_reg[2]/CK 
Endpoint:   integral_error_accumulator_reg[2]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.254
+ Phase Shift                  15.500
= Required Time                15.443
- Arrival Time                  3.554
= Slack Time                   11.889
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[5]              | CK ^         |           |       |   0.196 |   12.085 | 
     | current_state_reg[5]              | CK ^ -> Q v  | SDFFRHQX1 | 0.469 |   0.665 |   12.553 | 
     | g5130                             | B v -> Y ^   | NOR2XL    | 0.507 |   1.172 |   13.061 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.301 |   1.473 |   13.362 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.299 |   1.771 |   13.660 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.128 |   1.899 |   13.788 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.039 |   13.928 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.217 |   2.256 |   14.145 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.408 |   2.664 |   14.553 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.088 |   2.752 |   14.641 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.263 |   3.015 |   14.904 | 
     | add_160_74/g384                   | CI v -> S ^  | ADDFX1    | 0.401 |   3.416 |   15.305 | 
     | g6541                             | AN ^ -> Y ^  | NOR2BX1   | 0.138 |   3.554 |   15.443 | 
     | integral_error_accumulator_reg[2] | D ^          | SDFFRHQX1 | 0.000 |   3.554 |   15.443 | 
     +-------------------------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin distance_travelled_reg[10]/CK 
Endpoint:   distance_travelled_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.129
+ Phase Shift                  15.500
= Required Time                15.569
- Arrival Time                  3.667
= Slack Time                   11.902
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.193 |   12.095 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |   12.728 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   12.975 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   13.219 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   13.477 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   13.734 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   13.985 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   14.228 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   14.482 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   14.744 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   14.929 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   15.186 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.223 |   3.507 |   15.408 | 
     | add_157_54/g485            | B0 v -> Y v  | OA21X1    | 0.160 |   3.667 |   15.569 | 
     | distance_travelled_reg[10] | D v          | SDFFRHQX1 | 0.000 |   3.667 |   15.569 | 
     +------------------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin integral_error_accumulator_reg[1]/CK 
Endpoint:   integral_error_accumulator_reg[1]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.256
+ Phase Shift                  15.500
= Required Time                15.441
- Arrival Time                  3.281
= Slack Time                   12.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                   |             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[5]              | CK ^        |           |       |   0.196 |   12.356 | 
     | current_state_reg[5]              | CK ^ -> Q v | SDFFRHQX1 | 0.469 |   0.665 |   12.825 | 
     | g5130                             | B v -> Y ^  | NOR2XL    | 0.507 |   1.172 |   13.333 | 
     | g6776                             | AN ^ -> Y ^ | NOR2BX1   | 0.301 |   1.473 |   13.633 | 
     | g5022                             | A ^ -> Y v  | NAND2XL   | 0.299 |   1.771 |   13.932 | 
     | g5021                             | A v -> Y ^  | INVX1     | 0.128 |   1.899 |   14.059 | 
     | g5019                             | C ^ -> Y v  | NAND3X1   | 0.140 |   2.039 |   14.200 | 
     | g5010                             | B v -> Y v  | AND2X1    | 0.217 |   2.256 |   14.417 | 
     | g4962                             | A v -> S ^  | ADDFX1    | 0.408 |   2.664 |   14.825 | 
     | g4961                             | A ^ -> Y v  | INVX1     | 0.088 |   2.752 |   14.913 | 
     | add_160_74/g385                   | CI v -> S ^ | ADDFX1    | 0.389 |   3.141 |   15.302 | 
     | g6540                             | AN ^ -> Y ^ | NOR2BX1   | 0.139 |   3.281 |   15.441 | 
     | integral_error_accumulator_reg[1] | D ^         | SDFFRHQX1 | 0.000 |   3.281 |   15.441 | 
     +------------------------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin distance_travelled_reg[9]/CK 
Endpoint:   distance_travelled_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.575
- Arrival Time                  3.359
= Slack Time                   12.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.193 |   12.409 | 
     | current_speed_reg[0]      | CK ^ -> Q ^  | SDFFRHQX1 | 0.633 |   0.826 |   13.042 | 
     | add_157_54/g499           | B ^ -> Y ^   | AND2X1    | 0.248 |   1.074 |   13.289 | 
     | add_157_54/g497           | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.317 |   13.533 | 
     | add_157_54/g496           | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.576 |   13.791 | 
     | add_157_54/g495           | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.832 |   14.048 | 
     | add_157_54/g494           | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.083 |   14.299 | 
     | add_157_54/g493           | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.327 |   14.542 | 
     | add_157_54/g492           | CI ^ -> CO ^ | ADDFX1    | 0.253 |   2.580 |   14.796 | 
     | add_157_54/g491           | CI ^ -> CO ^ | ADDFX1    | 0.262 |   2.842 |   15.058 | 
     | add_157_54/g490           | B ^ -> Y v   | NAND2XL   | 0.186 |   3.028 |   15.243 | 
     | add_157_54/g488           | B v -> Y ^   | NOR2XL    | 0.256 |   3.284 |   15.500 | 
     | add_157_54/g487           | B0 ^ -> Y v  | AOI21X1   | 0.075 |   3.359 |   15.575 | 
     | distance_travelled_reg[9] | D v          | SDFFRHQX1 | 0.000 |   3.359 |   15.575 | 
     +-----------------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin distance_travelled_reg[8]/CK 
Endpoint:   distance_travelled_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.222
+ Phase Shift                  15.500
= Required Time                15.474
- Arrival Time                  3.149
= Slack Time                   12.326
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.193 |   12.519 | 
     | current_speed_reg[0]      | CK ^ -> Q v  | SDFFRHQX1 | 0.583 |   0.777 |   13.102 | 
     | add_157_54/g499           | B v -> Y v   | AND2X1    | 0.204 |   0.981 |   13.306 | 
     | add_157_54/g497           | CI v -> CO v | ADDFX1    | 0.253 |   1.233 |   13.559 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.271 |   1.504 |   13.830 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.270 |   1.774 |   14.099 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.264 |   2.038 |   14.363 | 
     | add_157_54/g493           | CI v -> CO v | ADDFX1    | 0.257 |   2.295 |   14.621 | 
     | add_157_54/g492           | CI v -> CO v | ADDFX1    | 0.266 |   2.561 |   14.887 | 
     | add_157_54/g491           | CI v -> CO v | ADDFX1    | 0.274 |   2.835 |   15.161 | 
     | add_157_54/g490           | B v -> Y ^   | NAND2XL   | 0.142 |   2.977 |   15.303 | 
     | add_157_54/g489           | B0 ^ -> Y ^  | OA21X1    | 0.172 |   3.149 |   15.474 | 
     | distance_travelled_reg[8] | D ^          | SDFFRHQX1 | 0.000 |   3.149 |   15.474 | 
     +-----------------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin distance_travelled_reg[7]/CK 
Endpoint:   distance_travelled_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.210
+ Phase Shift                  15.500
= Required Time                15.483
- Arrival Time                  2.963
= Slack Time                   12.520
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.193 |   12.713 | 
     | current_speed_reg[0]      | CK ^ -> Q v  | SDFFRHQX1 | 0.583 |   0.777 |   13.296 | 
     | add_157_54/g499           | B v -> Y v   | AND2X1    | 0.204 |   0.981 |   13.500 | 
     | add_157_54/g497           | CI v -> CO v | ADDFX1    | 0.253 |   1.233 |   13.753 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.271 |   1.504 |   14.024 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.270 |   1.774 |   14.293 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.264 |   2.038 |   14.557 | 
     | add_157_54/g493           | CI v -> CO v | ADDFX1    | 0.257 |   2.295 |   14.815 | 
     | add_157_54/g492           | CI v -> CO v | ADDFX1    | 0.266 |   2.561 |   15.081 | 
     | add_157_54/g491           | CI v -> S ^  | ADDFX1    | 0.402 |   2.963 |   15.483 | 
     | distance_travelled_reg[7] | D ^          | SDFFRHQX1 | 0.000 |   2.963 |   15.483 | 
     +-----------------------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin integral_error_accumulator_reg[0]/CK 
Endpoint:   integral_error_accumulator_reg[0]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[5]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.256
+ Phase Shift                  15.500
= Required Time                15.441
- Arrival Time                  2.688
= Slack Time                   12.753
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                   |             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[5]              | CK ^        |           |       |   0.196 |   12.949 | 
     | current_state_reg[5]              | CK ^ -> Q v | SDFFRHQX1 | 0.469 |   0.665 |   13.418 | 
     | g5130                             | B v -> Y ^  | NOR2XL    | 0.507 |   1.172 |   13.925 | 
     | g6776                             | AN ^ -> Y ^ | NOR2BX1   | 0.301 |   1.473 |   14.226 | 
     | g5023                             | C ^ -> Y v  | NAND3BX1  | 0.211 |   1.684 |   14.437 | 
     | g5014                             | B v -> Y ^  | NOR2XL    | 0.269 |   1.952 |   14.705 | 
     | g6580                             | C ^ -> Y v  | NAND3X2   | 0.542 |   2.495 |   15.248 | 
     | g6552                             | B v -> Y ^  | NOR2BX1   | 0.194 |   2.688 |   15.441 | 
     | integral_error_accumulator_reg[0] | D ^         | SDFFRHQX1 | 0.000 |   2.688 |   15.441 | 
     +------------------------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin distance_travelled_reg[6]/CK 
Endpoint:   distance_travelled_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.212
+ Phase Shift                  15.500
= Required Time                15.483
- Arrival Time                  2.696
= Slack Time                   12.787
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.193 |   12.981 | 
     | current_speed_reg[0]      | CK ^ -> Q v  | SDFFRHQX1 | 0.583 |   0.777 |   13.564 | 
     | add_157_54/g499           | B v -> Y v   | AND2X1    | 0.204 |   0.981 |   13.768 | 
     | add_157_54/g497           | CI v -> CO v | ADDFX1    | 0.253 |   1.233 |   14.021 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.271 |   1.504 |   14.292 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.270 |   1.774 |   14.561 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.264 |   2.038 |   14.825 | 
     | add_157_54/g493           | CI v -> CO v | ADDFX1    | 0.257 |   2.295 |   15.082 | 
     | add_157_54/g492           | CI v -> S ^  | ADDFX1    | 0.401 |   2.696 |   15.483 | 
     | distance_travelled_reg[6] | D ^          | SDFFRHQX1 | 0.000 |   2.696 |   15.483 | 
     +-----------------------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin current_state_reg[3]/CK 
Endpoint:   current_state_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.228
+ Phase Shift                  15.500
= Required Time                15.470
- Arrival Time                  2.592
= Slack Time                   12.878
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^        |           |       |   0.196 |   13.074 | 
     | current_state_reg[5] | CK ^ -> Q v | SDFFRHQX1 | 0.469 |   0.664 |   13.543 | 
     | g5130                | B v -> Y ^  | NOR2XL    | 0.507 |   1.172 |   14.050 | 
     | g5039                | B ^ -> Y v  | NAND2XL   | 0.305 |   1.477 |   14.356 | 
     | g6672                | B v -> Y ^  | NOR2XL    | 0.288 |   1.765 |   14.644 | 
     | g6586                | B ^ -> Y v  | NAND2XL   | 0.283 |   2.049 |   14.927 | 
     | g6566                | C v -> Y ^  | NOR3X1    | 0.208 |   2.257 |   15.135 | 
     | g6491                | B2 ^ -> Y v | AOI33XL   | 0.198 |   2.455 |   15.334 | 
     | g6474                | B v -> Y ^  | NOR2BX1   | 0.137 |   2.592 |   15.470 | 
     | current_state_reg[3] | D ^         | SDFFRHQX1 | 0.000 |   2.592 |   15.470 | 
     +-----------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin current_state_reg[8]/CK 
Endpoint:   current_state_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.231
+ Phase Shift                  15.500
= Required Time                15.465
- Arrival Time                  2.543
= Slack Time                   12.923
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^        |           |       |   0.196 |   13.118 | 
     | current_state_reg[5] | CK ^ -> Q v | SDFFRHQX1 | 0.469 |   0.664 |   13.587 | 
     | g5130                | B v -> Y ^  | NOR2XL    | 0.507 |   1.172 |   14.095 | 
     | g5039                | B ^ -> Y v  | NAND2XL   | 0.305 |   1.477 |   14.400 | 
     | g6672                | B v -> Y ^  | NOR2XL    | 0.288 |   1.765 |   14.688 | 
     | g6586                | B ^ -> Y v  | NAND2XL   | 0.283 |   2.049 |   14.971 | 
     | g6566                | C v -> Y ^  | NOR3X1    | 0.208 |   2.257 |   15.180 | 
     | g6492                | A0 ^ -> Y v | OAI211X1  | 0.144 |   2.401 |   15.323 | 
     | g6481                | B v -> Y ^  | NOR2XL    | 0.142 |   2.543 |   15.465 | 
     | current_state_reg[8] | D ^         | SDFFRHQX1 | 0.000 |   2.543 |   15.465 | 
     +-----------------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin distance_travelled_reg[5]/CK 
Endpoint:   distance_travelled_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.214
+ Phase Shift                  15.500
= Required Time                15.479
- Arrival Time                  2.443
= Slack Time                   13.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.193 |   13.229 | 
     | current_speed_reg[0]      | CK ^ -> Q v  | SDFFRHQX1 | 0.583 |   0.777 |   13.812 | 
     | add_157_54/g499           | B v -> Y v   | AND2X1    | 0.204 |   0.981 |   14.016 | 
     | add_157_54/g497           | CI v -> CO v | ADDFX1    | 0.253 |   1.233 |   14.269 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.271 |   1.504 |   14.540 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.270 |   1.774 |   14.809 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.264 |   2.038 |   15.073 | 
     | add_157_54/g493           | CI v -> S ^  | ADDFX1    | 0.405 |   2.443 |   15.479 | 
     | distance_travelled_reg[5] | D ^          | SDFFRHQX1 | 0.000 |   2.443 |   15.479 | 
     +-----------------------------------------------------------------------------------+ 
Path 87: MET Setup Check with Pin acceleration_reg[0]/CK 
Endpoint:   acceleration_reg[0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.218
+ Phase Shift                  15.500
= Required Time                15.478
- Arrival Time                  2.334
= Slack Time                   13.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^        |           |       |   0.196 |   13.339 | 
     | current_state_reg[5] | CK ^ -> Q v | SDFFRHQX1 | 0.469 |   0.665 |   13.808 | 
     | g5130                | B v -> Y ^  | NOR2XL    | 0.507 |   1.172 |   14.316 | 
     | g6776                | AN ^ -> Y ^ | NOR2BX1   | 0.301 |   1.473 |   14.616 | 
     | g5023                | C ^ -> Y v  | NAND3BX1  | 0.211 |   1.684 |   14.827 | 
     | g5014                | B v -> Y ^  | NOR2XL    | 0.269 |   1.952 |   15.096 | 
     | g6575                | AN ^ -> Y ^ | NOR4BX1   | 0.301 |   2.253 |   15.397 | 
     | g6499                | B ^ -> Y v  | NOR3X1    | 0.081 |   2.334 |   15.478 | 
     | acceleration_reg[0]  | D v         | SDFFSHQX1 | 0.000 |   2.334 |   15.478 | 
     +-----------------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin current_state_reg[0]/CK 
Endpoint:   current_state_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.234
+ Phase Shift                  15.500
= Required Time                15.464
- Arrival Time                  2.279
= Slack Time                   13.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.196
     = Beginpoint Arrival Time       0.196
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[5] | CK ^        |           |       |   0.196 |   13.380 | 
     | current_state_reg[5] | CK ^ -> Q v | SDFFRHQX1 | 0.469 |   0.665 |   13.849 | 
     | g5130                | B v -> Y ^  | NOR2XL    | 0.507 |   1.172 |   14.356 | 
     | g5037                | B ^ -> Y v  | NAND2BX1  | 0.223 |   1.395 |   14.580 | 
     | g6775                | B0 v -> Y v | AO21X1    | 0.208 |   1.603 |   14.787 | 
     | g6502                | C0 v -> Y ^ | AOI222XL  | 0.211 |   1.814 |   14.998 | 
     | g6482                | A1 ^ -> Y v | OAI22X1   | 0.141 |   1.955 |   15.140 | 
     | g6470                | C0 v -> Y ^ | AOI211X1  | 0.184 |   2.140 |   15.324 | 
     | g6454                | A1 ^ -> Y v | OAI211X1  | 0.140 |   2.279 |   15.464 | 
     | current_state_reg[0] | D v         | SDFFSHQX1 | 0.000 |   2.279 |   15.464 | 
     +-----------------------------------------------------------------------------+ 
Path 89: MET Recovery Check with Pin current_speed_reg[3]/CK 
Endpoint:   current_speed_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.193
- Recovery                      0.170
+ Phase Shift                  15.500
= Required Time                15.523
- Arrival Time                  2.323
= Slack Time                   13.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.601 | 
     | g5133                | A v -> Y ^ | INVX4     | 0.587 |   0.987 |   14.188 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.651 |   1.638 |   14.839 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.663 |   2.302 |   15.502 | 
     | current_speed_reg[3] | RN ^       | SDFFRHQX1 | 0.021 |   2.323 |   15.523 | 
     +----------------------------------------------------------------------------+ 
Path 90: MET Recovery Check with Pin current_speed_reg[2]/CK 
Endpoint:   current_speed_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.193
- Recovery                      0.170
+ Phase Shift                  15.500
= Required Time                15.523
- Arrival Time                  2.323
= Slack Time                   13.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.601 | 
     | g5133                | A v -> Y ^ | INVX4     | 0.587 |   0.987 |   14.188 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.651 |   1.638 |   14.839 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.663 |   2.302 |   15.502 | 
     | current_speed_reg[2] | RN ^       | SDFFRHQX1 | 0.021 |   2.323 |   15.523 | 
     +----------------------------------------------------------------------------+ 
Path 91: MET Recovery Check with Pin current_speed_reg[1]/CK 
Endpoint:   current_speed_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.193
- Recovery                      0.170
+ Phase Shift                  15.500
= Required Time                15.523
- Arrival Time                  2.323
= Slack Time                   13.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.601 | 
     | g5133                | A v -> Y ^ | INVX4     | 0.587 |   0.987 |   14.188 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.651 |   1.638 |   14.839 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.663 |   2.302 |   15.502 | 
     | current_speed_reg[1] | RN ^       | SDFFRHQX1 | 0.021 |   2.323 |   15.523 | 
     +----------------------------------------------------------------------------+ 
Path 92: MET Recovery Check with Pin current_speed_reg[0]/CK 
Endpoint:   current_speed_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.193
- Recovery                      0.170
+ Phase Shift                  15.500
= Required Time                15.524
- Arrival Time                  2.323
= Slack Time                   13.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.601 | 
     | g5133                | A v -> Y ^ | INVX4     | 0.587 |   0.987 |   14.188 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.651 |   1.638 |   14.839 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.663 |   2.302 |   15.503 | 
     | current_speed_reg[0] | RN ^       | SDFFRHQX1 | 0.021 |   2.323 |   15.524 | 
     +----------------------------------------------------------------------------+ 
Path 93: MET Recovery Check with Pin steering_reg[0]/CK 
Endpoint:   steering_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.193
- Recovery                      0.170
+ Phase Shift                  15.500
= Required Time                15.524
- Arrival Time                  2.323
= Slack Time                   13.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +-----------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |            |           |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+---------+----------| 
     |                 | rst v      |           |       |   0.400 |   13.601 | 
     | g5133           | A v -> Y ^ | INVX4     | 0.587 |   0.987 |   14.188 | 
     | FE_OFC0_n_11    | A ^ -> Y ^ | CLKBUFX6  | 0.651 |   1.638 |   14.839 | 
     | FE_OFC1_n_11    | A ^ -> Y ^ | CLKBUFX6  | 0.663 |   2.302 |   15.503 | 
     | steering_reg[0] | RN ^       | SDFFRHQX1 | 0.021 |   2.323 |   15.524 | 
     +-----------------------------------------------------------------------+ 
Path 94: MET Recovery Check with Pin total_power_consumed_reg[4]/CK 
Endpoint:   total_power_consumed_reg[4]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                            (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.195
- Recovery                      0.170
+ Phase Shift                  15.500
= Required Time                15.525
- Arrival Time                  2.322
= Slack Time                   13.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |            |           |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+---------+----------| 
     |                             | rst v      |           |       |   0.400 |   13.603 | 
     | g5133                       | A v -> Y ^ | INVX4     | 0.587 |   0.987 |   14.190 | 
     | FE_OFC0_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.651 |   1.638 |   14.841 | 
     | FE_OFC1_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.663 |   2.302 |   15.505 | 
     | total_power_consumed_reg[4] | RN ^       | SDFFRHQX1 | 0.020 |   2.322 |   15.525 | 
     +-----------------------------------------------------------------------------------+ 
Path 95: MET Recovery Check with Pin total_power_consumed_reg[2]/CK 
Endpoint:   total_power_consumed_reg[2]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                            (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.195
- Recovery                      0.170
+ Phase Shift                  15.500
= Required Time                15.525
- Arrival Time                  2.322
= Slack Time                   13.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |            |           |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+---------+----------| 
     |                             | rst v      |           |       |   0.400 |   13.603 | 
     | g5133                       | A v -> Y ^ | INVX4     | 0.587 |   0.987 |   14.190 | 
     | FE_OFC0_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.651 |   1.638 |   14.842 | 
     | FE_OFC1_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.663 |   2.302 |   15.505 | 
     | total_power_consumed_reg[2] | RN ^       | SDFFRHQX1 | 0.020 |   2.322 |   15.525 | 
     +-----------------------------------------------------------------------------------+ 
Path 96: MET Recovery Check with Pin total_power_consumed_reg[1]/CK 
Endpoint:   total_power_consumed_reg[1]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                            (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.195
- Recovery                      0.170
+ Phase Shift                  15.500
= Required Time                15.525
- Arrival Time                  2.322
= Slack Time                   13.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |            |           |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+---------+----------| 
     |                             | rst v      |           |       |   0.400 |   13.604 | 
     | g5133                       | A v -> Y ^ | INVX4     | 0.587 |   0.987 |   14.191 | 
     | FE_OFC0_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.651 |   1.638 |   14.842 | 
     | FE_OFC1_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.663 |   2.302 |   15.505 | 
     | total_power_consumed_reg[1] | RN ^       | SDFFRHQX1 | 0.020 |   2.322 |   15.525 | 
     +-----------------------------------------------------------------------------------+ 
Path 97: MET Recovery Check with Pin left_obstacle_history_reg[0]/CK 
Endpoint:   left_obstacle_history_reg[0]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                             (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.195
- Recovery                      0.170
+ Phase Shift                  15.500
= Required Time                15.525
- Arrival Time                  2.321
= Slack Time                   13.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |            |           |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+---------+----------| 
     |                              | rst v      |           |       |   0.400 |   13.604 | 
     | g5133                        | A v -> Y ^ | INVX4     | 0.587 |   0.987 |   14.191 | 
     | FE_OFC0_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.651 |   1.638 |   14.842 | 
     | FE_OFC1_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.663 |   2.302 |   15.506 | 
     | left_obstacle_history_reg[0] | RN ^       | SDFFRHQX1 | 0.020 |   2.321 |   15.525 | 
     +------------------------------------------------------------------------------------+ 
Path 98: MET Recovery Check with Pin total_power_consumed_reg[5]/CK 
Endpoint:   total_power_consumed_reg[5]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                            (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.195
- Recovery                      0.170
+ Phase Shift                  15.500
= Required Time                15.525
- Arrival Time                  2.321
= Slack Time                   13.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |            |           |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+---------+----------| 
     |                             | rst v      |           |       |   0.400 |   13.604 | 
     | g5133                       | A v -> Y ^ | INVX4     | 0.587 |   0.987 |   14.191 | 
     | FE_OFC0_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.651 |   1.638 |   14.842 | 
     | FE_OFC1_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.663 |   2.302 |   15.506 | 
     | total_power_consumed_reg[5] | RN ^       | SDFFRHQX1 | 0.019 |   2.321 |   15.525 | 
     +-----------------------------------------------------------------------------------+ 
Path 99: MET Recovery Check with Pin total_power_consumed_reg[3]/CK 
Endpoint:   total_power_consumed_reg[3]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                            (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.195
- Recovery                      0.170
+ Phase Shift                  15.500
= Required Time                15.525
- Arrival Time                  2.321
= Slack Time                   13.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |            |           |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+---------+----------| 
     |                             | rst v      |           |       |   0.400 |   13.604 | 
     | g5133                       | A v -> Y ^ | INVX4     | 0.587 |   0.987 |   14.191 | 
     | FE_OFC0_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.651 |   1.638 |   14.843 | 
     | FE_OFC1_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.663 |   2.302 |   15.506 | 
     | total_power_consumed_reg[3] | RN ^       | SDFFRHQX1 | 0.019 |   2.321 |   15.525 | 
     +-----------------------------------------------------------------------------------+ 
Path 100: MET Recovery Check with Pin total_power_consumed_reg[7]/CK 
Endpoint:   total_power_consumed_reg[7]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                            (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.170
+ Phase Shift                  15.500
= Required Time                15.525
- Arrival Time                  2.320
= Slack Time                   13.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |            |           |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+---------+----------| 
     |                             | rst v      |           |       |   0.400 |   13.605 | 
     | g5133                       | A v -> Y ^ | INVX4     | 0.587 |   0.987 |   14.192 | 
     | FE_OFC0_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.651 |   1.638 |   14.843 | 
     | FE_OFC1_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.663 |   2.302 |   15.507 | 
     | total_power_consumed_reg[7] | RN ^       | SDFFRHQX1 | 0.018 |   2.320 |   15.525 | 
     +-----------------------------------------------------------------------------------+ 

