{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633288503660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633288503660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  3 22:15:03 2021 " "Processing started: Sun Oct  3 22:15:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633288503660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633288503660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off up_down_counter -c up_down_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off up_down_counter -c up_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633288503660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633288503902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633288503902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_down_counter-rtl " "Found design unit 1: up_down_counter-rtl" {  } { { "../src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633288513069 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "../src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633288513069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633288513069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "up_down_counter " "Elaborating entity \"up_down_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633288513209 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_value up_down_counter.vhd(25) " "VHDL Process Statement warning at up_down_counter.vhd(25): signal \"min_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633288513210 "|up_down_counter"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1633288516519 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1633288516520 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[0\] count\[0\]~_emulated count\[0\]~1 " "Register \"count\[0\]\" is converted into an equivalent circuit using register \"count\[0\]~_emulated\" and latch \"count\[0\]~1\"" {  } { { "../src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1633288516524 "|up_down_counter|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[1\] count\[1\]~_emulated count\[1\]~5 " "Register \"count\[1\]\" is converted into an equivalent circuit using register \"count\[1\]~_emulated\" and latch \"count\[1\]~5\"" {  } { { "../src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1633288516524 "|up_down_counter|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[2\] count\[2\]~_emulated count\[2\]~9 " "Register \"count\[2\]\" is converted into an equivalent circuit using register \"count\[2\]~_emulated\" and latch \"count\[2\]~9\"" {  } { { "../src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1633288516524 "|up_down_counter|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[3\] count\[3\]~_emulated count\[3\]~13 " "Register \"count\[3\]\" is converted into an equivalent circuit using register \"count\[3\]~_emulated\" and latch \"count\[3\]~13\"" {  } { { "../src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1633288516524 "|up_down_counter|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[4\] count\[4\]~_emulated count\[4\]~17 " "Register \"count\[4\]\" is converted into an equivalent circuit using register \"count\[4\]~_emulated\" and latch \"count\[4\]~17\"" {  } { { "../src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1633288516524 "|up_down_counter|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[5\] count\[5\]~_emulated count\[5\]~21 " "Register \"count\[5\]\" is converted into an equivalent circuit using register \"count\[5\]~_emulated\" and latch \"count\[5\]~21\"" {  } { { "../src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1633288516524 "|up_down_counter|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[6\] count\[6\]~_emulated count\[6\]~25 " "Register \"count\[6\]\" is converted into an equivalent circuit using register \"count\[6\]~_emulated\" and latch \"count\[6\]~25\"" {  } { { "../src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1633288516524 "|up_down_counter|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[7\] count\[7\]~_emulated count\[7\]~29 " "Register \"count\[7\]\" is converted into an equivalent circuit using register \"count\[7\]~_emulated\" and latch \"count\[7\]~29\"" {  } { { "../src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/ud_counter/src/up_down_counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1633288516524 "|up_down_counter|count[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1633288516524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633288517685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633288520489 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633288520489 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633288522163 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633288522163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633288522163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633288522163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633288522171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  3 22:15:22 2021 " "Processing ended: Sun Oct  3 22:15:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633288522171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633288522171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633288522171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633288522171 ""}
