/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/rps/ugv/ugv_ctrl.v:275.1-328.10" *)
module pwm_control(reset, clk, S_0, S_1, pwm_out, WA_1, WA_2, WB_1, WB_2);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "/home/rps/ugv/ugv_ctrl.v:278.16-278.19" *)
  input S_0;
  wire S_0_LUT2_I1_O;
  (* src = "/home/rps/ugv/ugv_ctrl.v:279.16-279.19" *)
  input S_1;
  wire S_1_LUT3_I1_O;
  (* src = "/home/rps/ugv/ugv_ctrl.v:281.17-281.21" *)
  output WA_1;
  (* src = "/home/rps/ugv/ugv_ctrl.v:282.17-282.21" *)
  output WA_2;
  (* src = "/home/rps/ugv/ugv_ctrl.v:283.17-283.21" *)
  output WB_1;
  (* src = "/home/rps/ugv/ugv_ctrl.v:284.17-284.21" *)
  output WB_2;
  (* src = "/home/rps/ugv/ugv_ctrl.v:277.16-277.19" *)
  input clk;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(0) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(1) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(2) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(3) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(4) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(5) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(6) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(7) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:292.10-292.15" *)
  wire dir_B;
  (* src = "/home/rps/ugv/ugv_ctrl.v:280.16-280.23" *)
  output pwm_out;
  (* src = "/home/rps/ugv/ugv_ctrl.v:314.5-319.8" *)
  wire pwm_out_dff_Q_D;
  wire pwm_out_dff_Q_D_LUT4_O_I2;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(0) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(1) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(2) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(3) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(4) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(5) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(6) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(7) ;
  wire pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1;
  wire pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1;
  wire pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1;
  wire pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1;
  wire pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3;
  (* src = "/home/rps/ugv/ugv_ctrl.v:276.16-276.21" *)
  input reset;
  ckpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _05_ (
    .P(clk),
    .Q(_00_)
  );
  logic_0 _06_ (
    .a(dir_B)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X30Y3"),
    .IO_PAD("55"),
    .IO_TYPE("BIDIR")
  ) _07_ (
    .P(S_0),
    .Q(_01_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X32Y3"),
    .IO_PAD("54"),
    .IO_TYPE("BIDIR")
  ) _08_ (
    .P(S_1),
    .Q(_02_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X34Y32"),
    .IO_PAD("40"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .A(_03_),
    .P(WA_1)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .A(dir_B),
    .P(WA_2)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y32"),
    .IO_PAD("39"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .A(dir_B),
    .P(WB_1)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y32"),
    .IO_PAD("34"),
    .IO_TYPE("BIDIR")
  ) _12_ (
    .A(_03_),
    .P(WB_2)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _13_ (
    .A(_03_),
    .P(pwm_out)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _14_ (
    .P(reset),
    .Q(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) S_0_LUT2_I1 (
    .I0(\counter(6) ),
    .I1(_01_),
    .O(S_0_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b2)
  ) S_1_LUT3_I1 (
    .I0(\counter(7) ),
    .I1(_02_),
    .I2(S_0_LUT2_I1_O),
    .O(S_1_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff counter_dff_Q (
    .CLK(_00_),
    .D(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(7) ),
    .Q(\counter(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff counter_dff_Q_1 (
    .CLK(_00_),
    .D(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(6) ),
    .Q(\counter(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff counter_dff_Q_2 (
    .CLK(_00_),
    .D(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(5) ),
    .Q(\counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff counter_dff_Q_3 (
    .CLK(_00_),
    .D(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(4) ),
    .Q(\counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff counter_dff_Q_4 (
    .CLK(_00_),
    .D(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(3) ),
    .Q(\counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff counter_dff_Q_5 (
    .CLK(_00_),
    .D(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(2) ),
    .Q(\counter(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff counter_dff_Q_6 (
    .CLK(_00_),
    .D(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(1) ),
    .Q(\counter(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff counter_dff_Q_7 (
    .CLK(_00_),
    .D(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(0) ),
    .Q(\counter(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:314.5-319.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pwm_out_dff_Q (
    .CLK(_00_),
    .D(pwm_out_dff_Q_D),
    .Q(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)"),
    .INIT(16'h0111)
  ) pwm_out_dff_Q_D_LUT4_O (
    .I0(S_1_LUT3_I1_O),
    .I1(_04_),
    .I2(pwm_out_dff_Q_D_LUT4_O_I2),
    .I3(\counter(7) ),
    .O(pwm_out_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1 (
    .I0(\counter(7) ),
    .I1(pwm_out_dff_Q_D_LUT4_O_I2),
    .I2(_04_),
    .O(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O (
    .I0(\counter(0) ),
    .I1(_04_),
    .O(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O (
    .I0(\counter(6) ),
    .I1(pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1),
    .I2(_04_),
    .O(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1 (
    .I0(\counter(5) ),
    .I1(pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1),
    .I2(_04_),
    .O(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O (
    .I0(\counter(4) ),
    .I1(pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3),
    .O(pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2 (
    .I0(\counter(4) ),
    .I1(pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3),
    .I2(_04_),
    .O(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3 (
    .I0(\counter(3) ),
    .I1(pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1),
    .I2(_04_),
    .O(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O (
    .I0(\counter(2) ),
    .I1(pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1),
    .O(pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4 (
    .I0(\counter(2) ),
    .I1(pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1),
    .I2(_04_),
    .O(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O (
    .I0(\counter(1) ),
    .I1(\counter(0) ),
    .O(pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5 (
    .I0(\counter(1) ),
    .I1(\counter(0) ),
    .I2(_04_),
    .O(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O (
    .I0(\counter(5) ),
    .I1(\counter(4) ),
    .I2(pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3),
    .O(pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O (
    .I0(\counter(6) ),
    .I1(\counter(5) ),
    .I2(\counter(4) ),
    .I3(pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3),
    .O(pwm_out_dff_Q_D_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O (
    .I0(\counter(3) ),
    .I1(\counter(2) ),
    .I2(\counter(1) ),
    .I3(\counter(0) ),
    .O(pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3)
  );
endmodule
