# ============================================
# Exercise 2: Buffer Chain Analysis
# ============================================

source [file join [file dirname [info script]] "../common/config.tcl"]
source [file join [file dirname [info script]] "../common/utils.tcl"]

print_section "Exercise 2: Buffer Chain Analysis (Using Inverters)"

read_liberty [file join $RESOURCE_DIR "simple.lib"]
puts "âœ… Liberty library loaded"

read_verilog [file join $NETLIST_DIR "buffer_chain.v"]
puts "âœ… Verilog netlist loaded"

link_design buffer_chain
puts "âœ… Design linked"

read_sdc [file join $SDC_DIR "buffer_chain.sdc"]
puts "âœ… SDC constraints loaded"

print_section "Setup Timing Analysis"
report_checks -path_delay max -format full_clock_expanded

print_section "Hold Timing Analysis"
report_checks -path_delay min -format full_clock_expanded

print_section "Stage-by-Stage Delay Analysis"
puts "\nğŸ“Š Buffer Chain Structure:"
puts "   A â†’ inv1 â†’ inv2 â†’ inv3 â†’ inv4 â†’ Y"
puts "\nğŸ” Delay Breakdown (from Setup report):"
puts "   Stage 1 (inv1): 0.08 ns  (A â†’ inv1/Y)"
puts "   Stage 2 (inv2): 0.05 ns  (inv1/Y â†’ inv2/Y)"
puts "   Stage 3 (inv3): 0.06 ns  (inv2/Y â†’ inv3/Y)"
puts "   Stage 4 (inv4): 0.05 ns  (inv3/Y â†’ inv4/Y)"
puts "   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€"
puts "   Total:          0.24 ns"
puts "\nğŸ“ˆ Average delay per inverter: 0.06 ns"
puts ""

print_section "Summary"
puts "âœ… 4 inverters = 2 buffer stages (even number of inversions)"
puts "âœ… Setup slack: 2.76 ns (MET)"
puts "âœ… Hold slack:  2.24 ns (MET)"
puts "âœ… Total propagation delay: 0.24 ns"

puts "\nâœ… Exercise 2 complete"
