
PSR1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076b4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08007954  08007954  00008954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007a90  08007a90  00008a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007a98  08007a98  00008a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08007a9c  08007a9c  00008a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000008c  24000000  08007aa0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0001151c  2400008c  08007b2c  0000908c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240115a8  08007b2c  000095a8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000908c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001e8a6  00000000  00000000  000090ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004c2d  00000000  00000000  00027960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001300  00000000  00000000  0002c590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000dec  00000000  00000000  0002d890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c197  00000000  00000000  0002e67c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001dd45  00000000  00000000  0006a813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001706ca  00000000  00000000  00088558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f8c22  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004ce4  00000000  00000000  001f8c68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 000000ea  00000000  00000000  001fd94c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400008c 	.word	0x2400008c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800793c 	.word	0x0800793c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000090 	.word	0x24000090
 80002dc:	0800793c 	.word	0x0800793c

080002e0 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 80002e0:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80002e2:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 80002e6:	4919      	ldr	r1, [pc, #100]	@ (800034c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 80002e8:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 80002ec:	4818      	ldr	r0, [pc, #96]	@ (8000350 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 80002ee:	4917      	ldr	r1, [pc, #92]	@ (800034c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 80002f0:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 80002f2:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 80002f4:	4817      	ldr	r0, [pc, #92]	@ (8000354 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 80002f6:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 80002f8:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 80002fc:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80002fe:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000302:	4915      	ldr	r1, [pc, #84]	@ (8000358 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000304:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000306:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800030a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800030c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000310:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000314:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000318:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800031c:	490f      	ldr	r1, [pc, #60]	@ (800035c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800031e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000322:	4770      	bx	lr

08000324 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000324:	f7ff bffe 	b.w	8000324 <__tx_BadHandler>

08000328 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000328:	f7ff bffe 	b.w	8000328 <__tx_HardfaultHandler>

0800032c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800032c:	f7ff bffe 	b.w	800032c <__tx_SVCallHandler>

08000330 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000330:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000332:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000336:	4770      	bx	lr

08000338 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000338:	b501      	push	{r0, lr}
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800033a:	f000 f891 	bl	8000460 <_tx_timer_interrupt>
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800033e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000342:	4770      	bx	lr

08000344 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000344:	f7ff bffe 	b.w	8000344 <__tx_NMIHandler>

08000348 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000348:	f7ff bffe 	b.w	8000348 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800034c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000350:	24010e24 	.word	0x24010e24
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000354:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000358:	00493dff 	.word	0x00493dff
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800035c:	40ff0000 	.word	0x40ff0000

08000360 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000360:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000364:	4a2a      	ldr	r2, [pc, #168]	@ (8000410 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000366:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000368:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800036c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000370:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000374:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000376:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800037a:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800037e:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000382:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000386:	f3bf 8f6f 	isb	sy

0800038a <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800038a:	e7fe      	b.n	800038a <__tx_wait_here>

0800038c <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800038c:	4821      	ldr	r0, [pc, #132]	@ (8000414 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800038e:	4a22      	ldr	r2, [pc, #136]	@ (8000418 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 8000390:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000394:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000396:	b191      	cbz	r1, 80003be <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000398:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800039a:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800039e:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80003a2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80003a6:	d101      	bne.n	80003ac <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80003a8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080003ac <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003ac:	4c1b      	ldr	r4, [pc, #108]	@ (800041c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80003ae:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80003b2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80003b4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80003b8:	b10d      	cbz	r5, 80003be <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80003ba:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80003bc:	6023      	str	r3, [r4, #0]

080003be <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80003be:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80003c0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80003c2:	b1b1      	cbz	r1, 80003f2 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80003c4:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003c6:	b662      	cpsie	i

080003c8 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80003c8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003ca:	4c14      	ldr	r4, [pc, #80]	@ (800041c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80003cc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80003ce:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 80003d2:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 80003d4:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 80003d6:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 80003da:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80003de:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 80003e2:	d101      	bne.n	80003e8 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 80003e4:	ecbc 8a10 	vldmia	ip!, {s16-s31}

080003e8 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 80003e8:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 80003ec:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 80003f0:	4770      	bx	lr

080003f2 <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80003f2:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 80003f4:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 80003f6:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 80003f8:	b909      	cbnz	r1, 80003fe <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003fa:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 80003fc:	e7f9      	b.n	80003f2 <__tx_ts_wait>

080003fe <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 80003fe:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000402:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000406:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800040a:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 800040c:	e7dc      	b.n	80003c8 <__tx_ts_restore>

0800040e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800040e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000410:	24010ec0 	.word	0x24010ec0
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000414:	24010e28 	.word	0x24010e28
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000418:	24010e2c 	.word	0x24010e2c
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800041c:	2401142c 	.word	0x2401142c

08000420 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000420:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000422:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000426:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800042a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800042e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000430:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000434:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000436:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000438:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800043a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800043c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800043e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000440:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000442:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000444:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000446:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000448:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800044a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800044c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800044e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    STR     r3, [r2, #56]                           // Store initial lr
 8000452:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000454:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000456:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800045a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800045c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800045e:	4770      	bx	lr

08000460 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000460:	4922      	ldr	r1, [pc, #136]	@ (80004ec <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 8000462:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000464:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000468:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800046a:	4b21      	ldr	r3, [pc, #132]	@ (80004f0 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 800046c:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800046e:	b13a      	cbz	r2, 8000480 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 8000470:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000474:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000476:	b91a      	cbnz	r2, 8000480 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000478:	4b1e      	ldr	r3, [pc, #120]	@ (80004f4 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 800047a:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800047e:	6018      	str	r0, [r3, #0]

08000480 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000480:	491d      	ldr	r1, [pc, #116]	@ (80004f8 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 8000482:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000484:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000486:	b122      	cbz	r2, 8000492 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000488:	4b1c      	ldr	r3, [pc, #112]	@ (80004fc <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 800048a:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800048e:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 8000490:	e008      	b.n	80004a4 <__tx_timer_done>

08000492 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 8000492:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000496:	4b1a      	ldr	r3, [pc, #104]	@ (8000500 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000498:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 800049a:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 800049c:	d101      	bne.n	80004a2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800049e:	4b19      	ldr	r3, [pc, #100]	@ (8000504 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80004a0:	6818      	ldr	r0, [r3, #0]

080004a2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80004a2:	6008      	str	r0, [r1, #0]

080004a4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80004a4:	4b13      	ldr	r3, [pc, #76]	@ (80004f4 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80004a6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80004a8:	b912      	cbnz	r2, 80004b0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80004aa:	4914      	ldr	r1, [pc, #80]	@ (80004fc <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80004ac:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80004ae:	b1d0      	cbz	r0, 80004e6 <__tx_timer_nothing_expired>

080004b0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80004b0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80004b4:	4911      	ldr	r1, [pc, #68]	@ (80004fc <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80004b6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80004b8:	b108      	cbz	r0, 80004be <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80004ba:	f005 fa59 	bl	8005970 <_tx_timer_expiration_process>

080004be <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80004be:	4b0d      	ldr	r3, [pc, #52]	@ (80004f4 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 80004c0:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 80004c2:	b172      	cbz	r2, 80004e2 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 80004c4:	f005 f938 	bl	8005738 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004c8:	480f      	ldr	r0, [pc, #60]	@ (8000508 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 80004ca:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 80004cc:	b949      	cbnz	r1, 80004e2 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004ce:	480f      	ldr	r0, [pc, #60]	@ (800050c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 80004d0:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004d2:	4a0f      	ldr	r2, [pc, #60]	@ (8000510 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 80004d4:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004d6:	480f      	ldr	r0, [pc, #60]	@ (8000514 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 80004d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 80004dc:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 80004de:	d000      	beq.n	80004e2 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 80004e0:	6002      	str	r2, [r0, #0]

080004e2 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 80004e2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

080004e6 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 80004e6:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 80004ea:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80004ec:	24010ecc 	.word	0x24010ecc
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80004f0:	2401142c 	.word	0x2401142c
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80004f4:	24010ed0 	.word	0x24010ed0
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80004f8:	24010f5c 	.word	0x24010f5c
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80004fc:	24010f60 	.word	0x24010f60
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000500:	24010f58 	.word	0x24010f58
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000504:	24010f54 	.word	0x24010f54
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000508:	24010ec0 	.word	0x24010ec0
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800050c:	24010e28 	.word	0x24010e28
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000510:	24010e2c 	.word	0x24010e2c
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000514:	e000ed04 	.word	0xe000ed04
	...

08000520 <memchr>:
 8000520:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000524:	2a10      	cmp	r2, #16
 8000526:	db2b      	blt.n	8000580 <memchr+0x60>
 8000528:	f010 0f07 	tst.w	r0, #7
 800052c:	d008      	beq.n	8000540 <memchr+0x20>
 800052e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000532:	3a01      	subs	r2, #1
 8000534:	428b      	cmp	r3, r1
 8000536:	d02d      	beq.n	8000594 <memchr+0x74>
 8000538:	f010 0f07 	tst.w	r0, #7
 800053c:	b342      	cbz	r2, 8000590 <memchr+0x70>
 800053e:	d1f6      	bne.n	800052e <memchr+0xe>
 8000540:	b4f0      	push	{r4, r5, r6, r7}
 8000542:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000546:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800054a:	f022 0407 	bic.w	r4, r2, #7
 800054e:	f07f 0700 	mvns.w	r7, #0
 8000552:	2300      	movs	r3, #0
 8000554:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000558:	3c08      	subs	r4, #8
 800055a:	ea85 0501 	eor.w	r5, r5, r1
 800055e:	ea86 0601 	eor.w	r6, r6, r1
 8000562:	fa85 f547 	uadd8	r5, r5, r7
 8000566:	faa3 f587 	sel	r5, r3, r7
 800056a:	fa86 f647 	uadd8	r6, r6, r7
 800056e:	faa5 f687 	sel	r6, r5, r7
 8000572:	b98e      	cbnz	r6, 8000598 <memchr+0x78>
 8000574:	d1ee      	bne.n	8000554 <memchr+0x34>
 8000576:	bcf0      	pop	{r4, r5, r6, r7}
 8000578:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800057c:	f002 0207 	and.w	r2, r2, #7
 8000580:	b132      	cbz	r2, 8000590 <memchr+0x70>
 8000582:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000586:	3a01      	subs	r2, #1
 8000588:	ea83 0301 	eor.w	r3, r3, r1
 800058c:	b113      	cbz	r3, 8000594 <memchr+0x74>
 800058e:	d1f8      	bne.n	8000582 <memchr+0x62>
 8000590:	2000      	movs	r0, #0
 8000592:	4770      	bx	lr
 8000594:	3801      	subs	r0, #1
 8000596:	4770      	bx	lr
 8000598:	2d00      	cmp	r5, #0
 800059a:	bf06      	itte	eq
 800059c:	4635      	moveq	r5, r6
 800059e:	3803      	subeq	r0, #3
 80005a0:	3807      	subne	r0, #7
 80005a2:	f015 0f01 	tst.w	r5, #1
 80005a6:	d107      	bne.n	80005b8 <memchr+0x98>
 80005a8:	3001      	adds	r0, #1
 80005aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80005ae:	bf02      	ittt	eq
 80005b0:	3001      	addeq	r0, #1
 80005b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80005b6:	3001      	addeq	r0, #1
 80005b8:	bcf0      	pop	{r4, r5, r6, r7}
 80005ba:	3801      	subs	r0, #1
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <__aeabi_uldivmod>:
 80005c0:	b953      	cbnz	r3, 80005d8 <__aeabi_uldivmod+0x18>
 80005c2:	b94a      	cbnz	r2, 80005d8 <__aeabi_uldivmod+0x18>
 80005c4:	2900      	cmp	r1, #0
 80005c6:	bf08      	it	eq
 80005c8:	2800      	cmpeq	r0, #0
 80005ca:	bf1c      	itt	ne
 80005cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80005d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80005d4:	f000 b988 	b.w	80008e8 <__aeabi_idiv0>
 80005d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80005dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80005e0:	f000 f806 	bl	80005f0 <__udivmoddi4>
 80005e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80005e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80005ec:	b004      	add	sp, #16
 80005ee:	4770      	bx	lr

080005f0 <__udivmoddi4>:
 80005f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80005f4:	9d08      	ldr	r5, [sp, #32]
 80005f6:	468e      	mov	lr, r1
 80005f8:	4604      	mov	r4, r0
 80005fa:	4688      	mov	r8, r1
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d14a      	bne.n	8000696 <__udivmoddi4+0xa6>
 8000600:	428a      	cmp	r2, r1
 8000602:	4617      	mov	r7, r2
 8000604:	d962      	bls.n	80006cc <__udivmoddi4+0xdc>
 8000606:	fab2 f682 	clz	r6, r2
 800060a:	b14e      	cbz	r6, 8000620 <__udivmoddi4+0x30>
 800060c:	f1c6 0320 	rsb	r3, r6, #32
 8000610:	fa01 f806 	lsl.w	r8, r1, r6
 8000614:	fa20 f303 	lsr.w	r3, r0, r3
 8000618:	40b7      	lsls	r7, r6
 800061a:	ea43 0808 	orr.w	r8, r3, r8
 800061e:	40b4      	lsls	r4, r6
 8000620:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000624:	fa1f fc87 	uxth.w	ip, r7
 8000628:	fbb8 f1fe 	udiv	r1, r8, lr
 800062c:	0c23      	lsrs	r3, r4, #16
 800062e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000632:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000636:	fb01 f20c 	mul.w	r2, r1, ip
 800063a:	429a      	cmp	r2, r3
 800063c:	d909      	bls.n	8000652 <__udivmoddi4+0x62>
 800063e:	18fb      	adds	r3, r7, r3
 8000640:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000644:	f080 80ea 	bcs.w	800081c <__udivmoddi4+0x22c>
 8000648:	429a      	cmp	r2, r3
 800064a:	f240 80e7 	bls.w	800081c <__udivmoddi4+0x22c>
 800064e:	3902      	subs	r1, #2
 8000650:	443b      	add	r3, r7
 8000652:	1a9a      	subs	r2, r3, r2
 8000654:	b2a3      	uxth	r3, r4
 8000656:	fbb2 f0fe 	udiv	r0, r2, lr
 800065a:	fb0e 2210 	mls	r2, lr, r0, r2
 800065e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000662:	fb00 fc0c 	mul.w	ip, r0, ip
 8000666:	459c      	cmp	ip, r3
 8000668:	d909      	bls.n	800067e <__udivmoddi4+0x8e>
 800066a:	18fb      	adds	r3, r7, r3
 800066c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000670:	f080 80d6 	bcs.w	8000820 <__udivmoddi4+0x230>
 8000674:	459c      	cmp	ip, r3
 8000676:	f240 80d3 	bls.w	8000820 <__udivmoddi4+0x230>
 800067a:	443b      	add	r3, r7
 800067c:	3802      	subs	r0, #2
 800067e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000682:	eba3 030c 	sub.w	r3, r3, ip
 8000686:	2100      	movs	r1, #0
 8000688:	b11d      	cbz	r5, 8000692 <__udivmoddi4+0xa2>
 800068a:	40f3      	lsrs	r3, r6
 800068c:	2200      	movs	r2, #0
 800068e:	e9c5 3200 	strd	r3, r2, [r5]
 8000692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000696:	428b      	cmp	r3, r1
 8000698:	d905      	bls.n	80006a6 <__udivmoddi4+0xb6>
 800069a:	b10d      	cbz	r5, 80006a0 <__udivmoddi4+0xb0>
 800069c:	e9c5 0100 	strd	r0, r1, [r5]
 80006a0:	2100      	movs	r1, #0
 80006a2:	4608      	mov	r0, r1
 80006a4:	e7f5      	b.n	8000692 <__udivmoddi4+0xa2>
 80006a6:	fab3 f183 	clz	r1, r3
 80006aa:	2900      	cmp	r1, #0
 80006ac:	d146      	bne.n	800073c <__udivmoddi4+0x14c>
 80006ae:	4573      	cmp	r3, lr
 80006b0:	d302      	bcc.n	80006b8 <__udivmoddi4+0xc8>
 80006b2:	4282      	cmp	r2, r0
 80006b4:	f200 8105 	bhi.w	80008c2 <__udivmoddi4+0x2d2>
 80006b8:	1a84      	subs	r4, r0, r2
 80006ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80006be:	2001      	movs	r0, #1
 80006c0:	4690      	mov	r8, r2
 80006c2:	2d00      	cmp	r5, #0
 80006c4:	d0e5      	beq.n	8000692 <__udivmoddi4+0xa2>
 80006c6:	e9c5 4800 	strd	r4, r8, [r5]
 80006ca:	e7e2      	b.n	8000692 <__udivmoddi4+0xa2>
 80006cc:	2a00      	cmp	r2, #0
 80006ce:	f000 8090 	beq.w	80007f2 <__udivmoddi4+0x202>
 80006d2:	fab2 f682 	clz	r6, r2
 80006d6:	2e00      	cmp	r6, #0
 80006d8:	f040 80a4 	bne.w	8000824 <__udivmoddi4+0x234>
 80006dc:	1a8a      	subs	r2, r1, r2
 80006de:	0c03      	lsrs	r3, r0, #16
 80006e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006e4:	b280      	uxth	r0, r0
 80006e6:	b2bc      	uxth	r4, r7
 80006e8:	2101      	movs	r1, #1
 80006ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80006ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80006f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006f6:	fb04 f20c 	mul.w	r2, r4, ip
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d907      	bls.n	800070e <__udivmoddi4+0x11e>
 80006fe:	18fb      	adds	r3, r7, r3
 8000700:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000704:	d202      	bcs.n	800070c <__udivmoddi4+0x11c>
 8000706:	429a      	cmp	r2, r3
 8000708:	f200 80e0 	bhi.w	80008cc <__udivmoddi4+0x2dc>
 800070c:	46c4      	mov	ip, r8
 800070e:	1a9b      	subs	r3, r3, r2
 8000710:	fbb3 f2fe 	udiv	r2, r3, lr
 8000714:	fb0e 3312 	mls	r3, lr, r2, r3
 8000718:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800071c:	fb02 f404 	mul.w	r4, r2, r4
 8000720:	429c      	cmp	r4, r3
 8000722:	d907      	bls.n	8000734 <__udivmoddi4+0x144>
 8000724:	18fb      	adds	r3, r7, r3
 8000726:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800072a:	d202      	bcs.n	8000732 <__udivmoddi4+0x142>
 800072c:	429c      	cmp	r4, r3
 800072e:	f200 80ca 	bhi.w	80008c6 <__udivmoddi4+0x2d6>
 8000732:	4602      	mov	r2, r0
 8000734:	1b1b      	subs	r3, r3, r4
 8000736:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800073a:	e7a5      	b.n	8000688 <__udivmoddi4+0x98>
 800073c:	f1c1 0620 	rsb	r6, r1, #32
 8000740:	408b      	lsls	r3, r1
 8000742:	fa22 f706 	lsr.w	r7, r2, r6
 8000746:	431f      	orrs	r7, r3
 8000748:	fa0e f401 	lsl.w	r4, lr, r1
 800074c:	fa20 f306 	lsr.w	r3, r0, r6
 8000750:	fa2e fe06 	lsr.w	lr, lr, r6
 8000754:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000758:	4323      	orrs	r3, r4
 800075a:	fa00 f801 	lsl.w	r8, r0, r1
 800075e:	fa1f fc87 	uxth.w	ip, r7
 8000762:	fbbe f0f9 	udiv	r0, lr, r9
 8000766:	0c1c      	lsrs	r4, r3, #16
 8000768:	fb09 ee10 	mls	lr, r9, r0, lr
 800076c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000770:	fb00 fe0c 	mul.w	lr, r0, ip
 8000774:	45a6      	cmp	lr, r4
 8000776:	fa02 f201 	lsl.w	r2, r2, r1
 800077a:	d909      	bls.n	8000790 <__udivmoddi4+0x1a0>
 800077c:	193c      	adds	r4, r7, r4
 800077e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000782:	f080 809c 	bcs.w	80008be <__udivmoddi4+0x2ce>
 8000786:	45a6      	cmp	lr, r4
 8000788:	f240 8099 	bls.w	80008be <__udivmoddi4+0x2ce>
 800078c:	3802      	subs	r0, #2
 800078e:	443c      	add	r4, r7
 8000790:	eba4 040e 	sub.w	r4, r4, lr
 8000794:	fa1f fe83 	uxth.w	lr, r3
 8000798:	fbb4 f3f9 	udiv	r3, r4, r9
 800079c:	fb09 4413 	mls	r4, r9, r3, r4
 80007a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80007a8:	45a4      	cmp	ip, r4
 80007aa:	d908      	bls.n	80007be <__udivmoddi4+0x1ce>
 80007ac:	193c      	adds	r4, r7, r4
 80007ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80007b2:	f080 8082 	bcs.w	80008ba <__udivmoddi4+0x2ca>
 80007b6:	45a4      	cmp	ip, r4
 80007b8:	d97f      	bls.n	80008ba <__udivmoddi4+0x2ca>
 80007ba:	3b02      	subs	r3, #2
 80007bc:	443c      	add	r4, r7
 80007be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80007c2:	eba4 040c 	sub.w	r4, r4, ip
 80007c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80007ca:	4564      	cmp	r4, ip
 80007cc:	4673      	mov	r3, lr
 80007ce:	46e1      	mov	r9, ip
 80007d0:	d362      	bcc.n	8000898 <__udivmoddi4+0x2a8>
 80007d2:	d05f      	beq.n	8000894 <__udivmoddi4+0x2a4>
 80007d4:	b15d      	cbz	r5, 80007ee <__udivmoddi4+0x1fe>
 80007d6:	ebb8 0203 	subs.w	r2, r8, r3
 80007da:	eb64 0409 	sbc.w	r4, r4, r9
 80007de:	fa04 f606 	lsl.w	r6, r4, r6
 80007e2:	fa22 f301 	lsr.w	r3, r2, r1
 80007e6:	431e      	orrs	r6, r3
 80007e8:	40cc      	lsrs	r4, r1
 80007ea:	e9c5 6400 	strd	r6, r4, [r5]
 80007ee:	2100      	movs	r1, #0
 80007f0:	e74f      	b.n	8000692 <__udivmoddi4+0xa2>
 80007f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80007f6:	0c01      	lsrs	r1, r0, #16
 80007f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80007fc:	b280      	uxth	r0, r0
 80007fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000802:	463b      	mov	r3, r7
 8000804:	4638      	mov	r0, r7
 8000806:	463c      	mov	r4, r7
 8000808:	46b8      	mov	r8, r7
 800080a:	46be      	mov	lr, r7
 800080c:	2620      	movs	r6, #32
 800080e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000812:	eba2 0208 	sub.w	r2, r2, r8
 8000816:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800081a:	e766      	b.n	80006ea <__udivmoddi4+0xfa>
 800081c:	4601      	mov	r1, r0
 800081e:	e718      	b.n	8000652 <__udivmoddi4+0x62>
 8000820:	4610      	mov	r0, r2
 8000822:	e72c      	b.n	800067e <__udivmoddi4+0x8e>
 8000824:	f1c6 0220 	rsb	r2, r6, #32
 8000828:	fa2e f302 	lsr.w	r3, lr, r2
 800082c:	40b7      	lsls	r7, r6
 800082e:	40b1      	lsls	r1, r6
 8000830:	fa20 f202 	lsr.w	r2, r0, r2
 8000834:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000838:	430a      	orrs	r2, r1
 800083a:	fbb3 f8fe 	udiv	r8, r3, lr
 800083e:	b2bc      	uxth	r4, r7
 8000840:	fb0e 3318 	mls	r3, lr, r8, r3
 8000844:	0c11      	lsrs	r1, r2, #16
 8000846:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800084a:	fb08 f904 	mul.w	r9, r8, r4
 800084e:	40b0      	lsls	r0, r6
 8000850:	4589      	cmp	r9, r1
 8000852:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000856:	b280      	uxth	r0, r0
 8000858:	d93e      	bls.n	80008d8 <__udivmoddi4+0x2e8>
 800085a:	1879      	adds	r1, r7, r1
 800085c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000860:	d201      	bcs.n	8000866 <__udivmoddi4+0x276>
 8000862:	4589      	cmp	r9, r1
 8000864:	d81f      	bhi.n	80008a6 <__udivmoddi4+0x2b6>
 8000866:	eba1 0109 	sub.w	r1, r1, r9
 800086a:	fbb1 f9fe 	udiv	r9, r1, lr
 800086e:	fb09 f804 	mul.w	r8, r9, r4
 8000872:	fb0e 1119 	mls	r1, lr, r9, r1
 8000876:	b292      	uxth	r2, r2
 8000878:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800087c:	4542      	cmp	r2, r8
 800087e:	d229      	bcs.n	80008d4 <__udivmoddi4+0x2e4>
 8000880:	18ba      	adds	r2, r7, r2
 8000882:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000886:	d2c4      	bcs.n	8000812 <__udivmoddi4+0x222>
 8000888:	4542      	cmp	r2, r8
 800088a:	d2c2      	bcs.n	8000812 <__udivmoddi4+0x222>
 800088c:	f1a9 0102 	sub.w	r1, r9, #2
 8000890:	443a      	add	r2, r7
 8000892:	e7be      	b.n	8000812 <__udivmoddi4+0x222>
 8000894:	45f0      	cmp	r8, lr
 8000896:	d29d      	bcs.n	80007d4 <__udivmoddi4+0x1e4>
 8000898:	ebbe 0302 	subs.w	r3, lr, r2
 800089c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008a0:	3801      	subs	r0, #1
 80008a2:	46e1      	mov	r9, ip
 80008a4:	e796      	b.n	80007d4 <__udivmoddi4+0x1e4>
 80008a6:	eba7 0909 	sub.w	r9, r7, r9
 80008aa:	4449      	add	r1, r9
 80008ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80008b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80008b4:	fb09 f804 	mul.w	r8, r9, r4
 80008b8:	e7db      	b.n	8000872 <__udivmoddi4+0x282>
 80008ba:	4673      	mov	r3, lr
 80008bc:	e77f      	b.n	80007be <__udivmoddi4+0x1ce>
 80008be:	4650      	mov	r0, sl
 80008c0:	e766      	b.n	8000790 <__udivmoddi4+0x1a0>
 80008c2:	4608      	mov	r0, r1
 80008c4:	e6fd      	b.n	80006c2 <__udivmoddi4+0xd2>
 80008c6:	443b      	add	r3, r7
 80008c8:	3a02      	subs	r2, #2
 80008ca:	e733      	b.n	8000734 <__udivmoddi4+0x144>
 80008cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80008d0:	443b      	add	r3, r7
 80008d2:	e71c      	b.n	800070e <__udivmoddi4+0x11e>
 80008d4:	4649      	mov	r1, r9
 80008d6:	e79c      	b.n	8000812 <__udivmoddi4+0x222>
 80008d8:	eba1 0109 	sub.w	r1, r1, r9
 80008dc:	46c4      	mov	ip, r8
 80008de:	fbb1 f9fe 	udiv	r9, r1, lr
 80008e2:	fb09 f804 	mul.w	r8, r9, r4
 80008e6:	e7c4      	b.n	8000872 <__udivmoddi4+0x282>

080008e8 <__aeabi_idiv0>:
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop

080008ec <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b086      	sub	sp, #24
 80008f0:	af02      	add	r7, sp, #8
 80008f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 80008f4:	2300      	movs	r3, #0
 80008f6:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 80008f8:	2334      	movs	r3, #52	@ 0x34
 80008fa:	9300      	str	r3, [sp, #0]
 80008fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000900:	4a0b      	ldr	r2, [pc, #44]	@ (8000930 <tx_application_define+0x44>)
 8000902:	490c      	ldr	r1, [pc, #48]	@ (8000934 <tx_application_define+0x48>)
 8000904:	480c      	ldr	r0, [pc, #48]	@ (8000938 <tx_application_define+0x4c>)
 8000906:	f005 ff59 	bl	80067bc <_txe_byte_pool_create>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d10a      	bne.n	8000926 <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000910:	4b09      	ldr	r3, [pc, #36]	@ (8000938 <tx_application_define+0x4c>)
 8000912:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000914:	68b8      	ldr	r0, [r7, #8]
 8000916:	f000 f811 	bl	800093c <App_ThreadX_Init>
 800091a:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 8000922:	bf00      	nop
 8000924:	e7fd      	b.n	8000922 <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 8000926:	bf00      	nop
 8000928:	3710      	adds	r7, #16
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	240000a8 	.word	0x240000a8
 8000934:	08007954 	.word	0x08007954
 8000938:	240004a8 	.word	0x240004a8

0800093c <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b08c      	sub	sp, #48	@ 0x30
 8000940:	af08      	add	r7, sp, #32
 8000942:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000944:	2300      	movs	r3, #0
 8000946:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */

  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */
  tx_trace_enable(&tracex_buffer, 64000, 30);
 8000948:	221e      	movs	r2, #30
 800094a:	f44f 417a 	mov.w	r1, #64000	@ 0xfa00
 800094e:	4825      	ldr	r0, [pc, #148]	@ (80009e4 <App_ThreadX_Init+0xa8>)
 8000950:	f005 fa44 	bl	8005ddc <_tx_trace_enable>

  tx_thread_create(&led1_thread, "LED thread", led1_thread_entry, 0x1234, led_thread_stack, THREAD_STACK_SIZE,
 8000954:	23b0      	movs	r3, #176	@ 0xb0
 8000956:	9306      	str	r3, [sp, #24]
 8000958:	2301      	movs	r3, #1
 800095a:	9305      	str	r3, [sp, #20]
 800095c:	2300      	movs	r3, #0
 800095e:	9304      	str	r3, [sp, #16]
 8000960:	230c      	movs	r3, #12
 8000962:	9303      	str	r3, [sp, #12]
 8000964:	230c      	movs	r3, #12
 8000966:	9302      	str	r3, [sp, #8]
 8000968:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800096c:	9301      	str	r3, [sp, #4]
 800096e:	4b1e      	ldr	r3, [pc, #120]	@ (80009e8 <App_ThreadX_Init+0xac>)
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	f241 2334 	movw	r3, #4660	@ 0x1234
 8000976:	4a1d      	ldr	r2, [pc, #116]	@ (80009ec <App_ThreadX_Init+0xb0>)
 8000978:	491d      	ldr	r1, [pc, #116]	@ (80009f0 <App_ThreadX_Init+0xb4>)
 800097a:	481e      	ldr	r0, [pc, #120]	@ (80009f4 <App_ThreadX_Init+0xb8>)
 800097c:	f005 ffbe 	bl	80068fc <_txe_thread_create>
		  LED_THREAD_PRIORITY, LED_THREAD_PRIORITY, 0, TX_AUTO_START);
  tx_thread_create(&t2_thread, "T2 thread", t2_thread_entry, 0x0420, t2_thread_stack, THREAD_STACK_SIZE,
 8000980:	23b0      	movs	r3, #176	@ 0xb0
 8000982:	9306      	str	r3, [sp, #24]
 8000984:	2301      	movs	r3, #1
 8000986:	9305      	str	r3, [sp, #20]
 8000988:	2300      	movs	r3, #0
 800098a:	9304      	str	r3, [sp, #16]
 800098c:	230e      	movs	r3, #14
 800098e:	9303      	str	r3, [sp, #12]
 8000990:	230e      	movs	r3, #14
 8000992:	9302      	str	r3, [sp, #8]
 8000994:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000998:	9301      	str	r3, [sp, #4]
 800099a:	4b17      	ldr	r3, [pc, #92]	@ (80009f8 <App_ThreadX_Init+0xbc>)
 800099c:	9300      	str	r3, [sp, #0]
 800099e:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 80009a2:	4a16      	ldr	r2, [pc, #88]	@ (80009fc <App_ThreadX_Init+0xc0>)
 80009a4:	4916      	ldr	r1, [pc, #88]	@ (8000a00 <App_ThreadX_Init+0xc4>)
 80009a6:	4817      	ldr	r0, [pc, #92]	@ (8000a04 <App_ThreadX_Init+0xc8>)
 80009a8:	f005 ffa8 	bl	80068fc <_txe_thread_create>
		  T2_THREAD_PRIORITY, T2_THREAD_PRIORITY, 0, TX_AUTO_START);
  tx_thread_create(&t3_thread, "T3 thread", t3_thread_entry, 0x4242, t3_thread_stack, THREAD_STACK_SIZE,
 80009ac:	23b0      	movs	r3, #176	@ 0xb0
 80009ae:	9306      	str	r3, [sp, #24]
 80009b0:	2301      	movs	r3, #1
 80009b2:	9305      	str	r3, [sp, #20]
 80009b4:	2300      	movs	r3, #0
 80009b6:	9304      	str	r3, [sp, #16]
 80009b8:	230d      	movs	r3, #13
 80009ba:	9303      	str	r3, [sp, #12]
 80009bc:	230d      	movs	r3, #13
 80009be:	9302      	str	r3, [sp, #8]
 80009c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009c4:	9301      	str	r3, [sp, #4]
 80009c6:	4b10      	ldr	r3, [pc, #64]	@ (8000a08 <App_ThreadX_Init+0xcc>)
 80009c8:	9300      	str	r3, [sp, #0]
 80009ca:	f244 2342 	movw	r3, #16962	@ 0x4242
 80009ce:	4a0f      	ldr	r2, [pc, #60]	@ (8000a0c <App_ThreadX_Init+0xd0>)
 80009d0:	490f      	ldr	r1, [pc, #60]	@ (8000a10 <App_ThreadX_Init+0xd4>)
 80009d2:	4810      	ldr	r0, [pc, #64]	@ (8000a14 <App_ThreadX_Init+0xd8>)
 80009d4:	f005 ff92 	bl	80068fc <_txe_thread_create>
		  T3_THREAD_PRIORITY, T3_THREAD_PRIORITY, 0, TX_AUTO_START);

  /* USER CODE END App_ThreadX_Init */

  return ret;
 80009d8:	68fb      	ldr	r3, [r7, #12]
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3710      	adds	r7, #16
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	240012ec 	.word	0x240012ec
 80009e8:	240004dc 	.word	0x240004dc
 80009ec:	08000a25 	.word	0x08000a25
 80009f0:	08007968 	.word	0x08007968
 80009f4:	240008dc 	.word	0x240008dc
 80009f8:	2400098c 	.word	0x2400098c
 80009fc:	08000a61 	.word	0x08000a61
 8000a00:	08007974 	.word	0x08007974
 8000a04:	24000d8c 	.word	0x24000d8c
 8000a08:	24000e3c 	.word	0x24000e3c
 8000a0c:	08000a89 	.word	0x08000a89
 8000a10:	08007980 	.word	0x08007980
 8000a14:	2400123c 	.word	0x2400123c

08000a18 <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000a1c:	f003 ff70 	bl	8004900 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000a20:	bf00      	nop
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <led1_thread_entry>:

/* USER CODE BEGIN 1 */
VOID led1_thread_entry(ULONG initial_input)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af02      	add	r7, sp, #8
 8000a2a:	6078      	str	r0, [r7, #4]
	while (1) {
		tx_trace_user_event_insert(4096, 1, 2, 3, 4);
 8000a2c:	2304      	movs	r3, #4
 8000a2e:	9300      	str	r3, [sp, #0]
 8000a30:	2303      	movs	r3, #3
 8000a32:	2202      	movs	r2, #2
 8000a34:	2101      	movs	r1, #1
 8000a36:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000a3a:	f005 fe19 	bl	8006670 <_tx_trace_user_event_insert>

		printf("Hello from LED tread, Initial input is 0x%04X\n", (unsigned int) initial_input);
 8000a3e:	6879      	ldr	r1, [r7, #4]
 8000a40:	4805      	ldr	r0, [pc, #20]	@ (8000a58 <led1_thread_entry+0x34>)
 8000a42:	f006 f90f 	bl	8006c64 <iprintf>
		HAL_GPIO_TogglePin(LED1_GPIO_PORT, LED1_PIN);
 8000a46:	2101      	movs	r1, #1
 8000a48:	4804      	ldr	r0, [pc, #16]	@ (8000a5c <led1_thread_entry+0x38>)
 8000a4a:	f001 f8ca 	bl	8001be2 <HAL_GPIO_TogglePin>
		tx_thread_sleep(100);
 8000a4e:	2064      	movs	r0, #100	@ 0x64
 8000a50:	f004 f98c 	bl	8004d6c <_tx_thread_sleep>
		tx_trace_user_event_insert(4096, 1, 2, 3, 4);
 8000a54:	bf00      	nop
 8000a56:	e7e9      	b.n	8000a2c <led1_thread_entry+0x8>
 8000a58:	0800798c 	.word	0x0800798c
 8000a5c:	58020400 	.word	0x58020400

08000a60 <t2_thread_entry>:
	}
}

VOID t2_thread_entry(ULONG initial_input)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
	while (1)
	{
		printf("This is thread 2, Initial input is 0x%04X\n", (unsigned int) initial_input);
 8000a68:	6879      	ldr	r1, [r7, #4]
 8000a6a:	4806      	ldr	r0, [pc, #24]	@ (8000a84 <t2_thread_entry+0x24>)
 8000a6c:	f006 f8fa 	bl	8006c64 <iprintf>
		HAL_Delay(300);
 8000a70:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000a74:	f000 fda8 	bl	80015c8 <HAL_Delay>
		tx_thread_sleep(100);
 8000a78:	2064      	movs	r0, #100	@ 0x64
 8000a7a:	f004 f977 	bl	8004d6c <_tx_thread_sleep>
		printf("This is thread 2, Initial input is 0x%04X\n", (unsigned int) initial_input);
 8000a7e:	bf00      	nop
 8000a80:	e7f2      	b.n	8000a68 <t2_thread_entry+0x8>
 8000a82:	bf00      	nop
 8000a84:	080079bc 	.word	0x080079bc

08000a88 <t3_thread_entry>:
	}

}

VOID t3_thread_entry(ULONG initial_input)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
	while (1)
	{
		printf("This is thread 3, Initial input is 0x%04X\n", (unsigned int) initial_input);
 8000a90:	6879      	ldr	r1, [r7, #4]
 8000a92:	4806      	ldr	r0, [pc, #24]	@ (8000aac <t3_thread_entry+0x24>)
 8000a94:	f006 f8e6 	bl	8006c64 <iprintf>
		HAL_Delay(1000);
 8000a98:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a9c:	f000 fd94 	bl	80015c8 <HAL_Delay>
		tx_thread_sleep(100);
 8000aa0:	2064      	movs	r0, #100	@ 0x64
 8000aa2:	f004 f963 	bl	8004d6c <_tx_thread_sleep>
		printf("This is thread 3, Initial input is 0x%04X\n", (unsigned int) initial_input);
 8000aa6:	bf00      	nop
 8000aa8:	e7f2      	b.n	8000a90 <t3_thread_entry+0x8>
 8000aaa:	bf00      	nop
 8000aac:	080079e8 	.word	0x080079e8

08000ab0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ab4:	f000 fd40 	bl	8001538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ab8:	f000 f82e 	bl	8000b18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000abc:	f000 f8a8 	bl	8000c10 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000ac0:	2000      	movs	r0, #0
 8000ac2:	f000 fb67 	bl	8001194 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000ac6:	2001      	movs	r0, #1
 8000ac8:	f000 fb64 	bl	8001194 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000acc:	2002      	movs	r0, #2
 8000ace:	f000 fb61 	bl	8001194 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000ad2:	2101      	movs	r1, #1
 8000ad4:	2000      	movs	r0, #0
 8000ad6:	f000 fbd3 	bl	8001280 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000ada:	4b0e      	ldr	r3, [pc, #56]	@ (8000b14 <main+0x64>)
 8000adc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ae0:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8000b14 <main+0x64>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8000b14 <main+0x64>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000aee:	4b09      	ldr	r3, [pc, #36]	@ (8000b14 <main+0x64>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000af4:	4b07      	ldr	r3, [pc, #28]	@ (8000b14 <main+0x64>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000afa:	4906      	ldr	r1, [pc, #24]	@ (8000b14 <main+0x64>)
 8000afc:	2000      	movs	r0, #0
 8000afe:	f000 fc3d 	bl	800137c <BSP_COM_Init>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <main+0x5c>
  {
    Error_Handler();
 8000b08:	f000 f908 	bl	8000d1c <Error_Handler>
  }

  MX_ThreadX_Init();
 8000b0c:	f7ff ff84 	bl	8000a18 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b10:	bf00      	nop
 8000b12:	e7fd      	b.n	8000b10 <main+0x60>
 8000b14:	24010cec 	.word	0x24010cec

08000b18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b09c      	sub	sp, #112	@ 0x70
 8000b1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b22:	224c      	movs	r2, #76	@ 0x4c
 8000b24:	2100      	movs	r1, #0
 8000b26:	4618      	mov	r0, r3
 8000b28:	f006 f8f1 	bl	8006d0e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b2c:	1d3b      	adds	r3, r7, #4
 8000b2e:	2220      	movs	r2, #32
 8000b30:	2100      	movs	r1, #0
 8000b32:	4618      	mov	r0, r3
 8000b34:	f006 f8eb 	bl	8006d0e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000b38:	2002      	movs	r0, #2
 8000b3a:	f001 f86d 	bl	8001c18 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000b3e:	2300      	movs	r3, #0
 8000b40:	603b      	str	r3, [r7, #0]
 8000b42:	4b31      	ldr	r3, [pc, #196]	@ (8000c08 <SystemClock_Config+0xf0>)
 8000b44:	699b      	ldr	r3, [r3, #24]
 8000b46:	4a30      	ldr	r2, [pc, #192]	@ (8000c08 <SystemClock_Config+0xf0>)
 8000b48:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000b4c:	6193      	str	r3, [r2, #24]
 8000b4e:	4b2e      	ldr	r3, [pc, #184]	@ (8000c08 <SystemClock_Config+0xf0>)
 8000b50:	699b      	ldr	r3, [r3, #24]
 8000b52:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b56:	603b      	str	r3, [r7, #0]
 8000b58:	4b2c      	ldr	r3, [pc, #176]	@ (8000c0c <SystemClock_Config+0xf4>)
 8000b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b5c:	4a2b      	ldr	r2, [pc, #172]	@ (8000c0c <SystemClock_Config+0xf4>)
 8000b5e:	f043 0301 	orr.w	r3, r3, #1
 8000b62:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000b64:	4b29      	ldr	r3, [pc, #164]	@ (8000c0c <SystemClock_Config+0xf4>)
 8000b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b68:	f003 0301 	and.w	r3, r3, #1
 8000b6c:	603b      	str	r3, [r7, #0]
 8000b6e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b70:	bf00      	nop
 8000b72:	4b25      	ldr	r3, [pc, #148]	@ (8000c08 <SystemClock_Config+0xf0>)
 8000b74:	699b      	ldr	r3, [r3, #24]
 8000b76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b7e:	d1f8      	bne.n	8000b72 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b80:	2302      	movs	r3, #2
 8000b82:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b84:	2301      	movs	r3, #1
 8000b86:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b88:	2340      	movs	r3, #64	@ 0x40
 8000b8a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b90:	2300      	movs	r3, #0
 8000b92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b94:	2304      	movs	r3, #4
 8000b96:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000b98:	233c      	movs	r3, #60	@ 0x3c
 8000b9a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ba0:	2304      	movs	r3, #4
 8000ba2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000ba8:	230c      	movs	r3, #12
 8000baa:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000bac:	2300      	movs	r3, #0
 8000bae:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f001 f867 	bl	8001c8c <HAL_RCC_OscConfig>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000bc4:	f000 f8aa 	bl	8000d1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bc8:	233f      	movs	r3, #63	@ 0x3f
 8000bca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bcc:	2303      	movs	r3, #3
 8000bce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000bd4:	2308      	movs	r3, #8
 8000bd6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000bd8:	2340      	movs	r3, #64	@ 0x40
 8000bda:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000bdc:	2340      	movs	r3, #64	@ 0x40
 8000bde:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000be0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000be4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000be6:	2340      	movs	r3, #64	@ 0x40
 8000be8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000bea:	1d3b      	adds	r3, r7, #4
 8000bec:	2104      	movs	r1, #4
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f001 fca6 	bl	8002540 <HAL_RCC_ClockConfig>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000bfa:	f000 f88f 	bl	8000d1c <Error_Handler>
  }
}
 8000bfe:	bf00      	nop
 8000c00:	3770      	adds	r7, #112	@ 0x70
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	58024800 	.word	0x58024800
 8000c0c:	58000400 	.word	0x58000400

08000c10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08a      	sub	sp, #40	@ 0x28
 8000c14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c16:	f107 0314 	add.w	r3, r7, #20
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	605a      	str	r2, [r3, #4]
 8000c20:	609a      	str	r2, [r3, #8]
 8000c22:	60da      	str	r2, [r3, #12]
 8000c24:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c26:	4b39      	ldr	r3, [pc, #228]	@ (8000d0c <MX_GPIO_Init+0xfc>)
 8000c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2c:	4a37      	ldr	r2, [pc, #220]	@ (8000d0c <MX_GPIO_Init+0xfc>)
 8000c2e:	f043 0304 	orr.w	r3, r3, #4
 8000c32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c36:	4b35      	ldr	r3, [pc, #212]	@ (8000d0c <MX_GPIO_Init+0xfc>)
 8000c38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c3c:	f003 0304 	and.w	r3, r3, #4
 8000c40:	613b      	str	r3, [r7, #16]
 8000c42:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c44:	4b31      	ldr	r3, [pc, #196]	@ (8000d0c <MX_GPIO_Init+0xfc>)
 8000c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4a:	4a30      	ldr	r2, [pc, #192]	@ (8000d0c <MX_GPIO_Init+0xfc>)
 8000c4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c54:	4b2d      	ldr	r3, [pc, #180]	@ (8000d0c <MX_GPIO_Init+0xfc>)
 8000c56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c62:	4b2a      	ldr	r3, [pc, #168]	@ (8000d0c <MX_GPIO_Init+0xfc>)
 8000c64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c68:	4a28      	ldr	r2, [pc, #160]	@ (8000d0c <MX_GPIO_Init+0xfc>)
 8000c6a:	f043 0302 	orr.w	r3, r3, #2
 8000c6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c72:	4b26      	ldr	r3, [pc, #152]	@ (8000d0c <MX_GPIO_Init+0xfc>)
 8000c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c78:	f003 0302 	and.w	r3, r3, #2
 8000c7c:	60bb      	str	r3, [r7, #8]
 8000c7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c80:	4b22      	ldr	r3, [pc, #136]	@ (8000d0c <MX_GPIO_Init+0xfc>)
 8000c82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c86:	4a21      	ldr	r2, [pc, #132]	@ (8000d0c <MX_GPIO_Init+0xfc>)
 8000c88:	f043 0308 	orr.w	r3, r3, #8
 8000c8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c90:	4b1e      	ldr	r3, [pc, #120]	@ (8000d0c <MX_GPIO_Init+0xfc>)
 8000c92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c96:	f003 0308 	and.w	r3, r3, #8
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000ca4:	481a      	ldr	r0, [pc, #104]	@ (8000d10 <MX_GPIO_Init+0x100>)
 8000ca6:	f000 ff83 	bl	8001bb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000caa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4815      	ldr	r0, [pc, #84]	@ (8000d14 <MX_GPIO_Init+0x104>)
 8000cc0:	f000 fdc6 	bl	8001850 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7;
 8000cc4:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cd6:	f107 0314 	add.w	r3, r7, #20
 8000cda:	4619      	mov	r1, r3
 8000cdc:	480c      	ldr	r0, [pc, #48]	@ (8000d10 <MX_GPIO_Init+0x100>)
 8000cde:	f000 fdb7 	bl	8001850 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ce2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ce6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	2300      	movs	r3, #0
 8000cee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000cf4:	2307      	movs	r3, #7
 8000cf6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cf8:	f107 0314 	add.w	r3, r7, #20
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4806      	ldr	r0, [pc, #24]	@ (8000d18 <MX_GPIO_Init+0x108>)
 8000d00:	f000 fda6 	bl	8001850 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d04:	bf00      	nop
 8000d06:	3728      	adds	r7, #40	@ 0x28
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	58024400 	.word	0x58024400
 8000d10:	58020400 	.word	0x58020400
 8000d14:	58020800 	.word	0x58020800
 8000d18:	58020c00 	.word	0x58020c00

08000d1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d20:	b672      	cpsid	i
}
 8000d22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d24:	bf00      	nop
 8000d26:	e7fd      	b.n	8000d24 <Error_Handler+0x8>

08000d28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d58 <HAL_MspInit+0x30>)
 8000d30:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d34:	4a08      	ldr	r2, [pc, #32]	@ (8000d58 <HAL_MspInit+0x30>)
 8000d36:	f043 0302 	orr.w	r3, r3, #2
 8000d3a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d3e:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <HAL_MspInit+0x30>)
 8000d40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d44:	f003 0302 	and.w	r3, r3, #2
 8000d48:	607b      	str	r3, [r7, #4]
 8000d4a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d4c:	bf00      	nop
 8000d4e:	370c      	adds	r7, #12
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr
 8000d58:	58024400 	.word	0x58024400

08000d5c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b090      	sub	sp, #64	@ 0x40
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2b0f      	cmp	r3, #15
 8000d68:	d827      	bhi.n	8000dba <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	6879      	ldr	r1, [r7, #4]
 8000d6e:	2036      	movs	r0, #54	@ 0x36
 8000d70:	f000 fd12 	bl	8001798 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d74:	2036      	movs	r0, #54	@ 0x36
 8000d76:	f000 fd29 	bl	80017cc <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8000d7a:	4a29      	ldr	r2, [pc, #164]	@ (8000e20 <HAL_InitTick+0xc4>)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d80:	4b28      	ldr	r3, [pc, #160]	@ (8000e24 <HAL_InitTick+0xc8>)
 8000d82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d86:	4a27      	ldr	r2, [pc, #156]	@ (8000e24 <HAL_InitTick+0xc8>)
 8000d88:	f043 0310 	orr.w	r3, r3, #16
 8000d8c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000d90:	4b24      	ldr	r3, [pc, #144]	@ (8000e24 <HAL_InitTick+0xc8>)
 8000d92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d96:	f003 0310 	and.w	r3, r3, #16
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d9e:	f107 0210 	add.w	r2, r7, #16
 8000da2:	f107 0314 	add.w	r3, r7, #20
 8000da6:	4611      	mov	r1, r2
 8000da8:	4618      	mov	r0, r3
 8000daa:	f001 ff55 	bl	8002c58 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000db0:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d106      	bne.n	8000dc6 <HAL_InitTick+0x6a>
 8000db8:	e001      	b.n	8000dbe <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e02b      	b.n	8000e16 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000dbe:	f001 ff1f 	bl	8002c00 <HAL_RCC_GetPCLK1Freq>
 8000dc2:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8000dc4:	e004      	b.n	8000dd0 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000dc6:	f001 ff1b 	bl	8002c00 <HAL_RCC_GetPCLK1Freq>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	005b      	lsls	r3, r3, #1
 8000dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000dd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000dd2:	4a15      	ldr	r2, [pc, #84]	@ (8000e28 <HAL_InitTick+0xcc>)
 8000dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8000dd8:	0c9b      	lsrs	r3, r3, #18
 8000dda:	3b01      	subs	r3, #1
 8000ddc:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000dde:	4b13      	ldr	r3, [pc, #76]	@ (8000e2c <HAL_InitTick+0xd0>)
 8000de0:	4a13      	ldr	r2, [pc, #76]	@ (8000e30 <HAL_InitTick+0xd4>)
 8000de2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000de4:	4b11      	ldr	r3, [pc, #68]	@ (8000e2c <HAL_InitTick+0xd0>)
 8000de6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000dea:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000dec:	4a0f      	ldr	r2, [pc, #60]	@ (8000e2c <HAL_InitTick+0xd0>)
 8000dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000df0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000df2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e2c <HAL_InitTick+0xd0>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e2c <HAL_InitTick+0xd0>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000dfe:	480b      	ldr	r0, [pc, #44]	@ (8000e2c <HAL_InitTick+0xd0>)
 8000e00:	f002 fa2a 	bl	8003258 <HAL_TIM_Base_Init>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d104      	bne.n	8000e14 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000e0a:	4808      	ldr	r0, [pc, #32]	@ (8000e2c <HAL_InitTick+0xd0>)
 8000e0c:	f002 fa86 	bl	800331c <HAL_TIM_Base_Start_IT>
 8000e10:	4603      	mov	r3, r0
 8000e12:	e000      	b.n	8000e16 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000e14:	2301      	movs	r3, #1
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3740      	adds	r7, #64	@ 0x40
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	24000024 	.word	0x24000024
 8000e24:	58024400 	.word	0x58024400
 8000e28:	431bde83 	.word	0x431bde83
 8000e2c:	24010cfc 	.word	0x24010cfc
 8000e30:	40001000 	.word	0x40001000

08000e34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <NMI_Handler+0x4>

08000e3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <HardFault_Handler+0x4>

08000e44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <MemManage_Handler+0x4>

08000e4c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e50:	bf00      	nop
 8000e52:	e7fd      	b.n	8000e50 <BusFault_Handler+0x4>

08000e54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <UsageFault_Handler+0x4>

08000e5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e60:	bf00      	nop
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE END EXTI15_10_IRQn 0 */
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e6e:	bf00      	nop
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0

  /* USER CODE END TIM6_DAC_IRQn 0 */
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr

08000e86 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b086      	sub	sp, #24
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	60f8      	str	r0, [r7, #12]
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e92:	2300      	movs	r3, #0
 8000e94:	617b      	str	r3, [r7, #20]
 8000e96:	e00a      	b.n	8000eae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e98:	f3af 8000 	nop.w
 8000e9c:	4601      	mov	r1, r0
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	1c5a      	adds	r2, r3, #1
 8000ea2:	60ba      	str	r2, [r7, #8]
 8000ea4:	b2ca      	uxtb	r2, r1
 8000ea6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	617b      	str	r3, [r7, #20]
 8000eae:	697a      	ldr	r2, [r7, #20]
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	dbf0      	blt.n	8000e98 <_read+0x12>
  }

  return len;
 8000eb6:	687b      	ldr	r3, [r7, #4]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	3718      	adds	r7, #24
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b086      	sub	sp, #24
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	60f8      	str	r0, [r7, #12]
 8000ec8:	60b9      	str	r1, [r7, #8]
 8000eca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]
 8000ed0:	e009      	b.n	8000ee6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	1c5a      	adds	r2, r3, #1
 8000ed6:	60ba      	str	r2, [r7, #8]
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f000 fab0 	bl	8001440 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	617b      	str	r3, [r7, #20]
 8000ee6:	697a      	ldr	r2, [r7, #20]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	429a      	cmp	r2, r3
 8000eec:	dbf1      	blt.n	8000ed2 <_write+0x12>
  }
  return len;
 8000eee:	687b      	ldr	r3, [r7, #4]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3718      	adds	r7, #24
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <_close>:

int _close(int file)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f20:	605a      	str	r2, [r3, #4]
  return 0;
 8000f22:	2300      	movs	r3, #0
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <_isatty>:

int _isatty(int file)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f38:	2301      	movs	r3, #1
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f46:	b480      	push	{r7}
 8000f48:	b085      	sub	sp, #20
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	60f8      	str	r0, [r7, #12]
 8000f4e:	60b9      	str	r1, [r7, #8]
 8000f50:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f52:	2300      	movs	r3, #0
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3714      	adds	r7, #20
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f68:	4a14      	ldr	r2, [pc, #80]	@ (8000fbc <_sbrk+0x5c>)
 8000f6a:	4b15      	ldr	r3, [pc, #84]	@ (8000fc0 <_sbrk+0x60>)
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f74:	4b13      	ldr	r3, [pc, #76]	@ (8000fc4 <_sbrk+0x64>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d102      	bne.n	8000f82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f7c:	4b11      	ldr	r3, [pc, #68]	@ (8000fc4 <_sbrk+0x64>)
 8000f7e:	4a12      	ldr	r2, [pc, #72]	@ (8000fc8 <_sbrk+0x68>)
 8000f80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f82:	4b10      	ldr	r3, [pc, #64]	@ (8000fc4 <_sbrk+0x64>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4413      	add	r3, r2
 8000f8a:	693a      	ldr	r2, [r7, #16]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d207      	bcs.n	8000fa0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f90:	f005 ff0c 	bl	8006dac <__errno>
 8000f94:	4603      	mov	r3, r0
 8000f96:	220c      	movs	r2, #12
 8000f98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f9e:	e009      	b.n	8000fb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fa0:	4b08      	ldr	r3, [pc, #32]	@ (8000fc4 <_sbrk+0x64>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fa6:	4b07      	ldr	r3, [pc, #28]	@ (8000fc4 <_sbrk+0x64>)
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4413      	add	r3, r2
 8000fae:	4a05      	ldr	r2, [pc, #20]	@ (8000fc4 <_sbrk+0x64>)
 8000fb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3718      	adds	r7, #24
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	24080000 	.word	0x24080000
 8000fc0:	00000400 	.word	0x00000400
 8000fc4:	24010d48 	.word	0x24010d48
 8000fc8:	240115a8 	.word	0x240115a8

08000fcc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fd0:	4b43      	ldr	r3, [pc, #268]	@ (80010e0 <SystemInit+0x114>)
 8000fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fd6:	4a42      	ldr	r2, [pc, #264]	@ (80010e0 <SystemInit+0x114>)
 8000fd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fdc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000fe0:	4b40      	ldr	r3, [pc, #256]	@ (80010e4 <SystemInit+0x118>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f003 030f 	and.w	r3, r3, #15
 8000fe8:	2b06      	cmp	r3, #6
 8000fea:	d807      	bhi.n	8000ffc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fec:	4b3d      	ldr	r3, [pc, #244]	@ (80010e4 <SystemInit+0x118>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f023 030f 	bic.w	r3, r3, #15
 8000ff4:	4a3b      	ldr	r2, [pc, #236]	@ (80010e4 <SystemInit+0x118>)
 8000ff6:	f043 0307 	orr.w	r3, r3, #7
 8000ffa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ffc:	4b3a      	ldr	r3, [pc, #232]	@ (80010e8 <SystemInit+0x11c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a39      	ldr	r2, [pc, #228]	@ (80010e8 <SystemInit+0x11c>)
 8001002:	f043 0301 	orr.w	r3, r3, #1
 8001006:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001008:	4b37      	ldr	r3, [pc, #220]	@ (80010e8 <SystemInit+0x11c>)
 800100a:	2200      	movs	r2, #0
 800100c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800100e:	4b36      	ldr	r3, [pc, #216]	@ (80010e8 <SystemInit+0x11c>)
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	4935      	ldr	r1, [pc, #212]	@ (80010e8 <SystemInit+0x11c>)
 8001014:	4b35      	ldr	r3, [pc, #212]	@ (80010ec <SystemInit+0x120>)
 8001016:	4013      	ands	r3, r2
 8001018:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800101a:	4b32      	ldr	r3, [pc, #200]	@ (80010e4 <SystemInit+0x118>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f003 0308 	and.w	r3, r3, #8
 8001022:	2b00      	cmp	r3, #0
 8001024:	d007      	beq.n	8001036 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001026:	4b2f      	ldr	r3, [pc, #188]	@ (80010e4 <SystemInit+0x118>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f023 030f 	bic.w	r3, r3, #15
 800102e:	4a2d      	ldr	r2, [pc, #180]	@ (80010e4 <SystemInit+0x118>)
 8001030:	f043 0307 	orr.w	r3, r3, #7
 8001034:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001036:	4b2c      	ldr	r3, [pc, #176]	@ (80010e8 <SystemInit+0x11c>)
 8001038:	2200      	movs	r2, #0
 800103a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800103c:	4b2a      	ldr	r3, [pc, #168]	@ (80010e8 <SystemInit+0x11c>)
 800103e:	2200      	movs	r2, #0
 8001040:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001042:	4b29      	ldr	r3, [pc, #164]	@ (80010e8 <SystemInit+0x11c>)
 8001044:	2200      	movs	r2, #0
 8001046:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001048:	4b27      	ldr	r3, [pc, #156]	@ (80010e8 <SystemInit+0x11c>)
 800104a:	4a29      	ldr	r2, [pc, #164]	@ (80010f0 <SystemInit+0x124>)
 800104c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800104e:	4b26      	ldr	r3, [pc, #152]	@ (80010e8 <SystemInit+0x11c>)
 8001050:	4a28      	ldr	r2, [pc, #160]	@ (80010f4 <SystemInit+0x128>)
 8001052:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001054:	4b24      	ldr	r3, [pc, #144]	@ (80010e8 <SystemInit+0x11c>)
 8001056:	4a28      	ldr	r2, [pc, #160]	@ (80010f8 <SystemInit+0x12c>)
 8001058:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800105a:	4b23      	ldr	r3, [pc, #140]	@ (80010e8 <SystemInit+0x11c>)
 800105c:	2200      	movs	r2, #0
 800105e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001060:	4b21      	ldr	r3, [pc, #132]	@ (80010e8 <SystemInit+0x11c>)
 8001062:	4a25      	ldr	r2, [pc, #148]	@ (80010f8 <SystemInit+0x12c>)
 8001064:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001066:	4b20      	ldr	r3, [pc, #128]	@ (80010e8 <SystemInit+0x11c>)
 8001068:	2200      	movs	r2, #0
 800106a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800106c:	4b1e      	ldr	r3, [pc, #120]	@ (80010e8 <SystemInit+0x11c>)
 800106e:	4a22      	ldr	r2, [pc, #136]	@ (80010f8 <SystemInit+0x12c>)
 8001070:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001072:	4b1d      	ldr	r3, [pc, #116]	@ (80010e8 <SystemInit+0x11c>)
 8001074:	2200      	movs	r2, #0
 8001076:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001078:	4b1b      	ldr	r3, [pc, #108]	@ (80010e8 <SystemInit+0x11c>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a1a      	ldr	r2, [pc, #104]	@ (80010e8 <SystemInit+0x11c>)
 800107e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001082:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001084:	4b18      	ldr	r3, [pc, #96]	@ (80010e8 <SystemInit+0x11c>)
 8001086:	2200      	movs	r2, #0
 8001088:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800108a:	4b1c      	ldr	r3, [pc, #112]	@ (80010fc <SystemInit+0x130>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	4b1c      	ldr	r3, [pc, #112]	@ (8001100 <SystemInit+0x134>)
 8001090:	4013      	ands	r3, r2
 8001092:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001096:	d202      	bcs.n	800109e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001098:	4b1a      	ldr	r3, [pc, #104]	@ (8001104 <SystemInit+0x138>)
 800109a:	2201      	movs	r2, #1
 800109c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800109e:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <SystemInit+0x11c>)
 80010a0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80010a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d113      	bne.n	80010d4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80010ac:	4b0e      	ldr	r3, [pc, #56]	@ (80010e8 <SystemInit+0x11c>)
 80010ae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80010b2:	4a0d      	ldr	r2, [pc, #52]	@ (80010e8 <SystemInit+0x11c>)
 80010b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010b8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80010bc:	4b12      	ldr	r3, [pc, #72]	@ (8001108 <SystemInit+0x13c>)
 80010be:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80010c2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80010c4:	4b08      	ldr	r3, [pc, #32]	@ (80010e8 <SystemInit+0x11c>)
 80010c6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80010ca:	4a07      	ldr	r2, [pc, #28]	@ (80010e8 <SystemInit+0x11c>)
 80010cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80010d0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	e000ed00 	.word	0xe000ed00
 80010e4:	52002000 	.word	0x52002000
 80010e8:	58024400 	.word	0x58024400
 80010ec:	eaf6ed7f 	.word	0xeaf6ed7f
 80010f0:	02020200 	.word	0x02020200
 80010f4:	01ff0000 	.word	0x01ff0000
 80010f8:	01010280 	.word	0x01010280
 80010fc:	5c001000 	.word	0x5c001000
 8001100:	ffff0000 	.word	0xffff0000
 8001104:	51008108 	.word	0x51008108
 8001108:	52004000 	.word	0x52004000

0800110c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001110:	4b09      	ldr	r3, [pc, #36]	@ (8001138 <ExitRun0Mode+0x2c>)
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	4a08      	ldr	r2, [pc, #32]	@ (8001138 <ExitRun0Mode+0x2c>)
 8001116:	f043 0302 	orr.w	r3, r3, #2
 800111a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800111c:	bf00      	nop
 800111e:	4b06      	ldr	r3, [pc, #24]	@ (8001138 <ExitRun0Mode+0x2c>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d0f9      	beq.n	800111e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800112a:	bf00      	nop
 800112c:	bf00      	nop
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	58024800 	.word	0x58024800

0800113c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800113c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001178 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001140:	f7ff ffe4 	bl	800110c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001144:	f7ff ff42 	bl	8000fcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001148:	480c      	ldr	r0, [pc, #48]	@ (800117c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800114a:	490d      	ldr	r1, [pc, #52]	@ (8001180 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800114c:	4a0d      	ldr	r2, [pc, #52]	@ (8001184 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800114e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001150:	e002      	b.n	8001158 <LoopCopyDataInit>

08001152 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001152:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001154:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001156:	3304      	adds	r3, #4

08001158 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001158:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800115a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800115c:	d3f9      	bcc.n	8001152 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800115e:	4a0a      	ldr	r2, [pc, #40]	@ (8001188 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001160:	4c0a      	ldr	r4, [pc, #40]	@ (800118c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001162:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001164:	e001      	b.n	800116a <LoopFillZerobss>

08001166 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001166:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001168:	3204      	adds	r2, #4

0800116a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800116a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800116c:	d3fb      	bcc.n	8001166 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800116e:	f005 fe23 	bl	8006db8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001172:	f7ff fc9d 	bl	8000ab0 <main>
  bx  lr
 8001176:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001178:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800117c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001180:	2400008c 	.word	0x2400008c
  ldr r2, =_sidata
 8001184:	08007aa0 	.word	0x08007aa0
  ldr r2, =_sbss
 8001188:	2400008c 	.word	0x2400008c
  ldr r4, =_ebss
 800118c:	240115a8 	.word	0x240115a8

08001190 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001190:	e7fe      	b.n	8001190 <ADC3_IRQHandler>
	...

08001194 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b08c      	sub	sp, #48	@ 0x30
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800119e:	2300      	movs	r3, #0
 80011a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d009      	beq.n	80011bc <BSP_LED_Init+0x28>
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d006      	beq.n	80011bc <BSP_LED_Init+0x28>
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d003      	beq.n	80011bc <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80011b4:	f06f 0301 	mvn.w	r3, #1
 80011b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011ba:	e055      	b.n	8001268 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d10f      	bne.n	80011e2 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80011c2:	4b2c      	ldr	r3, [pc, #176]	@ (8001274 <BSP_LED_Init+0xe0>)
 80011c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011c8:	4a2a      	ldr	r2, [pc, #168]	@ (8001274 <BSP_LED_Init+0xe0>)
 80011ca:	f043 0302 	orr.w	r3, r3, #2
 80011ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011d2:	4b28      	ldr	r3, [pc, #160]	@ (8001274 <BSP_LED_Init+0xe0>)
 80011d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011d8:	f003 0302 	and.w	r3, r3, #2
 80011dc:	617b      	str	r3, [r7, #20]
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	e021      	b.n	8001226 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d10f      	bne.n	8001208 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80011e8:	4b22      	ldr	r3, [pc, #136]	@ (8001274 <BSP_LED_Init+0xe0>)
 80011ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011ee:	4a21      	ldr	r2, [pc, #132]	@ (8001274 <BSP_LED_Init+0xe0>)
 80011f0:	f043 0302 	orr.w	r3, r3, #2
 80011f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001274 <BSP_LED_Init+0xe0>)
 80011fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011fe:	f003 0302 	and.w	r3, r3, #2
 8001202:	613b      	str	r3, [r7, #16]
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	e00e      	b.n	8001226 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001208:	4b1a      	ldr	r3, [pc, #104]	@ (8001274 <BSP_LED_Init+0xe0>)
 800120a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800120e:	4a19      	ldr	r2, [pc, #100]	@ (8001274 <BSP_LED_Init+0xe0>)
 8001210:	f043 0302 	orr.w	r3, r3, #2
 8001214:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001218:	4b16      	ldr	r3, [pc, #88]	@ (8001274 <BSP_LED_Init+0xe0>)
 800121a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800121e:	f003 0302 	and.w	r3, r3, #2
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	4a13      	ldr	r2, [pc, #76]	@ (8001278 <BSP_LED_Init+0xe4>)
 800122a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800122e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001230:	2301      	movs	r3, #1
 8001232:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001238:	2303      	movs	r3, #3
 800123a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	4a0f      	ldr	r2, [pc, #60]	@ (800127c <BSP_LED_Init+0xe8>)
 8001240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001244:	f107 0218 	add.w	r2, r7, #24
 8001248:	4611      	mov	r1, r2
 800124a:	4618      	mov	r0, r3
 800124c:	f000 fb00 	bl	8001850 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	4a0a      	ldr	r2, [pc, #40]	@ (800127c <BSP_LED_Init+0xe8>)
 8001254:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	4a07      	ldr	r2, [pc, #28]	@ (8001278 <BSP_LED_Init+0xe4>)
 800125c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001260:	2200      	movs	r2, #0
 8001262:	4619      	mov	r1, r3
 8001264:	f000 fca4 	bl	8001bb0 <HAL_GPIO_WritePin>
  }

  return ret;
 8001268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800126a:	4618      	mov	r0, r3
 800126c:	3730      	adds	r7, #48	@ 0x30
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	58024400 	.word	0x58024400
 8001278:	08007a38 	.word	0x08007a38
 800127c:	2400000c 	.word	0x2400000c

08001280 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b088      	sub	sp, #32
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	460a      	mov	r2, r1
 800128a:	71fb      	strb	r3, [r7, #7]
 800128c:	4613      	mov	r3, r2
 800128e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001290:	4b2e      	ldr	r3, [pc, #184]	@ (800134c <BSP_PB_Init+0xcc>)
 8001292:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001296:	4a2d      	ldr	r2, [pc, #180]	@ (800134c <BSP_PB_Init+0xcc>)
 8001298:	f043 0304 	orr.w	r3, r3, #4
 800129c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012a0:	4b2a      	ldr	r3, [pc, #168]	@ (800134c <BSP_PB_Init+0xcc>)
 80012a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012a6:	f003 0304 	and.w	r3, r3, #4
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80012ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012b2:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80012b4:	2302      	movs	r3, #2
 80012b6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80012b8:	2302      	movs	r3, #2
 80012ba:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80012bc:	79bb      	ldrb	r3, [r7, #6]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d10c      	bne.n	80012dc <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80012c2:	2300      	movs	r3, #0
 80012c4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	4a21      	ldr	r2, [pc, #132]	@ (8001350 <BSP_PB_Init+0xd0>)
 80012ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ce:	f107 020c 	add.w	r2, r7, #12
 80012d2:	4611      	mov	r1, r2
 80012d4:	4618      	mov	r0, r3
 80012d6:	f000 fabb 	bl	8001850 <HAL_GPIO_Init>
 80012da:	e031      	b.n	8001340 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80012dc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012e0:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	4a1a      	ldr	r2, [pc, #104]	@ (8001350 <BSP_PB_Init+0xd0>)
 80012e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ea:	f107 020c 	add.w	r2, r7, #12
 80012ee:	4611      	mov	r1, r2
 80012f0:	4618      	mov	r0, r3
 80012f2:	f000 faad 	bl	8001850 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	4a16      	ldr	r2, [pc, #88]	@ (8001354 <BSP_PB_Init+0xd4>)
 80012fc:	441a      	add	r2, r3
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	4915      	ldr	r1, [pc, #84]	@ (8001358 <BSP_PB_Init+0xd8>)
 8001302:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001306:	4619      	mov	r1, r3
 8001308:	4610      	mov	r0, r2
 800130a:	f000 fa8c 	bl	8001826 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	00db      	lsls	r3, r3, #3
 8001312:	4a10      	ldr	r2, [pc, #64]	@ (8001354 <BSP_PB_Init+0xd4>)
 8001314:	1898      	adds	r0, r3, r2
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	4a10      	ldr	r2, [pc, #64]	@ (800135c <BSP_PB_Init+0xdc>)
 800131a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800131e:	461a      	mov	r2, r3
 8001320:	2100      	movs	r1, #0
 8001322:	f000 fa61 	bl	80017e8 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001326:	2028      	movs	r0, #40	@ 0x28
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	4a0d      	ldr	r2, [pc, #52]	@ (8001360 <BSP_PB_Init+0xe0>)
 800132c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001330:	2200      	movs	r2, #0
 8001332:	4619      	mov	r1, r3
 8001334:	f000 fa30 	bl	8001798 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001338:	2328      	movs	r3, #40	@ 0x28
 800133a:	4618      	mov	r0, r3
 800133c:	f000 fa46 	bl	80017cc <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001340:	2300      	movs	r3, #0
}
 8001342:	4618      	mov	r0, r3
 8001344:	3720      	adds	r7, #32
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	58024400 	.word	0x58024400
 8001350:	24000018 	.word	0x24000018
 8001354:	24010d4c 	.word	0x24010d4c
 8001358:	08007a40 	.word	0x08007a40
 800135c:	2400001c 	.word	0x2400001c
 8001360:	24000020 	.word	0x24000020

08001364 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 800136e:	bf00      	nop
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
	...

0800137c <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	6039      	str	r1, [r7, #0]
 8001386:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001388:	2300      	movs	r3, #0
 800138a:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 800138c:	79fb      	ldrb	r3, [r7, #7]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d003      	beq.n	800139a <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001392:	f06f 0301 	mvn.w	r3, #1
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	e018      	b.n	80013cc <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	2294      	movs	r2, #148	@ 0x94
 800139e:	fb02 f303 	mul.w	r3, r2, r3
 80013a2:	4a0d      	ldr	r2, [pc, #52]	@ (80013d8 <BSP_COM_Init+0x5c>)
 80013a4:	4413      	add	r3, r2
 80013a6:	4618      	mov	r0, r3
 80013a8:	f000 f86e 	bl	8001488 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80013ac:	79fb      	ldrb	r3, [r7, #7]
 80013ae:	2294      	movs	r2, #148	@ 0x94
 80013b0:	fb02 f303 	mul.w	r3, r2, r3
 80013b4:	4a08      	ldr	r2, [pc, #32]	@ (80013d8 <BSP_COM_Init+0x5c>)
 80013b6:	4413      	add	r3, r2
 80013b8:	6839      	ldr	r1, [r7, #0]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f000 f80e 	bl	80013dc <MX_USART3_Init>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d002      	beq.n	80013cc <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80013c6:	f06f 0303 	mvn.w	r3, #3
 80013ca:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80013cc:	68fb      	ldr	r3, [r7, #12]
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	24010d54 	.word	0x24010d54

080013dc <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80013e6:	4b15      	ldr	r3, [pc, #84]	@ (800143c <MX_USART3_Init+0x60>)
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	220c      	movs	r2, #12
 80013fa:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	895b      	ldrh	r3, [r3, #10]
 8001400:	461a      	mov	r2, r3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685a      	ldr	r2, [r3, #4]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	891b      	ldrh	r3, [r3, #8]
 8001412:	461a      	mov	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	899b      	ldrh	r3, [r3, #12]
 800141c:	461a      	mov	r2, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001428:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f002 f88e 	bl	800354c <HAL_UART_Init>
 8001430:	4603      	mov	r3, r0
}
 8001432:	4618      	mov	r0, r3
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	24000008 	.word	0x24000008

08001440 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8001448:	4b09      	ldr	r3, [pc, #36]	@ (8001470 <__io_putchar+0x30>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	461a      	mov	r2, r3
 800144e:	2394      	movs	r3, #148	@ 0x94
 8001450:	fb02 f303 	mul.w	r3, r2, r3
 8001454:	4a07      	ldr	r2, [pc, #28]	@ (8001474 <__io_putchar+0x34>)
 8001456:	1898      	adds	r0, r3, r2
 8001458:	1d39      	adds	r1, r7, #4
 800145a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800145e:	2201      	movs	r2, #1
 8001460:	f002 f8ce 	bl	8003600 <HAL_UART_Transmit>
  return ch;
 8001464:	687b      	ldr	r3, [r7, #4]
}
 8001466:	4618      	mov	r0, r3
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	24010de8 	.word	0x24010de8
 8001474:	24010d54 	.word	0x24010d54

08001478 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800147c:	2000      	movs	r0, #0
 800147e:	f7ff ff71 	bl	8001364 <BSP_PB_Callback>
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
	...

08001488 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08a      	sub	sp, #40	@ 0x28
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001490:	4b27      	ldr	r3, [pc, #156]	@ (8001530 <COM1_MspInit+0xa8>)
 8001492:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001496:	4a26      	ldr	r2, [pc, #152]	@ (8001530 <COM1_MspInit+0xa8>)
 8001498:	f043 0308 	orr.w	r3, r3, #8
 800149c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014a0:	4b23      	ldr	r3, [pc, #140]	@ (8001530 <COM1_MspInit+0xa8>)
 80014a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014a6:	f003 0308 	and.w	r3, r3, #8
 80014aa:	613b      	str	r3, [r7, #16]
 80014ac:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80014ae:	4b20      	ldr	r3, [pc, #128]	@ (8001530 <COM1_MspInit+0xa8>)
 80014b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014b4:	4a1e      	ldr	r2, [pc, #120]	@ (8001530 <COM1_MspInit+0xa8>)
 80014b6:	f043 0308 	orr.w	r3, r3, #8
 80014ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014be:	4b1c      	ldr	r3, [pc, #112]	@ (8001530 <COM1_MspInit+0xa8>)
 80014c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014c4:	f003 0308 	and.w	r3, r3, #8
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80014cc:	4b18      	ldr	r3, [pc, #96]	@ (8001530 <COM1_MspInit+0xa8>)
 80014ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80014d2:	4a17      	ldr	r2, [pc, #92]	@ (8001530 <COM1_MspInit+0xa8>)
 80014d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014d8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80014dc:	4b14      	ldr	r3, [pc, #80]	@ (8001530 <COM1_MspInit+0xa8>)
 80014de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80014e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014e6:	60bb      	str	r3, [r7, #8]
 80014e8:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80014ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014ee:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80014f0:	2302      	movs	r3, #2
 80014f2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80014f4:	2302      	movs	r3, #2
 80014f6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80014f8:	2301      	movs	r3, #1
 80014fa:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80014fc:	2307      	movs	r3, #7
 80014fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	4619      	mov	r1, r3
 8001506:	480b      	ldr	r0, [pc, #44]	@ (8001534 <COM1_MspInit+0xac>)
 8001508:	f000 f9a2 	bl	8001850 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 800150c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001510:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001512:	2302      	movs	r3, #2
 8001514:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001516:	2307      	movs	r3, #7
 8001518:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800151a:	f107 0314 	add.w	r3, r7, #20
 800151e:	4619      	mov	r1, r3
 8001520:	4804      	ldr	r0, [pc, #16]	@ (8001534 <COM1_MspInit+0xac>)
 8001522:	f000 f995 	bl	8001850 <HAL_GPIO_Init>
}
 8001526:	bf00      	nop
 8001528:	3728      	adds	r7, #40	@ 0x28
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	58024400 	.word	0x58024400
 8001534:	58020c00 	.word	0x58020c00

08001538 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800153e:	2003      	movs	r0, #3
 8001540:	f000 f91f 	bl	8001782 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001544:	f001 f9b2 	bl	80028ac <HAL_RCC_GetSysClockFreq>
 8001548:	4602      	mov	r2, r0
 800154a:	4b15      	ldr	r3, [pc, #84]	@ (80015a0 <HAL_Init+0x68>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	0a1b      	lsrs	r3, r3, #8
 8001550:	f003 030f 	and.w	r3, r3, #15
 8001554:	4913      	ldr	r1, [pc, #76]	@ (80015a4 <HAL_Init+0x6c>)
 8001556:	5ccb      	ldrb	r3, [r1, r3]
 8001558:	f003 031f 	and.w	r3, r3, #31
 800155c:	fa22 f303 	lsr.w	r3, r2, r3
 8001560:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001562:	4b0f      	ldr	r3, [pc, #60]	@ (80015a0 <HAL_Init+0x68>)
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	f003 030f 	and.w	r3, r3, #15
 800156a:	4a0e      	ldr	r2, [pc, #56]	@ (80015a4 <HAL_Init+0x6c>)
 800156c:	5cd3      	ldrb	r3, [r2, r3]
 800156e:	f003 031f 	and.w	r3, r3, #31
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	fa22 f303 	lsr.w	r3, r2, r3
 8001578:	4a0b      	ldr	r2, [pc, #44]	@ (80015a8 <HAL_Init+0x70>)
 800157a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800157c:	4a0b      	ldr	r2, [pc, #44]	@ (80015ac <HAL_Init+0x74>)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001582:	200f      	movs	r0, #15
 8001584:	f7ff fbea 	bl	8000d5c <HAL_InitTick>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e002      	b.n	8001598 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001592:	f7ff fbc9 	bl	8000d28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001596:	2300      	movs	r3, #0
}
 8001598:	4618      	mov	r0, r3
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	58024400 	.word	0x58024400
 80015a4:	08007a28 	.word	0x08007a28
 80015a8:	24000004 	.word	0x24000004
 80015ac:	24000000 	.word	0x24000000

080015b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  return uwTick;
 80015b4:	4b03      	ldr	r3, [pc, #12]	@ (80015c4 <HAL_GetTick+0x14>)
 80015b6:	681b      	ldr	r3, [r3, #0]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	24010dec 	.word	0x24010dec

080015c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015d0:	f7ff ffee 	bl	80015b0 <HAL_GetTick>
 80015d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80015e0:	d005      	beq.n	80015ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015e2:	4b0a      	ldr	r3, [pc, #40]	@ (800160c <HAL_Delay+0x44>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	461a      	mov	r2, r3
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	4413      	add	r3, r2
 80015ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015ee:	bf00      	nop
 80015f0:	f7ff ffde 	bl	80015b0 <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	68fa      	ldr	r2, [r7, #12]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d8f7      	bhi.n	80015f0 <HAL_Delay+0x28>
  {
  }
}
 8001600:	bf00      	nop
 8001602:	bf00      	nop
 8001604:	3710      	adds	r7, #16
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	24000028 	.word	0x24000028

08001610 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001614:	4b03      	ldr	r3, [pc, #12]	@ (8001624 <HAL_GetREVID+0x14>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	0c1b      	lsrs	r3, r3, #16
}
 800161a:	4618      	mov	r0, r3
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	5c001000 	.word	0x5c001000

08001628 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	f003 0307 	and.w	r3, r3, #7
 8001636:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001638:	4b0b      	ldr	r3, [pc, #44]	@ (8001668 <__NVIC_SetPriorityGrouping+0x40>)
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800163e:	68ba      	ldr	r2, [r7, #8]
 8001640:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001644:	4013      	ands	r3, r2
 8001646:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001650:	4b06      	ldr	r3, [pc, #24]	@ (800166c <__NVIC_SetPriorityGrouping+0x44>)
 8001652:	4313      	orrs	r3, r2
 8001654:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001656:	4a04      	ldr	r2, [pc, #16]	@ (8001668 <__NVIC_SetPriorityGrouping+0x40>)
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	60d3      	str	r3, [r2, #12]
}
 800165c:	bf00      	nop
 800165e:	3714      	adds	r7, #20
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	e000ed00 	.word	0xe000ed00
 800166c:	05fa0000 	.word	0x05fa0000

08001670 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001674:	4b04      	ldr	r3, [pc, #16]	@ (8001688 <__NVIC_GetPriorityGrouping+0x18>)
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	0a1b      	lsrs	r3, r3, #8
 800167a:	f003 0307 	and.w	r3, r3, #7
}
 800167e:	4618      	mov	r0, r3
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	e000ed00 	.word	0xe000ed00

0800168c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001696:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800169a:	2b00      	cmp	r3, #0
 800169c:	db0b      	blt.n	80016b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800169e:	88fb      	ldrh	r3, [r7, #6]
 80016a0:	f003 021f 	and.w	r2, r3, #31
 80016a4:	4907      	ldr	r1, [pc, #28]	@ (80016c4 <__NVIC_EnableIRQ+0x38>)
 80016a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016aa:	095b      	lsrs	r3, r3, #5
 80016ac:	2001      	movs	r0, #1
 80016ae:	fa00 f202 	lsl.w	r2, r0, r2
 80016b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016b6:	bf00      	nop
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	e000e100 	.word	0xe000e100

080016c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	6039      	str	r1, [r7, #0]
 80016d2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80016d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	db0a      	blt.n	80016f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	b2da      	uxtb	r2, r3
 80016e0:	490c      	ldr	r1, [pc, #48]	@ (8001714 <__NVIC_SetPriority+0x4c>)
 80016e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016e6:	0112      	lsls	r2, r2, #4
 80016e8:	b2d2      	uxtb	r2, r2
 80016ea:	440b      	add	r3, r1
 80016ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016f0:	e00a      	b.n	8001708 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	b2da      	uxtb	r2, r3
 80016f6:	4908      	ldr	r1, [pc, #32]	@ (8001718 <__NVIC_SetPriority+0x50>)
 80016f8:	88fb      	ldrh	r3, [r7, #6]
 80016fa:	f003 030f 	and.w	r3, r3, #15
 80016fe:	3b04      	subs	r3, #4
 8001700:	0112      	lsls	r2, r2, #4
 8001702:	b2d2      	uxtb	r2, r2
 8001704:	440b      	add	r3, r1
 8001706:	761a      	strb	r2, [r3, #24]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	e000e100 	.word	0xe000e100
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800171c:	b480      	push	{r7}
 800171e:	b089      	sub	sp, #36	@ 0x24
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f003 0307 	and.w	r3, r3, #7
 800172e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	f1c3 0307 	rsb	r3, r3, #7
 8001736:	2b04      	cmp	r3, #4
 8001738:	bf28      	it	cs
 800173a:	2304      	movcs	r3, #4
 800173c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	3304      	adds	r3, #4
 8001742:	2b06      	cmp	r3, #6
 8001744:	d902      	bls.n	800174c <NVIC_EncodePriority+0x30>
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	3b03      	subs	r3, #3
 800174a:	e000      	b.n	800174e <NVIC_EncodePriority+0x32>
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001750:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	43da      	mvns	r2, r3
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	401a      	ands	r2, r3
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001764:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	fa01 f303 	lsl.w	r3, r1, r3
 800176e:	43d9      	mvns	r1, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001774:	4313      	orrs	r3, r2
         );
}
 8001776:	4618      	mov	r0, r3
 8001778:	3724      	adds	r7, #36	@ 0x24
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr

08001782 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f7ff ff4c 	bl	8001628 <__NVIC_SetPriorityGrouping>
}
 8001790:	bf00      	nop
 8001792:	3708      	adds	r7, #8
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	607a      	str	r2, [r7, #4]
 80017a4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017a6:	f7ff ff63 	bl	8001670 <__NVIC_GetPriorityGrouping>
 80017aa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	68b9      	ldr	r1, [r7, #8]
 80017b0:	6978      	ldr	r0, [r7, #20]
 80017b2:	f7ff ffb3 	bl	800171c <NVIC_EncodePriority>
 80017b6:	4602      	mov	r2, r0
 80017b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017bc:	4611      	mov	r1, r2
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff ff82 	bl	80016c8 <__NVIC_SetPriority>
}
 80017c4:	bf00      	nop
 80017c6:	3718      	adds	r7, #24
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff ff56 	bl	800168c <__NVIC_EnableIRQ>
}
 80017e0:	bf00      	nop
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80017e8:	b480      	push	{r7}
 80017ea:	b087      	sub	sp, #28
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	460b      	mov	r3, r1
 80017f2:	607a      	str	r2, [r7, #4]
 80017f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80017f6:	2300      	movs	r3, #0
 80017f8:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d101      	bne.n	8001804 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e00a      	b.n	800181a <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8001804:	7afb      	ldrb	r3, [r7, #11]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d103      	bne.n	8001812 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	687a      	ldr	r2, [r7, #4]
 800180e:	605a      	str	r2, [r3, #4]
      break;
 8001810:	e002      	b.n	8001818 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	75fb      	strb	r3, [r7, #23]
      break;
 8001816:	bf00      	nop
  }

  return status;
 8001818:	7dfb      	ldrb	r3, [r7, #23]
}
 800181a:	4618      	mov	r0, r3
 800181c:	371c      	adds	r7, #28
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr

08001826 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001826:	b480      	push	{r7}
 8001828:	b083      	sub	sp, #12
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
 800182e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d101      	bne.n	800183a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e003      	b.n	8001842 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	683a      	ldr	r2, [r7, #0]
 800183e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001840:	2300      	movs	r3, #0
  }
}
 8001842:	4618      	mov	r0, r3
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
	...

08001850 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001850:	b480      	push	{r7}
 8001852:	b089      	sub	sp, #36	@ 0x24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800185a:	2300      	movs	r3, #0
 800185c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800185e:	4b89      	ldr	r3, [pc, #548]	@ (8001a84 <HAL_GPIO_Init+0x234>)
 8001860:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001862:	e194      	b.n	8001b8e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	2101      	movs	r1, #1
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	fa01 f303 	lsl.w	r3, r1, r3
 8001870:	4013      	ands	r3, r2
 8001872:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	2b00      	cmp	r3, #0
 8001878:	f000 8186 	beq.w	8001b88 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f003 0303 	and.w	r3, r3, #3
 8001884:	2b01      	cmp	r3, #1
 8001886:	d005      	beq.n	8001894 <HAL_GPIO_Init+0x44>
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f003 0303 	and.w	r3, r3, #3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d130      	bne.n	80018f6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	2203      	movs	r2, #3
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	43db      	mvns	r3, r3
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4013      	ands	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	68da      	ldr	r2, [r3, #12]
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018ca:	2201      	movs	r2, #1
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43db      	mvns	r3, r3
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	4013      	ands	r3, r2
 80018d8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	091b      	lsrs	r3, r3, #4
 80018e0:	f003 0201 	and.w	r2, r3, #1
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	69ba      	ldr	r2, [r7, #24]
 80018f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f003 0303 	and.w	r3, r3, #3
 80018fe:	2b03      	cmp	r3, #3
 8001900:	d017      	beq.n	8001932 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	005b      	lsls	r3, r3, #1
 800190c:	2203      	movs	r2, #3
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	43db      	mvns	r3, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4013      	ands	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	689a      	ldr	r2, [r3, #8]
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	fa02 f303 	lsl.w	r3, r2, r3
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	4313      	orrs	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f003 0303 	and.w	r3, r3, #3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d123      	bne.n	8001986 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	08da      	lsrs	r2, r3, #3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	3208      	adds	r2, #8
 8001946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800194a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	f003 0307 	and.w	r3, r3, #7
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	220f      	movs	r2, #15
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	43db      	mvns	r3, r3
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	4013      	ands	r3, r2
 8001960:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	691a      	ldr	r2, [r3, #16]
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	f003 0307 	and.w	r3, r3, #7
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	fa02 f303 	lsl.w	r3, r2, r3
 8001972:	69ba      	ldr	r2, [r7, #24]
 8001974:	4313      	orrs	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	08da      	lsrs	r2, r3, #3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	3208      	adds	r2, #8
 8001980:	69b9      	ldr	r1, [r7, #24]
 8001982:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	2203      	movs	r2, #3
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	43db      	mvns	r3, r3
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4013      	ands	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f003 0203 	and.w	r2, r3, #3
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	69ba      	ldr	r2, [r7, #24]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	f000 80e0 	beq.w	8001b88 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c8:	4b2f      	ldr	r3, [pc, #188]	@ (8001a88 <HAL_GPIO_Init+0x238>)
 80019ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019ce:	4a2e      	ldr	r2, [pc, #184]	@ (8001a88 <HAL_GPIO_Init+0x238>)
 80019d0:	f043 0302 	orr.w	r3, r3, #2
 80019d4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80019d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001a88 <HAL_GPIO_Init+0x238>)
 80019da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019de:	f003 0302 	and.w	r3, r3, #2
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019e6:	4a29      	ldr	r2, [pc, #164]	@ (8001a8c <HAL_GPIO_Init+0x23c>)
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	089b      	lsrs	r3, r3, #2
 80019ec:	3302      	adds	r3, #2
 80019ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	f003 0303 	and.w	r3, r3, #3
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	220f      	movs	r2, #15
 80019fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001a02:	43db      	mvns	r3, r3
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	4013      	ands	r3, r2
 8001a08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a20      	ldr	r2, [pc, #128]	@ (8001a90 <HAL_GPIO_Init+0x240>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d052      	beq.n	8001ab8 <HAL_GPIO_Init+0x268>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a1f      	ldr	r2, [pc, #124]	@ (8001a94 <HAL_GPIO_Init+0x244>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d031      	beq.n	8001a7e <HAL_GPIO_Init+0x22e>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4a1e      	ldr	r2, [pc, #120]	@ (8001a98 <HAL_GPIO_Init+0x248>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d02b      	beq.n	8001a7a <HAL_GPIO_Init+0x22a>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4a1d      	ldr	r2, [pc, #116]	@ (8001a9c <HAL_GPIO_Init+0x24c>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d025      	beq.n	8001a76 <HAL_GPIO_Init+0x226>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8001aa0 <HAL_GPIO_Init+0x250>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d01f      	beq.n	8001a72 <HAL_GPIO_Init+0x222>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a1b      	ldr	r2, [pc, #108]	@ (8001aa4 <HAL_GPIO_Init+0x254>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d019      	beq.n	8001a6e <HAL_GPIO_Init+0x21e>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a1a      	ldr	r2, [pc, #104]	@ (8001aa8 <HAL_GPIO_Init+0x258>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d013      	beq.n	8001a6a <HAL_GPIO_Init+0x21a>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a19      	ldr	r2, [pc, #100]	@ (8001aac <HAL_GPIO_Init+0x25c>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d00d      	beq.n	8001a66 <HAL_GPIO_Init+0x216>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a18      	ldr	r2, [pc, #96]	@ (8001ab0 <HAL_GPIO_Init+0x260>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d007      	beq.n	8001a62 <HAL_GPIO_Init+0x212>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a17      	ldr	r2, [pc, #92]	@ (8001ab4 <HAL_GPIO_Init+0x264>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d101      	bne.n	8001a5e <HAL_GPIO_Init+0x20e>
 8001a5a:	2309      	movs	r3, #9
 8001a5c:	e02d      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a5e:	230a      	movs	r3, #10
 8001a60:	e02b      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a62:	2308      	movs	r3, #8
 8001a64:	e029      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a66:	2307      	movs	r3, #7
 8001a68:	e027      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a6a:	2306      	movs	r3, #6
 8001a6c:	e025      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a6e:	2305      	movs	r3, #5
 8001a70:	e023      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a72:	2304      	movs	r3, #4
 8001a74:	e021      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a76:	2303      	movs	r3, #3
 8001a78:	e01f      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	e01d      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e01b      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a82:	bf00      	nop
 8001a84:	58000080 	.word	0x58000080
 8001a88:	58024400 	.word	0x58024400
 8001a8c:	58000400 	.word	0x58000400
 8001a90:	58020000 	.word	0x58020000
 8001a94:	58020400 	.word	0x58020400
 8001a98:	58020800 	.word	0x58020800
 8001a9c:	58020c00 	.word	0x58020c00
 8001aa0:	58021000 	.word	0x58021000
 8001aa4:	58021400 	.word	0x58021400
 8001aa8:	58021800 	.word	0x58021800
 8001aac:	58021c00 	.word	0x58021c00
 8001ab0:	58022000 	.word	0x58022000
 8001ab4:	58022400 	.word	0x58022400
 8001ab8:	2300      	movs	r3, #0
 8001aba:	69fa      	ldr	r2, [r7, #28]
 8001abc:	f002 0203 	and.w	r2, r2, #3
 8001ac0:	0092      	lsls	r2, r2, #2
 8001ac2:	4093      	lsls	r3, r2
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001aca:	4938      	ldr	r1, [pc, #224]	@ (8001bac <HAL_GPIO_Init+0x35c>)
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	089b      	lsrs	r3, r3, #2
 8001ad0:	3302      	adds	r3, #2
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ad8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d003      	beq.n	8001afe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001afe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001b06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	43db      	mvns	r3, r3
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	4013      	ands	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d003      	beq.n	8001b2c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001b2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	43db      	mvns	r3, r3
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	4013      	ands	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d003      	beq.n	8001b58 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	43db      	mvns	r3, r3
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d003      	beq.n	8001b82 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	fa22 f303 	lsr.w	r3, r2, r3
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	f47f ae63 	bne.w	8001864 <HAL_GPIO_Init+0x14>
  }
}
 8001b9e:	bf00      	nop
 8001ba0:	bf00      	nop
 8001ba2:	3724      	adds	r7, #36	@ 0x24
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	58000400 	.word	0x58000400

08001bb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	460b      	mov	r3, r1
 8001bba:	807b      	strh	r3, [r7, #2]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bc0:	787b      	ldrb	r3, [r7, #1]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d003      	beq.n	8001bce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bc6:	887a      	ldrh	r2, [r7, #2]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001bcc:	e003      	b.n	8001bd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001bce:	887b      	ldrh	r3, [r7, #2]
 8001bd0:	041a      	lsls	r2, r3, #16
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	619a      	str	r2, [r3, #24]
}
 8001bd6:	bf00      	nop
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr

08001be2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001be2:	b480      	push	{r7}
 8001be4:	b085      	sub	sp, #20
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
 8001bea:	460b      	mov	r3, r1
 8001bec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	695b      	ldr	r3, [r3, #20]
 8001bf2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001bf4:	887a      	ldrh	r2, [r7, #2]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	041a      	lsls	r2, r3, #16
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	43d9      	mvns	r1, r3
 8001c00:	887b      	ldrh	r3, [r7, #2]
 8001c02:	400b      	ands	r3, r1
 8001c04:	431a      	orrs	r2, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	619a      	str	r2, [r3, #24]
}
 8001c0a:	bf00      	nop
 8001c0c:	3714      	adds	r7, #20
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
	...

08001c18 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001c20:	4b19      	ldr	r3, [pc, #100]	@ (8001c88 <HAL_PWREx_ConfigSupply+0x70>)
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	f003 0304 	and.w	r3, r3, #4
 8001c28:	2b04      	cmp	r3, #4
 8001c2a:	d00a      	beq.n	8001c42 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001c2c:	4b16      	ldr	r3, [pc, #88]	@ (8001c88 <HAL_PWREx_ConfigSupply+0x70>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	f003 0307 	and.w	r3, r3, #7
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d001      	beq.n	8001c3e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e01f      	b.n	8001c7e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	e01d      	b.n	8001c7e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001c42:	4b11      	ldr	r3, [pc, #68]	@ (8001c88 <HAL_PWREx_ConfigSupply+0x70>)
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	f023 0207 	bic.w	r2, r3, #7
 8001c4a:	490f      	ldr	r1, [pc, #60]	@ (8001c88 <HAL_PWREx_ConfigSupply+0x70>)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001c52:	f7ff fcad 	bl	80015b0 <HAL_GetTick>
 8001c56:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c58:	e009      	b.n	8001c6e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001c5a:	f7ff fca9 	bl	80015b0 <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c68:	d901      	bls.n	8001c6e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e007      	b.n	8001c7e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c6e:	4b06      	ldr	r3, [pc, #24]	@ (8001c88 <HAL_PWREx_ConfigSupply+0x70>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c7a:	d1ee      	bne.n	8001c5a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	58024800 	.word	0x58024800

08001c8c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08c      	sub	sp, #48	@ 0x30
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d102      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	f000 bc48 	b.w	8002530 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0301 	and.w	r3, r3, #1
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f000 8088 	beq.w	8001dbe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cae:	4b99      	ldr	r3, [pc, #612]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001cb8:	4b96      	ldr	r3, [pc, #600]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001cbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cc0:	2b10      	cmp	r3, #16
 8001cc2:	d007      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x48>
 8001cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cc6:	2b18      	cmp	r3, #24
 8001cc8:	d111      	bne.n	8001cee <HAL_RCC_OscConfig+0x62>
 8001cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ccc:	f003 0303 	and.w	r3, r3, #3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d10c      	bne.n	8001cee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cd4:	4b8f      	ldr	r3, [pc, #572]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d06d      	beq.n	8001dbc <HAL_RCC_OscConfig+0x130>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d169      	bne.n	8001dbc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	f000 bc21 	b.w	8002530 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cf6:	d106      	bne.n	8001d06 <HAL_RCC_OscConfig+0x7a>
 8001cf8:	4b86      	ldr	r3, [pc, #536]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a85      	ldr	r2, [pc, #532]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001cfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d02:	6013      	str	r3, [r2, #0]
 8001d04:	e02e      	b.n	8001d64 <HAL_RCC_OscConfig+0xd8>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d10c      	bne.n	8001d28 <HAL_RCC_OscConfig+0x9c>
 8001d0e:	4b81      	ldr	r3, [pc, #516]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a80      	ldr	r2, [pc, #512]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001d14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d18:	6013      	str	r3, [r2, #0]
 8001d1a:	4b7e      	ldr	r3, [pc, #504]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a7d      	ldr	r2, [pc, #500]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001d20:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d24:	6013      	str	r3, [r2, #0]
 8001d26:	e01d      	b.n	8001d64 <HAL_RCC_OscConfig+0xd8>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d30:	d10c      	bne.n	8001d4c <HAL_RCC_OscConfig+0xc0>
 8001d32:	4b78      	ldr	r3, [pc, #480]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a77      	ldr	r2, [pc, #476]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001d38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d3c:	6013      	str	r3, [r2, #0]
 8001d3e:	4b75      	ldr	r3, [pc, #468]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a74      	ldr	r2, [pc, #464]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001d44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d48:	6013      	str	r3, [r2, #0]
 8001d4a:	e00b      	b.n	8001d64 <HAL_RCC_OscConfig+0xd8>
 8001d4c:	4b71      	ldr	r3, [pc, #452]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a70      	ldr	r2, [pc, #448]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001d52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d56:	6013      	str	r3, [r2, #0]
 8001d58:	4b6e      	ldr	r3, [pc, #440]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a6d      	ldr	r2, [pc, #436]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001d5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d013      	beq.n	8001d94 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d6c:	f7ff fc20 	bl	80015b0 <HAL_GetTick>
 8001d70:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d72:	e008      	b.n	8001d86 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d74:	f7ff fc1c 	bl	80015b0 <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	2b64      	cmp	r3, #100	@ 0x64
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e3d4      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d86:	4b63      	ldr	r3, [pc, #396]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d0f0      	beq.n	8001d74 <HAL_RCC_OscConfig+0xe8>
 8001d92:	e014      	b.n	8001dbe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d94:	f7ff fc0c 	bl	80015b0 <HAL_GetTick>
 8001d98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d9c:	f7ff fc08 	bl	80015b0 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b64      	cmp	r3, #100	@ 0x64
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e3c0      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001dae:	4b59      	ldr	r3, [pc, #356]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1f0      	bne.n	8001d9c <HAL_RCC_OscConfig+0x110>
 8001dba:	e000      	b.n	8001dbe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	f000 80ca 	beq.w	8001f60 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dcc:	4b51      	ldr	r3, [pc, #324]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001dd4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001dd6:	4b4f      	ldr	r3, [pc, #316]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dda:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001ddc:	6a3b      	ldr	r3, [r7, #32]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d007      	beq.n	8001df2 <HAL_RCC_OscConfig+0x166>
 8001de2:	6a3b      	ldr	r3, [r7, #32]
 8001de4:	2b18      	cmp	r3, #24
 8001de6:	d156      	bne.n	8001e96 <HAL_RCC_OscConfig+0x20a>
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	f003 0303 	and.w	r3, r3, #3
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d151      	bne.n	8001e96 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001df2:	4b48      	ldr	r3, [pc, #288]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 0304 	and.w	r3, r3, #4
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d005      	beq.n	8001e0a <HAL_RCC_OscConfig+0x17e>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e392      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001e0a:	4b42      	ldr	r3, [pc, #264]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f023 0219 	bic.w	r2, r3, #25
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	493f      	ldr	r1, [pc, #252]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e1c:	f7ff fbc8 	bl	80015b0 <HAL_GetTick>
 8001e20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e22:	e008      	b.n	8001e36 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e24:	f7ff fbc4 	bl	80015b0 <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d901      	bls.n	8001e36 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e37c      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e36:	4b37      	ldr	r3, [pc, #220]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0304 	and.w	r3, r3, #4
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d0f0      	beq.n	8001e24 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e42:	f7ff fbe5 	bl	8001610 <HAL_GetREVID>
 8001e46:	4603      	mov	r3, r0
 8001e48:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d817      	bhi.n	8001e80 <HAL_RCC_OscConfig+0x1f4>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	2b40      	cmp	r3, #64	@ 0x40
 8001e56:	d108      	bne.n	8001e6a <HAL_RCC_OscConfig+0x1de>
 8001e58:	4b2e      	ldr	r3, [pc, #184]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001e60:	4a2c      	ldr	r2, [pc, #176]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001e62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e66:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e68:	e07a      	b.n	8001f60 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e6a:	4b2a      	ldr	r3, [pc, #168]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	031b      	lsls	r3, r3, #12
 8001e78:	4926      	ldr	r1, [pc, #152]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e7e:	e06f      	b.n	8001f60 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e80:	4b24      	ldr	r3, [pc, #144]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	691b      	ldr	r3, [r3, #16]
 8001e8c:	061b      	lsls	r3, r3, #24
 8001e8e:	4921      	ldr	r1, [pc, #132]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001e90:	4313      	orrs	r3, r2
 8001e92:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e94:	e064      	b.n	8001f60 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d047      	beq.n	8001f2e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001e9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f023 0219 	bic.w	r2, r3, #25
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	491a      	ldr	r1, [pc, #104]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb0:	f7ff fb7e 	bl	80015b0 <HAL_GetTick>
 8001eb4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eb8:	f7ff fb7a 	bl	80015b0 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e332      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001eca:	4b12      	ldr	r3, [pc, #72]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0304 	and.w	r3, r3, #4
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d0f0      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed6:	f7ff fb9b 	bl	8001610 <HAL_GetREVID>
 8001eda:	4603      	mov	r3, r0
 8001edc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d819      	bhi.n	8001f18 <HAL_RCC_OscConfig+0x28c>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	2b40      	cmp	r3, #64	@ 0x40
 8001eea:	d108      	bne.n	8001efe <HAL_RCC_OscConfig+0x272>
 8001eec:	4b09      	ldr	r3, [pc, #36]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001ef4:	4a07      	ldr	r2, [pc, #28]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001ef6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001efa:	6053      	str	r3, [r2, #4]
 8001efc:	e030      	b.n	8001f60 <HAL_RCC_OscConfig+0x2d4>
 8001efe:	4b05      	ldr	r3, [pc, #20]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	031b      	lsls	r3, r3, #12
 8001f0c:	4901      	ldr	r1, [pc, #4]	@ (8001f14 <HAL_RCC_OscConfig+0x288>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	604b      	str	r3, [r1, #4]
 8001f12:	e025      	b.n	8001f60 <HAL_RCC_OscConfig+0x2d4>
 8001f14:	58024400 	.word	0x58024400
 8001f18:	4b9a      	ldr	r3, [pc, #616]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	691b      	ldr	r3, [r3, #16]
 8001f24:	061b      	lsls	r3, r3, #24
 8001f26:	4997      	ldr	r1, [pc, #604]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	604b      	str	r3, [r1, #4]
 8001f2c:	e018      	b.n	8001f60 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f2e:	4b95      	ldr	r3, [pc, #596]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a94      	ldr	r2, [pc, #592]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001f34:	f023 0301 	bic.w	r3, r3, #1
 8001f38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f3a:	f7ff fb39 	bl	80015b0 <HAL_GetTick>
 8001f3e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f40:	e008      	b.n	8001f54 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f42:	f7ff fb35 	bl	80015b0 <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d901      	bls.n	8001f54 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001f50:	2303      	movs	r3, #3
 8001f52:	e2ed      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f54:	4b8b      	ldr	r3, [pc, #556]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0304 	and.w	r3, r3, #4
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1f0      	bne.n	8001f42 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0310 	and.w	r3, r3, #16
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f000 80a9 	beq.w	80020c0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f6e:	4b85      	ldr	r3, [pc, #532]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001f70:	691b      	ldr	r3, [r3, #16]
 8001f72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f76:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001f78:	4b82      	ldr	r3, [pc, #520]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f7c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	2b08      	cmp	r3, #8
 8001f82:	d007      	beq.n	8001f94 <HAL_RCC_OscConfig+0x308>
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	2b18      	cmp	r3, #24
 8001f88:	d13a      	bne.n	8002000 <HAL_RCC_OscConfig+0x374>
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	f003 0303 	and.w	r3, r3, #3
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d135      	bne.n	8002000 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001f94:	4b7b      	ldr	r3, [pc, #492]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d005      	beq.n	8001fac <HAL_RCC_OscConfig+0x320>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	69db      	ldr	r3, [r3, #28]
 8001fa4:	2b80      	cmp	r3, #128	@ 0x80
 8001fa6:	d001      	beq.n	8001fac <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e2c1      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001fac:	f7ff fb30 	bl	8001610 <HAL_GetREVID>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d817      	bhi.n	8001fea <HAL_RCC_OscConfig+0x35e>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a1b      	ldr	r3, [r3, #32]
 8001fbe:	2b20      	cmp	r3, #32
 8001fc0:	d108      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x348>
 8001fc2:	4b70      	ldr	r3, [pc, #448]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001fca:	4a6e      	ldr	r2, [pc, #440]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001fcc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001fd0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001fd2:	e075      	b.n	80020c0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001fd4:	4b6b      	ldr	r3, [pc, #428]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6a1b      	ldr	r3, [r3, #32]
 8001fe0:	069b      	lsls	r3, r3, #26
 8001fe2:	4968      	ldr	r1, [pc, #416]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001fe8:	e06a      	b.n	80020c0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001fea:	4b66      	ldr	r3, [pc, #408]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a1b      	ldr	r3, [r3, #32]
 8001ff6:	061b      	lsls	r3, r3, #24
 8001ff8:	4962      	ldr	r1, [pc, #392]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ffe:	e05f      	b.n	80020c0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69db      	ldr	r3, [r3, #28]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d042      	beq.n	800208e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002008:	4b5e      	ldr	r3, [pc, #376]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a5d      	ldr	r2, [pc, #372]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 800200e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002012:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002014:	f7ff facc 	bl	80015b0 <HAL_GetTick>
 8002018:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800201a:	e008      	b.n	800202e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800201c:	f7ff fac8 	bl	80015b0 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e280      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800202e:	4b55      	ldr	r3, [pc, #340]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002036:	2b00      	cmp	r3, #0
 8002038:	d0f0      	beq.n	800201c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800203a:	f7ff fae9 	bl	8001610 <HAL_GetREVID>
 800203e:	4603      	mov	r3, r0
 8002040:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002044:	4293      	cmp	r3, r2
 8002046:	d817      	bhi.n	8002078 <HAL_RCC_OscConfig+0x3ec>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a1b      	ldr	r3, [r3, #32]
 800204c:	2b20      	cmp	r3, #32
 800204e:	d108      	bne.n	8002062 <HAL_RCC_OscConfig+0x3d6>
 8002050:	4b4c      	ldr	r3, [pc, #304]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002058:	4a4a      	ldr	r2, [pc, #296]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 800205a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800205e:	6053      	str	r3, [r2, #4]
 8002060:	e02e      	b.n	80020c0 <HAL_RCC_OscConfig+0x434>
 8002062:	4b48      	ldr	r3, [pc, #288]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	069b      	lsls	r3, r3, #26
 8002070:	4944      	ldr	r1, [pc, #272]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8002072:	4313      	orrs	r3, r2
 8002074:	604b      	str	r3, [r1, #4]
 8002076:	e023      	b.n	80020c0 <HAL_RCC_OscConfig+0x434>
 8002078:	4b42      	ldr	r3, [pc, #264]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	061b      	lsls	r3, r3, #24
 8002086:	493f      	ldr	r1, [pc, #252]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8002088:	4313      	orrs	r3, r2
 800208a:	60cb      	str	r3, [r1, #12]
 800208c:	e018      	b.n	80020c0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800208e:	4b3d      	ldr	r3, [pc, #244]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a3c      	ldr	r2, [pc, #240]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8002094:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002098:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800209a:	f7ff fa89 	bl	80015b0 <HAL_GetTick>
 800209e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80020a0:	e008      	b.n	80020b4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80020a2:	f7ff fa85 	bl	80015b0 <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d901      	bls.n	80020b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80020b0:	2303      	movs	r3, #3
 80020b2:	e23d      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80020b4:	4b33      	ldr	r3, [pc, #204]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1f0      	bne.n	80020a2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0308 	and.w	r3, r3, #8
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d036      	beq.n	800213a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	695b      	ldr	r3, [r3, #20]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d019      	beq.n	8002108 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 80020d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020d8:	4a2a      	ldr	r2, [pc, #168]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 80020da:	f043 0301 	orr.w	r3, r3, #1
 80020de:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e0:	f7ff fa66 	bl	80015b0 <HAL_GetTick>
 80020e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020e6:	e008      	b.n	80020fa <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020e8:	f7ff fa62 	bl	80015b0 <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e21a      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020fa:	4b22      	ldr	r3, [pc, #136]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 80020fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	2b00      	cmp	r3, #0
 8002104:	d0f0      	beq.n	80020e8 <HAL_RCC_OscConfig+0x45c>
 8002106:	e018      	b.n	800213a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002108:	4b1e      	ldr	r3, [pc, #120]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 800210a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800210c:	4a1d      	ldr	r2, [pc, #116]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 800210e:	f023 0301 	bic.w	r3, r3, #1
 8002112:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002114:	f7ff fa4c 	bl	80015b0 <HAL_GetTick>
 8002118:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800211a:	e008      	b.n	800212e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800211c:	f7ff fa48 	bl	80015b0 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d901      	bls.n	800212e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e200      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800212e:	4b15      	ldr	r3, [pc, #84]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8002130:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1f0      	bne.n	800211c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0320 	and.w	r3, r3, #32
 8002142:	2b00      	cmp	r3, #0
 8002144:	d039      	beq.n	80021ba <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	699b      	ldr	r3, [r3, #24]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d01c      	beq.n	8002188 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800214e:	4b0d      	ldr	r3, [pc, #52]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a0c      	ldr	r2, [pc, #48]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8002154:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002158:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800215a:	f7ff fa29 	bl	80015b0 <HAL_GetTick>
 800215e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002160:	e008      	b.n	8002174 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002162:	f7ff fa25 	bl	80015b0 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d901      	bls.n	8002174 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e1dd      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002174:	4b03      	ldr	r3, [pc, #12]	@ (8002184 <HAL_RCC_OscConfig+0x4f8>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d0f0      	beq.n	8002162 <HAL_RCC_OscConfig+0x4d6>
 8002180:	e01b      	b.n	80021ba <HAL_RCC_OscConfig+0x52e>
 8002182:	bf00      	nop
 8002184:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002188:	4b9b      	ldr	r3, [pc, #620]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a9a      	ldr	r2, [pc, #616]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 800218e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002192:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002194:	f7ff fa0c 	bl	80015b0 <HAL_GetTick>
 8002198:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800219a:	e008      	b.n	80021ae <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800219c:	f7ff fa08 	bl	80015b0 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e1c0      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80021ae:	4b92      	ldr	r3, [pc, #584]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1f0      	bne.n	800219c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0304 	and.w	r3, r3, #4
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	f000 8081 	beq.w	80022ca <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80021c8:	4b8c      	ldr	r3, [pc, #560]	@ (80023fc <HAL_RCC_OscConfig+0x770>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a8b      	ldr	r2, [pc, #556]	@ (80023fc <HAL_RCC_OscConfig+0x770>)
 80021ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021d2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80021d4:	f7ff f9ec 	bl	80015b0 <HAL_GetTick>
 80021d8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021da:	e008      	b.n	80021ee <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021dc:	f7ff f9e8 	bl	80015b0 <HAL_GetTick>
 80021e0:	4602      	mov	r2, r0
 80021e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	2b64      	cmp	r3, #100	@ 0x64
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e1a0      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021ee:	4b83      	ldr	r3, [pc, #524]	@ (80023fc <HAL_RCC_OscConfig+0x770>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d0f0      	beq.n	80021dc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d106      	bne.n	8002210 <HAL_RCC_OscConfig+0x584>
 8002202:	4b7d      	ldr	r3, [pc, #500]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002206:	4a7c      	ldr	r2, [pc, #496]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	6713      	str	r3, [r2, #112]	@ 0x70
 800220e:	e02d      	b.n	800226c <HAL_RCC_OscConfig+0x5e0>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d10c      	bne.n	8002232 <HAL_RCC_OscConfig+0x5a6>
 8002218:	4b77      	ldr	r3, [pc, #476]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 800221a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800221c:	4a76      	ldr	r2, [pc, #472]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 800221e:	f023 0301 	bic.w	r3, r3, #1
 8002222:	6713      	str	r3, [r2, #112]	@ 0x70
 8002224:	4b74      	ldr	r3, [pc, #464]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002226:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002228:	4a73      	ldr	r2, [pc, #460]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 800222a:	f023 0304 	bic.w	r3, r3, #4
 800222e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002230:	e01c      	b.n	800226c <HAL_RCC_OscConfig+0x5e0>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	2b05      	cmp	r3, #5
 8002238:	d10c      	bne.n	8002254 <HAL_RCC_OscConfig+0x5c8>
 800223a:	4b6f      	ldr	r3, [pc, #444]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 800223c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800223e:	4a6e      	ldr	r2, [pc, #440]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002240:	f043 0304 	orr.w	r3, r3, #4
 8002244:	6713      	str	r3, [r2, #112]	@ 0x70
 8002246:	4b6c      	ldr	r3, [pc, #432]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800224a:	4a6b      	ldr	r2, [pc, #428]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	6713      	str	r3, [r2, #112]	@ 0x70
 8002252:	e00b      	b.n	800226c <HAL_RCC_OscConfig+0x5e0>
 8002254:	4b68      	ldr	r3, [pc, #416]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002258:	4a67      	ldr	r2, [pc, #412]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 800225a:	f023 0301 	bic.w	r3, r3, #1
 800225e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002260:	4b65      	ldr	r3, [pc, #404]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002264:	4a64      	ldr	r2, [pc, #400]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002266:	f023 0304 	bic.w	r3, r3, #4
 800226a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d015      	beq.n	80022a0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002274:	f7ff f99c 	bl	80015b0 <HAL_GetTick>
 8002278:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800227a:	e00a      	b.n	8002292 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800227c:	f7ff f998 	bl	80015b0 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	f241 3288 	movw	r2, #5000	@ 0x1388
 800228a:	4293      	cmp	r3, r2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e14e      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002292:	4b59      	ldr	r3, [pc, #356]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0ee      	beq.n	800227c <HAL_RCC_OscConfig+0x5f0>
 800229e:	e014      	b.n	80022ca <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022a0:	f7ff f986 	bl	80015b0 <HAL_GetTick>
 80022a4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80022a6:	e00a      	b.n	80022be <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022a8:	f7ff f982 	bl	80015b0 <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d901      	bls.n	80022be <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e138      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80022be:	4b4e      	ldr	r3, [pc, #312]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80022c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d1ee      	bne.n	80022a8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f000 812d 	beq.w	800252e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80022d4:	4b48      	ldr	r3, [pc, #288]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80022d6:	691b      	ldr	r3, [r3, #16]
 80022d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80022dc:	2b18      	cmp	r3, #24
 80022de:	f000 80bd 	beq.w	800245c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	f040 809e 	bne.w	8002428 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ec:	4b42      	ldr	r3, [pc, #264]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a41      	ldr	r2, [pc, #260]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80022f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f8:	f7ff f95a 	bl	80015b0 <HAL_GetTick>
 80022fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022fe:	e008      	b.n	8002312 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002300:	f7ff f956 	bl	80015b0 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	2b02      	cmp	r3, #2
 800230c:	d901      	bls.n	8002312 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e10e      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002312:	4b39      	ldr	r3, [pc, #228]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d1f0      	bne.n	8002300 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800231e:	4b36      	ldr	r3, [pc, #216]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002320:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002322:	4b37      	ldr	r3, [pc, #220]	@ (8002400 <HAL_RCC_OscConfig+0x774>)
 8002324:	4013      	ands	r3, r2
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800232e:	0112      	lsls	r2, r2, #4
 8002330:	430a      	orrs	r2, r1
 8002332:	4931      	ldr	r1, [pc, #196]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002334:	4313      	orrs	r3, r2
 8002336:	628b      	str	r3, [r1, #40]	@ 0x28
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233c:	3b01      	subs	r3, #1
 800233e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002346:	3b01      	subs	r3, #1
 8002348:	025b      	lsls	r3, r3, #9
 800234a:	b29b      	uxth	r3, r3
 800234c:	431a      	orrs	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002352:	3b01      	subs	r3, #1
 8002354:	041b      	lsls	r3, r3, #16
 8002356:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800235a:	431a      	orrs	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002360:	3b01      	subs	r3, #1
 8002362:	061b      	lsls	r3, r3, #24
 8002364:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002368:	4923      	ldr	r1, [pc, #140]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 800236a:	4313      	orrs	r3, r2
 800236c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800236e:	4b22      	ldr	r3, [pc, #136]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002372:	4a21      	ldr	r2, [pc, #132]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002374:	f023 0301 	bic.w	r3, r3, #1
 8002378:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800237a:	4b1f      	ldr	r3, [pc, #124]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 800237c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800237e:	4b21      	ldr	r3, [pc, #132]	@ (8002404 <HAL_RCC_OscConfig+0x778>)
 8002380:	4013      	ands	r3, r2
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002386:	00d2      	lsls	r2, r2, #3
 8002388:	491b      	ldr	r1, [pc, #108]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 800238a:	4313      	orrs	r3, r2
 800238c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800238e:	4b1a      	ldr	r3, [pc, #104]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 8002390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002392:	f023 020c 	bic.w	r2, r3, #12
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239a:	4917      	ldr	r1, [pc, #92]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 800239c:	4313      	orrs	r3, r2
 800239e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80023a0:	4b15      	ldr	r3, [pc, #84]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80023a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a4:	f023 0202 	bic.w	r2, r3, #2
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ac:	4912      	ldr	r1, [pc, #72]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80023b2:	4b11      	ldr	r3, [pc, #68]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80023b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b6:	4a10      	ldr	r2, [pc, #64]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80023b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80023be:	4b0e      	ldr	r3, [pc, #56]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80023c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c2:	4a0d      	ldr	r2, [pc, #52]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80023c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80023ca:	4b0b      	ldr	r3, [pc, #44]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80023cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ce:	4a0a      	ldr	r2, [pc, #40]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80023d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80023d6:	4b08      	ldr	r3, [pc, #32]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80023d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023da:	4a07      	ldr	r2, [pc, #28]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80023dc:	f043 0301 	orr.w	r3, r3, #1
 80023e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023e2:	4b05      	ldr	r3, [pc, #20]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a04      	ldr	r2, [pc, #16]	@ (80023f8 <HAL_RCC_OscConfig+0x76c>)
 80023e8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ee:	f7ff f8df 	bl	80015b0 <HAL_GetTick>
 80023f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023f4:	e011      	b.n	800241a <HAL_RCC_OscConfig+0x78e>
 80023f6:	bf00      	nop
 80023f8:	58024400 	.word	0x58024400
 80023fc:	58024800 	.word	0x58024800
 8002400:	fffffc0c 	.word	0xfffffc0c
 8002404:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002408:	f7ff f8d2 	bl	80015b0 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b02      	cmp	r3, #2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e08a      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800241a:	4b47      	ldr	r3, [pc, #284]	@ (8002538 <HAL_RCC_OscConfig+0x8ac>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d0f0      	beq.n	8002408 <HAL_RCC_OscConfig+0x77c>
 8002426:	e082      	b.n	800252e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002428:	4b43      	ldr	r3, [pc, #268]	@ (8002538 <HAL_RCC_OscConfig+0x8ac>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a42      	ldr	r2, [pc, #264]	@ (8002538 <HAL_RCC_OscConfig+0x8ac>)
 800242e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002432:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002434:	f7ff f8bc 	bl	80015b0 <HAL_GetTick>
 8002438:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800243c:	f7ff f8b8 	bl	80015b0 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e070      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800244e:	4b3a      	ldr	r3, [pc, #232]	@ (8002538 <HAL_RCC_OscConfig+0x8ac>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1f0      	bne.n	800243c <HAL_RCC_OscConfig+0x7b0>
 800245a:	e068      	b.n	800252e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800245c:	4b36      	ldr	r3, [pc, #216]	@ (8002538 <HAL_RCC_OscConfig+0x8ac>)
 800245e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002460:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002462:	4b35      	ldr	r3, [pc, #212]	@ (8002538 <HAL_RCC_OscConfig+0x8ac>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002466:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246c:	2b01      	cmp	r3, #1
 800246e:	d031      	beq.n	80024d4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	f003 0203 	and.w	r2, r3, #3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800247a:	429a      	cmp	r2, r3
 800247c:	d12a      	bne.n	80024d4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	091b      	lsrs	r3, r3, #4
 8002482:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800248a:	429a      	cmp	r2, r3
 800248c:	d122      	bne.n	80024d4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002498:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800249a:	429a      	cmp	r2, r3
 800249c:	d11a      	bne.n	80024d4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	0a5b      	lsrs	r3, r3, #9
 80024a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024aa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d111      	bne.n	80024d4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	0c1b      	lsrs	r3, r3, #16
 80024b4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024bc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80024be:	429a      	cmp	r2, r3
 80024c0:	d108      	bne.n	80024d4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	0e1b      	lsrs	r3, r3, #24
 80024c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024ce:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d001      	beq.n	80024d8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e02b      	b.n	8002530 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80024d8:	4b17      	ldr	r3, [pc, #92]	@ (8002538 <HAL_RCC_OscConfig+0x8ac>)
 80024da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024dc:	08db      	lsrs	r3, r3, #3
 80024de:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80024e2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d01f      	beq.n	800252e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80024ee:	4b12      	ldr	r3, [pc, #72]	@ (8002538 <HAL_RCC_OscConfig+0x8ac>)
 80024f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f2:	4a11      	ldr	r2, [pc, #68]	@ (8002538 <HAL_RCC_OscConfig+0x8ac>)
 80024f4:	f023 0301 	bic.w	r3, r3, #1
 80024f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024fa:	f7ff f859 	bl	80015b0 <HAL_GetTick>
 80024fe:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002500:	bf00      	nop
 8002502:	f7ff f855 	bl	80015b0 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250a:	4293      	cmp	r3, r2
 800250c:	d0f9      	beq.n	8002502 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800250e:	4b0a      	ldr	r3, [pc, #40]	@ (8002538 <HAL_RCC_OscConfig+0x8ac>)
 8002510:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002512:	4b0a      	ldr	r3, [pc, #40]	@ (800253c <HAL_RCC_OscConfig+0x8b0>)
 8002514:	4013      	ands	r3, r2
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800251a:	00d2      	lsls	r2, r2, #3
 800251c:	4906      	ldr	r1, [pc, #24]	@ (8002538 <HAL_RCC_OscConfig+0x8ac>)
 800251e:	4313      	orrs	r3, r2
 8002520:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002522:	4b05      	ldr	r3, [pc, #20]	@ (8002538 <HAL_RCC_OscConfig+0x8ac>)
 8002524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002526:	4a04      	ldr	r2, [pc, #16]	@ (8002538 <HAL_RCC_OscConfig+0x8ac>)
 8002528:	f043 0301 	orr.w	r3, r3, #1
 800252c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3730      	adds	r7, #48	@ 0x30
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	58024400 	.word	0x58024400
 800253c:	ffff0007 	.word	0xffff0007

08002540 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d101      	bne.n	8002554 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e19c      	b.n	800288e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002554:	4b8a      	ldr	r3, [pc, #552]	@ (8002780 <HAL_RCC_ClockConfig+0x240>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 030f 	and.w	r3, r3, #15
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	429a      	cmp	r2, r3
 8002560:	d910      	bls.n	8002584 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002562:	4b87      	ldr	r3, [pc, #540]	@ (8002780 <HAL_RCC_ClockConfig+0x240>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f023 020f 	bic.w	r2, r3, #15
 800256a:	4985      	ldr	r1, [pc, #532]	@ (8002780 <HAL_RCC_ClockConfig+0x240>)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	4313      	orrs	r3, r2
 8002570:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002572:	4b83      	ldr	r3, [pc, #524]	@ (8002780 <HAL_RCC_ClockConfig+0x240>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 030f 	and.w	r3, r3, #15
 800257a:	683a      	ldr	r2, [r7, #0]
 800257c:	429a      	cmp	r2, r3
 800257e:	d001      	beq.n	8002584 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e184      	b.n	800288e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0304 	and.w	r3, r3, #4
 800258c:	2b00      	cmp	r3, #0
 800258e:	d010      	beq.n	80025b2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	691a      	ldr	r2, [r3, #16]
 8002594:	4b7b      	ldr	r3, [pc, #492]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800259c:	429a      	cmp	r2, r3
 800259e:	d908      	bls.n	80025b2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80025a0:	4b78      	ldr	r3, [pc, #480]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	4975      	ldr	r1, [pc, #468]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 80025ae:	4313      	orrs	r3, r2
 80025b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0308 	and.w	r3, r3, #8
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d010      	beq.n	80025e0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	695a      	ldr	r2, [r3, #20]
 80025c2:	4b70      	ldr	r3, [pc, #448]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 80025c4:	69db      	ldr	r3, [r3, #28]
 80025c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d908      	bls.n	80025e0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80025ce:	4b6d      	ldr	r3, [pc, #436]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 80025d0:	69db      	ldr	r3, [r3, #28]
 80025d2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	695b      	ldr	r3, [r3, #20]
 80025da:	496a      	ldr	r1, [pc, #424]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0310 	and.w	r3, r3, #16
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d010      	beq.n	800260e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	699a      	ldr	r2, [r3, #24]
 80025f0:	4b64      	ldr	r3, [pc, #400]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 80025f2:	69db      	ldr	r3, [r3, #28]
 80025f4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d908      	bls.n	800260e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80025fc:	4b61      	ldr	r3, [pc, #388]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 80025fe:	69db      	ldr	r3, [r3, #28]
 8002600:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	495e      	ldr	r1, [pc, #376]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 800260a:	4313      	orrs	r3, r2
 800260c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0320 	and.w	r3, r3, #32
 8002616:	2b00      	cmp	r3, #0
 8002618:	d010      	beq.n	800263c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	69da      	ldr	r2, [r3, #28]
 800261e:	4b59      	ldr	r3, [pc, #356]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 8002620:	6a1b      	ldr	r3, [r3, #32]
 8002622:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002626:	429a      	cmp	r2, r3
 8002628:	d908      	bls.n	800263c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800262a:	4b56      	ldr	r3, [pc, #344]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 800262c:	6a1b      	ldr	r3, [r3, #32]
 800262e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	4953      	ldr	r1, [pc, #332]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 8002638:	4313      	orrs	r3, r2
 800263a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0302 	and.w	r3, r3, #2
 8002644:	2b00      	cmp	r3, #0
 8002646:	d010      	beq.n	800266a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	68da      	ldr	r2, [r3, #12]
 800264c:	4b4d      	ldr	r3, [pc, #308]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 800264e:	699b      	ldr	r3, [r3, #24]
 8002650:	f003 030f 	and.w	r3, r3, #15
 8002654:	429a      	cmp	r2, r3
 8002656:	d908      	bls.n	800266a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002658:	4b4a      	ldr	r3, [pc, #296]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	f023 020f 	bic.w	r2, r3, #15
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	4947      	ldr	r1, [pc, #284]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 8002666:	4313      	orrs	r3, r2
 8002668:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d055      	beq.n	8002722 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002676:	4b43      	ldr	r3, [pc, #268]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 8002678:	699b      	ldr	r3, [r3, #24]
 800267a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	4940      	ldr	r1, [pc, #256]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 8002684:	4313      	orrs	r3, r2
 8002686:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b02      	cmp	r3, #2
 800268e:	d107      	bne.n	80026a0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002690:	4b3c      	ldr	r3, [pc, #240]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d121      	bne.n	80026e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e0f6      	b.n	800288e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	2b03      	cmp	r3, #3
 80026a6:	d107      	bne.n	80026b8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80026a8:	4b36      	ldr	r3, [pc, #216]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d115      	bne.n	80026e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e0ea      	b.n	800288e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d107      	bne.n	80026d0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80026c0:	4b30      	ldr	r3, [pc, #192]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d109      	bne.n	80026e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e0de      	b.n	800288e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026d0:	4b2c      	ldr	r3, [pc, #176]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0304 	and.w	r3, r3, #4
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d101      	bne.n	80026e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e0d6      	b.n	800288e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80026e0:	4b28      	ldr	r3, [pc, #160]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 80026e2:	691b      	ldr	r3, [r3, #16]
 80026e4:	f023 0207 	bic.w	r2, r3, #7
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	4925      	ldr	r1, [pc, #148]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026f2:	f7fe ff5d 	bl	80015b0 <HAL_GetTick>
 80026f6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026f8:	e00a      	b.n	8002710 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026fa:	f7fe ff59 	bl	80015b0 <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002708:	4293      	cmp	r3, r2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e0be      	b.n	800288e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002710:	4b1c      	ldr	r3, [pc, #112]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 8002712:	691b      	ldr	r3, [r3, #16]
 8002714:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	00db      	lsls	r3, r3, #3
 800271e:	429a      	cmp	r2, r3
 8002720:	d1eb      	bne.n	80026fa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d010      	beq.n	8002750 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	68da      	ldr	r2, [r3, #12]
 8002732:	4b14      	ldr	r3, [pc, #80]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	f003 030f 	and.w	r3, r3, #15
 800273a:	429a      	cmp	r2, r3
 800273c:	d208      	bcs.n	8002750 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800273e:	4b11      	ldr	r3, [pc, #68]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 8002740:	699b      	ldr	r3, [r3, #24]
 8002742:	f023 020f 	bic.w	r2, r3, #15
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	490e      	ldr	r1, [pc, #56]	@ (8002784 <HAL_RCC_ClockConfig+0x244>)
 800274c:	4313      	orrs	r3, r2
 800274e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002750:	4b0b      	ldr	r3, [pc, #44]	@ (8002780 <HAL_RCC_ClockConfig+0x240>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 030f 	and.w	r3, r3, #15
 8002758:	683a      	ldr	r2, [r7, #0]
 800275a:	429a      	cmp	r2, r3
 800275c:	d214      	bcs.n	8002788 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800275e:	4b08      	ldr	r3, [pc, #32]	@ (8002780 <HAL_RCC_ClockConfig+0x240>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f023 020f 	bic.w	r2, r3, #15
 8002766:	4906      	ldr	r1, [pc, #24]	@ (8002780 <HAL_RCC_ClockConfig+0x240>)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	4313      	orrs	r3, r2
 800276c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800276e:	4b04      	ldr	r3, [pc, #16]	@ (8002780 <HAL_RCC_ClockConfig+0x240>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 030f 	and.w	r3, r3, #15
 8002776:	683a      	ldr	r2, [r7, #0]
 8002778:	429a      	cmp	r2, r3
 800277a:	d005      	beq.n	8002788 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e086      	b.n	800288e <HAL_RCC_ClockConfig+0x34e>
 8002780:	52002000 	.word	0x52002000
 8002784:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0304 	and.w	r3, r3, #4
 8002790:	2b00      	cmp	r3, #0
 8002792:	d010      	beq.n	80027b6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	691a      	ldr	r2, [r3, #16]
 8002798:	4b3f      	ldr	r3, [pc, #252]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 800279a:	699b      	ldr	r3, [r3, #24]
 800279c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d208      	bcs.n	80027b6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80027a4:	4b3c      	ldr	r3, [pc, #240]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	4939      	ldr	r1, [pc, #228]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0308 	and.w	r3, r3, #8
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d010      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	695a      	ldr	r2, [r3, #20]
 80027c6:	4b34      	ldr	r3, [pc, #208]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d208      	bcs.n	80027e4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80027d2:	4b31      	ldr	r3, [pc, #196]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	492e      	ldr	r1, [pc, #184]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0310 	and.w	r3, r3, #16
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d010      	beq.n	8002812 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	699a      	ldr	r2, [r3, #24]
 80027f4:	4b28      	ldr	r3, [pc, #160]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 80027f6:	69db      	ldr	r3, [r3, #28]
 80027f8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d208      	bcs.n	8002812 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002800:	4b25      	ldr	r3, [pc, #148]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 8002802:	69db      	ldr	r3, [r3, #28]
 8002804:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	4922      	ldr	r1, [pc, #136]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 800280e:	4313      	orrs	r3, r2
 8002810:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0320 	and.w	r3, r3, #32
 800281a:	2b00      	cmp	r3, #0
 800281c:	d010      	beq.n	8002840 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69da      	ldr	r2, [r3, #28]
 8002822:	4b1d      	ldr	r3, [pc, #116]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 8002824:	6a1b      	ldr	r3, [r3, #32]
 8002826:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800282a:	429a      	cmp	r2, r3
 800282c:	d208      	bcs.n	8002840 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800282e:	4b1a      	ldr	r3, [pc, #104]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	4917      	ldr	r1, [pc, #92]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 800283c:	4313      	orrs	r3, r2
 800283e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002840:	f000 f834 	bl	80028ac <HAL_RCC_GetSysClockFreq>
 8002844:	4602      	mov	r2, r0
 8002846:	4b14      	ldr	r3, [pc, #80]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	0a1b      	lsrs	r3, r3, #8
 800284c:	f003 030f 	and.w	r3, r3, #15
 8002850:	4912      	ldr	r1, [pc, #72]	@ (800289c <HAL_RCC_ClockConfig+0x35c>)
 8002852:	5ccb      	ldrb	r3, [r1, r3]
 8002854:	f003 031f 	and.w	r3, r3, #31
 8002858:	fa22 f303 	lsr.w	r3, r2, r3
 800285c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800285e:	4b0e      	ldr	r3, [pc, #56]	@ (8002898 <HAL_RCC_ClockConfig+0x358>)
 8002860:	699b      	ldr	r3, [r3, #24]
 8002862:	f003 030f 	and.w	r3, r3, #15
 8002866:	4a0d      	ldr	r2, [pc, #52]	@ (800289c <HAL_RCC_ClockConfig+0x35c>)
 8002868:	5cd3      	ldrb	r3, [r2, r3]
 800286a:	f003 031f 	and.w	r3, r3, #31
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	fa22 f303 	lsr.w	r3, r2, r3
 8002874:	4a0a      	ldr	r2, [pc, #40]	@ (80028a0 <HAL_RCC_ClockConfig+0x360>)
 8002876:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002878:	4a0a      	ldr	r2, [pc, #40]	@ (80028a4 <HAL_RCC_ClockConfig+0x364>)
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800287e:	4b0a      	ldr	r3, [pc, #40]	@ (80028a8 <HAL_RCC_ClockConfig+0x368>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f7fe fa6a 	bl	8000d5c <HAL_InitTick>
 8002888:	4603      	mov	r3, r0
 800288a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800288c:	7bfb      	ldrb	r3, [r7, #15]
}
 800288e:	4618      	mov	r0, r3
 8002890:	3718      	adds	r7, #24
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	58024400 	.word	0x58024400
 800289c:	08007a28 	.word	0x08007a28
 80028a0:	24000004 	.word	0x24000004
 80028a4:	24000000 	.word	0x24000000
 80028a8:	24000024 	.word	0x24000024

080028ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b089      	sub	sp, #36	@ 0x24
 80028b0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028b2:	4bb3      	ldr	r3, [pc, #716]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028ba:	2b18      	cmp	r3, #24
 80028bc:	f200 8155 	bhi.w	8002b6a <HAL_RCC_GetSysClockFreq+0x2be>
 80028c0:	a201      	add	r2, pc, #4	@ (adr r2, 80028c8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80028c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028c6:	bf00      	nop
 80028c8:	0800292d 	.word	0x0800292d
 80028cc:	08002b6b 	.word	0x08002b6b
 80028d0:	08002b6b 	.word	0x08002b6b
 80028d4:	08002b6b 	.word	0x08002b6b
 80028d8:	08002b6b 	.word	0x08002b6b
 80028dc:	08002b6b 	.word	0x08002b6b
 80028e0:	08002b6b 	.word	0x08002b6b
 80028e4:	08002b6b 	.word	0x08002b6b
 80028e8:	08002953 	.word	0x08002953
 80028ec:	08002b6b 	.word	0x08002b6b
 80028f0:	08002b6b 	.word	0x08002b6b
 80028f4:	08002b6b 	.word	0x08002b6b
 80028f8:	08002b6b 	.word	0x08002b6b
 80028fc:	08002b6b 	.word	0x08002b6b
 8002900:	08002b6b 	.word	0x08002b6b
 8002904:	08002b6b 	.word	0x08002b6b
 8002908:	08002959 	.word	0x08002959
 800290c:	08002b6b 	.word	0x08002b6b
 8002910:	08002b6b 	.word	0x08002b6b
 8002914:	08002b6b 	.word	0x08002b6b
 8002918:	08002b6b 	.word	0x08002b6b
 800291c:	08002b6b 	.word	0x08002b6b
 8002920:	08002b6b 	.word	0x08002b6b
 8002924:	08002b6b 	.word	0x08002b6b
 8002928:	0800295f 	.word	0x0800295f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800292c:	4b94      	ldr	r3, [pc, #592]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0320 	and.w	r3, r3, #32
 8002934:	2b00      	cmp	r3, #0
 8002936:	d009      	beq.n	800294c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002938:	4b91      	ldr	r3, [pc, #580]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	08db      	lsrs	r3, r3, #3
 800293e:	f003 0303 	and.w	r3, r3, #3
 8002942:	4a90      	ldr	r2, [pc, #576]	@ (8002b84 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002944:	fa22 f303 	lsr.w	r3, r2, r3
 8002948:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800294a:	e111      	b.n	8002b70 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800294c:	4b8d      	ldr	r3, [pc, #564]	@ (8002b84 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800294e:	61bb      	str	r3, [r7, #24]
      break;
 8002950:	e10e      	b.n	8002b70 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002952:	4b8d      	ldr	r3, [pc, #564]	@ (8002b88 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002954:	61bb      	str	r3, [r7, #24]
      break;
 8002956:	e10b      	b.n	8002b70 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002958:	4b8c      	ldr	r3, [pc, #560]	@ (8002b8c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800295a:	61bb      	str	r3, [r7, #24]
      break;
 800295c:	e108      	b.n	8002b70 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800295e:	4b88      	ldr	r3, [pc, #544]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002962:	f003 0303 	and.w	r3, r3, #3
 8002966:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002968:	4b85      	ldr	r3, [pc, #532]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800296a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800296c:	091b      	lsrs	r3, r3, #4
 800296e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002972:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002974:	4b82      	ldr	r3, [pc, #520]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800297e:	4b80      	ldr	r3, [pc, #512]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002980:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002982:	08db      	lsrs	r3, r3, #3
 8002984:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002988:	68fa      	ldr	r2, [r7, #12]
 800298a:	fb02 f303 	mul.w	r3, r2, r3
 800298e:	ee07 3a90 	vmov	s15, r3
 8002992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002996:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	2b00      	cmp	r3, #0
 800299e:	f000 80e1 	beq.w	8002b64 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	f000 8083 	beq.w	8002ab0 <HAL_RCC_GetSysClockFreq+0x204>
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	f200 80a1 	bhi.w	8002af4 <HAL_RCC_GetSysClockFreq+0x248>
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d003      	beq.n	80029c0 <HAL_RCC_GetSysClockFreq+0x114>
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d056      	beq.n	8002a6c <HAL_RCC_GetSysClockFreq+0x1c0>
 80029be:	e099      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80029c0:	4b6f      	ldr	r3, [pc, #444]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0320 	and.w	r3, r3, #32
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d02d      	beq.n	8002a28 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80029cc:	4b6c      	ldr	r3, [pc, #432]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	08db      	lsrs	r3, r3, #3
 80029d2:	f003 0303 	and.w	r3, r3, #3
 80029d6:	4a6b      	ldr	r2, [pc, #428]	@ (8002b84 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80029d8:	fa22 f303 	lsr.w	r3, r2, r3
 80029dc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	ee07 3a90 	vmov	s15, r3
 80029e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	ee07 3a90 	vmov	s15, r3
 80029ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029f6:	4b62      	ldr	r3, [pc, #392]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029fe:	ee07 3a90 	vmov	s15, r3
 8002a02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a06:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a0a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002b90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a22:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002a26:	e087      	b.n	8002b38 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	ee07 3a90 	vmov	s15, r3
 8002a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a32:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002b94 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002a36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a3a:	4b51      	ldr	r3, [pc, #324]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a42:	ee07 3a90 	vmov	s15, r3
 8002a46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a4e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002b90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a66:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a6a:	e065      	b.n	8002b38 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	ee07 3a90 	vmov	s15, r3
 8002a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a76:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002b98 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002a7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a7e:	4b40      	ldr	r3, [pc, #256]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a86:	ee07 3a90 	vmov	s15, r3
 8002a8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a92:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002b90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002aa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aaa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002aae:	e043      	b.n	8002b38 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	ee07 3a90 	vmov	s15, r3
 8002ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aba:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002b9c <HAL_RCC_GetSysClockFreq+0x2f0>
 8002abe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ac2:	4b2f      	ldr	r3, [pc, #188]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002aca:	ee07 3a90 	vmov	s15, r3
 8002ace:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ad2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ad6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002b90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ada:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ade:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ae2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ae6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002af2:	e021      	b.n	8002b38 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	ee07 3a90 	vmov	s15, r3
 8002afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002afe:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002b98 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002b02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b06:	4b1e      	ldr	r3, [pc, #120]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b0e:	ee07 3a90 	vmov	s15, r3
 8002b12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b16:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b1a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002b90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002b1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b32:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002b36:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002b38:	4b11      	ldr	r3, [pc, #68]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3c:	0a5b      	lsrs	r3, r3, #9
 8002b3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b42:	3301      	adds	r3, #1
 8002b44:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	ee07 3a90 	vmov	s15, r3
 8002b4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b50:	edd7 6a07 	vldr	s13, [r7, #28]
 8002b54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b5c:	ee17 3a90 	vmov	r3, s15
 8002b60:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002b62:	e005      	b.n	8002b70 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002b64:	2300      	movs	r3, #0
 8002b66:	61bb      	str	r3, [r7, #24]
      break;
 8002b68:	e002      	b.n	8002b70 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002b6a:	4b07      	ldr	r3, [pc, #28]	@ (8002b88 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002b6c:	61bb      	str	r3, [r7, #24]
      break;
 8002b6e:	bf00      	nop
  }

  return sysclockfreq;
 8002b70:	69bb      	ldr	r3, [r7, #24]
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3724      	adds	r7, #36	@ 0x24
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	58024400 	.word	0x58024400
 8002b84:	03d09000 	.word	0x03d09000
 8002b88:	003d0900 	.word	0x003d0900
 8002b8c:	007a1200 	.word	0x007a1200
 8002b90:	46000000 	.word	0x46000000
 8002b94:	4c742400 	.word	0x4c742400
 8002b98:	4a742400 	.word	0x4a742400
 8002b9c:	4af42400 	.word	0x4af42400

08002ba0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002ba6:	f7ff fe81 	bl	80028ac <HAL_RCC_GetSysClockFreq>
 8002baa:	4602      	mov	r2, r0
 8002bac:	4b10      	ldr	r3, [pc, #64]	@ (8002bf0 <HAL_RCC_GetHCLKFreq+0x50>)
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	0a1b      	lsrs	r3, r3, #8
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	490f      	ldr	r1, [pc, #60]	@ (8002bf4 <HAL_RCC_GetHCLKFreq+0x54>)
 8002bb8:	5ccb      	ldrb	r3, [r1, r3]
 8002bba:	f003 031f 	and.w	r3, r3, #31
 8002bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8002bc2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf0 <HAL_RCC_GetHCLKFreq+0x50>)
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	f003 030f 	and.w	r3, r3, #15
 8002bcc:	4a09      	ldr	r2, [pc, #36]	@ (8002bf4 <HAL_RCC_GetHCLKFreq+0x54>)
 8002bce:	5cd3      	ldrb	r3, [r2, r3]
 8002bd0:	f003 031f 	and.w	r3, r3, #31
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bda:	4a07      	ldr	r2, [pc, #28]	@ (8002bf8 <HAL_RCC_GetHCLKFreq+0x58>)
 8002bdc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002bde:	4a07      	ldr	r2, [pc, #28]	@ (8002bfc <HAL_RCC_GetHCLKFreq+0x5c>)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002be4:	4b04      	ldr	r3, [pc, #16]	@ (8002bf8 <HAL_RCC_GetHCLKFreq+0x58>)
 8002be6:	681b      	ldr	r3, [r3, #0]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3708      	adds	r7, #8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	58024400 	.word	0x58024400
 8002bf4:	08007a28 	.word	0x08007a28
 8002bf8:	24000004 	.word	0x24000004
 8002bfc:	24000000 	.word	0x24000000

08002c00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002c04:	f7ff ffcc 	bl	8002ba0 <HAL_RCC_GetHCLKFreq>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	4b06      	ldr	r3, [pc, #24]	@ (8002c24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c0c:	69db      	ldr	r3, [r3, #28]
 8002c0e:	091b      	lsrs	r3, r3, #4
 8002c10:	f003 0307 	and.w	r3, r3, #7
 8002c14:	4904      	ldr	r1, [pc, #16]	@ (8002c28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c16:	5ccb      	ldrb	r3, [r1, r3]
 8002c18:	f003 031f 	and.w	r3, r3, #31
 8002c1c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	58024400 	.word	0x58024400
 8002c28:	08007a28 	.word	0x08007a28

08002c2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002c30:	f7ff ffb6 	bl	8002ba0 <HAL_RCC_GetHCLKFreq>
 8002c34:	4602      	mov	r2, r0
 8002c36:	4b06      	ldr	r3, [pc, #24]	@ (8002c50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	0a1b      	lsrs	r3, r3, #8
 8002c3c:	f003 0307 	and.w	r3, r3, #7
 8002c40:	4904      	ldr	r1, [pc, #16]	@ (8002c54 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c42:	5ccb      	ldrb	r3, [r1, r3]
 8002c44:	f003 031f 	and.w	r3, r3, #31
 8002c48:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	58024400 	.word	0x58024400
 8002c54:	08007a28 	.word	0x08007a28

08002c58 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	223f      	movs	r2, #63	@ 0x3f
 8002c66:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002c68:	4b1a      	ldr	r3, [pc, #104]	@ (8002cd4 <HAL_RCC_GetClockConfig+0x7c>)
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	f003 0207 	and.w	r2, r3, #7
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8002c74:	4b17      	ldr	r3, [pc, #92]	@ (8002cd4 <HAL_RCC_GetClockConfig+0x7c>)
 8002c76:	699b      	ldr	r3, [r3, #24]
 8002c78:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8002c80:	4b14      	ldr	r3, [pc, #80]	@ (8002cd4 <HAL_RCC_GetClockConfig+0x7c>)
 8002c82:	699b      	ldr	r3, [r3, #24]
 8002c84:	f003 020f 	and.w	r2, r3, #15
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8002c8c:	4b11      	ldr	r3, [pc, #68]	@ (8002cd4 <HAL_RCC_GetClockConfig+0x7c>)
 8002c8e:	699b      	ldr	r3, [r3, #24]
 8002c90:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8002c98:	4b0e      	ldr	r3, [pc, #56]	@ (8002cd4 <HAL_RCC_GetClockConfig+0x7c>)
 8002c9a:	69db      	ldr	r3, [r3, #28]
 8002c9c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8002ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd4 <HAL_RCC_GetClockConfig+0x7c>)
 8002ca6:	69db      	ldr	r3, [r3, #28]
 8002ca8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8002cb0:	4b08      	ldr	r3, [pc, #32]	@ (8002cd4 <HAL_RCC_GetClockConfig+0x7c>)
 8002cb2:	6a1b      	ldr	r3, [r3, #32]
 8002cb4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002cbc:	4b06      	ldr	r3, [pc, #24]	@ (8002cd8 <HAL_RCC_GetClockConfig+0x80>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 020f 	and.w	r2, r3, #15
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	601a      	str	r2, [r3, #0]
}
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr
 8002cd4:	58024400 	.word	0x58024400
 8002cd8:	52002000 	.word	0x52002000

08002cdc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8002ce0:	f7ff ff5e 	bl	8002ba0 <HAL_RCC_GetHCLKFreq>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	4b06      	ldr	r3, [pc, #24]	@ (8002d00 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8002ce8:	6a1b      	ldr	r3, [r3, #32]
 8002cea:	091b      	lsrs	r3, r3, #4
 8002cec:	f003 0307 	and.w	r3, r3, #7
 8002cf0:	4904      	ldr	r1, [pc, #16]	@ (8002d04 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8002cf2:	5ccb      	ldrb	r3, [r1, r3]
 8002cf4:	f003 031f 	and.w	r3, r3, #31
 8002cf8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	58024400 	.word	0x58024400
 8002d04:	08007a28 	.word	0x08007a28

08002d08 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b089      	sub	sp, #36	@ 0x24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002d10:	4ba1      	ldr	r3, [pc, #644]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d14:	f003 0303 	and.w	r3, r3, #3
 8002d18:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8002d1a:	4b9f      	ldr	r3, [pc, #636]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d1e:	0b1b      	lsrs	r3, r3, #12
 8002d20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d24:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8002d26:	4b9c      	ldr	r3, [pc, #624]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2a:	091b      	lsrs	r3, r3, #4
 8002d2c:	f003 0301 	and.w	r3, r3, #1
 8002d30:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8002d32:	4b99      	ldr	r3, [pc, #612]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d36:	08db      	lsrs	r3, r3, #3
 8002d38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002d3c:	693a      	ldr	r2, [r7, #16]
 8002d3e:	fb02 f303 	mul.w	r3, r2, r3
 8002d42:	ee07 3a90 	vmov	s15, r3
 8002d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d4a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	f000 8111 	beq.w	8002f78 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	f000 8083 	beq.w	8002e64 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	f200 80a1 	bhi.w	8002ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d003      	beq.n	8002d74 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d056      	beq.n	8002e20 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8002d72:	e099      	b.n	8002ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d74:	4b88      	ldr	r3, [pc, #544]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0320 	and.w	r3, r3, #32
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d02d      	beq.n	8002ddc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002d80:	4b85      	ldr	r3, [pc, #532]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	08db      	lsrs	r3, r3, #3
 8002d86:	f003 0303 	and.w	r3, r3, #3
 8002d8a:	4a84      	ldr	r2, [pc, #528]	@ (8002f9c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8002d8c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d90:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	ee07 3a90 	vmov	s15, r3
 8002d98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	ee07 3a90 	vmov	s15, r3
 8002da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002da6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002daa:	4b7b      	ldr	r3, [pc, #492]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002db2:	ee07 3a90 	vmov	s15, r3
 8002db6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002dba:	ed97 6a03 	vldr	s12, [r7, #12]
 8002dbe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002dc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002dc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002dca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002dce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dd6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8002dda:	e087      	b.n	8002eec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	ee07 3a90 	vmov	s15, r3
 8002de2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002de6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002fa4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8002dea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002dee:	4b6a      	ldr	r3, [pc, #424]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002df6:	ee07 3a90 	vmov	s15, r3
 8002dfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002dfe:	ed97 6a03 	vldr	s12, [r7, #12]
 8002e02:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002e06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002e1e:	e065      	b.n	8002eec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	ee07 3a90 	vmov	s15, r3
 8002e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e2a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8002e2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e32:	4b59      	ldr	r3, [pc, #356]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e3a:	ee07 3a90 	vmov	s15, r3
 8002e3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e42:	ed97 6a03 	vldr	s12, [r7, #12]
 8002e46:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002e4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002e62:	e043      	b.n	8002eec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	ee07 3a90 	vmov	s15, r3
 8002e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e6e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002fac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8002e72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e76:	4b48      	ldr	r3, [pc, #288]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e7e:	ee07 3a90 	vmov	s15, r3
 8002e82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e86:	ed97 6a03 	vldr	s12, [r7, #12]
 8002e8a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002e8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ea2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002ea6:	e021      	b.n	8002eec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	ee07 3a90 	vmov	s15, r3
 8002eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002eb2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8002eb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002eba:	4b37      	ldr	r3, [pc, #220]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ec2:	ee07 3a90 	vmov	s15, r3
 8002ec6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002eca:	ed97 6a03 	vldr	s12, [r7, #12]
 8002ece:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002ed2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ed6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002eda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ede:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ee6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002eea:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8002eec:	4b2a      	ldr	r3, [pc, #168]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ef0:	0a5b      	lsrs	r3, r3, #9
 8002ef2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ef6:	ee07 3a90 	vmov	s15, r3
 8002efa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002efe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002f06:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f12:	ee17 2a90 	vmov	r2, s15
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8002f1a:	4b1f      	ldr	r3, [pc, #124]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f1e:	0c1b      	lsrs	r3, r3, #16
 8002f20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f24:	ee07 3a90 	vmov	s15, r3
 8002f28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f30:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002f34:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f40:	ee17 2a90 	vmov	r2, s15
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8002f48:	4b13      	ldr	r3, [pc, #76]	@ (8002f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f4c:	0e1b      	lsrs	r3, r3, #24
 8002f4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f52:	ee07 3a90 	vmov	s15, r3
 8002f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002f62:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f6e:	ee17 2a90 	vmov	r2, s15
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8002f76:	e008      	b.n	8002f8a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	609a      	str	r2, [r3, #8]
}
 8002f8a:	bf00      	nop
 8002f8c:	3724      	adds	r7, #36	@ 0x24
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	58024400 	.word	0x58024400
 8002f9c:	03d09000 	.word	0x03d09000
 8002fa0:	46000000 	.word	0x46000000
 8002fa4:	4c742400 	.word	0x4c742400
 8002fa8:	4a742400 	.word	0x4a742400
 8002fac:	4af42400 	.word	0x4af42400

08002fb0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b089      	sub	sp, #36	@ 0x24
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002fb8:	4ba1      	ldr	r3, [pc, #644]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fbc:	f003 0303 	and.w	r3, r3, #3
 8002fc0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8002fc2:	4b9f      	ldr	r3, [pc, #636]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc6:	0d1b      	lsrs	r3, r3, #20
 8002fc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002fcc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8002fce:	4b9c      	ldr	r3, [pc, #624]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fd2:	0a1b      	lsrs	r3, r3, #8
 8002fd4:	f003 0301 	and.w	r3, r3, #1
 8002fd8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8002fda:	4b99      	ldr	r3, [pc, #612]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fde:	08db      	lsrs	r3, r3, #3
 8002fe0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002fe4:	693a      	ldr	r2, [r7, #16]
 8002fe6:	fb02 f303 	mul.w	r3, r2, r3
 8002fea:	ee07 3a90 	vmov	s15, r3
 8002fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ff2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	f000 8111 	beq.w	8003220 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	2b02      	cmp	r3, #2
 8003002:	f000 8083 	beq.w	800310c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	2b02      	cmp	r3, #2
 800300a:	f200 80a1 	bhi.w	8003150 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d003      	beq.n	800301c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d056      	beq.n	80030c8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800301a:	e099      	b.n	8003150 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800301c:	4b88      	ldr	r3, [pc, #544]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0320 	and.w	r3, r3, #32
 8003024:	2b00      	cmp	r3, #0
 8003026:	d02d      	beq.n	8003084 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003028:	4b85      	ldr	r3, [pc, #532]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	08db      	lsrs	r3, r3, #3
 800302e:	f003 0303 	and.w	r3, r3, #3
 8003032:	4a84      	ldr	r2, [pc, #528]	@ (8003244 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003034:	fa22 f303 	lsr.w	r3, r2, r3
 8003038:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	ee07 3a90 	vmov	s15, r3
 8003040:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	ee07 3a90 	vmov	s15, r3
 800304a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800304e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003052:	4b7b      	ldr	r3, [pc, #492]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800305a:	ee07 3a90 	vmov	s15, r3
 800305e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003062:	ed97 6a03 	vldr	s12, [r7, #12]
 8003066:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800306a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800306e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003072:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003076:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800307a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800307e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003082:	e087      	b.n	8003194 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	ee07 3a90 	vmov	s15, r3
 800308a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800308e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800324c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003092:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003096:	4b6a      	ldr	r3, [pc, #424]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800309e:	ee07 3a90 	vmov	s15, r3
 80030a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80030aa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80030ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80030c6:	e065      	b.n	8003194 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	ee07 3a90 	vmov	s15, r3
 80030ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030d2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003250 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80030d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030da:	4b59      	ldr	r3, [pc, #356]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80030dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030e2:	ee07 3a90 	vmov	s15, r3
 80030e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80030ee:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80030f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003102:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003106:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800310a:	e043      	b.n	8003194 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	ee07 3a90 	vmov	s15, r3
 8003112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003116:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003254 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800311a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800311e:	4b48      	ldr	r3, [pc, #288]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003126:	ee07 3a90 	vmov	s15, r3
 800312a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800312e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003132:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003136:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800313a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800313e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003142:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003146:	ee67 7a27 	vmul.f32	s15, s14, s15
 800314a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800314e:	e021      	b.n	8003194 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	ee07 3a90 	vmov	s15, r3
 8003156:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800315a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003250 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800315e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003162:	4b37      	ldr	r3, [pc, #220]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800316a:	ee07 3a90 	vmov	s15, r3
 800316e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003172:	ed97 6a03 	vldr	s12, [r7, #12]
 8003176:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800317a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800317e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003182:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003186:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800318a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800318e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003192:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003194:	4b2a      	ldr	r3, [pc, #168]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003198:	0a5b      	lsrs	r3, r3, #9
 800319a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800319e:	ee07 3a90 	vmov	s15, r3
 80031a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80031ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80031b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031ba:	ee17 2a90 	vmov	r2, s15
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80031c2:	4b1f      	ldr	r3, [pc, #124]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80031c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c6:	0c1b      	lsrs	r3, r3, #16
 80031c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031cc:	ee07 3a90 	vmov	s15, r3
 80031d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80031dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80031e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031e8:	ee17 2a90 	vmov	r2, s15
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80031f0:	4b13      	ldr	r3, [pc, #76]	@ (8003240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80031f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f4:	0e1b      	lsrs	r3, r3, #24
 80031f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031fa:	ee07 3a90 	vmov	s15, r3
 80031fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003202:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003206:	ee37 7a87 	vadd.f32	s14, s15, s14
 800320a:	edd7 6a07 	vldr	s13, [r7, #28]
 800320e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003212:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003216:	ee17 2a90 	vmov	r2, s15
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800321e:	e008      	b.n	8003232 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	609a      	str	r2, [r3, #8]
}
 8003232:	bf00      	nop
 8003234:	3724      	adds	r7, #36	@ 0x24
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	58024400 	.word	0x58024400
 8003244:	03d09000 	.word	0x03d09000
 8003248:	46000000 	.word	0x46000000
 800324c:	4c742400 	.word	0x4c742400
 8003250:	4a742400 	.word	0x4a742400
 8003254:	4af42400 	.word	0x4af42400

08003258 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e049      	b.n	80032fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	d106      	bne.n	8003284 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f841 	bl	8003306 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2202      	movs	r2, #2
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	3304      	adds	r3, #4
 8003294:	4619      	mov	r1, r3
 8003296:	4610      	mov	r0, r2
 8003298:	f000 f8b8 	bl	800340c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003306:	b480      	push	{r7}
 8003308:	b083      	sub	sp, #12
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800330e:	bf00      	nop
 8003310:	370c      	adds	r7, #12
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
	...

0800331c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800332a:	b2db      	uxtb	r3, r3
 800332c:	2b01      	cmp	r3, #1
 800332e:	d001      	beq.n	8003334 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e054      	b.n	80033de <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2202      	movs	r2, #2
 8003338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 0201 	orr.w	r2, r2, #1
 800334a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a26      	ldr	r2, [pc, #152]	@ (80033ec <HAL_TIM_Base_Start_IT+0xd0>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d022      	beq.n	800339c <HAL_TIM_Base_Start_IT+0x80>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800335e:	d01d      	beq.n	800339c <HAL_TIM_Base_Start_IT+0x80>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a22      	ldr	r2, [pc, #136]	@ (80033f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d018      	beq.n	800339c <HAL_TIM_Base_Start_IT+0x80>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a21      	ldr	r2, [pc, #132]	@ (80033f4 <HAL_TIM_Base_Start_IT+0xd8>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d013      	beq.n	800339c <HAL_TIM_Base_Start_IT+0x80>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a1f      	ldr	r2, [pc, #124]	@ (80033f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d00e      	beq.n	800339c <HAL_TIM_Base_Start_IT+0x80>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a1e      	ldr	r2, [pc, #120]	@ (80033fc <HAL_TIM_Base_Start_IT+0xe0>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d009      	beq.n	800339c <HAL_TIM_Base_Start_IT+0x80>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a1c      	ldr	r2, [pc, #112]	@ (8003400 <HAL_TIM_Base_Start_IT+0xe4>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d004      	beq.n	800339c <HAL_TIM_Base_Start_IT+0x80>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a1b      	ldr	r2, [pc, #108]	@ (8003404 <HAL_TIM_Base_Start_IT+0xe8>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d115      	bne.n	80033c8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689a      	ldr	r2, [r3, #8]
 80033a2:	4b19      	ldr	r3, [pc, #100]	@ (8003408 <HAL_TIM_Base_Start_IT+0xec>)
 80033a4:	4013      	ands	r3, r2
 80033a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2b06      	cmp	r3, #6
 80033ac:	d015      	beq.n	80033da <HAL_TIM_Base_Start_IT+0xbe>
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033b4:	d011      	beq.n	80033da <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f042 0201 	orr.w	r2, r2, #1
 80033c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033c6:	e008      	b.n	80033da <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f042 0201 	orr.w	r2, r2, #1
 80033d6:	601a      	str	r2, [r3, #0]
 80033d8:	e000      	b.n	80033dc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3714      	adds	r7, #20
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	40010000 	.word	0x40010000
 80033f0:	40000400 	.word	0x40000400
 80033f4:	40000800 	.word	0x40000800
 80033f8:	40000c00 	.word	0x40000c00
 80033fc:	40010400 	.word	0x40010400
 8003400:	40001800 	.word	0x40001800
 8003404:	40014000 	.word	0x40014000
 8003408:	00010007 	.word	0x00010007

0800340c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800340c:	b480      	push	{r7}
 800340e:	b085      	sub	sp, #20
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a43      	ldr	r2, [pc, #268]	@ (800352c <TIM_Base_SetConfig+0x120>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d013      	beq.n	800344c <TIM_Base_SetConfig+0x40>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800342a:	d00f      	beq.n	800344c <TIM_Base_SetConfig+0x40>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a40      	ldr	r2, [pc, #256]	@ (8003530 <TIM_Base_SetConfig+0x124>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d00b      	beq.n	800344c <TIM_Base_SetConfig+0x40>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a3f      	ldr	r2, [pc, #252]	@ (8003534 <TIM_Base_SetConfig+0x128>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d007      	beq.n	800344c <TIM_Base_SetConfig+0x40>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a3e      	ldr	r2, [pc, #248]	@ (8003538 <TIM_Base_SetConfig+0x12c>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d003      	beq.n	800344c <TIM_Base_SetConfig+0x40>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a3d      	ldr	r2, [pc, #244]	@ (800353c <TIM_Base_SetConfig+0x130>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d108      	bne.n	800345e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003452:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	68fa      	ldr	r2, [r7, #12]
 800345a:	4313      	orrs	r3, r2
 800345c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a32      	ldr	r2, [pc, #200]	@ (800352c <TIM_Base_SetConfig+0x120>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d01f      	beq.n	80034a6 <TIM_Base_SetConfig+0x9a>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800346c:	d01b      	beq.n	80034a6 <TIM_Base_SetConfig+0x9a>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a2f      	ldr	r2, [pc, #188]	@ (8003530 <TIM_Base_SetConfig+0x124>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d017      	beq.n	80034a6 <TIM_Base_SetConfig+0x9a>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a2e      	ldr	r2, [pc, #184]	@ (8003534 <TIM_Base_SetConfig+0x128>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d013      	beq.n	80034a6 <TIM_Base_SetConfig+0x9a>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a2d      	ldr	r2, [pc, #180]	@ (8003538 <TIM_Base_SetConfig+0x12c>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d00f      	beq.n	80034a6 <TIM_Base_SetConfig+0x9a>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a2c      	ldr	r2, [pc, #176]	@ (800353c <TIM_Base_SetConfig+0x130>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d00b      	beq.n	80034a6 <TIM_Base_SetConfig+0x9a>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a2b      	ldr	r2, [pc, #172]	@ (8003540 <TIM_Base_SetConfig+0x134>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d007      	beq.n	80034a6 <TIM_Base_SetConfig+0x9a>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a2a      	ldr	r2, [pc, #168]	@ (8003544 <TIM_Base_SetConfig+0x138>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d003      	beq.n	80034a6 <TIM_Base_SetConfig+0x9a>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a29      	ldr	r2, [pc, #164]	@ (8003548 <TIM_Base_SetConfig+0x13c>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d108      	bne.n	80034b8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	689a      	ldr	r2, [r3, #8]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a14      	ldr	r2, [pc, #80]	@ (800352c <TIM_Base_SetConfig+0x120>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d00f      	beq.n	80034fe <TIM_Base_SetConfig+0xf2>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a16      	ldr	r2, [pc, #88]	@ (800353c <TIM_Base_SetConfig+0x130>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d00b      	beq.n	80034fe <TIM_Base_SetConfig+0xf2>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a15      	ldr	r2, [pc, #84]	@ (8003540 <TIM_Base_SetConfig+0x134>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d007      	beq.n	80034fe <TIM_Base_SetConfig+0xf2>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a14      	ldr	r2, [pc, #80]	@ (8003544 <TIM_Base_SetConfig+0x138>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d003      	beq.n	80034fe <TIM_Base_SetConfig+0xf2>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a13      	ldr	r2, [pc, #76]	@ (8003548 <TIM_Base_SetConfig+0x13c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d103      	bne.n	8003506 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	691a      	ldr	r2, [r3, #16]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f043 0204 	orr.w	r2, r3, #4
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2201      	movs	r2, #1
 8003516:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	68fa      	ldr	r2, [r7, #12]
 800351c:	601a      	str	r2, [r3, #0]
}
 800351e:	bf00      	nop
 8003520:	3714      	adds	r7, #20
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	40010000 	.word	0x40010000
 8003530:	40000400 	.word	0x40000400
 8003534:	40000800 	.word	0x40000800
 8003538:	40000c00 	.word	0x40000c00
 800353c:	40010400 	.word	0x40010400
 8003540:	40014000 	.word	0x40014000
 8003544:	40014400 	.word	0x40014400
 8003548:	40014800 	.word	0x40014800

0800354c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e042      	b.n	80035e4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003564:	2b00      	cmp	r3, #0
 8003566:	d106      	bne.n	8003576 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2200      	movs	r2, #0
 800356c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f000 f83b 	bl	80035ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2224      	movs	r2, #36	@ 0x24
 800357a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f022 0201 	bic.w	r2, r2, #1
 800358c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003592:	2b00      	cmp	r3, #0
 8003594:	d002      	beq.n	800359c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 fe28 	bl	80041ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f000 f8bd 	bl	800371c <UART_SetConfig>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d101      	bne.n	80035ac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e01b      	b.n	80035e4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	685a      	ldr	r2, [r3, #4]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80035ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	689a      	ldr	r2, [r3, #8]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80035ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f042 0201 	orr.w	r2, r2, #1
 80035da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 fea7 	bl	8004330 <UART_CheckIdleState>
 80035e2:	4603      	mov	r3, r0
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3708      	adds	r7, #8
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b08a      	sub	sp, #40	@ 0x28
 8003604:	af02      	add	r7, sp, #8
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	603b      	str	r3, [r7, #0]
 800360c:	4613      	mov	r3, r2
 800360e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003616:	2b20      	cmp	r3, #32
 8003618:	d17b      	bne.n	8003712 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d002      	beq.n	8003626 <HAL_UART_Transmit+0x26>
 8003620:	88fb      	ldrh	r3, [r7, #6]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d101      	bne.n	800362a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e074      	b.n	8003714 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2221      	movs	r2, #33	@ 0x21
 8003636:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800363a:	f7fd ffb9 	bl	80015b0 <HAL_GetTick>
 800363e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	88fa      	ldrh	r2, [r7, #6]
 8003644:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	88fa      	ldrh	r2, [r7, #6]
 800364c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003658:	d108      	bne.n	800366c <HAL_UART_Transmit+0x6c>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d104      	bne.n	800366c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003662:	2300      	movs	r3, #0
 8003664:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	61bb      	str	r3, [r7, #24]
 800366a:	e003      	b.n	8003674 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003670:	2300      	movs	r3, #0
 8003672:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003674:	e030      	b.n	80036d8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	9300      	str	r3, [sp, #0]
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	2200      	movs	r2, #0
 800367e:	2180      	movs	r1, #128	@ 0x80
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f000 feff 	bl	8004484 <UART_WaitOnFlagUntilTimeout>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d005      	beq.n	8003698 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2220      	movs	r2, #32
 8003690:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	e03d      	b.n	8003714 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d10b      	bne.n	80036b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	881b      	ldrh	r3, [r3, #0]
 80036a2:	461a      	mov	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036ac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80036ae:	69bb      	ldr	r3, [r7, #24]
 80036b0:	3302      	adds	r3, #2
 80036b2:	61bb      	str	r3, [r7, #24]
 80036b4:	e007      	b.n	80036c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	781a      	ldrb	r2, [r3, #0]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	3301      	adds	r3, #1
 80036c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	3b01      	subs	r3, #1
 80036d0:	b29a      	uxth	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80036de:	b29b      	uxth	r3, r3
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1c8      	bne.n	8003676 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	9300      	str	r3, [sp, #0]
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	2200      	movs	r2, #0
 80036ec:	2140      	movs	r1, #64	@ 0x40
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f000 fec8 	bl	8004484 <UART_WaitOnFlagUntilTimeout>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2220      	movs	r2, #32
 80036fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e006      	b.n	8003714 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2220      	movs	r2, #32
 800370a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800370e:	2300      	movs	r3, #0
 8003710:	e000      	b.n	8003714 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003712:	2302      	movs	r3, #2
  }
}
 8003714:	4618      	mov	r0, r3
 8003716:	3720      	adds	r7, #32
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800371c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003720:	b092      	sub	sp, #72	@ 0x48
 8003722:	af00      	add	r7, sp, #0
 8003724:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003726:	2300      	movs	r3, #0
 8003728:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	691b      	ldr	r3, [r3, #16]
 8003734:	431a      	orrs	r2, r3
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	695b      	ldr	r3, [r3, #20]
 800373a:	431a      	orrs	r2, r3
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	4313      	orrs	r3, r2
 8003742:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	4bbe      	ldr	r3, [pc, #760]	@ (8003a44 <UART_SetConfig+0x328>)
 800374c:	4013      	ands	r3, r2
 800374e:	697a      	ldr	r2, [r7, #20]
 8003750:	6812      	ldr	r2, [r2, #0]
 8003752:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003754:	430b      	orrs	r3, r1
 8003756:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	68da      	ldr	r2, [r3, #12]
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	430a      	orrs	r2, r1
 800376c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	699b      	ldr	r3, [r3, #24]
 8003772:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4ab3      	ldr	r2, [pc, #716]	@ (8003a48 <UART_SetConfig+0x32c>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d004      	beq.n	8003788 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	6a1b      	ldr	r3, [r3, #32]
 8003782:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003784:	4313      	orrs	r3, r2
 8003786:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689a      	ldr	r2, [r3, #8]
 800378e:	4baf      	ldr	r3, [pc, #700]	@ (8003a4c <UART_SetConfig+0x330>)
 8003790:	4013      	ands	r3, r2
 8003792:	697a      	ldr	r2, [r7, #20]
 8003794:	6812      	ldr	r2, [r2, #0]
 8003796:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003798:	430b      	orrs	r3, r1
 800379a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a2:	f023 010f 	bic.w	r1, r3, #15
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4aa6      	ldr	r2, [pc, #664]	@ (8003a50 <UART_SetConfig+0x334>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d177      	bne.n	80038ac <UART_SetConfig+0x190>
 80037bc:	4ba5      	ldr	r3, [pc, #660]	@ (8003a54 <UART_SetConfig+0x338>)
 80037be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037c4:	2b28      	cmp	r3, #40	@ 0x28
 80037c6:	d86d      	bhi.n	80038a4 <UART_SetConfig+0x188>
 80037c8:	a201      	add	r2, pc, #4	@ (adr r2, 80037d0 <UART_SetConfig+0xb4>)
 80037ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ce:	bf00      	nop
 80037d0:	08003875 	.word	0x08003875
 80037d4:	080038a5 	.word	0x080038a5
 80037d8:	080038a5 	.word	0x080038a5
 80037dc:	080038a5 	.word	0x080038a5
 80037e0:	080038a5 	.word	0x080038a5
 80037e4:	080038a5 	.word	0x080038a5
 80037e8:	080038a5 	.word	0x080038a5
 80037ec:	080038a5 	.word	0x080038a5
 80037f0:	0800387d 	.word	0x0800387d
 80037f4:	080038a5 	.word	0x080038a5
 80037f8:	080038a5 	.word	0x080038a5
 80037fc:	080038a5 	.word	0x080038a5
 8003800:	080038a5 	.word	0x080038a5
 8003804:	080038a5 	.word	0x080038a5
 8003808:	080038a5 	.word	0x080038a5
 800380c:	080038a5 	.word	0x080038a5
 8003810:	08003885 	.word	0x08003885
 8003814:	080038a5 	.word	0x080038a5
 8003818:	080038a5 	.word	0x080038a5
 800381c:	080038a5 	.word	0x080038a5
 8003820:	080038a5 	.word	0x080038a5
 8003824:	080038a5 	.word	0x080038a5
 8003828:	080038a5 	.word	0x080038a5
 800382c:	080038a5 	.word	0x080038a5
 8003830:	0800388d 	.word	0x0800388d
 8003834:	080038a5 	.word	0x080038a5
 8003838:	080038a5 	.word	0x080038a5
 800383c:	080038a5 	.word	0x080038a5
 8003840:	080038a5 	.word	0x080038a5
 8003844:	080038a5 	.word	0x080038a5
 8003848:	080038a5 	.word	0x080038a5
 800384c:	080038a5 	.word	0x080038a5
 8003850:	08003895 	.word	0x08003895
 8003854:	080038a5 	.word	0x080038a5
 8003858:	080038a5 	.word	0x080038a5
 800385c:	080038a5 	.word	0x080038a5
 8003860:	080038a5 	.word	0x080038a5
 8003864:	080038a5 	.word	0x080038a5
 8003868:	080038a5 	.word	0x080038a5
 800386c:	080038a5 	.word	0x080038a5
 8003870:	0800389d 	.word	0x0800389d
 8003874:	2301      	movs	r3, #1
 8003876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800387a:	e222      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 800387c:	2304      	movs	r3, #4
 800387e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003882:	e21e      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003884:	2308      	movs	r3, #8
 8003886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800388a:	e21a      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 800388c:	2310      	movs	r3, #16
 800388e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003892:	e216      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003894:	2320      	movs	r3, #32
 8003896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800389a:	e212      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 800389c:	2340      	movs	r3, #64	@ 0x40
 800389e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80038a2:	e20e      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 80038a4:	2380      	movs	r3, #128	@ 0x80
 80038a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80038aa:	e20a      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a69      	ldr	r2, [pc, #420]	@ (8003a58 <UART_SetConfig+0x33c>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d130      	bne.n	8003918 <UART_SetConfig+0x1fc>
 80038b6:	4b67      	ldr	r3, [pc, #412]	@ (8003a54 <UART_SetConfig+0x338>)
 80038b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ba:	f003 0307 	and.w	r3, r3, #7
 80038be:	2b05      	cmp	r3, #5
 80038c0:	d826      	bhi.n	8003910 <UART_SetConfig+0x1f4>
 80038c2:	a201      	add	r2, pc, #4	@ (adr r2, 80038c8 <UART_SetConfig+0x1ac>)
 80038c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c8:	080038e1 	.word	0x080038e1
 80038cc:	080038e9 	.word	0x080038e9
 80038d0:	080038f1 	.word	0x080038f1
 80038d4:	080038f9 	.word	0x080038f9
 80038d8:	08003901 	.word	0x08003901
 80038dc:	08003909 	.word	0x08003909
 80038e0:	2300      	movs	r3, #0
 80038e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80038e6:	e1ec      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 80038e8:	2304      	movs	r3, #4
 80038ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80038ee:	e1e8      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 80038f0:	2308      	movs	r3, #8
 80038f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80038f6:	e1e4      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 80038f8:	2310      	movs	r3, #16
 80038fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80038fe:	e1e0      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003900:	2320      	movs	r3, #32
 8003902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003906:	e1dc      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003908:	2340      	movs	r3, #64	@ 0x40
 800390a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800390e:	e1d8      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003910:	2380      	movs	r3, #128	@ 0x80
 8003912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003916:	e1d4      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a4f      	ldr	r2, [pc, #316]	@ (8003a5c <UART_SetConfig+0x340>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d130      	bne.n	8003984 <UART_SetConfig+0x268>
 8003922:	4b4c      	ldr	r3, [pc, #304]	@ (8003a54 <UART_SetConfig+0x338>)
 8003924:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003926:	f003 0307 	and.w	r3, r3, #7
 800392a:	2b05      	cmp	r3, #5
 800392c:	d826      	bhi.n	800397c <UART_SetConfig+0x260>
 800392e:	a201      	add	r2, pc, #4	@ (adr r2, 8003934 <UART_SetConfig+0x218>)
 8003930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003934:	0800394d 	.word	0x0800394d
 8003938:	08003955 	.word	0x08003955
 800393c:	0800395d 	.word	0x0800395d
 8003940:	08003965 	.word	0x08003965
 8003944:	0800396d 	.word	0x0800396d
 8003948:	08003975 	.word	0x08003975
 800394c:	2300      	movs	r3, #0
 800394e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003952:	e1b6      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003954:	2304      	movs	r3, #4
 8003956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800395a:	e1b2      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 800395c:	2308      	movs	r3, #8
 800395e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003962:	e1ae      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003964:	2310      	movs	r3, #16
 8003966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800396a:	e1aa      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 800396c:	2320      	movs	r3, #32
 800396e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003972:	e1a6      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003974:	2340      	movs	r3, #64	@ 0x40
 8003976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800397a:	e1a2      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 800397c:	2380      	movs	r3, #128	@ 0x80
 800397e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003982:	e19e      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a35      	ldr	r2, [pc, #212]	@ (8003a60 <UART_SetConfig+0x344>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d130      	bne.n	80039f0 <UART_SetConfig+0x2d4>
 800398e:	4b31      	ldr	r3, [pc, #196]	@ (8003a54 <UART_SetConfig+0x338>)
 8003990:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003992:	f003 0307 	and.w	r3, r3, #7
 8003996:	2b05      	cmp	r3, #5
 8003998:	d826      	bhi.n	80039e8 <UART_SetConfig+0x2cc>
 800399a:	a201      	add	r2, pc, #4	@ (adr r2, 80039a0 <UART_SetConfig+0x284>)
 800399c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a0:	080039b9 	.word	0x080039b9
 80039a4:	080039c1 	.word	0x080039c1
 80039a8:	080039c9 	.word	0x080039c9
 80039ac:	080039d1 	.word	0x080039d1
 80039b0:	080039d9 	.word	0x080039d9
 80039b4:	080039e1 	.word	0x080039e1
 80039b8:	2300      	movs	r3, #0
 80039ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80039be:	e180      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 80039c0:	2304      	movs	r3, #4
 80039c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80039c6:	e17c      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 80039c8:	2308      	movs	r3, #8
 80039ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80039ce:	e178      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 80039d0:	2310      	movs	r3, #16
 80039d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80039d6:	e174      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 80039d8:	2320      	movs	r3, #32
 80039da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80039de:	e170      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 80039e0:	2340      	movs	r3, #64	@ 0x40
 80039e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80039e6:	e16c      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 80039e8:	2380      	movs	r3, #128	@ 0x80
 80039ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80039ee:	e168      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a1b      	ldr	r2, [pc, #108]	@ (8003a64 <UART_SetConfig+0x348>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d142      	bne.n	8003a80 <UART_SetConfig+0x364>
 80039fa:	4b16      	ldr	r3, [pc, #88]	@ (8003a54 <UART_SetConfig+0x338>)
 80039fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039fe:	f003 0307 	and.w	r3, r3, #7
 8003a02:	2b05      	cmp	r3, #5
 8003a04:	d838      	bhi.n	8003a78 <UART_SetConfig+0x35c>
 8003a06:	a201      	add	r2, pc, #4	@ (adr r2, 8003a0c <UART_SetConfig+0x2f0>)
 8003a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a0c:	08003a25 	.word	0x08003a25
 8003a10:	08003a2d 	.word	0x08003a2d
 8003a14:	08003a35 	.word	0x08003a35
 8003a18:	08003a3d 	.word	0x08003a3d
 8003a1c:	08003a69 	.word	0x08003a69
 8003a20:	08003a71 	.word	0x08003a71
 8003a24:	2300      	movs	r3, #0
 8003a26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003a2a:	e14a      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003a2c:	2304      	movs	r3, #4
 8003a2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003a32:	e146      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003a34:	2308      	movs	r3, #8
 8003a36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003a3a:	e142      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003a3c:	2310      	movs	r3, #16
 8003a3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003a42:	e13e      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003a44:	cfff69f3 	.word	0xcfff69f3
 8003a48:	58000c00 	.word	0x58000c00
 8003a4c:	11fff4ff 	.word	0x11fff4ff
 8003a50:	40011000 	.word	0x40011000
 8003a54:	58024400 	.word	0x58024400
 8003a58:	40004400 	.word	0x40004400
 8003a5c:	40004800 	.word	0x40004800
 8003a60:	40004c00 	.word	0x40004c00
 8003a64:	40005000 	.word	0x40005000
 8003a68:	2320      	movs	r3, #32
 8003a6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003a6e:	e128      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003a70:	2340      	movs	r3, #64	@ 0x40
 8003a72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003a76:	e124      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003a78:	2380      	movs	r3, #128	@ 0x80
 8003a7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003a7e:	e120      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4acb      	ldr	r2, [pc, #812]	@ (8003db4 <UART_SetConfig+0x698>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d176      	bne.n	8003b78 <UART_SetConfig+0x45c>
 8003a8a:	4bcb      	ldr	r3, [pc, #812]	@ (8003db8 <UART_SetConfig+0x69c>)
 8003a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a92:	2b28      	cmp	r3, #40	@ 0x28
 8003a94:	d86c      	bhi.n	8003b70 <UART_SetConfig+0x454>
 8003a96:	a201      	add	r2, pc, #4	@ (adr r2, 8003a9c <UART_SetConfig+0x380>)
 8003a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a9c:	08003b41 	.word	0x08003b41
 8003aa0:	08003b71 	.word	0x08003b71
 8003aa4:	08003b71 	.word	0x08003b71
 8003aa8:	08003b71 	.word	0x08003b71
 8003aac:	08003b71 	.word	0x08003b71
 8003ab0:	08003b71 	.word	0x08003b71
 8003ab4:	08003b71 	.word	0x08003b71
 8003ab8:	08003b71 	.word	0x08003b71
 8003abc:	08003b49 	.word	0x08003b49
 8003ac0:	08003b71 	.word	0x08003b71
 8003ac4:	08003b71 	.word	0x08003b71
 8003ac8:	08003b71 	.word	0x08003b71
 8003acc:	08003b71 	.word	0x08003b71
 8003ad0:	08003b71 	.word	0x08003b71
 8003ad4:	08003b71 	.word	0x08003b71
 8003ad8:	08003b71 	.word	0x08003b71
 8003adc:	08003b51 	.word	0x08003b51
 8003ae0:	08003b71 	.word	0x08003b71
 8003ae4:	08003b71 	.word	0x08003b71
 8003ae8:	08003b71 	.word	0x08003b71
 8003aec:	08003b71 	.word	0x08003b71
 8003af0:	08003b71 	.word	0x08003b71
 8003af4:	08003b71 	.word	0x08003b71
 8003af8:	08003b71 	.word	0x08003b71
 8003afc:	08003b59 	.word	0x08003b59
 8003b00:	08003b71 	.word	0x08003b71
 8003b04:	08003b71 	.word	0x08003b71
 8003b08:	08003b71 	.word	0x08003b71
 8003b0c:	08003b71 	.word	0x08003b71
 8003b10:	08003b71 	.word	0x08003b71
 8003b14:	08003b71 	.word	0x08003b71
 8003b18:	08003b71 	.word	0x08003b71
 8003b1c:	08003b61 	.word	0x08003b61
 8003b20:	08003b71 	.word	0x08003b71
 8003b24:	08003b71 	.word	0x08003b71
 8003b28:	08003b71 	.word	0x08003b71
 8003b2c:	08003b71 	.word	0x08003b71
 8003b30:	08003b71 	.word	0x08003b71
 8003b34:	08003b71 	.word	0x08003b71
 8003b38:	08003b71 	.word	0x08003b71
 8003b3c:	08003b69 	.word	0x08003b69
 8003b40:	2301      	movs	r3, #1
 8003b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b46:	e0bc      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003b48:	2304      	movs	r3, #4
 8003b4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b4e:	e0b8      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003b50:	2308      	movs	r3, #8
 8003b52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b56:	e0b4      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003b58:	2310      	movs	r3, #16
 8003b5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b5e:	e0b0      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003b60:	2320      	movs	r3, #32
 8003b62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b66:	e0ac      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003b68:	2340      	movs	r3, #64	@ 0x40
 8003b6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b6e:	e0a8      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003b70:	2380      	movs	r3, #128	@ 0x80
 8003b72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003b76:	e0a4      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a8f      	ldr	r2, [pc, #572]	@ (8003dbc <UART_SetConfig+0x6a0>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d130      	bne.n	8003be4 <UART_SetConfig+0x4c8>
 8003b82:	4b8d      	ldr	r3, [pc, #564]	@ (8003db8 <UART_SetConfig+0x69c>)
 8003b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b86:	f003 0307 	and.w	r3, r3, #7
 8003b8a:	2b05      	cmp	r3, #5
 8003b8c:	d826      	bhi.n	8003bdc <UART_SetConfig+0x4c0>
 8003b8e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b94 <UART_SetConfig+0x478>)
 8003b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b94:	08003bad 	.word	0x08003bad
 8003b98:	08003bb5 	.word	0x08003bb5
 8003b9c:	08003bbd 	.word	0x08003bbd
 8003ba0:	08003bc5 	.word	0x08003bc5
 8003ba4:	08003bcd 	.word	0x08003bcd
 8003ba8:	08003bd5 	.word	0x08003bd5
 8003bac:	2300      	movs	r3, #0
 8003bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003bb2:	e086      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003bb4:	2304      	movs	r3, #4
 8003bb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003bba:	e082      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003bbc:	2308      	movs	r3, #8
 8003bbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003bc2:	e07e      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003bc4:	2310      	movs	r3, #16
 8003bc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003bca:	e07a      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003bcc:	2320      	movs	r3, #32
 8003bce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003bd2:	e076      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003bd4:	2340      	movs	r3, #64	@ 0x40
 8003bd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003bda:	e072      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003bdc:	2380      	movs	r3, #128	@ 0x80
 8003bde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003be2:	e06e      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a75      	ldr	r2, [pc, #468]	@ (8003dc0 <UART_SetConfig+0x6a4>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d130      	bne.n	8003c50 <UART_SetConfig+0x534>
 8003bee:	4b72      	ldr	r3, [pc, #456]	@ (8003db8 <UART_SetConfig+0x69c>)
 8003bf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf2:	f003 0307 	and.w	r3, r3, #7
 8003bf6:	2b05      	cmp	r3, #5
 8003bf8:	d826      	bhi.n	8003c48 <UART_SetConfig+0x52c>
 8003bfa:	a201      	add	r2, pc, #4	@ (adr r2, 8003c00 <UART_SetConfig+0x4e4>)
 8003bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c00:	08003c19 	.word	0x08003c19
 8003c04:	08003c21 	.word	0x08003c21
 8003c08:	08003c29 	.word	0x08003c29
 8003c0c:	08003c31 	.word	0x08003c31
 8003c10:	08003c39 	.word	0x08003c39
 8003c14:	08003c41 	.word	0x08003c41
 8003c18:	2300      	movs	r3, #0
 8003c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c1e:	e050      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003c20:	2304      	movs	r3, #4
 8003c22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c26:	e04c      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003c28:	2308      	movs	r3, #8
 8003c2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c2e:	e048      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003c30:	2310      	movs	r3, #16
 8003c32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c36:	e044      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003c38:	2320      	movs	r3, #32
 8003c3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c3e:	e040      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003c40:	2340      	movs	r3, #64	@ 0x40
 8003c42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c46:	e03c      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003c48:	2380      	movs	r3, #128	@ 0x80
 8003c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c4e:	e038      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a5b      	ldr	r2, [pc, #364]	@ (8003dc4 <UART_SetConfig+0x6a8>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d130      	bne.n	8003cbc <UART_SetConfig+0x5a0>
 8003c5a:	4b57      	ldr	r3, [pc, #348]	@ (8003db8 <UART_SetConfig+0x69c>)
 8003c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c5e:	f003 0307 	and.w	r3, r3, #7
 8003c62:	2b05      	cmp	r3, #5
 8003c64:	d826      	bhi.n	8003cb4 <UART_SetConfig+0x598>
 8003c66:	a201      	add	r2, pc, #4	@ (adr r2, 8003c6c <UART_SetConfig+0x550>)
 8003c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6c:	08003c85 	.word	0x08003c85
 8003c70:	08003c8d 	.word	0x08003c8d
 8003c74:	08003c95 	.word	0x08003c95
 8003c78:	08003c9d 	.word	0x08003c9d
 8003c7c:	08003ca5 	.word	0x08003ca5
 8003c80:	08003cad 	.word	0x08003cad
 8003c84:	2302      	movs	r3, #2
 8003c86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c8a:	e01a      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003c8c:	2304      	movs	r3, #4
 8003c8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c92:	e016      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003c94:	2308      	movs	r3, #8
 8003c96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003c9a:	e012      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003c9c:	2310      	movs	r3, #16
 8003c9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003ca2:	e00e      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003ca4:	2320      	movs	r3, #32
 8003ca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003caa:	e00a      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003cac:	2340      	movs	r3, #64	@ 0x40
 8003cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003cb2:	e006      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003cb4:	2380      	movs	r3, #128	@ 0x80
 8003cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003cba:	e002      	b.n	8003cc2 <UART_SetConfig+0x5a6>
 8003cbc:	2380      	movs	r3, #128	@ 0x80
 8003cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a3f      	ldr	r2, [pc, #252]	@ (8003dc4 <UART_SetConfig+0x6a8>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	f040 80f8 	bne.w	8003ebe <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003cce:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003cd2:	2b20      	cmp	r3, #32
 8003cd4:	dc46      	bgt.n	8003d64 <UART_SetConfig+0x648>
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	f2c0 8082 	blt.w	8003de0 <UART_SetConfig+0x6c4>
 8003cdc:	3b02      	subs	r3, #2
 8003cde:	2b1e      	cmp	r3, #30
 8003ce0:	d87e      	bhi.n	8003de0 <UART_SetConfig+0x6c4>
 8003ce2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ce8 <UART_SetConfig+0x5cc>)
 8003ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce8:	08003d6b 	.word	0x08003d6b
 8003cec:	08003de1 	.word	0x08003de1
 8003cf0:	08003d73 	.word	0x08003d73
 8003cf4:	08003de1 	.word	0x08003de1
 8003cf8:	08003de1 	.word	0x08003de1
 8003cfc:	08003de1 	.word	0x08003de1
 8003d00:	08003d83 	.word	0x08003d83
 8003d04:	08003de1 	.word	0x08003de1
 8003d08:	08003de1 	.word	0x08003de1
 8003d0c:	08003de1 	.word	0x08003de1
 8003d10:	08003de1 	.word	0x08003de1
 8003d14:	08003de1 	.word	0x08003de1
 8003d18:	08003de1 	.word	0x08003de1
 8003d1c:	08003de1 	.word	0x08003de1
 8003d20:	08003d93 	.word	0x08003d93
 8003d24:	08003de1 	.word	0x08003de1
 8003d28:	08003de1 	.word	0x08003de1
 8003d2c:	08003de1 	.word	0x08003de1
 8003d30:	08003de1 	.word	0x08003de1
 8003d34:	08003de1 	.word	0x08003de1
 8003d38:	08003de1 	.word	0x08003de1
 8003d3c:	08003de1 	.word	0x08003de1
 8003d40:	08003de1 	.word	0x08003de1
 8003d44:	08003de1 	.word	0x08003de1
 8003d48:	08003de1 	.word	0x08003de1
 8003d4c:	08003de1 	.word	0x08003de1
 8003d50:	08003de1 	.word	0x08003de1
 8003d54:	08003de1 	.word	0x08003de1
 8003d58:	08003de1 	.word	0x08003de1
 8003d5c:	08003de1 	.word	0x08003de1
 8003d60:	08003dd3 	.word	0x08003dd3
 8003d64:	2b40      	cmp	r3, #64	@ 0x40
 8003d66:	d037      	beq.n	8003dd8 <UART_SetConfig+0x6bc>
 8003d68:	e03a      	b.n	8003de0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8003d6a:	f7fe ffb7 	bl	8002cdc <HAL_RCCEx_GetD3PCLK1Freq>
 8003d6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003d70:	e03c      	b.n	8003dec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003d72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7fe ffc6 	bl	8002d08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003d80:	e034      	b.n	8003dec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003d82:	f107 0318 	add.w	r3, r7, #24
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7ff f912 	bl	8002fb0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003d90:	e02c      	b.n	8003dec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d92:	4b09      	ldr	r3, [pc, #36]	@ (8003db8 <UART_SetConfig+0x69c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0320 	and.w	r3, r3, #32
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d016      	beq.n	8003dcc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003d9e:	4b06      	ldr	r3, [pc, #24]	@ (8003db8 <UART_SetConfig+0x69c>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	08db      	lsrs	r3, r3, #3
 8003da4:	f003 0303 	and.w	r3, r3, #3
 8003da8:	4a07      	ldr	r2, [pc, #28]	@ (8003dc8 <UART_SetConfig+0x6ac>)
 8003daa:	fa22 f303 	lsr.w	r3, r2, r3
 8003dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003db0:	e01c      	b.n	8003dec <UART_SetConfig+0x6d0>
 8003db2:	bf00      	nop
 8003db4:	40011400 	.word	0x40011400
 8003db8:	58024400 	.word	0x58024400
 8003dbc:	40007800 	.word	0x40007800
 8003dc0:	40007c00 	.word	0x40007c00
 8003dc4:	58000c00 	.word	0x58000c00
 8003dc8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8003dcc:	4b9d      	ldr	r3, [pc, #628]	@ (8004044 <UART_SetConfig+0x928>)
 8003dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003dd0:	e00c      	b.n	8003dec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8003dd2:	4b9d      	ldr	r3, [pc, #628]	@ (8004048 <UART_SetConfig+0x92c>)
 8003dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003dd6:	e009      	b.n	8003dec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dd8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003dde:	e005      	b.n	8003dec <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8003de0:	2300      	movs	r3, #0
 8003de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003dea:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003dec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f000 81de 	beq.w	80041b0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df8:	4a94      	ldr	r2, [pc, #592]	@ (800404c <UART_SetConfig+0x930>)
 8003dfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e02:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e06:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	685a      	ldr	r2, [r3, #4]
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	005b      	lsls	r3, r3, #1
 8003e10:	4413      	add	r3, r2
 8003e12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d305      	bcc.n	8003e24 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d903      	bls.n	8003e2c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003e2a:	e1c1      	b.n	80041b0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e2e:	2200      	movs	r2, #0
 8003e30:	60bb      	str	r3, [r7, #8]
 8003e32:	60fa      	str	r2, [r7, #12]
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e38:	4a84      	ldr	r2, [pc, #528]	@ (800404c <UART_SetConfig+0x930>)
 8003e3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	2200      	movs	r2, #0
 8003e42:	603b      	str	r3, [r7, #0]
 8003e44:	607a      	str	r2, [r7, #4]
 8003e46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003e4e:	f7fc fbb7 	bl	80005c0 <__aeabi_uldivmod>
 8003e52:	4602      	mov	r2, r0
 8003e54:	460b      	mov	r3, r1
 8003e56:	4610      	mov	r0, r2
 8003e58:	4619      	mov	r1, r3
 8003e5a:	f04f 0200 	mov.w	r2, #0
 8003e5e:	f04f 0300 	mov.w	r3, #0
 8003e62:	020b      	lsls	r3, r1, #8
 8003e64:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003e68:	0202      	lsls	r2, r0, #8
 8003e6a:	6979      	ldr	r1, [r7, #20]
 8003e6c:	6849      	ldr	r1, [r1, #4]
 8003e6e:	0849      	lsrs	r1, r1, #1
 8003e70:	2000      	movs	r0, #0
 8003e72:	460c      	mov	r4, r1
 8003e74:	4605      	mov	r5, r0
 8003e76:	eb12 0804 	adds.w	r8, r2, r4
 8003e7a:	eb43 0905 	adc.w	r9, r3, r5
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	469a      	mov	sl, r3
 8003e86:	4693      	mov	fp, r2
 8003e88:	4652      	mov	r2, sl
 8003e8a:	465b      	mov	r3, fp
 8003e8c:	4640      	mov	r0, r8
 8003e8e:	4649      	mov	r1, r9
 8003e90:	f7fc fb96 	bl	80005c0 <__aeabi_uldivmod>
 8003e94:	4602      	mov	r2, r0
 8003e96:	460b      	mov	r3, r1
 8003e98:	4613      	mov	r3, r2
 8003e9a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ea2:	d308      	bcc.n	8003eb6 <UART_SetConfig+0x79a>
 8003ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ea6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003eaa:	d204      	bcs.n	8003eb6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003eb2:	60da      	str	r2, [r3, #12]
 8003eb4:	e17c      	b.n	80041b0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003ebc:	e178      	b.n	80041b0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	69db      	ldr	r3, [r3, #28]
 8003ec2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ec6:	f040 80c5 	bne.w	8004054 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8003eca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003ece:	2b20      	cmp	r3, #32
 8003ed0:	dc48      	bgt.n	8003f64 <UART_SetConfig+0x848>
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	db7b      	blt.n	8003fce <UART_SetConfig+0x8b2>
 8003ed6:	2b20      	cmp	r3, #32
 8003ed8:	d879      	bhi.n	8003fce <UART_SetConfig+0x8b2>
 8003eda:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee0 <UART_SetConfig+0x7c4>)
 8003edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee0:	08003f6b 	.word	0x08003f6b
 8003ee4:	08003f73 	.word	0x08003f73
 8003ee8:	08003fcf 	.word	0x08003fcf
 8003eec:	08003fcf 	.word	0x08003fcf
 8003ef0:	08003f7b 	.word	0x08003f7b
 8003ef4:	08003fcf 	.word	0x08003fcf
 8003ef8:	08003fcf 	.word	0x08003fcf
 8003efc:	08003fcf 	.word	0x08003fcf
 8003f00:	08003f8b 	.word	0x08003f8b
 8003f04:	08003fcf 	.word	0x08003fcf
 8003f08:	08003fcf 	.word	0x08003fcf
 8003f0c:	08003fcf 	.word	0x08003fcf
 8003f10:	08003fcf 	.word	0x08003fcf
 8003f14:	08003fcf 	.word	0x08003fcf
 8003f18:	08003fcf 	.word	0x08003fcf
 8003f1c:	08003fcf 	.word	0x08003fcf
 8003f20:	08003f9b 	.word	0x08003f9b
 8003f24:	08003fcf 	.word	0x08003fcf
 8003f28:	08003fcf 	.word	0x08003fcf
 8003f2c:	08003fcf 	.word	0x08003fcf
 8003f30:	08003fcf 	.word	0x08003fcf
 8003f34:	08003fcf 	.word	0x08003fcf
 8003f38:	08003fcf 	.word	0x08003fcf
 8003f3c:	08003fcf 	.word	0x08003fcf
 8003f40:	08003fcf 	.word	0x08003fcf
 8003f44:	08003fcf 	.word	0x08003fcf
 8003f48:	08003fcf 	.word	0x08003fcf
 8003f4c:	08003fcf 	.word	0x08003fcf
 8003f50:	08003fcf 	.word	0x08003fcf
 8003f54:	08003fcf 	.word	0x08003fcf
 8003f58:	08003fcf 	.word	0x08003fcf
 8003f5c:	08003fcf 	.word	0x08003fcf
 8003f60:	08003fc1 	.word	0x08003fc1
 8003f64:	2b40      	cmp	r3, #64	@ 0x40
 8003f66:	d02e      	beq.n	8003fc6 <UART_SetConfig+0x8aa>
 8003f68:	e031      	b.n	8003fce <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f6a:	f7fe fe49 	bl	8002c00 <HAL_RCC_GetPCLK1Freq>
 8003f6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003f70:	e033      	b.n	8003fda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f72:	f7fe fe5b 	bl	8002c2c <HAL_RCC_GetPCLK2Freq>
 8003f76:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003f78:	e02f      	b.n	8003fda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003f7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7fe fec2 	bl	8002d08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003f88:	e027      	b.n	8003fda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003f8a:	f107 0318 	add.w	r3, r7, #24
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7ff f80e 	bl	8002fb0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003f98:	e01f      	b.n	8003fda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f9a:	4b2d      	ldr	r3, [pc, #180]	@ (8004050 <UART_SetConfig+0x934>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0320 	and.w	r3, r3, #32
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d009      	beq.n	8003fba <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003fa6:	4b2a      	ldr	r3, [pc, #168]	@ (8004050 <UART_SetConfig+0x934>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	08db      	lsrs	r3, r3, #3
 8003fac:	f003 0303 	and.w	r3, r3, #3
 8003fb0:	4a24      	ldr	r2, [pc, #144]	@ (8004044 <UART_SetConfig+0x928>)
 8003fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8003fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003fb8:	e00f      	b.n	8003fda <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8003fba:	4b22      	ldr	r3, [pc, #136]	@ (8004044 <UART_SetConfig+0x928>)
 8003fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003fbe:	e00c      	b.n	8003fda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8003fc0:	4b21      	ldr	r3, [pc, #132]	@ (8004048 <UART_SetConfig+0x92c>)
 8003fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003fc4:	e009      	b.n	8003fda <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003fcc:	e005      	b.n	8003fda <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003fd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003fda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f000 80e7 	beq.w	80041b0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe6:	4a19      	ldr	r2, [pc, #100]	@ (800404c <UART_SetConfig+0x930>)
 8003fe8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003fec:	461a      	mov	r2, r3
 8003fee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ff0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ff4:	005a      	lsls	r2, r3, #1
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	085b      	lsrs	r3, r3, #1
 8003ffc:	441a      	add	r2, r3
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	fbb2 f3f3 	udiv	r3, r2, r3
 8004006:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800400a:	2b0f      	cmp	r3, #15
 800400c:	d916      	bls.n	800403c <UART_SetConfig+0x920>
 800400e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004014:	d212      	bcs.n	800403c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004018:	b29b      	uxth	r3, r3
 800401a:	f023 030f 	bic.w	r3, r3, #15
 800401e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004022:	085b      	lsrs	r3, r3, #1
 8004024:	b29b      	uxth	r3, r3
 8004026:	f003 0307 	and.w	r3, r3, #7
 800402a:	b29a      	uxth	r2, r3
 800402c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800402e:	4313      	orrs	r3, r2
 8004030:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004038:	60da      	str	r2, [r3, #12]
 800403a:	e0b9      	b.n	80041b0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004042:	e0b5      	b.n	80041b0 <UART_SetConfig+0xa94>
 8004044:	03d09000 	.word	0x03d09000
 8004048:	003d0900 	.word	0x003d0900
 800404c:	08007a44 	.word	0x08007a44
 8004050:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8004054:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004058:	2b20      	cmp	r3, #32
 800405a:	dc49      	bgt.n	80040f0 <UART_SetConfig+0x9d4>
 800405c:	2b00      	cmp	r3, #0
 800405e:	db7c      	blt.n	800415a <UART_SetConfig+0xa3e>
 8004060:	2b20      	cmp	r3, #32
 8004062:	d87a      	bhi.n	800415a <UART_SetConfig+0xa3e>
 8004064:	a201      	add	r2, pc, #4	@ (adr r2, 800406c <UART_SetConfig+0x950>)
 8004066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406a:	bf00      	nop
 800406c:	080040f7 	.word	0x080040f7
 8004070:	080040ff 	.word	0x080040ff
 8004074:	0800415b 	.word	0x0800415b
 8004078:	0800415b 	.word	0x0800415b
 800407c:	08004107 	.word	0x08004107
 8004080:	0800415b 	.word	0x0800415b
 8004084:	0800415b 	.word	0x0800415b
 8004088:	0800415b 	.word	0x0800415b
 800408c:	08004117 	.word	0x08004117
 8004090:	0800415b 	.word	0x0800415b
 8004094:	0800415b 	.word	0x0800415b
 8004098:	0800415b 	.word	0x0800415b
 800409c:	0800415b 	.word	0x0800415b
 80040a0:	0800415b 	.word	0x0800415b
 80040a4:	0800415b 	.word	0x0800415b
 80040a8:	0800415b 	.word	0x0800415b
 80040ac:	08004127 	.word	0x08004127
 80040b0:	0800415b 	.word	0x0800415b
 80040b4:	0800415b 	.word	0x0800415b
 80040b8:	0800415b 	.word	0x0800415b
 80040bc:	0800415b 	.word	0x0800415b
 80040c0:	0800415b 	.word	0x0800415b
 80040c4:	0800415b 	.word	0x0800415b
 80040c8:	0800415b 	.word	0x0800415b
 80040cc:	0800415b 	.word	0x0800415b
 80040d0:	0800415b 	.word	0x0800415b
 80040d4:	0800415b 	.word	0x0800415b
 80040d8:	0800415b 	.word	0x0800415b
 80040dc:	0800415b 	.word	0x0800415b
 80040e0:	0800415b 	.word	0x0800415b
 80040e4:	0800415b 	.word	0x0800415b
 80040e8:	0800415b 	.word	0x0800415b
 80040ec:	0800414d 	.word	0x0800414d
 80040f0:	2b40      	cmp	r3, #64	@ 0x40
 80040f2:	d02e      	beq.n	8004152 <UART_SetConfig+0xa36>
 80040f4:	e031      	b.n	800415a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040f6:	f7fe fd83 	bl	8002c00 <HAL_RCC_GetPCLK1Freq>
 80040fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80040fc:	e033      	b.n	8004166 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040fe:	f7fe fd95 	bl	8002c2c <HAL_RCC_GetPCLK2Freq>
 8004102:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004104:	e02f      	b.n	8004166 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004106:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800410a:	4618      	mov	r0, r3
 800410c:	f7fe fdfc 	bl	8002d08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004112:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004114:	e027      	b.n	8004166 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004116:	f107 0318 	add.w	r3, r7, #24
 800411a:	4618      	mov	r0, r3
 800411c:	f7fe ff48 	bl	8002fb0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004124:	e01f      	b.n	8004166 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004126:	4b2d      	ldr	r3, [pc, #180]	@ (80041dc <UART_SetConfig+0xac0>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0320 	and.w	r3, r3, #32
 800412e:	2b00      	cmp	r3, #0
 8004130:	d009      	beq.n	8004146 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004132:	4b2a      	ldr	r3, [pc, #168]	@ (80041dc <UART_SetConfig+0xac0>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	08db      	lsrs	r3, r3, #3
 8004138:	f003 0303 	and.w	r3, r3, #3
 800413c:	4a28      	ldr	r2, [pc, #160]	@ (80041e0 <UART_SetConfig+0xac4>)
 800413e:	fa22 f303 	lsr.w	r3, r2, r3
 8004142:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004144:	e00f      	b.n	8004166 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8004146:	4b26      	ldr	r3, [pc, #152]	@ (80041e0 <UART_SetConfig+0xac4>)
 8004148:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800414a:	e00c      	b.n	8004166 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800414c:	4b25      	ldr	r3, [pc, #148]	@ (80041e4 <UART_SetConfig+0xac8>)
 800414e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004150:	e009      	b.n	8004166 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004152:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004158:	e005      	b.n	8004166 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800415a:	2300      	movs	r3, #0
 800415c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004164:	bf00      	nop
    }

    if (pclk != 0U)
 8004166:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004168:	2b00      	cmp	r3, #0
 800416a:	d021      	beq.n	80041b0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004170:	4a1d      	ldr	r2, [pc, #116]	@ (80041e8 <UART_SetConfig+0xacc>)
 8004172:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004176:	461a      	mov	r2, r3
 8004178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800417a:	fbb3 f2f2 	udiv	r2, r3, r2
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	085b      	lsrs	r3, r3, #1
 8004184:	441a      	add	r2, r3
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	fbb2 f3f3 	udiv	r3, r2, r3
 800418e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004192:	2b0f      	cmp	r3, #15
 8004194:	d909      	bls.n	80041aa <UART_SetConfig+0xa8e>
 8004196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800419c:	d205      	bcs.n	80041aa <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800419e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	60da      	str	r2, [r3, #12]
 80041a8:	e002      	b.n	80041b0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	2200      	movs	r2, #0
 80041c4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	2200      	movs	r2, #0
 80041ca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80041cc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3748      	adds	r7, #72	@ 0x48
 80041d4:	46bd      	mov	sp, r7
 80041d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041da:	bf00      	nop
 80041dc:	58024400 	.word	0x58024400
 80041e0:	03d09000 	.word	0x03d09000
 80041e4:	003d0900 	.word	0x003d0900
 80041e8:	08007a44 	.word	0x08007a44

080041ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041f8:	f003 0308 	and.w	r3, r3, #8
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00a      	beq.n	8004216 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	430a      	orrs	r2, r1
 8004214:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00a      	beq.n	8004238 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	430a      	orrs	r2, r1
 8004236:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00a      	beq.n	800425a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	430a      	orrs	r2, r1
 8004258:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800425e:	f003 0304 	and.w	r3, r3, #4
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00a      	beq.n	800427c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	430a      	orrs	r2, r1
 800427a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004280:	f003 0310 	and.w	r3, r3, #16
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00a      	beq.n	800429e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	430a      	orrs	r2, r1
 800429c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042a2:	f003 0320 	and.w	r3, r3, #32
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00a      	beq.n	80042c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	430a      	orrs	r2, r1
 80042be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d01a      	beq.n	8004302 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042ea:	d10a      	bne.n	8004302 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	430a      	orrs	r2, r1
 8004300:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004306:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00a      	beq.n	8004324 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	430a      	orrs	r2, r1
 8004322:	605a      	str	r2, [r3, #4]
  }
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b098      	sub	sp, #96	@ 0x60
 8004334:	af02      	add	r7, sp, #8
 8004336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004340:	f7fd f936 	bl	80015b0 <HAL_GetTick>
 8004344:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0308 	and.w	r3, r3, #8
 8004350:	2b08      	cmp	r3, #8
 8004352:	d12f      	bne.n	80043b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004354:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004358:	9300      	str	r3, [sp, #0]
 800435a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800435c:	2200      	movs	r2, #0
 800435e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 f88e 	bl	8004484 <UART_WaitOnFlagUntilTimeout>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d022      	beq.n	80043b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004376:	e853 3f00 	ldrex	r3, [r3]
 800437a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800437c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800437e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004382:	653b      	str	r3, [r7, #80]	@ 0x50
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	461a      	mov	r2, r3
 800438a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800438c:	647b      	str	r3, [r7, #68]	@ 0x44
 800438e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004390:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004392:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004394:	e841 2300 	strex	r3, r2, [r1]
 8004398:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800439a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1e6      	bne.n	800436e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2220      	movs	r2, #32
 80043a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e063      	b.n	800447c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0304 	and.w	r3, r3, #4
 80043be:	2b04      	cmp	r3, #4
 80043c0:	d149      	bne.n	8004456 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043c2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80043c6:	9300      	str	r3, [sp, #0]
 80043c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043ca:	2200      	movs	r2, #0
 80043cc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f000 f857 	bl	8004484 <UART_WaitOnFlagUntilTimeout>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d03c      	beq.n	8004456 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e4:	e853 3f00 	ldrex	r3, [r3]
 80043e8:	623b      	str	r3, [r7, #32]
   return(result);
 80043ea:	6a3b      	ldr	r3, [r7, #32]
 80043ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	461a      	mov	r2, r3
 80043f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80043fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004400:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004402:	e841 2300 	strex	r3, r2, [r1]
 8004406:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1e6      	bne.n	80043dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	3308      	adds	r3, #8
 8004414:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	e853 3f00 	ldrex	r3, [r3]
 800441c:	60fb      	str	r3, [r7, #12]
   return(result);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f023 0301 	bic.w	r3, r3, #1
 8004424:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	3308      	adds	r3, #8
 800442c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800442e:	61fa      	str	r2, [r7, #28]
 8004430:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004432:	69b9      	ldr	r1, [r7, #24]
 8004434:	69fa      	ldr	r2, [r7, #28]
 8004436:	e841 2300 	strex	r3, r2, [r1]
 800443a:	617b      	str	r3, [r7, #20]
   return(result);
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d1e5      	bne.n	800440e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2220      	movs	r2, #32
 8004446:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e012      	b.n	800447c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2220      	movs	r2, #32
 800445a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2220      	movs	r2, #32
 8004462:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	3758      	adds	r7, #88	@ 0x58
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}

08004484 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	603b      	str	r3, [r7, #0]
 8004490:	4613      	mov	r3, r2
 8004492:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004494:	e04f      	b.n	8004536 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800449c:	d04b      	beq.n	8004536 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800449e:	f7fd f887 	bl	80015b0 <HAL_GetTick>
 80044a2:	4602      	mov	r2, r0
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d302      	bcc.n	80044b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d101      	bne.n	80044b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e04e      	b.n	8004556 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0304 	and.w	r3, r3, #4
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d037      	beq.n	8004536 <UART_WaitOnFlagUntilTimeout+0xb2>
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	2b80      	cmp	r3, #128	@ 0x80
 80044ca:	d034      	beq.n	8004536 <UART_WaitOnFlagUntilTimeout+0xb2>
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	2b40      	cmp	r3, #64	@ 0x40
 80044d0:	d031      	beq.n	8004536 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	f003 0308 	and.w	r3, r3, #8
 80044dc:	2b08      	cmp	r3, #8
 80044de:	d110      	bne.n	8004502 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2208      	movs	r2, #8
 80044e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80044e8:	68f8      	ldr	r0, [r7, #12]
 80044ea:	f000 f839 	bl	8004560 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2208      	movs	r2, #8
 80044f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e029      	b.n	8004556 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	69db      	ldr	r3, [r3, #28]
 8004508:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800450c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004510:	d111      	bne.n	8004536 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800451a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800451c:	68f8      	ldr	r0, [r7, #12]
 800451e:	f000 f81f 	bl	8004560 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2220      	movs	r2, #32
 8004526:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e00f      	b.n	8004556 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	69da      	ldr	r2, [r3, #28]
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	4013      	ands	r3, r2
 8004540:	68ba      	ldr	r2, [r7, #8]
 8004542:	429a      	cmp	r2, r3
 8004544:	bf0c      	ite	eq
 8004546:	2301      	moveq	r3, #1
 8004548:	2300      	movne	r3, #0
 800454a:	b2db      	uxtb	r3, r3
 800454c:	461a      	mov	r2, r3
 800454e:	79fb      	ldrb	r3, [r7, #7]
 8004550:	429a      	cmp	r2, r3
 8004552:	d0a0      	beq.n	8004496 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
	...

08004560 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004560:	b480      	push	{r7}
 8004562:	b095      	sub	sp, #84	@ 0x54
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004570:	e853 3f00 	ldrex	r3, [r3]
 8004574:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004578:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800457c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	461a      	mov	r2, r3
 8004584:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004586:	643b      	str	r3, [r7, #64]	@ 0x40
 8004588:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800458a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800458c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800458e:	e841 2300 	strex	r3, r2, [r1]
 8004592:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004596:	2b00      	cmp	r3, #0
 8004598:	d1e6      	bne.n	8004568 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	3308      	adds	r3, #8
 80045a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a2:	6a3b      	ldr	r3, [r7, #32]
 80045a4:	e853 3f00 	ldrex	r3, [r3]
 80045a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80045aa:	69fa      	ldr	r2, [r7, #28]
 80045ac:	4b1e      	ldr	r3, [pc, #120]	@ (8004628 <UART_EndRxTransfer+0xc8>)
 80045ae:	4013      	ands	r3, r2
 80045b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	3308      	adds	r3, #8
 80045b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80045ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80045bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045c2:	e841 2300 	strex	r3, r2, [r1]
 80045c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80045c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1e5      	bne.n	800459a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d118      	bne.n	8004608 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	e853 3f00 	ldrex	r3, [r3]
 80045e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	f023 0310 	bic.w	r3, r3, #16
 80045ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	461a      	mov	r2, r3
 80045f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045f4:	61bb      	str	r3, [r7, #24]
 80045f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f8:	6979      	ldr	r1, [r7, #20]
 80045fa:	69ba      	ldr	r2, [r7, #24]
 80045fc:	e841 2300 	strex	r3, r2, [r1]
 8004600:	613b      	str	r3, [r7, #16]
   return(result);
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1e6      	bne.n	80045d6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2220      	movs	r2, #32
 800460c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800461c:	bf00      	nop
 800461e:	3754      	adds	r7, #84	@ 0x54
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr
 8004628:	effffffe 	.word	0xeffffffe

0800462c <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b096      	sub	sp, #88	@ 0x58
 8004630:	af02      	add	r7, sp, #8
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	607a      	str	r2, [r7, #4]
 8004638:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800463a:	2234      	movs	r2, #52	@ 0x34
 800463c:	2100      	movs	r1, #0
 800463e:	68f8      	ldr	r0, [r7, #12]
 8004640:	f002 fb65 	bl	8006d0e <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	f023 0303 	bic.w	r3, r3, #3
 800464a:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	68ba      	ldr	r2, [r7, #8]
 8004650:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	683a      	ldr	r2, [r7, #0]
 800465c:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	f1a3 0208 	sub.w	r2, r3, #8
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2202      	movs	r2, #2
 8004678:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	617b      	str	r3, [r7, #20]
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	4413      	add	r3, r2
 8004684:	617b      	str	r3, [r7, #20]

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	3b04      	subs	r3, #4
 800468a:	617b      	str	r3, [r7, #20]

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	647b      	str	r3, [r7, #68]	@ 0x44
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	643b      	str	r3, [r7, #64]	@ 0x40
    *block_indirect_ptr =  temp_ptr;
 8004694:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004696:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004698:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	3b04      	subs	r3, #4
 800469e:	617b      	str	r3, [r7, #20]
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	643b      	str	r3, [r7, #64]	@ 0x40
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80046a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	647b      	str	r3, [r7, #68]	@ 0x44
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 80046ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046b0:	643b      	str	r3, [r7, #64]	@ 0x40
    *block_indirect_ptr =  block_ptr;
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046b6:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	617b      	str	r3, [r7, #20]
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	3304      	adds	r3, #4
 80046c0:	617b      	str	r3, [r7, #20]
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 80046c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046c8:	4a5d      	ldr	r2, [pc, #372]	@ (8004840 <_tx_byte_pool_create+0x214>)
 80046ca:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2200      	movs	r2, #0
 80046d0:	621a      	str	r2, [r3, #32]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80046d2:	f3ef 8310 	mrs	r3, PRIMASK
 80046d6:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
    return(posture);
 80046d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 80046da:	623b      	str	r3, [r7, #32]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 80046dc:	b672      	cpsid	i
#endif
    return(int_posture);
 80046de:	6a3b      	ldr	r3, [r7, #32]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 80046e0:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	4a57      	ldr	r2, [pc, #348]	@ (8004844 <_tx_byte_pool_create+0x218>)
 80046e6:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 80046e8:	4b57      	ldr	r3, [pc, #348]	@ (8004848 <_tx_byte_pool_create+0x21c>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d109      	bne.n	8004704 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 80046f0:	4a56      	ldr	r2, [pc, #344]	@ (800484c <_tx_byte_pool_create+0x220>)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	68fa      	ldr	r2, [r7, #12]
 80046fa:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	631a      	str	r2, [r3, #48]	@ 0x30
 8004702:	e011      	b.n	8004728 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8004704:	4b51      	ldr	r3, [pc, #324]	@ (800484c <_tx_byte_pool_create+0x220>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800470a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800470c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800470e:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8004710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8004716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004720:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004726:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8004728:	4b47      	ldr	r3, [pc, #284]	@ (8004848 <_tx_byte_pool_create+0x21c>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	3301      	adds	r3, #1
 800472e:	4a46      	ldr	r2, [pc, #280]	@ (8004848 <_tx_byte_pool_create+0x21c>)
 8004730:	6013      	str	r3, [r2, #0]

    /* Optional byte pool create extended processing.  */
    TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)

    /* If trace is enabled, register this object.  */
    TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_BYTE_POOL, pool_ptr, name_ptr, pool_size, 0)
 8004732:	2300      	movs	r3, #0
 8004734:	9300      	str	r3, [sp, #0]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	68ba      	ldr	r2, [r7, #8]
 800473a:	68f9      	ldr	r1, [r7, #12]
 800473c:	2008      	movs	r0, #8
 800473e:	f001 fea7 	bl	8006490 <_tx_trace_object_register>

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_BYTE_POOL_CREATE, pool_ptr, TX_POINTER_TO_ULONG_CONVERT(pool_start), pool_size, TX_POINTER_TO_ULONG_CONVERT(&block_ptr), TX_TRACE_BYTE_POOL_EVENTS)
 8004742:	4b43      	ldr	r3, [pc, #268]	@ (8004850 <_tx_byte_pool_create+0x224>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800474a:	2b00      	cmp	r3, #0
 800474c:	d06c      	beq.n	8004828 <_tx_byte_pool_create+0x1fc>
 800474e:	4b41      	ldr	r3, [pc, #260]	@ (8004854 <_tx_byte_pool_create+0x228>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0304 	and.w	r3, r3, #4
 8004756:	2b00      	cmp	r3, #0
 8004758:	d066      	beq.n	8004828 <_tx_byte_pool_create+0x1fc>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800475a:	f3ef 8305 	mrs	r3, IPSR
 800475e:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8004760:	69fa      	ldr	r2, [r7, #28]
 8004762:	4b3d      	ldr	r3, [pc, #244]	@ (8004858 <_tx_byte_pool_create+0x22c>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4313      	orrs	r3, r2
 8004768:	62bb      	str	r3, [r7, #40]	@ 0x28
 800476a:	4b3c      	ldr	r3, [pc, #240]	@ (800485c <_tx_byte_pool_create+0x230>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10b      	bne.n	800478e <_tx_byte_pool_create+0x162>
 8004776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800477a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800477c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800477e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004780:	041a      	lsls	r2, r3, #16
 8004782:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004784:	4313      	orrs	r3, r2
 8004786:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800478a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800478c:	e00e      	b.n	80047ac <_tx_byte_pool_create+0x180>
 800478e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004790:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8004794:	d205      	bcs.n	80047a2 <_tx_byte_pool_create+0x176>
 8004796:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004798:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800479a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800479e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047a0:	e004      	b.n	80047ac <_tx_byte_pool_create+0x180>
 80047a2:	f04f 33f0 	mov.w	r3, #4042322160	@ 0xf0f0f0f0
 80047a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047a8:	2300      	movs	r3, #0
 80047aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b0:	601a      	str	r2, [r3, #0]
 80047b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047b6:	605a      	str	r2, [r3, #4]
 80047b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ba:	2215      	movs	r2, #21
 80047bc:	609a      	str	r2, [r3, #8]
 80047be:	4b28      	ldr	r3, [pc, #160]	@ (8004860 <_tx_byte_pool_create+0x234>)
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047c4:	60da      	str	r2, [r3, #12]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ca:	611a      	str	r2, [r3, #16]
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047d0:	615a      	str	r2, [r3, #20]
 80047d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047d4:	683a      	ldr	r2, [r7, #0]
 80047d6:	619a      	str	r2, [r3, #24]
 80047d8:	f107 0214 	add.w	r2, r7, #20
 80047dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047de:	61da      	str	r2, [r3, #28]
 80047e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047e2:	3320      	adds	r3, #32
 80047e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047e6:	4b1f      	ldr	r3, [pc, #124]	@ (8004864 <_tx_byte_pool_create+0x238>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d314      	bcc.n	800481a <_tx_byte_pool_create+0x1ee>
 80047f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004868 <_tx_byte_pool_create+0x23c>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047f6:	4a16      	ldr	r2, [pc, #88]	@ (8004850 <_tx_byte_pool_create+0x224>)
 80047f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047fa:	6013      	str	r3, [r2, #0]
 80047fc:	4b1b      	ldr	r3, [pc, #108]	@ (800486c <_tx_byte_pool_create+0x240>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004802:	621a      	str	r2, [r3, #32]
 8004804:	4b1a      	ldr	r3, [pc, #104]	@ (8004870 <_tx_byte_pool_create+0x244>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d00d      	beq.n	8004828 <_tx_byte_pool_create+0x1fc>
 800480c:	4b18      	ldr	r3, [pc, #96]	@ (8004870 <_tx_byte_pool_create+0x244>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a16      	ldr	r2, [pc, #88]	@ (800486c <_tx_byte_pool_create+0x240>)
 8004812:	6812      	ldr	r2, [r2, #0]
 8004814:	4610      	mov	r0, r2
 8004816:	4798      	blx	r3
 8004818:	e006      	b.n	8004828 <_tx_byte_pool_create+0x1fc>
 800481a:	4a0d      	ldr	r2, [pc, #52]	@ (8004850 <_tx_byte_pool_create+0x224>)
 800481c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800481e:	6013      	str	r3, [r2, #0]
 8004820:	4b12      	ldr	r3, [pc, #72]	@ (800486c <_tx_byte_pool_create+0x240>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004826:	621a      	str	r2, [r3, #32]
 8004828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800482a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	f383 8810 	msr	PRIMASK, r3
}
 8004832:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3750      	adds	r7, #80	@ 0x50
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	ffffeeee 	.word	0xffffeeee
 8004844:	42595445 	.word	0x42595445
 8004848:	24010e1c 	.word	0x24010e1c
 800484c:	24010e18 	.word	0x24010e18
 8004850:	24011444 	.word	0x24011444
 8004854:	24011448 	.word	0x24011448
 8004858:	2400002c 	.word	0x2400002c
 800485c:	24010e28 	.word	0x24010e28
 8004860:	e0001004 	.word	0xe0001004
 8004864:	24011440 	.word	0x24011440
 8004868:	2401143c 	.word	0x2401143c
 800486c:	24011430 	.word	0x24011430
 8004870:	2401144c 	.word	0x2401144c

08004874 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0

    /* Initialize event tracing, if enabled.  */
    TX_TRACE_INITIALIZE
 8004878:	f001 fde4 	bl	8006444 <_tx_trace_initialize>

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 800487c:	f000 f9ec 	bl	8004c58 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8004880:	f001 f898 	bl	80059b4 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8004884:	4b12      	ldr	r3, [pc, #72]	@ (80048d0 <_tx_initialize_high_level+0x5c>)
 8004886:	2200      	movs	r2, #0
 8004888:	601a      	str	r2, [r3, #0]
 800488a:	4b12      	ldr	r3, [pc, #72]	@ (80048d4 <_tx_initialize_high_level+0x60>)
 800488c:	2200      	movs	r2, #0
 800488e:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8004890:	4b11      	ldr	r3, [pc, #68]	@ (80048d8 <_tx_initialize_high_level+0x64>)
 8004892:	2200      	movs	r2, #0
 8004894:	601a      	str	r2, [r3, #0]
 8004896:	4b11      	ldr	r3, [pc, #68]	@ (80048dc <_tx_initialize_high_level+0x68>)
 8004898:	2200      	movs	r2, #0
 800489a:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 800489c:	4b10      	ldr	r3, [pc, #64]	@ (80048e0 <_tx_initialize_high_level+0x6c>)
 800489e:	2200      	movs	r2, #0
 80048a0:	601a      	str	r2, [r3, #0]
 80048a2:	4b10      	ldr	r3, [pc, #64]	@ (80048e4 <_tx_initialize_high_level+0x70>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 80048a8:	4b0f      	ldr	r3, [pc, #60]	@ (80048e8 <_tx_initialize_high_level+0x74>)
 80048aa:	2200      	movs	r2, #0
 80048ac:	601a      	str	r2, [r3, #0]
 80048ae:	4b0f      	ldr	r3, [pc, #60]	@ (80048ec <_tx_initialize_high_level+0x78>)
 80048b0:	2200      	movs	r2, #0
 80048b2:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 80048b4:	4b0e      	ldr	r3, [pc, #56]	@ (80048f0 <_tx_initialize_high_level+0x7c>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	4b0e      	ldr	r3, [pc, #56]	@ (80048f4 <_tx_initialize_high_level+0x80>)
 80048bc:	2200      	movs	r2, #0
 80048be:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 80048c0:	4b0d      	ldr	r3, [pc, #52]	@ (80048f8 <_tx_initialize_high_level+0x84>)
 80048c2:	2200      	movs	r2, #0
 80048c4:	601a      	str	r2, [r3, #0]
 80048c6:	4b0d      	ldr	r3, [pc, #52]	@ (80048fc <_tx_initialize_high_level+0x88>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	601a      	str	r2, [r3, #0]
#endif
}
 80048cc:	bf00      	nop
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	24010df0 	.word	0x24010df0
 80048d4:	24010df4 	.word	0x24010df4
 80048d8:	24010df8 	.word	0x24010df8
 80048dc:	24010dfc 	.word	0x24010dfc
 80048e0:	24010e00 	.word	0x24010e00
 80048e4:	24010e04 	.word	0x24010e04
 80048e8:	24010e10 	.word	0x24010e10
 80048ec:	24010e14 	.word	0x24010e14
 80048f0:	24010e18 	.word	0x24010e18
 80048f4:	24010e1c 	.word	0x24010e1c
 80048f8:	24010e08 	.word	0x24010e08
 80048fc:	24010e0c 	.word	0x24010e0c

08004900 <_tx_initialize_kernel_enter>:
/*                                            initialization,             */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8004904:	4b10      	ldr	r3, [pc, #64]	@ (8004948 <_tx_initialize_kernel_enter+0x48>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 800490c:	d00c      	beq.n	8004928 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800490e:	4b0e      	ldr	r3, [pc, #56]	@ (8004948 <_tx_initialize_kernel_enter+0x48>)
 8004910:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8004914:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8004916:	f7fb fce3 	bl	80002e0 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 800491a:	f7ff ffab 	bl	8004874 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800491e:	4b0b      	ldr	r3, [pc, #44]	@ (800494c <_tx_initialize_kernel_enter+0x4c>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	3301      	adds	r3, #1
 8004924:	4a09      	ldr	r2, [pc, #36]	@ (800494c <_tx_initialize_kernel_enter+0x4c>)
 8004926:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8004928:	4b07      	ldr	r3, [pc, #28]	@ (8004948 <_tx_initialize_kernel_enter+0x48>)
 800492a:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800492e:	601a      	str	r2, [r3, #0]
    /* Optional random number generator initialization.  */
    TX_INITIALIZE_RANDOM_GENERATOR_INITIALIZATION

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8004930:	4b07      	ldr	r3, [pc, #28]	@ (8004950 <_tx_initialize_kernel_enter+0x50>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4618      	mov	r0, r3
 8004936:	f7fb ffd9 	bl	80008ec <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 800493a:	4b03      	ldr	r3, [pc, #12]	@ (8004948 <_tx_initialize_kernel_enter+0x48>)
 800493c:	2200      	movs	r2, #0
 800493e:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8004940:	f7fb fd0e 	bl	8000360 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8004944:	bf00      	nop
 8004946:	bd80      	pop	{r7, pc}
 8004948:	2400002c 	.word	0x2400002c
 800494c:	24010ec0 	.word	0x24010ec0
 8004950:	24010e20 	.word	0x24010e20

08004954 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b09a      	sub	sp, #104	@ 0x68
 8004958:	af02      	add	r7, sp, #8
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
 8004960:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8004962:	2300      	movs	r3, #0
 8004964:	65bb      	str	r3, [r7, #88]	@ 0x58
#endif

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8004966:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004968:	21ef      	movs	r1, #239	@ 0xef
 800496a:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800496c:	f002 f9cf 	bl	8006d0e <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8004970:	22b0      	movs	r2, #176	@ 0xb0
 8004972:	2100      	movs	r1, #0
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f002 f9ca 	bl	8006d0e <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	68ba      	ldr	r2, [r7, #8]
 800497e:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	683a      	ldr	r2, [r7, #0]
 800498a:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004990:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004996:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800499c:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80049a2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80049aa:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80049b0:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2220      	movs	r2, #32
 80049b6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 80049ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80049bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 80049be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80049c0:	3b01      	subs	r3, #1
 80049c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80049c4:	4413      	add	r3, r2
 80049c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80049cc:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 80049ce:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80049d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d007      	beq.n	80049e6 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2200      	movs	r2, #0
 80049e0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80049e4:	e006      	b.n	80049f4 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80049ea:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80049f0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2203      	movs	r2, #3
 80049f8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	4a86      	ldr	r2, [pc, #536]	@ (8004c18 <_tx_thread_create+0x2c4>)
 80049fe:	655a      	str	r2, [r3, #84]	@ 0x54
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8004a06:	4985      	ldr	r1, [pc, #532]	@ (8004c1c <_tx_thread_create+0x2c8>)
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f7fb fd09 	bl	8000420 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004a0e:	f3ef 8310 	mrs	r3, PRIMASK
 8004a12:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 8004a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8004a16:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8004a18:	b672      	cpsid	i
    return(int_posture);
 8004a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8004a1c:	64bb      	str	r3, [r7, #72]	@ 0x48

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	4a7f      	ldr	r2, [pc, #508]	@ (8004c20 <_tx_thread_create+0x2cc>)
 8004a22:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8004a24:	4b7f      	ldr	r3, [pc, #508]	@ (8004c24 <_tx_thread_create+0x2d0>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d10b      	bne.n	8004a44 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8004a2c:	4a7e      	ldr	r2, [pc, #504]	@ (8004c28 <_tx_thread_create+0x2d4>)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8004a42:	e016      	b.n	8004a72 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8004a44:	4b78      	ldr	r3, [pc, #480]	@ (8004c28 <_tx_thread_create+0x2d4>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	647b      	str	r3, [r7, #68]	@ 0x44
        previous_thread =  next_thread -> tx_thread_created_previous;
 8004a4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a50:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8004a52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 8004a5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8004a72:	4b6c      	ldr	r3, [pc, #432]	@ (8004c24 <_tx_thread_create+0x2d0>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	3301      	adds	r3, #1
 8004a78:	4a6a      	ldr	r2, [pc, #424]	@ (8004c24 <_tx_thread_create+0x2d0>)
 8004a7a:	6013      	str	r3, [r2, #0]

    /* If trace is enabled, register this object.  */
    TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_THREAD, thread_ptr, name_ptr, TX_POINTER_TO_ULONG_CONVERT(stack_start), stack_size)
 8004a7c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004a7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a80:	9300      	str	r3, [sp, #0]
 8004a82:	4613      	mov	r3, r2
 8004a84:	68ba      	ldr	r2, [r7, #8]
 8004a86:	68f9      	ldr	r1, [r7, #12]
 8004a88:	2001      	movs	r0, #1
 8004a8a:	f001 fd01 	bl	8006490 <_tx_trace_object_register>

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_CREATE, thread_ptr, priority, TX_POINTER_TO_ULONG_CONVERT(stack_start), stack_size, TX_TRACE_THREAD_EVENTS)
 8004a8e:	4b67      	ldr	r3, [pc, #412]	@ (8004c2c <_tx_thread_create+0x2d8>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d06b      	beq.n	8004b72 <_tx_thread_create+0x21e>
 8004a9a:	4b65      	ldr	r3, [pc, #404]	@ (8004c30 <_tx_thread_create+0x2dc>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d065      	beq.n	8004b72 <_tx_thread_create+0x21e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004aa6:	f3ef 8305 	mrs	r3, IPSR
 8004aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 8004aac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004aae:	4b61      	ldr	r3, [pc, #388]	@ (8004c34 <_tx_thread_create+0x2e0>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ab6:	4b60      	ldr	r3, [pc, #384]	@ (8004c38 <_tx_thread_create+0x2e4>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	653b      	str	r3, [r7, #80]	@ 0x50
 8004abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d10b      	bne.n	8004ada <_tx_thread_create+0x186>
 8004ac2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ac8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004aca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004acc:	041a      	lsls	r2, r3, #16
 8004ace:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004ad6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ad8:	e00e      	b.n	8004af8 <_tx_thread_create+0x1a4>
 8004ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004adc:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8004ae0:	d205      	bcs.n	8004aee <_tx_thread_create+0x19a>
 8004ae2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ae4:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ae6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004aea:	653b      	str	r3, [r7, #80]	@ 0x50
 8004aec:	e004      	b.n	8004af8 <_tx_thread_create+0x1a4>
 8004aee:	f04f 33f0 	mov.w	r3, #4042322160	@ 0xf0f0f0f0
 8004af2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004af4:	2300      	movs	r3, #0
 8004af6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004af8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004afa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004afc:	601a      	str	r2, [r3, #0]
 8004afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b00:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004b02:	605a      	str	r2, [r3, #4]
 8004b04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b06:	2264      	movs	r2, #100	@ 0x64
 8004b08:	609a      	str	r2, [r3, #8]
 8004b0a:	4b4c      	ldr	r3, [pc, #304]	@ (8004c3c <_tx_thread_create+0x2e8>)
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b10:	60da      	str	r2, [r3, #12]
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b16:	611a      	str	r2, [r3, #16]
 8004b18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b1a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004b1c:	615a      	str	r2, [r3, #20]
 8004b1e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004b20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b22:	619a      	str	r2, [r3, #24]
 8004b24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b26:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004b28:	61da      	str	r2, [r3, #28]
 8004b2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b2c:	3320      	adds	r3, #32
 8004b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b30:	4b43      	ldr	r3, [pc, #268]	@ (8004c40 <_tx_thread_create+0x2ec>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d314      	bcc.n	8004b64 <_tx_thread_create+0x210>
 8004b3a:	4b42      	ldr	r3, [pc, #264]	@ (8004c44 <_tx_thread_create+0x2f0>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b40:	4a3a      	ldr	r2, [pc, #232]	@ (8004c2c <_tx_thread_create+0x2d8>)
 8004b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b44:	6013      	str	r3, [r2, #0]
 8004b46:	4b40      	ldr	r3, [pc, #256]	@ (8004c48 <_tx_thread_create+0x2f4>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004b4c:	621a      	str	r2, [r3, #32]
 8004b4e:	4b3f      	ldr	r3, [pc, #252]	@ (8004c4c <_tx_thread_create+0x2f8>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00d      	beq.n	8004b72 <_tx_thread_create+0x21e>
 8004b56:	4b3d      	ldr	r3, [pc, #244]	@ (8004c4c <_tx_thread_create+0x2f8>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a3b      	ldr	r2, [pc, #236]	@ (8004c48 <_tx_thread_create+0x2f4>)
 8004b5c:	6812      	ldr	r2, [r2, #0]
 8004b5e:	4610      	mov	r0, r2
 8004b60:	4798      	blx	r3
 8004b62:	e006      	b.n	8004b72 <_tx_thread_create+0x21e>
 8004b64:	4a31      	ldr	r2, [pc, #196]	@ (8004c2c <_tx_thread_create+0x2d8>)
 8004b66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b68:	6013      	str	r3, [r2, #0]
 8004b6a:	4b37      	ldr	r3, [pc, #220]	@ (8004c48 <_tx_thread_create+0x2f4>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004b70:	621a      	str	r2, [r3, #32]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8004b72:	4b37      	ldr	r3, [pc, #220]	@ (8004c50 <_tx_thread_create+0x2fc>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	3301      	adds	r3, #1
 8004b78:	4a35      	ldr	r2, [pc, #212]	@ (8004c50 <_tx_thread_create+0x2fc>)
 8004b7a:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8004b7c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d129      	bne.n	8004bd6 <_tx_thread_create+0x282>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004b82:	f3ef 8305 	mrs	r3, IPSR
 8004b86:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 8004b88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8004b8a:	4b2a      	ldr	r3, [pc, #168]	@ (8004c34 <_tx_thread_create+0x2e0>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8004b94:	d30d      	bcc.n	8004bb2 <_tx_thread_create+0x25e>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8004b96:	4b2f      	ldr	r3, [pc, #188]	@ (8004c54 <_tx_thread_create+0x300>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8004b9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d009      	beq.n	8004bb6 <_tx_thread_create+0x262>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8004ba2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba6:	65bb      	str	r3, [r7, #88]	@ 0x58

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8004ba8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bae:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004bb0:	e001      	b.n	8004bb6 <_tx_thread_create+0x262>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004bb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bbc:	f383 8810 	msr	PRIMASK, r3
}
 8004bc0:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f000 fa0e 	bl	8004fe4 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8004bc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d01e      	beq.n	8004c0c <_tx_thread_create+0x2b8>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8004bce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004bd2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004bd4:	e01a      	b.n	8004c0c <_tx_thread_create+0x2b8>
 8004bd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bd8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	f383 8810 	msr	PRIMASK, r3
}
 8004be0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004be2:	f3ef 8310 	mrs	r3, PRIMASK
 8004be6:	61fb      	str	r3, [r7, #28]
    return(posture);
 8004be8:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8004bea:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004bec:	b672      	cpsid	i
    return(int_posture);
 8004bee:	69bb      	ldr	r3, [r7, #24]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8004bf0:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8004bf2:	4b17      	ldr	r3, [pc, #92]	@ (8004c50 <_tx_thread_create+0x2fc>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	3b01      	subs	r3, #1
 8004bf8:	4a15      	ldr	r2, [pc, #84]	@ (8004c50 <_tx_thread_create+0x2fc>)
 8004bfa:	6013      	str	r3, [r2, #0]
 8004bfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bfe:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004c00:	6a3b      	ldr	r3, [r7, #32]
 8004c02:	f383 8810 	msr	PRIMASK, r3
}
 8004c06:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8004c08:	f000 f9b2 	bl	8004f70 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3760      	adds	r7, #96	@ 0x60
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	080058f9 	.word	0x080058f9
 8004c1c:	08004cd5 	.word	0x08004cd5
 8004c20:	54485244 	.word	0x54485244
 8004c24:	24010e34 	.word	0x24010e34
 8004c28:	24010e30 	.word	0x24010e30
 8004c2c:	24011444 	.word	0x24011444
 8004c30:	24011448 	.word	0x24011448
 8004c34:	2400002c 	.word	0x2400002c
 8004c38:	24010e28 	.word	0x24010e28
 8004c3c:	e0001004 	.word	0xe0001004
 8004c40:	24011440 	.word	0x24011440
 8004c44:	2401143c 	.word	0x2401143c
 8004c48:	24011430 	.word	0x24011430
 8004c4c:	2401144c 	.word	0x2401144c
 8004c50:	24010ec0 	.word	0x24010ec0
 8004c54:	24010e2c 	.word	0x24010e2c

08004c58 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8004c5c:	4b12      	ldr	r3, [pc, #72]	@ (8004ca8 <_tx_thread_initialize+0x50>)
 8004c5e:	2200      	movs	r2, #0
 8004c60:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 8004c62:	4b12      	ldr	r3, [pc, #72]	@ (8004cac <_tx_thread_initialize+0x54>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 8004c68:	4b11      	ldr	r3, [pc, #68]	@ (8004cb0 <_tx_thread_initialize+0x58>)
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8004c6e:	4b11      	ldr	r3, [pc, #68]	@ (8004cb4 <_tx_thread_initialize+0x5c>)
 8004c70:	2220      	movs	r2, #32
 8004c72:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8004c74:	2280      	movs	r2, #128	@ 0x80
 8004c76:	2100      	movs	r1, #0
 8004c78:	480f      	ldr	r0, [pc, #60]	@ (8004cb8 <_tx_thread_initialize+0x60>)
 8004c7a:	f002 f848 	bl	8006d0e <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8004c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8004cbc <_tx_thread_initialize+0x64>)
 8004c80:	2200      	movs	r2, #0
 8004c82:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8004c84:	4b0e      	ldr	r3, [pc, #56]	@ (8004cc0 <_tx_thread_initialize+0x68>)
 8004c86:	2200      	movs	r2, #0
 8004c88:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8004c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8004cc4 <_tx_thread_initialize+0x6c>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8004c90:	4b0d      	ldr	r3, [pc, #52]	@ (8004cc8 <_tx_thread_initialize+0x70>)
 8004c92:	2200      	movs	r2, #0
 8004c94:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO
                            | (((ULONG) 1) << 9)
#endif
#ifdef TX_ENABLE_EVENT_TRACE
                            | (((ULONG) 1) << 8)
 8004c96:	4b0d      	ldr	r3, [pc, #52]	@ (8004ccc <_tx_thread_initialize+0x74>)
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd0 <_tx_thread_initialize+0x78>)
 8004c9c:	4313      	orrs	r3, r2
    _tx_build_options =  _tx_build_options 
 8004c9e:	4a0b      	ldr	r2, [pc, #44]	@ (8004ccc <_tx_thread_initialize+0x74>)
 8004ca0:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 8004ca2:	bf00      	nop
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	24010e28 	.word	0x24010e28
 8004cac:	24010e2c 	.word	0x24010e2c
 8004cb0:	24010e38 	.word	0x24010e38
 8004cb4:	24010e3c 	.word	0x24010e3c
 8004cb8:	24010e40 	.word	0x24010e40
 8004cbc:	24010e30 	.word	0x24010e30
 8004cc0:	24010e34 	.word	0x24010e34
 8004cc4:	24010ec0 	.word	0x24010ec0
 8004cc8:	24010ec4 	.word	0x24010ec4
 8004ccc:	24010ec8 	.word	0x24010ec8
 8004cd0:	010a0100 	.word	0x010a0100

08004cd4 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b088      	sub	sp, #32
 8004cd8:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8004cda:	4b21      	ldr	r3, [pc, #132]	@ (8004d60 <_tx_thread_shell_entry+0x8c>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ce4:	69fa      	ldr	r2, [r7, #28]
 8004ce6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004ce8:	4610      	mov	r0, r2
 8004cea:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8004cec:	4b1d      	ldr	r3, [pc, #116]	@ (8004d64 <_tx_thread_shell_entry+0x90>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d003      	beq.n	8004cfc <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8004cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8004d64 <_tx_thread_shell_entry+0x90>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	69f8      	ldr	r0, [r7, #28]
 8004cfa:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004cfc:	f3ef 8310 	mrs	r3, PRIMASK
 8004d00:	607b      	str	r3, [r7, #4]
    return(posture);
 8004d02:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8004d04:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004d06:	b672      	cpsid	i
    return(int_posture);
 8004d08:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 8004d0a:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	2201      	movs	r2, #1
 8004d16:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8004d1e:	4b12      	ldr	r3, [pc, #72]	@ (8004d68 <_tx_thread_shell_entry+0x94>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	3301      	adds	r3, #1
 8004d24:	4a10      	ldr	r2, [pc, #64]	@ (8004d68 <_tx_thread_shell_entry+0x94>)
 8004d26:	6013      	str	r3, [r2, #0]
 8004d28:	69bb      	ldr	r3, [r7, #24]
 8004d2a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	f383 8810 	msr	PRIMASK, r3
}
 8004d32:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8004d34:	f3ef 8314 	mrs	r3, CONTROL
 8004d38:	60fb      	str	r3, [r7, #12]
    return(control_value);
 8004d3a:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 8004d3c:	617b      	str	r3, [r7, #20]
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	f023 0304 	bic.w	r3, r3, #4
 8004d44:	617b      	str	r3, [r7, #20]
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	f383 8814 	msr	CONTROL, r3
}
 8004d50:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8004d52:	69f8      	ldr	r0, [r7, #28]
 8004d54:	f000 fb00 	bl	8005358 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8004d58:	bf00      	nop
 8004d5a:	3720      	adds	r7, #32
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	24010e28 	.word	0x24010e28
 8004d64:	24010ec4 	.word	0x24010ec4
 8004d68:	24010ec0 	.word	0x24010ec0

08004d6c <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b094      	sub	sp, #80	@ 0x50
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004d74:	f3ef 8310 	mrs	r3, PRIMASK
 8004d78:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 8004d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8004d7c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8004d7e:	b672      	cpsid	i
    return(int_posture);
 8004d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8004d82:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8004d84:	4b6f      	ldr	r3, [pc, #444]	@ (8004f44 <_tx_thread_sleep+0x1d8>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 8004d8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d108      	bne.n	8004da2 <_tx_thread_sleep+0x36>
 8004d90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d96:	f383 8810 	msr	PRIMASK, r3
}
 8004d9a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8004d9c:	2313      	movs	r3, #19
 8004d9e:	60fb      	str	r3, [r7, #12]
 8004da0:	e0ca      	b.n	8004f38 <_tx_thread_sleep+0x1cc>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004da2:	f3ef 8305 	mrs	r3, IPSR
 8004da6:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 8004da8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004daa:	4b67      	ldr	r3, [pc, #412]	@ (8004f48 <_tx_thread_sleep+0x1dc>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d008      	beq.n	8004dc6 <_tx_thread_sleep+0x5a>
 8004db4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004db6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dba:	f383 8810 	msr	PRIMASK, r3
}
 8004dbe:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8004dc0:	2313      	movs	r3, #19
 8004dc2:	60fb      	str	r3, [r7, #12]
 8004dc4:	e0b8      	b.n	8004f38 <_tx_thread_sleep+0x1cc>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 8004dc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dc8:	4a60      	ldr	r2, [pc, #384]	@ (8004f4c <_tx_thread_sleep+0x1e0>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d108      	bne.n	8004de0 <_tx_thread_sleep+0x74>
 8004dce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dd0:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004dd2:	6a3b      	ldr	r3, [r7, #32]
 8004dd4:	f383 8810 	msr	PRIMASK, r3
}
 8004dd8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8004dda:	2313      	movs	r3, #19
 8004ddc:	60fb      	str	r3, [r7, #12]
 8004dde:	e0ab      	b.n	8004f38 <_tx_thread_sleep+0x1cc>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d108      	bne.n	8004df8 <_tx_thread_sleep+0x8c>
 8004de6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004de8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	f383 8810 	msr	PRIMASK, r3
}
 8004df0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 8004df2:	2300      	movs	r3, #0
 8004df4:	60fb      	str	r3, [r7, #12]
 8004df6:	e09f      	b.n	8004f38 <_tx_thread_sleep+0x1cc>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8004df8:	4b55      	ldr	r3, [pc, #340]	@ (8004f50 <_tx_thread_sleep+0x1e4>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d008      	beq.n	8004e12 <_tx_thread_sleep+0xa6>
 8004e00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e02:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004e04:	69bb      	ldr	r3, [r7, #24]
 8004e06:	f383 8810 	msr	PRIMASK, r3
}
 8004e0a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 8004e0c:	2313      	movs	r3, #19
 8004e0e:	60fb      	str	r3, [r7, #12]
 8004e10:	e092      	b.n	8004f38 <_tx_thread_sleep+0x1cc>
        }
        else
        {

            /* If trace is enabled, insert this event into the trace buffer.  */
            TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SLEEP, TX_ULONG_TO_POINTER_CONVERT(timer_ticks), thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&status), 0, TX_TRACE_THREAD_EVENTS)
 8004e12:	4b50      	ldr	r3, [pc, #320]	@ (8004f54 <_tx_thread_sleep+0x1e8>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d06d      	beq.n	8004efa <_tx_thread_sleep+0x18e>
 8004e1e:	4b4e      	ldr	r3, [pc, #312]	@ (8004f58 <_tx_thread_sleep+0x1ec>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d067      	beq.n	8004efa <_tx_thread_sleep+0x18e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004e2a:	f3ef 8305 	mrs	r3, IPSR
 8004e2e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	4b45      	ldr	r3, [pc, #276]	@ (8004f48 <_tx_thread_sleep+0x1dc>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e3a:	4b42      	ldr	r3, [pc, #264]	@ (8004f44 <_tx_thread_sleep+0x1d8>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10b      	bne.n	8004e5e <_tx_thread_sleep+0xf2>
 8004e46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e50:	041a      	lsls	r2, r3, #16
 8004e52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e54:	4313      	orrs	r3, r2
 8004e56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e5c:	e00e      	b.n	8004e7c <_tx_thread_sleep+0x110>
 8004e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e60:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8004e64:	d205      	bcs.n	8004e72 <_tx_thread_sleep+0x106>
 8004e66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e70:	e004      	b.n	8004e7c <_tx_thread_sleep+0x110>
 8004e72:	f04f 33f0 	mov.w	r3, #4042322160	@ 0xf0f0f0f0
 8004e76:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e78:	2300      	movs	r3, #0
 8004e7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e80:	601a      	str	r2, [r3, #0]
 8004e82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e86:	605a      	str	r2, [r3, #4]
 8004e88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e8a:	2270      	movs	r2, #112	@ 0x70
 8004e8c:	609a      	str	r2, [r3, #8]
 8004e8e:	4b33      	ldr	r3, [pc, #204]	@ (8004f5c <_tx_thread_sleep+0x1f0>)
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e94:	60da      	str	r2, [r3, #12]
 8004e96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	611a      	str	r2, [r3, #16]
 8004e9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ea0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ea2:	615a      	str	r2, [r3, #20]
 8004ea4:	f107 020c 	add.w	r2, r7, #12
 8004ea8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eaa:	619a      	str	r2, [r3, #24]
 8004eac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eae:	2200      	movs	r2, #0
 8004eb0:	61da      	str	r2, [r3, #28]
 8004eb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eb4:	3320      	adds	r3, #32
 8004eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004eb8:	4b29      	ldr	r3, [pc, #164]	@ (8004f60 <_tx_thread_sleep+0x1f4>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d314      	bcc.n	8004eec <_tx_thread_sleep+0x180>
 8004ec2:	4b28      	ldr	r3, [pc, #160]	@ (8004f64 <_tx_thread_sleep+0x1f8>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ec8:	4a22      	ldr	r2, [pc, #136]	@ (8004f54 <_tx_thread_sleep+0x1e8>)
 8004eca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ecc:	6013      	str	r3, [r2, #0]
 8004ece:	4b26      	ldr	r3, [pc, #152]	@ (8004f68 <_tx_thread_sleep+0x1fc>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004ed4:	621a      	str	r2, [r3, #32]
 8004ed6:	4b25      	ldr	r3, [pc, #148]	@ (8004f6c <_tx_thread_sleep+0x200>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00d      	beq.n	8004efa <_tx_thread_sleep+0x18e>
 8004ede:	4b23      	ldr	r3, [pc, #140]	@ (8004f6c <_tx_thread_sleep+0x200>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a21      	ldr	r2, [pc, #132]	@ (8004f68 <_tx_thread_sleep+0x1fc>)
 8004ee4:	6812      	ldr	r2, [r2, #0]
 8004ee6:	4610      	mov	r0, r2
 8004ee8:	4798      	blx	r3
 8004eea:	e006      	b.n	8004efa <_tx_thread_sleep+0x18e>
 8004eec:	4a19      	ldr	r2, [pc, #100]	@ (8004f54 <_tx_thread_sleep+0x1e8>)
 8004eee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ef0:	6013      	str	r3, [r2, #0]
 8004ef2:	4b1d      	ldr	r3, [pc, #116]	@ (8004f68 <_tx_thread_sleep+0x1fc>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004ef8:	621a      	str	r2, [r3, #32]
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 8004efa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004efc:	2204      	movs	r2, #4
 8004efe:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8004f00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f02:	2201      	movs	r2, #1
 8004f04:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8004f06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 8004f0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8004f14:	4b0e      	ldr	r3, [pc, #56]	@ (8004f50 <_tx_thread_sleep+0x1e4>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	3301      	adds	r3, #1
 8004f1a:	4a0d      	ldr	r2, [pc, #52]	@ (8004f50 <_tx_thread_sleep+0x1e4>)
 8004f1c:	6013      	str	r3, [r2, #0]
 8004f1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f20:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	f383 8810 	msr	PRIMASK, r3
}
 8004f28:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8004f2a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004f2c:	f000 fa14 	bl	8005358 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8004f30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f36:	60fb      	str	r3, [r7, #12]
        }
    }

    /* Return completion status.  */
    return(status);
 8004f38:	68fb      	ldr	r3, [r7, #12]
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3750      	adds	r7, #80	@ 0x50
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	24010e28 	.word	0x24010e28
 8004f48:	2400002c 	.word	0x2400002c
 8004f4c:	24010f70 	.word	0x24010f70
 8004f50:	24010ec0 	.word	0x24010ec0
 8004f54:	24011444 	.word	0x24011444
 8004f58:	24011448 	.word	0x24011448
 8004f5c:	e0001004 	.word	0xe0001004
 8004f60:	24011440 	.word	0x24011440
 8004f64:	2401143c 	.word	0x2401143c
 8004f68:	24011430 	.word	0x24011430
 8004f6c:	2401144c 	.word	0x2401144c

08004f70 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b089      	sub	sp, #36	@ 0x24
 8004f74:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004f76:	4b17      	ldr	r3, [pc, #92]	@ (8004fd4 <_tx_thread_system_preempt_check+0x64>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d121      	bne.n	8004fc6 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8004f82:	4b15      	ldr	r3, [pc, #84]	@ (8004fd8 <_tx_thread_system_preempt_check+0x68>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8004f88:	4b14      	ldr	r3, [pc, #80]	@ (8004fdc <_tx_thread_system_preempt_check+0x6c>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8004f8e:	69ba      	ldr	r2, [r7, #24]
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d017      	beq.n	8004fc6 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8004f96:	4b12      	ldr	r3, [pc, #72]	@ (8004fe0 <_tx_thread_system_preempt_check+0x70>)
 8004f98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f9c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004f9e:	f3ef 8305 	mrs	r3, IPSR
 8004fa2:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8004fa4:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d10c      	bne.n	8004fc4 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004faa:	f3ef 8310 	mrs	r3, PRIMASK
 8004fae:	60fb      	str	r3, [r7, #12]
    return(posture);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 8004fb2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8004fb4:	b662      	cpsie	i
}
 8004fb6:	bf00      	nop
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	f383 8810 	msr	PRIMASK, r3
}
 8004fc2:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8004fc4:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8004fc6:	bf00      	nop
 8004fc8:	3724      	adds	r7, #36	@ 0x24
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop
 8004fd4:	24010ec0 	.word	0x24010ec0
 8004fd8:	24010e28 	.word	0x24010e28
 8004fdc:	24010e2c 	.word	0x24010e2c
 8004fe0:	e000ed04 	.word	0xe000ed04

08004fe4 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b09e      	sub	sp, #120	@ 0x78
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
TX_THREAD       *current_thread;
ULONG           combined_flags;

#ifdef TX_ENABLE_EVENT_TRACE
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
 8004fec:	2300      	movs	r3, #0
 8004fee:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004ff0:	f3ef 8310 	mrs	r3, PRIMASK
 8004ff4:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8004ff6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8004ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8004ffa:	b672      	cpsid	i
    return(int_posture);
 8004ffc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8004ffe:	66bb      	str	r3, [r7, #104]	@ 0x68

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005004:	2b00      	cmp	r3, #0
 8005006:	d005      	beq.n	8005014 <_tx_thread_system_resume+0x30>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	334c      	adds	r3, #76	@ 0x4c
 800500c:	4618      	mov	r0, r3
 800500e:	f000 fdaf 	bl	8005b70 <_tx_timer_system_deactivate>
 8005012:	e002      	b.n	800501a <_tx_thread_system_resume+0x36>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif

#ifdef TX_ENABLE_EVENT_TRACE

    /* If trace is enabled, save the current event pointer.  */
    entry_ptr =  _tx_trace_buffer_current_ptr;
 800501a:	4b8b      	ldr	r3, [pc, #556]	@ (8005248 <_tx_thread_system_resume+0x264>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	667b      	str	r3, [r7, #100]	@ 0x64
#endif

    /* Log the thread status change.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RESUME, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&execute_ptr), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS)
 8005020:	4b89      	ldr	r3, [pc, #548]	@ (8005248 <_tx_thread_system_resume+0x264>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	663b      	str	r3, [r7, #96]	@ 0x60
 8005026:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005028:	2b00      	cmp	r3, #0
 800502a:	d06f      	beq.n	800510c <_tx_thread_system_resume+0x128>
 800502c:	4b87      	ldr	r3, [pc, #540]	@ (800524c <_tx_thread_system_resume+0x268>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	2b00      	cmp	r3, #0
 8005036:	d069      	beq.n	800510c <_tx_thread_system_resume+0x128>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005038:	f3ef 8305 	mrs	r3, IPSR
 800503c:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(ipsr_value);
 800503e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005040:	4b83      	ldr	r3, [pc, #524]	@ (8005250 <_tx_thread_system_resume+0x26c>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4313      	orrs	r3, r2
 8005046:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005048:	4b82      	ldr	r3, [pc, #520]	@ (8005254 <_tx_thread_system_resume+0x270>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800504e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10b      	bne.n	800506c <_tx_thread_system_resume+0x88>
 8005054:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005058:	673b      	str	r3, [r7, #112]	@ 0x70
 800505a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800505c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800505e:	041a      	lsls	r2, r3, #16
 8005060:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005062:	4313      	orrs	r3, r2
 8005064:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005068:	673b      	str	r3, [r7, #112]	@ 0x70
 800506a:	e00e      	b.n	800508a <_tx_thread_system_resume+0xa6>
 800506c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800506e:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8005072:	d205      	bcs.n	8005080 <_tx_thread_system_resume+0x9c>
 8005074:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005076:	673b      	str	r3, [r7, #112]	@ 0x70
 8005078:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800507c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800507e:	e004      	b.n	800508a <_tx_thread_system_resume+0xa6>
 8005080:	f04f 33f0 	mov.w	r3, #4042322160	@ 0xf0f0f0f0
 8005084:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005086:	2300      	movs	r3, #0
 8005088:	673b      	str	r3, [r7, #112]	@ 0x70
 800508a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800508c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800508e:	601a      	str	r2, [r3, #0]
 8005090:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005092:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8005094:	605a      	str	r2, [r3, #4]
 8005096:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005098:	2201      	movs	r2, #1
 800509a:	609a      	str	r2, [r3, #8]
 800509c:	4b6e      	ldr	r3, [pc, #440]	@ (8005258 <_tx_thread_system_resume+0x274>)
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050a2:	60da      	str	r2, [r3, #12]
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050a8:	611a      	str	r2, [r3, #16]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050b0:	615a      	str	r2, [r3, #20]
 80050b2:	f107 020c 	add.w	r2, r7, #12
 80050b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050b8:	619a      	str	r2, [r3, #24]
 80050ba:	4b68      	ldr	r3, [pc, #416]	@ (800525c <_tx_thread_system_resume+0x278>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	461a      	mov	r2, r3
 80050c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050c2:	61da      	str	r2, [r3, #28]
 80050c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050c6:	3320      	adds	r3, #32
 80050c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80050ca:	4b65      	ldr	r3, [pc, #404]	@ (8005260 <_tx_thread_system_resume+0x27c>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d314      	bcc.n	80050fe <_tx_thread_system_resume+0x11a>
 80050d4:	4b63      	ldr	r3, [pc, #396]	@ (8005264 <_tx_thread_system_resume+0x280>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80050da:	4a5b      	ldr	r2, [pc, #364]	@ (8005248 <_tx_thread_system_resume+0x264>)
 80050dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050de:	6013      	str	r3, [r2, #0]
 80050e0:	4b61      	ldr	r3, [pc, #388]	@ (8005268 <_tx_thread_system_resume+0x284>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80050e6:	621a      	str	r2, [r3, #32]
 80050e8:	4b60      	ldr	r3, [pc, #384]	@ (800526c <_tx_thread_system_resume+0x288>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00d      	beq.n	800510c <_tx_thread_system_resume+0x128>
 80050f0:	4b5e      	ldr	r3, [pc, #376]	@ (800526c <_tx_thread_system_resume+0x288>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a5c      	ldr	r2, [pc, #368]	@ (8005268 <_tx_thread_system_resume+0x284>)
 80050f6:	6812      	ldr	r2, [r2, #0]
 80050f8:	4610      	mov	r0, r2
 80050fa:	4798      	blx	r3
 80050fc:	e006      	b.n	800510c <_tx_thread_system_resume+0x128>
 80050fe:	4a52      	ldr	r2, [pc, #328]	@ (8005248 <_tx_thread_system_resume+0x264>)
 8005100:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005102:	6013      	str	r3, [r2, #0]
 8005104:	4b58      	ldr	r3, [pc, #352]	@ (8005268 <_tx_thread_system_resume+0x284>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800510a:	621a      	str	r2, [r3, #32]
#ifdef TX_ENABLE_EVENT_TRACE

    /* Save the time stamp for later comparison to verify that
       the event hasn't been overwritten by the time we have
       computed the next thread to execute.  */
    if (entry_ptr != TX_NULL)
 800510c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800510e:	2b00      	cmp	r3, #0
 8005110:	d002      	beq.n	8005118 <_tx_thread_system_resume+0x134>
    {

        /* Save time stamp.  */
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 8005112:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	677b      	str	r3, [r7, #116]	@ 0x74
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8005118:	4b55      	ldr	r3, [pc, #340]	@ (8005270 <_tx_thread_system_resume+0x28c>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	3b01      	subs	r3, #1
 800511e:	4a54      	ldr	r2, [pc, #336]	@ (8005270 <_tx_thread_system_resume+0x28c>)
 8005120:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005126:	2b00      	cmp	r3, #0
 8005128:	f040 80b3 	bne.w	8005292 <_tx_thread_system_resume+0x2ae>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005130:	2b00      	cmp	r3, #0
 8005132:	f000 80c7 	beq.w	80052c4 <_tx_thread_system_resume+0x2e0>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800513a:	2b00      	cmp	r3, #0
 800513c:	f040 80a2 	bne.w	8005284 <_tx_thread_system_resume+0x2a0>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514a:	65bb      	str	r3, [r7, #88]	@ 0x58
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800514c:	4a49      	ldr	r2, [pc, #292]	@ (8005274 <_tx_thread_system_resume+0x290>)
 800514e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005154:	657b      	str	r3, [r7, #84]	@ 0x54
                if (head_ptr == TX_NULL)
 8005156:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005158:	2b00      	cmp	r3, #0
 800515a:	d164      	bne.n	8005226 <_tx_thread_system_resume+0x242>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800515c:	4945      	ldr	r1, [pc, #276]	@ (8005274 <_tx_thread_system_resume+0x290>)
 800515e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8005172:	2201      	movs	r2, #1
 8005174:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005176:	fa02 f303 	lsl.w	r3, r2, r3
 800517a:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800517c:	4b3e      	ldr	r3, [pc, #248]	@ (8005278 <_tx_thread_system_resume+0x294>)
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005182:	4313      	orrs	r3, r2
 8005184:	4a3c      	ldr	r2, [pc, #240]	@ (8005278 <_tx_thread_system_resume+0x294>)
 8005186:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8005188:	4b3c      	ldr	r3, [pc, #240]	@ (800527c <_tx_thread_system_resume+0x298>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800518e:	429a      	cmp	r2, r3
 8005190:	f080 8098 	bcs.w	80052c4 <_tx_thread_system_resume+0x2e0>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8005194:	4a39      	ldr	r2, [pc, #228]	@ (800527c <_tx_thread_system_resume+0x298>)
 8005196:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005198:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800519a:	4b30      	ldr	r3, [pc, #192]	@ (800525c <_tx_thread_system_resume+0x278>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	60fb      	str	r3, [r7, #12]

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d103      	bne.n	80051ae <_tx_thread_system_resume+0x1ca>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 80051a6:	4a2d      	ldr	r2, [pc, #180]	@ (800525c <_tx_thread_system_resume+0x278>)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6013      	str	r3, [r2, #0]
 80051ac:	e08a      	b.n	80052c4 <_tx_thread_system_resume+0x2e0>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80051b4:	429a      	cmp	r2, r3
 80051b6:	f080 8085 	bcs.w	80052c4 <_tx_thread_system_resume+0x2e0>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 80051ba:	4a28      	ldr	r2, [pc, #160]	@ (800525c <_tx_thread_system_resume+0x278>)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6013      	str	r3, [r2, #0]
#ifdef TX_ENABLE_EVENT_TRACE

                                /* Check that the event time stamp is unchanged.  A different
                                   timestamp means that a later event wrote over the thread
                                   resume event. In that case, do nothing here.  */
                                if (entry_ptr != TX_NULL)
 80051c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d009      	beq.n	80051da <_tx_thread_system_resume+0x1f6>
                                {

                                    /* Is the timestamp the same?  */
                                    if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 80051c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d104      	bne.n	80051da <_tx_thread_system_resume+0x1f6>
                                    {

                                        /* Timestamp is the same, set the "next thread pointer" to NULL. This can
                                           be used by the trace analysis tool to show idle system conditions.  */
                                        entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 80051d0:	4b22      	ldr	r3, [pc, #136]	@ (800525c <_tx_thread_system_resume+0x278>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	461a      	mov	r2, r3
 80051d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051d8:	61da      	str	r2, [r3, #28]
 80051da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80051dc:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80051de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e0:	f383 8810 	msr	PRIMASK, r3
}
 80051e4:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80051e6:	4b22      	ldr	r3, [pc, #136]	@ (8005270 <_tx_thread_system_resume+0x28c>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	64bb      	str	r3, [r7, #72]	@ 0x48
                                if (combined_flags == ((ULONG) 0))
 80051ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	f040 80a1 	bne.w	8005336 <_tx_thread_system_resume+0x352>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80051f4:	4b22      	ldr	r3, [pc, #136]	@ (8005280 <_tx_thread_system_resume+0x29c>)
 80051f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051fa:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80051fc:	f3ef 8305 	mrs	r3, IPSR
 8005200:	633b      	str	r3, [r7, #48]	@ 0x30
    return(ipsr_value);
 8005202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    if (__get_ipsr_value() == 0)
 8005204:	2b00      	cmp	r3, #0
 8005206:	f040 8098 	bne.w	800533a <_tx_thread_system_resume+0x356>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800520a:	f3ef 8310 	mrs	r3, PRIMASK
 800520e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8005210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
        interrupt_save = __get_interrupt_posture();
 8005212:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSIE  i": : : "memory");
 8005214:	b662      	cpsie	i
}
 8005216:	bf00      	nop
 8005218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800521a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800521c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521e:	f383 8810 	msr	PRIMASK, r3
}
 8005222:	bf00      	nop
}
 8005224:	e089      	b.n	800533a <_tx_thread_system_resume+0x356>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8005226:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522a:	653b      	str	r3, [r7, #80]	@ 0x50
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800522c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8005232:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800523c:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005242:	621a      	str	r2, [r3, #32]
 8005244:	e03e      	b.n	80052c4 <_tx_thread_system_resume+0x2e0>
 8005246:	bf00      	nop
 8005248:	24011444 	.word	0x24011444
 800524c:	24011448 	.word	0x24011448
 8005250:	2400002c 	.word	0x2400002c
 8005254:	24010e28 	.word	0x24010e28
 8005258:	e0001004 	.word	0xe0001004
 800525c:	24010e2c 	.word	0x24010e2c
 8005260:	24011440 	.word	0x24011440
 8005264:	2401143c 	.word	0x2401143c
 8005268:	24011430 	.word	0x24011430
 800526c:	2401144c 	.word	0x2401144c
 8005270:	24010ec0 	.word	0x24010ec0
 8005274:	24010e40 	.word	0x24010e40
 8005278:	24010e38 	.word	0x24010e38
 800527c:	24010e3c 	.word	0x24010e3c
 8005280:	e000ed04 	.word	0xe000ed04
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2200      	movs	r2, #0
 8005288:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2203      	movs	r2, #3
 800528e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005290:	e018      	b.n	80052c4 <_tx_thread_system_resume+0x2e0>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005296:	2b01      	cmp	r3, #1
 8005298:	d014      	beq.n	80052c4 <_tx_thread_system_resume+0x2e0>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800529e:	2b02      	cmp	r3, #2
 80052a0:	d010      	beq.n	80052c4 <_tx_thread_system_resume+0x2e0>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d106      	bne.n	80052b8 <_tx_thread_system_resume+0x2d4>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80052b6:	e005      	b.n	80052c4 <_tx_thread_system_resume+0x2e0>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2200      	movs	r2, #0
 80052bc:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2203      	movs	r2, #3
 80052c2:	631a      	str	r2, [r3, #48]	@ 0x30
#ifdef TX_ENABLE_EVENT_TRACE

    /* Check that the event time stamp is unchanged.  A different
       timestamp means that a later event wrote over the thread
       resume event. In that case, do nothing here.  */
    if (entry_ptr != TX_NULL)
 80052c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d009      	beq.n	80052de <_tx_thread_system_resume+0x2fa>
    {

        /* Is the timestamp the same?  */
        if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 80052ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d104      	bne.n	80052de <_tx_thread_system_resume+0x2fa>
            /* Timestamp is the same, set the "next thread pointer" to NULL. This can
               be used by the trace analysis tool to show idle system conditions.  */
#ifdef TX_MISRA_ENABLE
            entry_ptr -> tx_trace_buffer_entry_info_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
#else
            entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 80052d4:	4b1c      	ldr	r3, [pc, #112]	@ (8005348 <_tx_thread_system_resume+0x364>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	461a      	mov	r2, r3
 80052da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052dc:	61da      	str	r2, [r3, #28]
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80052de:	4b1b      	ldr	r3, [pc, #108]	@ (800534c <_tx_thread_system_resume+0x368>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80052e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80052e6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80052e8:	6a3b      	ldr	r3, [r7, #32]
 80052ea:	f383 8810 	msr	PRIMASK, r3
}
 80052ee:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 80052f0:	4b15      	ldr	r3, [pc, #84]	@ (8005348 <_tx_thread_system_resume+0x364>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d022      	beq.n	8005340 <_tx_thread_system_resume+0x35c>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80052fa:	4b15      	ldr	r3, [pc, #84]	@ (8005350 <_tx_thread_system_resume+0x36c>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (combined_flags == ((ULONG) 0))
 8005300:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005302:	2b00      	cmp	r3, #0
 8005304:	d11c      	bne.n	8005340 <_tx_thread_system_resume+0x35c>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8005306:	4b13      	ldr	r3, [pc, #76]	@ (8005354 <_tx_thread_system_resume+0x370>)
 8005308:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800530c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800530e:	f3ef 8305 	mrs	r3, IPSR
 8005312:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8005314:	69fb      	ldr	r3, [r7, #28]
    if (__get_ipsr_value() == 0)
 8005316:	2b00      	cmp	r3, #0
 8005318:	d111      	bne.n	800533e <_tx_thread_system_resume+0x35a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800531a:	f3ef 8310 	mrs	r3, PRIMASK
 800531e:	61bb      	str	r3, [r7, #24]
    return(posture);
 8005320:	69bb      	ldr	r3, [r7, #24]
        interrupt_save = __get_interrupt_posture();
 8005322:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8005324:	b662      	cpsie	i
}
 8005326:	bf00      	nop
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	f383 8810 	msr	PRIMASK, r3
}
 8005332:	bf00      	nop
}
 8005334:	e003      	b.n	800533e <_tx_thread_system_resume+0x35a>
                                return;
 8005336:	bf00      	nop
 8005338:	e002      	b.n	8005340 <_tx_thread_system_resume+0x35c>
 800533a:	bf00      	nop
 800533c:	e000      	b.n	8005340 <_tx_thread_system_resume+0x35c>
 800533e:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8005340:	3778      	adds	r7, #120	@ 0x78
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	24010e2c 	.word	0x24010e2c
 800534c:	24010e28 	.word	0x24010e28
 8005350:	24010ec0 	.word	0x24010ec0
 8005354:	e000ed04 	.word	0xe000ed04

08005358 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b0a4      	sub	sp, #144	@ 0x90
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
ULONG           timeout;
#endif

#ifdef TX_ENABLE_EVENT_TRACE
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
 8005360:	2300      	movs	r3, #0
 8005362:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8005366:	4b98      	ldr	r3, [pc, #608]	@ (80055c8 <_tx_thread_system_suspend+0x270>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800536e:	f3ef 8310 	mrs	r3, PRIMASK
 8005372:	653b      	str	r3, [r7, #80]	@ 0x50
    return(posture);
 8005374:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
    int_posture = __get_interrupt_posture();
 8005376:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("CPSID i" : : : "memory");
 8005378:	b672      	cpsid	i
    return(int_posture);
 800537a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800537c:	67fb      	str	r3, [r7, #124]	@ 0x7c

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005384:	429a      	cmp	r2, r3
 8005386:	d112      	bne.n	80053ae <_tx_thread_system_suspend+0x56>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800538c:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800538e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005390:	2b00      	cmp	r3, #0
 8005392:	d008      	beq.n	80053a6 <_tx_thread_system_suspend+0x4e>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8005394:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005396:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800539a:	d004      	beq.n	80053a6 <_tx_thread_system_suspend+0x4e>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	334c      	adds	r3, #76	@ 0x4c
 80053a0:	4618      	mov	r0, r3
 80053a2:	f000 fb83 	bl	8005aac <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	69db      	ldr	r3, [r3, #28]
 80053aa:	4a88      	ldr	r2, [pc, #544]	@ (80055cc <_tx_thread_system_suspend+0x274>)
 80053ac:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80053ae:	4b88      	ldr	r3, [pc, #544]	@ (80055d0 <_tx_thread_system_suspend+0x278>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	3b01      	subs	r3, #1
 80053b4:	4a86      	ldr	r2, [pc, #536]	@ (80055d0 <_tx_thread_system_suspend+0x278>)
 80053b6:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053bc:	2b01      	cmp	r3, #1
 80053be:	f040 817d 	bne.w	80056bc <_tx_thread_system_suspend+0x364>
        TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, thread_ptr -> tx_thread_state)

#ifdef TX_ENABLE_EVENT_TRACE

        /* If trace is enabled, save the current event pointer.  */
        entry_ptr =  _tx_trace_buffer_current_ptr;
 80053c2:	4b84      	ldr	r3, [pc, #528]	@ (80055d4 <_tx_thread_system_suspend+0x27c>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	677b      	str	r3, [r7, #116]	@ 0x74
#endif

        /* Log the thread status change.  */
        TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SUSPEND, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&priority), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS)
 80053c8:	4b82      	ldr	r3, [pc, #520]	@ (80055d4 <_tx_thread_system_suspend+0x27c>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80053ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d07c      	beq.n	80054ce <_tx_thread_system_suspend+0x176>
 80053d4:	4b80      	ldr	r3, [pc, #512]	@ (80055d8 <_tx_thread_system_suspend+0x280>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0301 	and.w	r3, r3, #1
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d076      	beq.n	80054ce <_tx_thread_system_suspend+0x176>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80053e0:	f3ef 8305 	mrs	r3, IPSR
 80053e4:	64bb      	str	r3, [r7, #72]	@ 0x48
    return(ipsr_value);
 80053e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053e8:	4b7c      	ldr	r3, [pc, #496]	@ (80055dc <_tx_thread_system_suspend+0x284>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80053f0:	4b75      	ldr	r3, [pc, #468]	@ (80055c8 <_tx_thread_system_suspend+0x270>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80053f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d110      	bne.n	8005420 <_tx_thread_system_suspend+0xc8>
 80053fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005404:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005408:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800540c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800540e:	041a      	lsls	r2, r3, #16
 8005410:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005414:	4313      	orrs	r3, r2
 8005416:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800541a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800541e:	e013      	b.n	8005448 <_tx_thread_system_suspend+0xf0>
 8005420:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005422:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8005426:	d208      	bcs.n	800543a <_tx_thread_system_suspend+0xe2>
 8005428:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800542c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005430:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005434:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005438:	e006      	b.n	8005448 <_tx_thread_system_suspend+0xf0>
 800543a:	f04f 33f0 	mov.w	r3, #4042322160	@ 0xf0f0f0f0
 800543e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005442:	2300      	movs	r3, #0
 8005444:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005448:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800544c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800544e:	601a      	str	r2, [r3, #0]
 8005450:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005452:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8005456:	605a      	str	r2, [r3, #4]
 8005458:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800545a:	2202      	movs	r2, #2
 800545c:	609a      	str	r2, [r3, #8]
 800545e:	4b60      	ldr	r3, [pc, #384]	@ (80055e0 <_tx_thread_system_suspend+0x288>)
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005464:	60da      	str	r2, [r3, #12]
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800546a:	611a      	str	r2, [r3, #16]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005470:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005472:	615a      	str	r2, [r3, #20]
 8005474:	f107 0208 	add.w	r2, r7, #8
 8005478:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800547a:	619a      	str	r2, [r3, #24]
 800547c:	4b59      	ldr	r3, [pc, #356]	@ (80055e4 <_tx_thread_system_suspend+0x28c>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	461a      	mov	r2, r3
 8005482:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005484:	61da      	str	r2, [r3, #28]
 8005486:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005488:	3320      	adds	r3, #32
 800548a:	673b      	str	r3, [r7, #112]	@ 0x70
 800548c:	4b56      	ldr	r3, [pc, #344]	@ (80055e8 <_tx_thread_system_suspend+0x290>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8005492:	429a      	cmp	r2, r3
 8005494:	d314      	bcc.n	80054c0 <_tx_thread_system_suspend+0x168>
 8005496:	4b55      	ldr	r3, [pc, #340]	@ (80055ec <_tx_thread_system_suspend+0x294>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	673b      	str	r3, [r7, #112]	@ 0x70
 800549c:	4a4d      	ldr	r2, [pc, #308]	@ (80055d4 <_tx_thread_system_suspend+0x27c>)
 800549e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80054a0:	6013      	str	r3, [r2, #0]
 80054a2:	4b53      	ldr	r3, [pc, #332]	@ (80055f0 <_tx_thread_system_suspend+0x298>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80054a8:	621a      	str	r2, [r3, #32]
 80054aa:	4b52      	ldr	r3, [pc, #328]	@ (80055f4 <_tx_thread_system_suspend+0x29c>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00d      	beq.n	80054ce <_tx_thread_system_suspend+0x176>
 80054b2:	4b50      	ldr	r3, [pc, #320]	@ (80055f4 <_tx_thread_system_suspend+0x29c>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a4e      	ldr	r2, [pc, #312]	@ (80055f0 <_tx_thread_system_suspend+0x298>)
 80054b8:	6812      	ldr	r2, [r2, #0]
 80054ba:	4610      	mov	r0, r2
 80054bc:	4798      	blx	r3
 80054be:	e006      	b.n	80054ce <_tx_thread_system_suspend+0x176>
 80054c0:	4a44      	ldr	r2, [pc, #272]	@ (80055d4 <_tx_thread_system_suspend+0x27c>)
 80054c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80054c4:	6013      	str	r3, [r2, #0]
 80054c6:	4b4a      	ldr	r3, [pc, #296]	@ (80055f0 <_tx_thread_system_suspend+0x298>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80054cc:	621a      	str	r2, [r3, #32]
#ifdef TX_ENABLE_EVENT_TRACE

        /* Save the time stamp for later comparison to verify that
           the event hasn't been overwritten by the time we have
           computed the next thread to execute.  */
        if (entry_ptr != TX_NULL)
 80054ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d003      	beq.n	80054dc <_tx_thread_system_suspend+0x184>
        {

            /* Save time stamp.  */
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 80054d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e6:	60bb      	str	r3, [r7, #8]

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a1b      	ldr	r3, [r3, #32]
 80054ec:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 80054ee:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d016      	beq.n	8005524 <_tx_thread_system_suspend+0x1cc>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fa:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 80054fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054fe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005500:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 8005502:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005504:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005506:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	4a3b      	ldr	r2, [pc, #236]	@ (80055f8 <_tx_thread_system_suspend+0x2a0>)
 800550c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	429a      	cmp	r2, r3
 8005514:	f040 8085 	bne.w	8005622 <_tx_thread_system_suspend+0x2ca>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	4937      	ldr	r1, [pc, #220]	@ (80055f8 <_tx_thread_system_suspend+0x2a0>)
 800551c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800551e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005522:	e07e      	b.n	8005622 <_tx_thread_system_suspend+0x2ca>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	4a34      	ldr	r2, [pc, #208]	@ (80055f8 <_tx_thread_system_suspend+0x2a0>)
 8005528:	2100      	movs	r1, #0
 800552a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	2201      	movs	r2, #1
 8005532:	fa02 f303 	lsl.w	r3, r2, r3
 8005536:	667b      	str	r3, [r7, #100]	@ 0x64
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8005538:	4b30      	ldr	r3, [pc, #192]	@ (80055fc <_tx_thread_system_suspend+0x2a4>)
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800553e:	43db      	mvns	r3, r3
 8005540:	4013      	ands	r3, r2
 8005542:	4a2e      	ldr	r2, [pc, #184]	@ (80055fc <_tx_thread_system_suspend+0x2a4>)
 8005544:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8005546:	2300      	movs	r3, #0
 8005548:	663b      	str	r3, [r7, #96]	@ 0x60
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800554a:	4b2c      	ldr	r3, [pc, #176]	@ (80055fc <_tx_thread_system_suspend+0x2a4>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 8005550:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005552:	2b00      	cmp	r3, #0
 8005554:	d158      	bne.n	8005608 <_tx_thread_system_suspend+0x2b0>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8005556:	4b2a      	ldr	r3, [pc, #168]	@ (8005600 <_tx_thread_system_suspend+0x2a8>)
 8005558:	2220      	movs	r2, #32
 800555a:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800555c:	4b21      	ldr	r3, [pc, #132]	@ (80055e4 <_tx_thread_system_suspend+0x28c>)
 800555e:	2200      	movs	r2, #0
 8005560:	601a      	str	r2, [r3, #0]
#ifdef TX_ENABLE_EVENT_TRACE

                /* Check that the event time stamp is unchanged.  A different
                   timestamp means that a later event wrote over the thread
                   suspend event. In that case, do nothing here.  */
                if (entry_ptr != TX_NULL)
 8005562:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005564:	2b00      	cmp	r3, #0
 8005566:	d008      	beq.n	800557a <_tx_thread_system_suspend+0x222>
                {

                    /* Is the timestamp the same?  */
                    if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8005568:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8005570:	429a      	cmp	r2, r3
 8005572:	d102      	bne.n	800557a <_tx_thread_system_suspend+0x222>
                    {

                        /* Timestamp is the same, set the "next thread pointer" to the new value of the
                           next thread to execute. This can be used by the trace analysis tool to keep
                           track of next thread execution.  */
                        entry_ptr -> tx_trace_buffer_entry_information_field_4 =  0;
 8005574:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005576:	2200      	movs	r2, #0
 8005578:	61da      	str	r2, [r3, #28]
 800557a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800557c:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800557e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005580:	f383 8810 	msr	PRIMASK, r3
}
 8005584:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8005586:	4b12      	ldr	r3, [pc, #72]	@ (80055d0 <_tx_thread_system_suspend+0x278>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	65bb      	str	r3, [r7, #88]	@ 0x58
                if (combined_flags == ((ULONG) 0))
 800558c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800558e:	2b00      	cmp	r3, #0
 8005590:	f040 80bf 	bne.w	8005712 <_tx_thread_system_suspend+0x3ba>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8005594:	4b1b      	ldr	r3, [pc, #108]	@ (8005604 <_tx_thread_system_suspend+0x2ac>)
 8005596:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800559a:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800559c:	f3ef 8305 	mrs	r3, IPSR
 80055a0:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 80055a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d10c      	bne.n	80055c2 <_tx_thread_system_suspend+0x26a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80055a8:	f3ef 8310 	mrs	r3, PRIMASK
 80055ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 80055ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 80055b0:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 80055b2:	b662      	cpsie	i
}
 80055b4:	bf00      	nop
 80055b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b8:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80055ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055bc:	f383 8810 	msr	PRIMASK, r3
}
 80055c0:	bf00      	nop
}
 80055c2:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 80055c4:	e0a5      	b.n	8005712 <_tx_thread_system_suspend+0x3ba>
 80055c6:	bf00      	nop
 80055c8:	24010e28 	.word	0x24010e28
 80055cc:	2401142c 	.word	0x2401142c
 80055d0:	24010ec0 	.word	0x24010ec0
 80055d4:	24011444 	.word	0x24011444
 80055d8:	24011448 	.word	0x24011448
 80055dc:	2400002c 	.word	0x2400002c
 80055e0:	e0001004 	.word	0xe0001004
 80055e4:	24010e2c 	.word	0x24010e2c
 80055e8:	24011440 	.word	0x24011440
 80055ec:	2401143c 	.word	0x2401143c
 80055f0:	24011430 	.word	0x24011430
 80055f4:	2401144c 	.word	0x2401144c
 80055f8:	24010e40 	.word	0x24010e40
 80055fc:	24010e38 	.word	0x24010e38
 8005600:	24010e3c 	.word	0x24010e3c
 8005604:	e000ed04 	.word	0xe000ed04
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8005608:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800560a:	fa93 f3a3 	rbit	r3, r3
 800560e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005610:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005612:	fab3 f383 	clz	r3, r3
 8005616:	667b      	str	r3, [r7, #100]	@ 0x64

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8005618:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800561a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800561c:	4413      	add	r3, r2
 800561e:	4a41      	ldr	r2, [pc, #260]	@ (8005724 <_tx_thread_system_suspend+0x3cc>)
 8005620:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 8005622:	4b41      	ldr	r3, [pc, #260]	@ (8005728 <_tx_thread_system_suspend+0x3d0>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	429a      	cmp	r2, r3
 800562a:	d139      	bne.n	80056a0 <_tx_thread_system_suspend+0x348>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800562c:	4b3d      	ldr	r3, [pc, #244]	@ (8005724 <_tx_thread_system_suspend+0x3cc>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a3e      	ldr	r2, [pc, #248]	@ (800572c <_tx_thread_system_suspend+0x3d4>)
 8005632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005636:	4a3c      	ldr	r2, [pc, #240]	@ (8005728 <_tx_thread_system_suspend+0x3d0>)
 8005638:	6013      	str	r3, [r2, #0]
#ifdef TX_ENABLE_EVENT_TRACE

            /* Check that the event time stamp is unchanged.  A different
               timestamp means that a later event wrote over the thread
               suspend event. In that case, do nothing here.  */
            if (entry_ptr != TX_NULL)
 800563a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800563c:	2b00      	cmp	r3, #0
 800563e:	d00a      	beq.n	8005656 <_tx_thread_system_suspend+0x2fe>
            {

                /* Is the timestamp the same?  */
                if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8005640:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8005648:	429a      	cmp	r2, r3
 800564a:	d104      	bne.n	8005656 <_tx_thread_system_suspend+0x2fe>
                {

                    /* Timestamp is the same, set the "next thread pointer" to the new value of the
                       next thread to execute. This can be used by the trace analysis tool to keep
                       track of next thread execution.  */
                    entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 800564c:	4b36      	ldr	r3, [pc, #216]	@ (8005728 <_tx_thread_system_suspend+0x3d0>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	461a      	mov	r2, r3
 8005652:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005654:	61da      	str	r2, [r3, #28]
 8005656:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005658:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800565a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800565c:	f383 8810 	msr	PRIMASK, r3
}
 8005660:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8005662:	4b33      	ldr	r3, [pc, #204]	@ (8005730 <_tx_thread_system_suspend+0x3d8>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	65bb      	str	r3, [r7, #88]	@ 0x58
            if (combined_flags == ((ULONG) 0))
 8005668:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800566a:	2b00      	cmp	r3, #0
 800566c:	d153      	bne.n	8005716 <_tx_thread_system_suspend+0x3be>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800566e:	4b31      	ldr	r3, [pc, #196]	@ (8005734 <_tx_thread_system_suspend+0x3dc>)
 8005670:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005674:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005676:	f3ef 8305 	mrs	r3, IPSR
 800567a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800567c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 800567e:	2b00      	cmp	r3, #0
 8005680:	d10c      	bne.n	800569c <_tx_thread_system_suspend+0x344>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005682:	f3ef 8310 	mrs	r3, PRIMASK
 8005686:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8005688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800568a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800568c:	b662      	cpsie	i
}
 800568e:	bf00      	nop
 8005690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005692:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005694:	6a3b      	ldr	r3, [r7, #32]
 8005696:	f383 8810 	msr	PRIMASK, r3
}
 800569a:	bf00      	nop
}
 800569c:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800569e:	e03a      	b.n	8005716 <_tx_thread_system_suspend+0x3be>
#ifdef TX_ENABLE_EVENT_TRACE

         /* Check that the event time stamp is unchanged.  A different
            timestamp means that a later event wrote over the thread
            suspend event. In that case, do nothing here.  */
         if (entry_ptr != TX_NULL)
 80056a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d00a      	beq.n	80056bc <_tx_thread_system_suspend+0x364>
         {

            /* Is the timestamp the same?  */
            if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 80056a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056a8:	68db      	ldr	r3, [r3, #12]
 80056aa:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d104      	bne.n	80056bc <_tx_thread_system_suspend+0x364>
                   next thread to execute. This can be used by the trace analysis tool to keep
                   track of next thread execution.  */
#ifdef TX_MISRA_ENABLE
                entry_ptr -> tx_trace_buffer_entry_info_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
#else
                entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 80056b2:	4b1d      	ldr	r3, [pc, #116]	@ (8005728 <_tx_thread_system_suspend+0x3d0>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	461a      	mov	r2, r3
 80056b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056ba:	61da      	str	r2, [r3, #28]
 80056bc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80056be:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	f383 8810 	msr	PRIMASK, r3
}
 80056c6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 80056c8:	4b17      	ldr	r3, [pc, #92]	@ (8005728 <_tx_thread_system_suspend+0x3d0>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d022      	beq.n	800571a <_tx_thread_system_suspend+0x3c2>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80056d4:	4b16      	ldr	r3, [pc, #88]	@ (8005730 <_tx_thread_system_suspend+0x3d8>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	65bb      	str	r3, [r7, #88]	@ 0x58
        if (combined_flags == ((ULONG) 0))
 80056da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d11c      	bne.n	800571a <_tx_thread_system_suspend+0x3c2>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80056e0:	4b14      	ldr	r3, [pc, #80]	@ (8005734 <_tx_thread_system_suspend+0x3dc>)
 80056e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056e6:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80056e8:	f3ef 8305 	mrs	r3, IPSR
 80056ec:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80056ee:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d10c      	bne.n	800570e <_tx_thread_system_suspend+0x3b6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80056f4:	f3ef 8310 	mrs	r3, PRIMASK
 80056f8:	617b      	str	r3, [r7, #20]
    return(posture);
 80056fa:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 80056fc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80056fe:	b662      	cpsie	i
}
 8005700:	bf00      	nop
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f383 8810 	msr	PRIMASK, r3
}
 800570c:	bf00      	nop
}
 800570e:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8005710:	e003      	b.n	800571a <_tx_thread_system_suspend+0x3c2>
                return;
 8005712:	bf00      	nop
 8005714:	e002      	b.n	800571c <_tx_thread_system_suspend+0x3c4>
            return;
 8005716:	bf00      	nop
 8005718:	e000      	b.n	800571c <_tx_thread_system_suspend+0x3c4>
    return;
 800571a:	bf00      	nop
}
 800571c:	3790      	adds	r7, #144	@ 0x90
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	24010e3c 	.word	0x24010e3c
 8005728:	24010e2c 	.word	0x24010e2c
 800572c:	24010e40 	.word	0x24010e40
 8005730:	24010ec0 	.word	0x24010ec0
 8005734:	e000ed04 	.word	0xe000ed04

08005738 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b08e      	sub	sp, #56	@ 0x38
 800573c:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800573e:	4b5f      	ldr	r3, [pc, #380]	@ (80058bc <_tx_thread_time_slice+0x184>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005744:	f3ef 8310 	mrs	r3, PRIMASK
 8005748:	61bb      	str	r3, [r7, #24]
    return(posture);
 800574a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800574c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800574e:	b672      	cpsid	i
    return(int_posture);
 8005750:	697b      	ldr	r3, [r7, #20]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 8005752:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8005754:	4b5a      	ldr	r3, [pc, #360]	@ (80058c0 <_tx_thread_time_slice+0x188>)
 8005756:	2200      	movs	r2, #0
 8005758:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d024      	beq.n	80057aa <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005764:	2b00      	cmp	r3, #0
 8005766:	d120      	bne.n	80057aa <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8005768:	687a      	ldr	r2, [r7, #4]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	69d2      	ldr	r2, [r2, #28]
 800576e:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	699b      	ldr	r3, [r3, #24]
 8005774:	4a53      	ldr	r2, [pc, #332]	@ (80058c4 <_tx_thread_time_slice+0x18c>)
 8005776:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6a1a      	ldr	r2, [r3, #32]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	429a      	cmp	r2, r3
 8005780:	d013      	beq.n	80057aa <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800578a:	429a      	cmp	r2, r3
 800578c:	d10d      	bne.n	80057aa <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005794:	6a12      	ldr	r2, [r2, #32]
 8005796:	494c      	ldr	r1, [pc, #304]	@ (80058c8 <_tx_thread_time_slice+0x190>)
 8005798:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800579c:	4b4b      	ldr	r3, [pc, #300]	@ (80058cc <_tx_thread_time_slice+0x194>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a49      	ldr	r2, [pc, #292]	@ (80058c8 <_tx_thread_time_slice+0x190>)
 80057a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057a6:	4a4a      	ldr	r2, [pc, #296]	@ (80058d0 <_tx_thread_time_slice+0x198>)
 80057a8:	6013      	str	r3, [r2, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80057aa:	f3ef 8305 	mrs	r3, IPSR
 80057ae:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80057b0:	693a      	ldr	r2, [r7, #16]
    }

#ifdef TX_ENABLE_EVENT_TRACE

    /* Pickup the volatile information.  */
    system_state =  TX_THREAD_GET_SYSTEM_STATE();
 80057b2:	4b48      	ldr	r3, [pc, #288]	@ (80058d4 <_tx_thread_time_slice+0x19c>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    preempt_disable =  _tx_thread_preempt_disable;
 80057ba:	4b47      	ldr	r3, [pc, #284]	@ (80058d8 <_tx_thread_time_slice+0x1a0>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIME_SLICE, _tx_thread_execute_ptr, system_state, preempt_disable, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), TX_TRACE_INTERNAL_EVENTS)
 80057c0:	4b46      	ldr	r3, [pc, #280]	@ (80058dc <_tx_thread_time_slice+0x1a4>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	623b      	str	r3, [r7, #32]
 80057c6:	6a3b      	ldr	r3, [r7, #32]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d06d      	beq.n	80058a8 <_tx_thread_time_slice+0x170>
 80057cc:	4b44      	ldr	r3, [pc, #272]	@ (80058e0 <_tx_thread_time_slice+0x1a8>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0301 	and.w	r3, r3, #1
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d067      	beq.n	80058a8 <_tx_thread_time_slice+0x170>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80057d8:	f3ef 8305 	mrs	r3, IPSR
 80057dc:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	4b3c      	ldr	r3, [pc, #240]	@ (80058d4 <_tx_thread_time_slice+0x19c>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	61fb      	str	r3, [r7, #28]
 80057e8:	4b34      	ldr	r3, [pc, #208]	@ (80058bc <_tx_thread_time_slice+0x184>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d10b      	bne.n	800580c <_tx_thread_time_slice+0xd4>
 80057f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80057fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057fe:	041a      	lsls	r2, r3, #16
 8005800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005802:	4313      	orrs	r3, r2
 8005804:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005808:	637b      	str	r3, [r7, #52]	@ 0x34
 800580a:	e00e      	b.n	800582a <_tx_thread_time_slice+0xf2>
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8005812:	d205      	bcs.n	8005820 <_tx_thread_time_slice+0xe8>
 8005814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005816:	637b      	str	r3, [r7, #52]	@ 0x34
 8005818:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800581c:	633b      	str	r3, [r7, #48]	@ 0x30
 800581e:	e004      	b.n	800582a <_tx_thread_time_slice+0xf2>
 8005820:	f04f 33f0 	mov.w	r3, #4042322160	@ 0xf0f0f0f0
 8005824:	633b      	str	r3, [r7, #48]	@ 0x30
 8005826:	2300      	movs	r3, #0
 8005828:	637b      	str	r3, [r7, #52]	@ 0x34
 800582a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800582c:	6a3b      	ldr	r3, [r7, #32]
 800582e:	601a      	str	r2, [r3, #0]
 8005830:	6a3b      	ldr	r3, [r7, #32]
 8005832:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005834:	605a      	str	r2, [r3, #4]
 8005836:	6a3b      	ldr	r3, [r7, #32]
 8005838:	2205      	movs	r2, #5
 800583a:	609a      	str	r2, [r3, #8]
 800583c:	4b29      	ldr	r3, [pc, #164]	@ (80058e4 <_tx_thread_time_slice+0x1ac>)
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	6a3b      	ldr	r3, [r7, #32]
 8005842:	60da      	str	r2, [r3, #12]
 8005844:	4b22      	ldr	r3, [pc, #136]	@ (80058d0 <_tx_thread_time_slice+0x198>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	461a      	mov	r2, r3
 800584a:	6a3b      	ldr	r3, [r7, #32]
 800584c:	611a      	str	r2, [r3, #16]
 800584e:	6a3b      	ldr	r3, [r7, #32]
 8005850:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005852:	615a      	str	r2, [r3, #20]
 8005854:	6a3b      	ldr	r3, [r7, #32]
 8005856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005858:	619a      	str	r2, [r3, #24]
 800585a:	1d3a      	adds	r2, r7, #4
 800585c:	6a3b      	ldr	r3, [r7, #32]
 800585e:	61da      	str	r2, [r3, #28]
 8005860:	6a3b      	ldr	r3, [r7, #32]
 8005862:	3320      	adds	r3, #32
 8005864:	623b      	str	r3, [r7, #32]
 8005866:	4b20      	ldr	r3, [pc, #128]	@ (80058e8 <_tx_thread_time_slice+0x1b0>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	6a3a      	ldr	r2, [r7, #32]
 800586c:	429a      	cmp	r2, r3
 800586e:	d314      	bcc.n	800589a <_tx_thread_time_slice+0x162>
 8005870:	4b1e      	ldr	r3, [pc, #120]	@ (80058ec <_tx_thread_time_slice+0x1b4>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	623b      	str	r3, [r7, #32]
 8005876:	4a19      	ldr	r2, [pc, #100]	@ (80058dc <_tx_thread_time_slice+0x1a4>)
 8005878:	6a3b      	ldr	r3, [r7, #32]
 800587a:	6013      	str	r3, [r2, #0]
 800587c:	4b1c      	ldr	r3, [pc, #112]	@ (80058f0 <_tx_thread_time_slice+0x1b8>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	6a3a      	ldr	r2, [r7, #32]
 8005882:	621a      	str	r2, [r3, #32]
 8005884:	4b1b      	ldr	r3, [pc, #108]	@ (80058f4 <_tx_thread_time_slice+0x1bc>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d00d      	beq.n	80058a8 <_tx_thread_time_slice+0x170>
 800588c:	4b19      	ldr	r3, [pc, #100]	@ (80058f4 <_tx_thread_time_slice+0x1bc>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a17      	ldr	r2, [pc, #92]	@ (80058f0 <_tx_thread_time_slice+0x1b8>)
 8005892:	6812      	ldr	r2, [r2, #0]
 8005894:	4610      	mov	r0, r2
 8005896:	4798      	blx	r3
 8005898:	e006      	b.n	80058a8 <_tx_thread_time_slice+0x170>
 800589a:	4a10      	ldr	r2, [pc, #64]	@ (80058dc <_tx_thread_time_slice+0x1a4>)
 800589c:	6a3b      	ldr	r3, [r7, #32]
 800589e:	6013      	str	r3, [r2, #0]
 80058a0:	4b13      	ldr	r3, [pc, #76]	@ (80058f0 <_tx_thread_time_slice+0x1b8>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6a3a      	ldr	r2, [r7, #32]
 80058a6:	621a      	str	r2, [r3, #32]
 80058a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058aa:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	f383 8810 	msr	PRIMASK, r3
}
 80058b2:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 80058b4:	bf00      	nop
 80058b6:	3738      	adds	r7, #56	@ 0x38
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	24010e28 	.word	0x24010e28
 80058c0:	24010ed0 	.word	0x24010ed0
 80058c4:	2401142c 	.word	0x2401142c
 80058c8:	24010e40 	.word	0x24010e40
 80058cc:	24010e3c 	.word	0x24010e3c
 80058d0:	24010e2c 	.word	0x24010e2c
 80058d4:	2400002c 	.word	0x2400002c
 80058d8:	24010ec0 	.word	0x24010ec0
 80058dc:	24011444 	.word	0x24011444
 80058e0:	24011448 	.word	0x24011448
 80058e4:	e0001004 	.word	0xe0001004
 80058e8:	24011440 	.word	0x24011440
 80058ec:	2401143c 	.word	0x2401143c
 80058f0:	24011430 	.word	0x24011430
 80058f4:	2401144c 	.word	0x2401144c

080058f8 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b08a      	sub	sp, #40	@ 0x28
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005904:	f3ef 8310 	mrs	r3, PRIMASK
 8005908:	617b      	str	r3, [r7, #20]
    return(posture);
 800590a:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800590c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800590e:	b672      	cpsid	i
    return(int_posture);
 8005910:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 8005912:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8005914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005918:	2b04      	cmp	r3, #4
 800591a:	d10e      	bne.n	800593a <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800591c:	4b13      	ldr	r3, [pc, #76]	@ (800596c <_tx_thread_timeout+0x74>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	3301      	adds	r3, #1
 8005922:	4a12      	ldr	r2, [pc, #72]	@ (800596c <_tx_thread_timeout+0x74>)
 8005924:	6013      	str	r3, [r2, #0]
 8005926:	6a3b      	ldr	r3, [r7, #32]
 8005928:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f383 8810 	msr	PRIMASK, r3
}
 8005930:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8005932:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005934:	f7ff fb56 	bl	8004fe4 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8005938:	e013      	b.n	8005962 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800593a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800593e:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8005940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005942:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005946:	61bb      	str	r3, [r7, #24]
 8005948:	6a3b      	ldr	r3, [r7, #32]
 800594a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	f383 8810 	msr	PRIMASK, r3
}
 8005952:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d003      	beq.n	8005962 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	69b9      	ldr	r1, [r7, #24]
 800595e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005960:	4798      	blx	r3
}
 8005962:	bf00      	nop
 8005964:	3728      	adds	r7, #40	@ 0x28
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	24010ec0 	.word	0x24010ec0

08005970 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005976:	f3ef 8310 	mrs	r3, PRIMASK
 800597a:	607b      	str	r3, [r7, #4]
    return(posture);
 800597c:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800597e:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005980:	b672      	cpsid	i
    return(int_posture);
 8005982:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8005984:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8005986:	4b09      	ldr	r3, [pc, #36]	@ (80059ac <_tx_timer_expiration_process+0x3c>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	3301      	adds	r3, #1
 800598c:	4a07      	ldr	r2, [pc, #28]	@ (80059ac <_tx_timer_expiration_process+0x3c>)
 800598e:	6013      	str	r3, [r2, #0]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	f383 8810 	msr	PRIMASK, r3
}
 800599a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800599c:	4804      	ldr	r0, [pc, #16]	@ (80059b0 <_tx_timer_expiration_process+0x40>)
 800599e:	f7ff fb21 	bl	8004fe4 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80059a2:	bf00      	nop
 80059a4:	3710      	adds	r7, #16
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	bf00      	nop
 80059ac:	24010ec0 	.word	0x24010ec0
 80059b0:	24010f70 	.word	0x24010f70

080059b4 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 80059b4:	b590      	push	{r4, r7, lr}
 80059b6:	b089      	sub	sp, #36	@ 0x24
 80059b8:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 80059ba:	4b28      	ldr	r3, [pc, #160]	@ (8005a5c <_tx_timer_initialize+0xa8>)
 80059bc:	2200      	movs	r2, #0
 80059be:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 80059c0:	4b27      	ldr	r3, [pc, #156]	@ (8005a60 <_tx_timer_initialize+0xac>)
 80059c2:	2200      	movs	r2, #0
 80059c4:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 80059c6:	4b27      	ldr	r3, [pc, #156]	@ (8005a64 <_tx_timer_initialize+0xb0>)
 80059c8:	2200      	movs	r2, #0
 80059ca:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 80059cc:	4b26      	ldr	r3, [pc, #152]	@ (8005a68 <_tx_timer_initialize+0xb4>)
 80059ce:	2200      	movs	r2, #0
 80059d0:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 80059d2:	4b26      	ldr	r3, [pc, #152]	@ (8005a6c <_tx_timer_initialize+0xb8>)
 80059d4:	2200      	movs	r2, #0
 80059d6:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 80059d8:	2280      	movs	r2, #128	@ 0x80
 80059da:	2100      	movs	r1, #0
 80059dc:	4824      	ldr	r0, [pc, #144]	@ (8005a70 <_tx_timer_initialize+0xbc>)
 80059de:	f001 f996 	bl	8006d0e <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 80059e2:	4b24      	ldr	r3, [pc, #144]	@ (8005a74 <_tx_timer_initialize+0xc0>)
 80059e4:	4a22      	ldr	r2, [pc, #136]	@ (8005a70 <_tx_timer_initialize+0xbc>)
 80059e6:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 80059e8:	4b23      	ldr	r3, [pc, #140]	@ (8005a78 <_tx_timer_initialize+0xc4>)
 80059ea:	4a21      	ldr	r2, [pc, #132]	@ (8005a70 <_tx_timer_initialize+0xbc>)
 80059ec:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 80059ee:	4b23      	ldr	r3, [pc, #140]	@ (8005a7c <_tx_timer_initialize+0xc8>)
 80059f0:	4a23      	ldr	r2, [pc, #140]	@ (8005a80 <_tx_timer_initialize+0xcc>)
 80059f2:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 80059f4:	4b21      	ldr	r3, [pc, #132]	@ (8005a7c <_tx_timer_initialize+0xc8>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	3304      	adds	r3, #4
 80059fa:	4a20      	ldr	r2, [pc, #128]	@ (8005a7c <_tx_timer_initialize+0xc8>)
 80059fc:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 80059fe:	4b21      	ldr	r3, [pc, #132]	@ (8005a84 <_tx_timer_initialize+0xd0>)
 8005a00:	4a21      	ldr	r2, [pc, #132]	@ (8005a88 <_tx_timer_initialize+0xd4>)
 8005a02:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8005a04:	4b21      	ldr	r3, [pc, #132]	@ (8005a8c <_tx_timer_initialize+0xd8>)
 8005a06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005a0a:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8005a0c:	4b20      	ldr	r3, [pc, #128]	@ (8005a90 <_tx_timer_initialize+0xdc>)
 8005a0e:	2200      	movs	r2, #0
 8005a10:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8005a12:	4b1c      	ldr	r3, [pc, #112]	@ (8005a84 <_tx_timer_initialize+0xd0>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a1d      	ldr	r2, [pc, #116]	@ (8005a8c <_tx_timer_initialize+0xd8>)
 8005a18:	6812      	ldr	r2, [r2, #0]
 8005a1a:	491d      	ldr	r1, [pc, #116]	@ (8005a90 <_tx_timer_initialize+0xdc>)
 8005a1c:	6809      	ldr	r1, [r1, #0]
 8005a1e:	481c      	ldr	r0, [pc, #112]	@ (8005a90 <_tx_timer_initialize+0xdc>)
 8005a20:	6800      	ldr	r0, [r0, #0]
 8005a22:	2400      	movs	r4, #0
 8005a24:	9405      	str	r4, [sp, #20]
 8005a26:	2400      	movs	r4, #0
 8005a28:	9404      	str	r4, [sp, #16]
 8005a2a:	9003      	str	r0, [sp, #12]
 8005a2c:	9102      	str	r1, [sp, #8]
 8005a2e:	9201      	str	r2, [sp, #4]
 8005a30:	9300      	str	r3, [sp, #0]
 8005a32:	4b18      	ldr	r3, [pc, #96]	@ (8005a94 <_tx_timer_initialize+0xe0>)
 8005a34:	4a18      	ldr	r2, [pc, #96]	@ (8005a98 <_tx_timer_initialize+0xe4>)
 8005a36:	4919      	ldr	r1, [pc, #100]	@ (8005a9c <_tx_timer_initialize+0xe8>)
 8005a38:	4819      	ldr	r0, [pc, #100]	@ (8005aa0 <_tx_timer_initialize+0xec>)
 8005a3a:	f7fe ff8b 	bl	8004954 <_tx_thread_create>
 8005a3e:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1e5      	bne.n	8005a12 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8005a46:	4b17      	ldr	r3, [pc, #92]	@ (8005aa4 <_tx_timer_initialize+0xf0>)
 8005a48:	2200      	movs	r2, #0
 8005a4a:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8005a4c:	4b16      	ldr	r3, [pc, #88]	@ (8005aa8 <_tx_timer_initialize+0xf4>)
 8005a4e:	2200      	movs	r2, #0
 8005a50:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8005a52:	bf00      	nop
 8005a54:	370c      	adds	r7, #12
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd90      	pop	{r4, r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	24010ecc 	.word	0x24010ecc
 8005a60:	2401142c 	.word	0x2401142c
 8005a64:	24010ed0 	.word	0x24010ed0
 8005a68:	24010f60 	.word	0x24010f60
 8005a6c:	24010f6c 	.word	0x24010f6c
 8005a70:	24010ed4 	.word	0x24010ed4
 8005a74:	24010f54 	.word	0x24010f54
 8005a78:	24010f5c 	.word	0x24010f5c
 8005a7c:	24010f58 	.word	0x24010f58
 8005a80:	24010f50 	.word	0x24010f50
 8005a84:	24011020 	.word	0x24011020
 8005a88:	2401102c 	.word	0x2401102c
 8005a8c:	24011024 	.word	0x24011024
 8005a90:	24011028 	.word	0x24011028
 8005a94:	4154494d 	.word	0x4154494d
 8005a98:	08005be1 	.word	0x08005be1
 8005a9c:	08007a14 	.word	0x08007a14
 8005aa0:	24010f70 	.word	0x24010f70
 8005aa4:	24010f64 	.word	0x24010f64
 8005aa8:	24010f68 	.word	0x24010f68

08005aac <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b089      	sub	sp, #36	@ 0x24
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d04a      	beq.n	8005b56 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ac6:	d046      	beq.n	8005b56 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d142      	bne.n	8005b56 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	2b20      	cmp	r3, #32
 8005ad4:	d902      	bls.n	8005adc <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8005ad6:	231f      	movs	r3, #31
 8005ad8:	61bb      	str	r3, [r7, #24]
 8005ada:	e002      	b.n	8005ae2 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8005ae2:	4b20      	ldr	r3, [pc, #128]	@ (8005b64 <_tx_timer_system_activate+0xb8>)
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	4413      	add	r3, r2
 8005aec:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8005aee:	4b1e      	ldr	r3, [pc, #120]	@ (8005b68 <_tx_timer_system_activate+0xbc>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	69fa      	ldr	r2, [r7, #28]
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d30b      	bcc.n	8005b10 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8005af8:	4b1b      	ldr	r3, [pc, #108]	@ (8005b68 <_tx_timer_system_activate+0xbc>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	69fa      	ldr	r2, [r7, #28]
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	109b      	asrs	r3, r3, #2
 8005b02:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8005b04:	4b19      	ldr	r3, [pc, #100]	@ (8005b6c <_tx_timer_system_activate+0xc0>)
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	4413      	add	r3, r2
 8005b0e:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8005b10:	69fb      	ldr	r3, [r7, #28]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d109      	bne.n	8005b2c <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	601a      	str	r2, [r3, #0]
 8005b2a:	e011      	b.n	8005b50 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68ba      	ldr	r2, [r7, #8]
 8005b4e:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	69fa      	ldr	r2, [r7, #28]
 8005b54:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8005b56:	bf00      	nop
 8005b58:	3724      	adds	r7, #36	@ 0x24
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b60:	4770      	bx	lr
 8005b62:	bf00      	nop
 8005b64:	24010f5c 	.word	0x24010f5c
 8005b68:	24010f58 	.word	0x24010f58
 8005b6c:	24010f54 	.word	0x24010f54

08005b70 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b087      	sub	sp, #28
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	699b      	ldr	r3, [r3, #24]
 8005b7c:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d026      	beq.n	8005bd2 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d108      	bne.n	8005ba4 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d117      	bne.n	8005bcc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	601a      	str	r2, [r3, #0]
 8005ba2:	e013      	b.n	8005bcc <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	695b      	ldr	r3, [r3, #20]
 8005ba8:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	68fa      	ldr	r2, [r7, #12]
 8005bae:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d105      	bne.n	8005bcc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	697a      	ldr	r2, [r7, #20]
 8005bc4:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	693a      	ldr	r2, [r7, #16]
 8005bca:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	619a      	str	r2, [r3, #24]
    }
}
 8005bd2:	bf00      	nop
 8005bd4:	371c      	adds	r7, #28
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
	...

08005be0 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b098      	sub	sp, #96	@ 0x60
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8005be8:	2300      	movs	r3, #0
 8005bea:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a73      	ldr	r2, [pc, #460]	@ (8005dbc <_tx_timer_thread_entry+0x1dc>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	f040 80de 	bne.w	8005db2 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005bf6:	f3ef 8310 	mrs	r3, PRIMASK
 8005bfa:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8005bfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8005bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8005c00:	b672      	cpsid	i
    return(int_posture);
 8005c02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8005c04:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8005c06:	4b6e      	ldr	r3, [pc, #440]	@ (8005dc0 <_tx_timer_thread_entry+0x1e0>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d003      	beq.n	8005c1c <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f107 020c 	add.w	r2, r7, #12
 8005c1a:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8005c1c:	4b68      	ldr	r3, [pc, #416]	@ (8005dc0 <_tx_timer_thread_entry+0x1e0>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2200      	movs	r2, #0
 8005c22:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8005c24:	4b66      	ldr	r3, [pc, #408]	@ (8005dc0 <_tx_timer_thread_entry+0x1e0>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	3304      	adds	r3, #4
 8005c2a:	4a65      	ldr	r2, [pc, #404]	@ (8005dc0 <_tx_timer_thread_entry+0x1e0>)
 8005c2c:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8005c2e:	4b64      	ldr	r3, [pc, #400]	@ (8005dc0 <_tx_timer_thread_entry+0x1e0>)
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	4b64      	ldr	r3, [pc, #400]	@ (8005dc4 <_tx_timer_thread_entry+0x1e4>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d103      	bne.n	8005c42 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8005c3a:	4b63      	ldr	r3, [pc, #396]	@ (8005dc8 <_tx_timer_thread_entry+0x1e8>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a60      	ldr	r2, [pc, #384]	@ (8005dc0 <_tx_timer_thread_entry+0x1e0>)
 8005c40:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8005c42:	4b62      	ldr	r3, [pc, #392]	@ (8005dcc <_tx_timer_thread_entry+0x1ec>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	601a      	str	r2, [r3, #0]
 8005c48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c4a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4e:	f383 8810 	msr	PRIMASK, r3
}
 8005c52:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005c54:	f3ef 8310 	mrs	r3, PRIMASK
 8005c58:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 8005c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 8005c5c:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8005c5e:	b672      	cpsid	i
    return(int_posture);
 8005c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8005c62:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8005c64:	e07f      	b.n	8005d66 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8005c70:	2300      	movs	r3, #0
 8005c72:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8005c74:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d102      	bne.n	8005c82 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	60fb      	str	r3, [r7, #12]
 8005c80:	e00e      	b.n	8005ca0 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 8005c82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c84:	695b      	ldr	r3, [r3, #20]
 8005c86:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8005c88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c8c:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 8005c8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c92:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 8005c94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c96:	f107 020c 	add.w	r2, r7, #12
 8005c9a:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 8005c9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c9e:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8005ca0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	2b20      	cmp	r3, #32
 8005ca6:	d911      	bls.n	8005ccc <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 8005ca8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 8005cb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cb2:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8005cb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cba:	f107 0208 	add.w	r2, r7, #8
 8005cbe:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8005cc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cc2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005cc4:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 8005cc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cc8:	60bb      	str	r3, [r7, #8]
 8005cca:	e01a      	b.n	8005d02 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 8005ccc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 8005cd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8005cd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cda:	685a      	ldr	r2, [r3, #4]
 8005cdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cde:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8005ce0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d009      	beq.n	8005cfc <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8005ce8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cea:	f107 0208 	add.w	r2, r7, #8
 8005cee:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8005cf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cf2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005cf4:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8005cf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cf8:	60bb      	str	r3, [r7, #8]
 8005cfa:	e002      	b.n	8005d02 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8005cfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cfe:	2200      	movs	r2, #0
 8005d00:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8005d02:	4a33      	ldr	r2, [pc, #204]	@ (8005dd0 <_tx_timer_thread_entry+0x1f0>)
 8005d04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d06:	6013      	str	r3, [r2, #0]
 8005d08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005d0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d0e:	f383 8810 	msr	PRIMASK, r3
}
 8005d12:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8005d14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d002      	beq.n	8005d20 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8005d1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005d1c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8005d1e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005d20:	f3ef 8310 	mrs	r3, PRIMASK
 8005d24:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8005d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8005d28:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8005d2a:	b672      	cpsid	i
    return(int_posture);
 8005d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8005d2e:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8005d30:	4b27      	ldr	r3, [pc, #156]	@ (8005dd0 <_tx_timer_thread_entry+0x1f0>)
 8005d32:	2200      	movs	r2, #0
 8005d34:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d105      	bne.n	8005d4a <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8005d3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d40:	2200      	movs	r2, #0
 8005d42:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8005d44:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005d46:	f7ff feb1 	bl	8005aac <_tx_timer_system_activate>
 8005d4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d4c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005d4e:	69bb      	ldr	r3, [r7, #24]
 8005d50:	f383 8810 	msr	PRIMASK, r3
}
 8005d54:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005d56:	f3ef 8310 	mrs	r3, PRIMASK
 8005d5a:	623b      	str	r3, [r7, #32]
    return(posture);
 8005d5c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8005d5e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005d60:	b672      	cpsid	i
    return(int_posture);
 8005d62:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8005d64:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	f47f af7c 	bne.w	8005c66 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8005d6e:	4b17      	ldr	r3, [pc, #92]	@ (8005dcc <_tx_timer_thread_entry+0x1ec>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d116      	bne.n	8005da4 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8005d76:	4b17      	ldr	r3, [pc, #92]	@ (8005dd4 <_tx_timer_thread_entry+0x1f4>)
 8005d78:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8005d7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d7c:	2203      	movs	r2, #3
 8005d7e:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8005d80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d82:	2201      	movs	r2, #1
 8005d84:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8005d86:	4b14      	ldr	r3, [pc, #80]	@ (8005dd8 <_tx_timer_thread_entry+0x1f8>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	4a12      	ldr	r2, [pc, #72]	@ (8005dd8 <_tx_timer_thread_entry+0x1f8>)
 8005d8e:	6013      	str	r3, [r2, #0]
 8005d90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d92:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	f383 8810 	msr	PRIMASK, r3
}
 8005d9a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8005d9c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8005d9e:	f7ff fadb 	bl	8005358 <_tx_thread_system_suspend>
 8005da2:	e728      	b.n	8005bf6 <_tx_timer_thread_entry+0x16>
 8005da4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005da6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	f383 8810 	msr	PRIMASK, r3
}
 8005dae:	bf00      	nop
            TX_DISABLE
 8005db0:	e721      	b.n	8005bf6 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8005db2:	bf00      	nop
 8005db4:	3760      	adds	r7, #96	@ 0x60
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	4154494d 	.word	0x4154494d
 8005dc0:	24010f5c 	.word	0x24010f5c
 8005dc4:	24010f58 	.word	0x24010f58
 8005dc8:	24010f54 	.word	0x24010f54
 8005dcc:	24010f60 	.word	0x24010f60
 8005dd0:	24010f6c 	.word	0x24010f6c
 8005dd4:	24010f70 	.word	0x24010f70
 8005dd8:	24010ec0 	.word	0x24010ec0

08005ddc <_tx_trace_enable>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_trace_enable(VOID *trace_buffer_start, ULONG trace_buffer_size, ULONG registry_entries)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b0a6      	sub	sp, #152	@ 0x98
 8005de0:	af02      	add	r7, sp, #8
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]
UINT                            status;


    /* First, see if there is enough room for the control header, the registry entries, and at least one event in
       memory supplied to this call.  */
    if (trace_buffer_size < ((sizeof(TX_TRACE_HEADER)) + ((sizeof(TX_TRACE_OBJECT_ENTRY)) * registry_entries) + (sizeof(TX_TRACE_BUFFER_ENTRY))))
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	4613      	mov	r3, r2
 8005dec:	005b      	lsls	r3, r3, #1
 8005dee:	4413      	add	r3, r2
 8005df0:	011b      	lsls	r3, r3, #4
 8005df2:	3350      	adds	r3, #80	@ 0x50
 8005df4:	68ba      	ldr	r2, [r7, #8]
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d202      	bcs.n	8005e00 <_tx_trace_enable+0x24>
    {

        /* No, the memory isn't big enough to hold one trace buffer entry.  Return an error.  */
        status =  TX_SIZE_ERROR;
 8005dfa:	2305      	movs	r3, #5
 8005dfc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005dfe:	e30a      	b.n	8006416 <_tx_trace_enable+0x63a>
    }

    /* Determine if trace is already enabled.  */
    else if (_tx_trace_buffer_current_ptr != TX_NULL)
 8005e00:	4b8f      	ldr	r3, [pc, #572]	@ (8006040 <_tx_trace_enable+0x264>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d002      	beq.n	8005e0e <_tx_trace_enable+0x32>
    {

        /* Yes, trace is already enabled.  */
        status =  TX_NOT_DONE;
 8005e08:	2320      	movs	r3, #32
 8005e0a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e0c:	e303      	b.n	8006416 <_tx_trace_enable+0x63a>
    }
    else
    {

        /* Set the enable bits for all events enabled.  */
        _tx_trace_event_enable_bits =  0xFFFFFFFFUL;
 8005e0e:	4b8d      	ldr	r3, [pc, #564]	@ (8006044 <_tx_trace_enable+0x268>)
 8005e10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e14:	601a      	str	r2, [r3, #0]

        /* Setup working pointer to the supplied memory.  */
        work_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(trace_buffer_start);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Setup pointer to the trace control area.  */
        _tx_trace_header_ptr =  TX_UCHAR_TO_HEADER_POINTER_CONVERT(work_ptr);
 8005e1a:	4a8b      	ldr	r2, [pc, #556]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005e1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e1e:	6013      	str	r3, [r2, #0]

        /* Move the working pointer past the control area.  */
        work_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(TX_TRACE_HEADER)));
 8005e20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e22:	3330      	adds	r3, #48	@ 0x30
 8005e24:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Save the start of the trace object registry.  */
        _tx_trace_registry_start_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 8005e26:	4a89      	ldr	r2, [pc, #548]	@ (800604c <_tx_trace_enable+0x270>)
 8005e28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e2a:	6013      	str	r3, [r2, #0]

        /* Setup the end of the trace object registry.  */
        work_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(TX_TRACE_OBJECT_ENTRY))*registry_entries);
 8005e2c:	687a      	ldr	r2, [r7, #4]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	005b      	lsls	r3, r3, #1
 8005e32:	4413      	add	r3, r2
 8005e34:	011b      	lsls	r3, r3, #4
 8005e36:	461a      	mov	r2, r3
 8005e38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e3a:	4413      	add	r3, r2
 8005e3c:	657b      	str	r3, [r7, #84]	@ 0x54
        _tx_trace_registry_end_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 8005e3e:	4a84      	ldr	r2, [pc, #528]	@ (8006050 <_tx_trace_enable+0x274>)
 8005e40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e42:	6013      	str	r3, [r2, #0]

        /* Loop to make all trace object registry entries empty and valid.  */
        for (i = ((ULONG) 0); i < registry_entries; i++)
 8005e44:	2300      	movs	r3, #0
 8005e46:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e48:	e01f      	b.n	8005e8a <_tx_trace_enable+0xae>
        {

            /* Setup the work pointer.  */
            work_ptr =  TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 8005e4a:	4b80      	ldr	r3, [pc, #512]	@ (800604c <_tx_trace_enable+0x270>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	657b      	str	r3, [r7, #84]	@ 0x54
            work_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(TX_TRACE_OBJECT_ENTRY))*i);
 8005e50:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005e52:	4613      	mov	r3, r2
 8005e54:	005b      	lsls	r3, r3, #1
 8005e56:	4413      	add	r3, r2
 8005e58:	011b      	lsls	r3, r3, #4
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e5e:	4413      	add	r3, r2
 8005e60:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Convert to a registry entry pointer.  */
            entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 8005e62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e64:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Initialize object registry entry.  */
            entry_ptr -> tx_trace_object_entry_available =         (UCHAR) TX_TRUE;
 8005e66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e68:	2201      	movs	r2, #1
 8005e6a:	701a      	strb	r2, [r3, #0]
            entry_ptr -> tx_trace_object_entry_type =              (UCHAR) TX_TRACE_OBJECT_TYPE_NOT_VALID;
 8005e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e6e:	2200      	movs	r2, #0
 8005e70:	705a      	strb	r2, [r3, #1]
            entry_ptr -> tx_trace_object_entry_reserved1 =         (UCHAR) 0;
 8005e72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e74:	2200      	movs	r2, #0
 8005e76:	709a      	strb	r2, [r3, #2]
            entry_ptr -> tx_trace_object_entry_reserved2 =         (UCHAR) 0;
 8005e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	70da      	strb	r2, [r3, #3]
            entry_ptr -> tx_trace_object_entry_thread_pointer =    (ULONG) 0;
 8005e7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e80:	2200      	movs	r2, #0
 8005e82:	605a      	str	r2, [r3, #4]
        for (i = ((ULONG) 0); i < registry_entries; i++)
 8005e84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e86:	3301      	adds	r3, #1
 8005e88:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e8a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	d3db      	bcc.n	8005e4a <_tx_trace_enable+0x6e>
        }

        /* Setup the total number of registry entries.  */
        _tx_trace_total_registry_entries =  registry_entries;
 8005e92:	4a70      	ldr	r2, [pc, #448]	@ (8006054 <_tx_trace_enable+0x278>)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6013      	str	r3, [r2, #0]

        /* Setup the object registry available count to the total number of registry entries.  */
        _tx_trace_available_registry_entries =  registry_entries;
 8005e98:	4a6f      	ldr	r2, [pc, #444]	@ (8006058 <_tx_trace_enable+0x27c>)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6013      	str	r3, [r2, #0]

        /* Setup the search starting index to the first entry.  */
        _tx_trace_registry_search_start =  ((ULONG) 0);
 8005e9e:	4b6f      	ldr	r3, [pc, #444]	@ (800605c <_tx_trace_enable+0x280>)
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	601a      	str	r2, [r3, #0]

        /* Setup the work pointer to after the trace object registry.  */
        work_ptr =  TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_end_ptr);
 8005ea4:	4b6a      	ldr	r3, [pc, #424]	@ (8006050 <_tx_trace_enable+0x274>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Adjust the remaining trace buffer size.  */
        trace_buffer_size =  trace_buffer_size - ((sizeof(TX_TRACE_OBJECT_ENTRY)) * registry_entries) - (sizeof(TX_TRACE_HEADER));
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	4613      	mov	r3, r2
 8005eae:	005b      	lsls	r3, r3, #1
 8005eb0:	4413      	add	r3, r2
 8005eb2:	011b      	lsls	r3, r3, #4
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	1a9b      	subs	r3, r3, r2
 8005eba:	3b30      	subs	r3, #48	@ 0x30
 8005ebc:	60bb      	str	r3, [r7, #8]

        /* Setup pointer to the start of the actual event trace log.  */
        _tx_trace_buffer_start_ptr =      TX_UCHAR_TO_ENTRY_POINTER_CONVERT(work_ptr);
 8005ebe:	4a68      	ldr	r2, [pc, #416]	@ (8006060 <_tx_trace_enable+0x284>)
 8005ec0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ec2:	6013      	str	r3, [r2, #0]

        /* Save the event trace log start address.  */
        event_start_ptr =  work_ptr;
 8005ec4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ec6:	653b      	str	r3, [r7, #80]	@ 0x50

        /* Calculate the end of the trace buffer.  */
        work_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, ((trace_buffer_size/(sizeof(TX_TRACE_BUFFER_ENTRY)))*(sizeof(TX_TRACE_BUFFER_ENTRY))));
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	f023 031f 	bic.w	r3, r3, #31
 8005ece:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005ed0:	4413      	add	r3, r2
 8005ed2:	657b      	str	r3, [r7, #84]	@ 0x54
        _tx_trace_buffer_end_ptr =        TX_UCHAR_TO_ENTRY_POINTER_CONVERT(work_ptr);
 8005ed4:	4a63      	ldr	r2, [pc, #396]	@ (8006064 <_tx_trace_enable+0x288>)
 8005ed6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ed8:	6013      	str	r3, [r2, #0]

        /* Loop to mark all entries in the trace buffer as invalid.  */
        for (i = ((ULONG) 0); i < (trace_buffer_size/(sizeof(TX_TRACE_BUFFER_ENTRY))); i++)
 8005eda:	2300      	movs	r3, #0
 8005edc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ede:	e00c      	b.n	8005efa <_tx_trace_enable+0x11e>
        {

            /* Setup the work pointer.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(event_start_ptr, (sizeof(TX_TRACE_BUFFER_ENTRY))*i);
 8005ee0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ee2:	015b      	lsls	r3, r3, #5
 8005ee4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005ee6:	4413      	add	r3, r2
 8005ee8:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Convert to a trace event pointer.  */
            event_ptr =  TX_UCHAR_TO_ENTRY_POINTER_CONVERT(work_ptr);
 8005eea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005eec:	63bb      	str	r3, [r7, #56]	@ 0x38

            /* Mark this trace event as invalid.  */
            event_ptr -> tx_trace_buffer_entry_thread_pointer =  ((ULONG) 0);
 8005eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	601a      	str	r2, [r3, #0]
        for (i = ((ULONG) 0); i < (trace_buffer_size/(sizeof(TX_TRACE_BUFFER_ENTRY))); i++)
 8005ef4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	095b      	lsrs	r3, r3, #5
 8005efe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d3ed      	bcc.n	8005ee0 <_tx_trace_enable+0x104>
        }

        /* Now, fill in the event trace control header.  */
        _tx_trace_header_ptr -> tx_trace_header_id =                             TX_TRACE_VALID;
 8005f04:	4b50      	ldr	r3, [pc, #320]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a57      	ldr	r2, [pc, #348]	@ (8006068 <_tx_trace_enable+0x28c>)
 8005f0a:	601a      	str	r2, [r3, #0]
        _tx_trace_header_ptr -> tx_trace_header_timer_valid_mask =               TX_TRACE_TIME_MASK;
 8005f0c:	4b4e      	ldr	r3, [pc, #312]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005f14:	605a      	str	r2, [r3, #4]
        _tx_trace_header_ptr -> tx_trace_header_trace_base_address =             TX_POINTER_TO_ULONG_CONVERT(trace_buffer_start);
 8005f16:	4b4c      	ldr	r3, [pc, #304]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	609a      	str	r2, [r3, #8]
        _tx_trace_header_ptr -> tx_trace_header_registry_start_pointer =         TX_POINTER_TO_ULONG_CONVERT(_tx_trace_registry_start_ptr);
 8005f1e:	4b4b      	ldr	r3, [pc, #300]	@ (800604c <_tx_trace_enable+0x270>)
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	4b49      	ldr	r3, [pc, #292]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	60da      	str	r2, [r3, #12]
        _tx_trace_header_ptr -> tx_trace_header_reserved1 =                      ((USHORT) 0);
 8005f28:	4b47      	ldr	r3, [pc, #284]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	821a      	strh	r2, [r3, #16]
        _tx_trace_header_ptr -> tx_trace_header_object_name_size =               ((USHORT) TX_TRACE_OBJECT_REGISTRY_NAME);
 8005f30:	4b45      	ldr	r3, [pc, #276]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	2220      	movs	r2, #32
 8005f36:	825a      	strh	r2, [r3, #18]
        _tx_trace_header_ptr -> tx_trace_header_registry_end_pointer =           TX_POINTER_TO_ULONG_CONVERT(_tx_trace_registry_end_ptr);
 8005f38:	4b45      	ldr	r3, [pc, #276]	@ (8006050 <_tx_trace_enable+0x274>)
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	4b42      	ldr	r3, [pc, #264]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	615a      	str	r2, [r3, #20]
        _tx_trace_header_ptr -> tx_trace_header_buffer_start_pointer =           TX_POINTER_TO_ULONG_CONVERT(_tx_trace_buffer_start_ptr);
 8005f42:	4b47      	ldr	r3, [pc, #284]	@ (8006060 <_tx_trace_enable+0x284>)
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	4b40      	ldr	r3, [pc, #256]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	619a      	str	r2, [r3, #24]
        _tx_trace_header_ptr -> tx_trace_header_buffer_end_pointer =             TX_POINTER_TO_ULONG_CONVERT(_tx_trace_buffer_end_ptr);
 8005f4c:	4b45      	ldr	r3, [pc, #276]	@ (8006064 <_tx_trace_enable+0x288>)
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	4b3d      	ldr	r3, [pc, #244]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	61da      	str	r2, [r3, #28]
        _tx_trace_header_ptr -> tx_trace_header_buffer_current_pointer =         TX_POINTER_TO_ULONG_CONVERT(_tx_trace_buffer_start_ptr);
 8005f56:	4b42      	ldr	r3, [pc, #264]	@ (8006060 <_tx_trace_enable+0x284>)
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	4b3b      	ldr	r3, [pc, #236]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	621a      	str	r2, [r3, #32]
        _tx_trace_header_ptr -> tx_trace_header_reserved2 =                      0xAAAAAAAAUL;
 8005f60:	4b39      	ldr	r3, [pc, #228]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8005f68:	625a      	str	r2, [r3, #36]	@ 0x24
        _tx_trace_header_ptr -> tx_trace_header_reserved3 =                      0xBBBBBBBBUL;
 8005f6a:	4b37      	ldr	r3, [pc, #220]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f04f 32bb 	mov.w	r2, #3149642683	@ 0xbbbbbbbb
 8005f72:	629a      	str	r2, [r3, #40]	@ 0x28
        _tx_trace_header_ptr -> tx_trace_header_reserved4 =                      0xCCCCCCCCUL;
 8005f74:	4b34      	ldr	r3, [pc, #208]	@ (8006048 <_tx_trace_enable+0x26c>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f04f 32cc 	mov.w	r2, #3435973836	@ 0xcccccccc
 8005f7c:	62da      	str	r2, [r3, #44]	@ 0x2c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005f7e:	f3ef 8310 	mrs	r3, PRIMASK
 8005f82:	633b      	str	r3, [r7, #48]	@ 0x30
    return(posture);
 8005f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    int_posture = __get_interrupt_posture();
 8005f86:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8005f88:	b672      	cpsid	i
    return(int_posture);
 8005f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Now, loop through all existing ThreadX objects and register them in the newly setup trace buffer.  */

        /* Disable interrupts.  */
        TX_DISABLE
 8005f8c:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* First, disable preemption.  */
        _tx_thread_preempt_disable++;
 8005f8e:	4b37      	ldr	r3, [pc, #220]	@ (800606c <_tx_trace_enable+0x290>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	3301      	adds	r3, #1
 8005f94:	4a35      	ldr	r2, [pc, #212]	@ (800606c <_tx_trace_enable+0x290>)
 8005f96:	6013      	str	r3, [r2, #0]
 8005f98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f9e:	f383 8810 	msr	PRIMASK, r3
}
 8005fa2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Pickup the first thread and the number of created threads.  */
        thread_ptr =  _tx_thread_created_ptr;
 8005fa4:	4b32      	ldr	r3, [pc, #200]	@ (8006070 <_tx_trace_enable+0x294>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        i =           _tx_thread_created_count;
 8005fac:	4b31      	ldr	r3, [pc, #196]	@ (8006074 <_tx_trace_enable+0x298>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Loop to register all threads.  */
        while (i != ((ULONG) 0))
 8005fb2:	e019      	b.n	8005fe8 <_tx_trace_enable+0x20c>
        {

            /* Decrement the counter.  */
            i--;
 8005fb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fb6:	3b01      	subs	r3, #1
 8005fb8:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Register this thread.  */
            _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_THREAD, thread_ptr, thread_ptr -> tx_thread_name,
 8005fba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fbe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
                                        TX_POINTER_TO_ULONG_CONVERT(thread_ptr -> tx_thread_stack_start), (ULONG) thread_ptr -> tx_thread_stack_size);
 8005fc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fc4:	68db      	ldr	r3, [r3, #12]
            _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_THREAD, thread_ptr, thread_ptr -> tx_thread_name,
 8005fc6:	4619      	mov	r1, r3
                                        TX_POINTER_TO_ULONG_CONVERT(thread_ptr -> tx_thread_stack_start), (ULONG) thread_ptr -> tx_thread_stack_size);
 8005fc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fcc:	695b      	ldr	r3, [r3, #20]
            _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_THREAD, thread_ptr, thread_ptr -> tx_thread_name,
 8005fce:	9300      	str	r3, [sp, #0]
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8005fd6:	2001      	movs	r0, #1
 8005fd8:	f000 fa5a 	bl	8006490 <_tx_trace_object_register>

            /* Move to the next thread.  */
            thread_ptr =  thread_ptr -> tx_thread_created_next;
 8005fdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fe4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        while (i != ((ULONG) 0))
 8005fe8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d1e2      	bne.n	8005fb4 <_tx_trace_enable+0x1d8>
        }

        /* Pickup the first timer and the number of created timers.  */
        timer_ptr =  _tx_timer_created_ptr;
 8005fee:	4b22      	ldr	r3, [pc, #136]	@ (8006078 <_tx_trace_enable+0x29c>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        i =          _tx_timer_created_count;
 8005ff6:	4b21      	ldr	r3, [pc, #132]	@ (800607c <_tx_trace_enable+0x2a0>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Loop to register all timers.  */
        while (i != ((ULONG) 0))
 8005ffc:	e014      	b.n	8006028 <_tx_trace_enable+0x24c>
        {

            /* Decrement the counter.  */
            i--;
 8005ffe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006000:	3b01      	subs	r3, #1
 8006002:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Register this timer.  */
            _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_TIMER, timer_ptr, timer_ptr -> tx_timer_name,
 8006004:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006008:	685a      	ldr	r2, [r3, #4]
 800600a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	9300      	str	r3, [sp, #0]
 8006012:	2300      	movs	r3, #0
 8006014:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 8006018:	2002      	movs	r0, #2
 800601a:	f000 fa39 	bl	8006490 <_tx_trace_object_register>
                                                       ((ULONG) 0), timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks);

            /* Move to the next timer.  */
            timer_ptr =  timer_ptr -> tx_timer_created_next;
 800601e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006024:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        while (i != ((ULONG) 0))
 8006028:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800602a:	2b00      	cmp	r3, #0
 800602c:	d1e7      	bne.n	8005ffe <_tx_trace_enable+0x222>
        }


        /* Pickup the first event flag group and the number of created groups.  */
        event_flags_ptr =  _tx_event_flags_created_ptr;
 800602e:	4b14      	ldr	r3, [pc, #80]	@ (8006080 <_tx_trace_enable+0x2a4>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        i =                _tx_event_flags_created_count;
 8006036:	4b13      	ldr	r3, [pc, #76]	@ (8006084 <_tx_trace_enable+0x2a8>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Loop to register all event flags groups.  */
        while (i != ((ULONG) 0))
 800603c:	e037      	b.n	80060ae <_tx_trace_enable+0x2d2>
 800603e:	bf00      	nop
 8006040:	24011444 	.word	0x24011444
 8006044:	24011448 	.word	0x24011448
 8006048:	24011430 	.word	0x24011430
 800604c:	24011434 	.word	0x24011434
 8006050:	24011438 	.word	0x24011438
 8006054:	24011450 	.word	0x24011450
 8006058:	24011454 	.word	0x24011454
 800605c:	24011458 	.word	0x24011458
 8006060:	2401143c 	.word	0x2401143c
 8006064:	24011440 	.word	0x24011440
 8006068:	54585442 	.word	0x54585442
 800606c:	24010ec0 	.word	0x24010ec0
 8006070:	24010e30 	.word	0x24010e30
 8006074:	24010e34 	.word	0x24010e34
 8006078:	24010f64 	.word	0x24010f64
 800607c:	24010f68 	.word	0x24010f68
 8006080:	24010e00 	.word	0x24010e00
 8006084:	24010e04 	.word	0x24010e04
        {

            /* Decrement the counter.  */
            i--;
 8006088:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800608a:	3b01      	subs	r3, #1
 800608c:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Register this event flags group.  */
            _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_EVENT_FLAGS, event_flags_ptr, event_flags_ptr -> tx_event_flags_group_name, ((ULONG) 0), ((ULONG) 0));
 800608e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006092:	685a      	ldr	r2, [r3, #4]
 8006094:	2300      	movs	r3, #0
 8006096:	9300      	str	r3, [sp, #0]
 8006098:	2300      	movs	r3, #0
 800609a:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800609e:	2006      	movs	r0, #6
 80060a0:	f000 f9f6 	bl	8006490 <_tx_trace_object_register>

            /* Move to the next event flags group.  */
            event_flags_ptr =  event_flags_ptr -> tx_event_flags_group_created_next;
 80060a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80060a8:	699b      	ldr	r3, [r3, #24]
 80060aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        while (i != ((ULONG) 0))
 80060ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d1e9      	bne.n	8006088 <_tx_trace_enable+0x2ac>
        }

        /* Pickup the first queue and the number of created queues.  */
        queue_ptr =  _tx_queue_created_ptr;
 80060b4:	4b82      	ldr	r3, [pc, #520]	@ (80062c0 <_tx_trace_enable+0x4e4>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        i =          _tx_queue_created_count;
 80060bc:	4b81      	ldr	r3, [pc, #516]	@ (80062c4 <_tx_trace_enable+0x4e8>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Loop to register all queues.  */
        while (i != ((ULONG) 0))
 80060c2:	e015      	b.n	80060f0 <_tx_trace_enable+0x314>
        {

            /* Decrement the counter.  */
            i--;
 80060c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80060c6:	3b01      	subs	r3, #1
 80060c8:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Register this queue.  */
            _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_QUEUE, queue_ptr, queue_ptr -> tx_queue_name,
 80060ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80060ce:	685a      	ldr	r2, [r3, #4]
                                                                    (queue_ptr -> tx_queue_capacity * (sizeof(ULONG))), ((ULONG) 0));
 80060d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	009b      	lsls	r3, r3, #2
            _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_QUEUE, queue_ptr, queue_ptr -> tx_queue_name,
 80060d8:	2100      	movs	r1, #0
 80060da:	9100      	str	r1, [sp, #0]
 80060dc:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 80060e0:	2003      	movs	r0, #3
 80060e2:	f000 f9d5 	bl	8006490 <_tx_trace_object_register>

            /* Move to the next queue.  */
            queue_ptr =  queue_ptr -> tx_queue_created_next;
 80060e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80060ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        while (i != ((ULONG) 0))
 80060f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d1e6      	bne.n	80060c4 <_tx_trace_enable+0x2e8>
        }

        /* Pickup the first semaphore and the number of created semaphores.  */
        semaphore_ptr =  _tx_semaphore_created_ptr;
 80060f6:	4b74      	ldr	r3, [pc, #464]	@ (80062c8 <_tx_trace_enable+0x4ec>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
        i =              _tx_semaphore_created_count;
 80060fc:	4b73      	ldr	r3, [pc, #460]	@ (80062cc <_tx_trace_enable+0x4f0>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Loop to register all semaphores.  */
        while (i != ((ULONG) 0))
 8006102:	e00e      	b.n	8006122 <_tx_trace_enable+0x346>
        {

            /* Decrement the counter.  */
            i--;
 8006104:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006106:	3b01      	subs	r3, #1
 8006108:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Register this semaphore.  */
            _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_SEMAPHORE, semaphore_ptr, semaphore_ptr -> tx_semaphore_name, ((ULONG) 0), ((ULONG) 0));
 800610a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800610c:	685a      	ldr	r2, [r3, #4]
 800610e:	2300      	movs	r3, #0
 8006110:	9300      	str	r3, [sp, #0]
 8006112:	2300      	movs	r3, #0
 8006114:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006116:	2004      	movs	r0, #4
 8006118:	f000 f9ba 	bl	8006490 <_tx_trace_object_register>

            /* Move to the next semaphore.  */
            semaphore_ptr =  semaphore_ptr -> tx_semaphore_created_next;
 800611c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800611e:	695b      	ldr	r3, [r3, #20]
 8006120:	67fb      	str	r3, [r7, #124]	@ 0x7c
        while (i != ((ULONG) 0))
 8006122:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006124:	2b00      	cmp	r3, #0
 8006126:	d1ed      	bne.n	8006104 <_tx_trace_enable+0x328>
        }

        /* Pickup the first mutex and the number of created mutexes.  */
        mutex_ptr =  _tx_mutex_created_ptr;
 8006128:	4b69      	ldr	r3, [pc, #420]	@ (80062d0 <_tx_trace_enable+0x4f4>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	67bb      	str	r3, [r7, #120]	@ 0x78
        i =          _tx_mutex_created_count;
 800612e:	4b69      	ldr	r3, [pc, #420]	@ (80062d4 <_tx_trace_enable+0x4f8>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Loop to register all mutexes.  */
        while (i != ((ULONG) 0))
 8006134:	e00f      	b.n	8006156 <_tx_trace_enable+0x37a>
        {

            /* Decrement the counter.  */
            i--;
 8006136:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006138:	3b01      	subs	r3, #1
 800613a:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Register this mutex.  */
            _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_MUTEX, mutex_ptr, mutex_ptr -> tx_mutex_name,
 800613c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800613e:	685a      	ldr	r2, [r3, #4]
                                                                        (ULONG) mutex_ptr -> tx_mutex_inherit, ((ULONG) 0));
 8006140:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006142:	691b      	ldr	r3, [r3, #16]
            _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_MUTEX, mutex_ptr, mutex_ptr -> tx_mutex_name,
 8006144:	2100      	movs	r1, #0
 8006146:	9100      	str	r1, [sp, #0]
 8006148:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800614a:	2005      	movs	r0, #5
 800614c:	f000 f9a0 	bl	8006490 <_tx_trace_object_register>

            /* Move to the next mutex.  */
            mutex_ptr =  mutex_ptr -> tx_mutex_created_next;
 8006150:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006152:	6a1b      	ldr	r3, [r3, #32]
 8006154:	67bb      	str	r3, [r7, #120]	@ 0x78
        while (i != ((ULONG) 0))
 8006156:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006158:	2b00      	cmp	r3, #0
 800615a:	d1ec      	bne.n	8006136 <_tx_trace_enable+0x35a>
        }

        /* Pickup the first block pool and the number of created block pools.  */
        block_pool_ptr =  _tx_block_pool_created_ptr;
 800615c:	4b5e      	ldr	r3, [pc, #376]	@ (80062d8 <_tx_trace_enable+0x4fc>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	677b      	str	r3, [r7, #116]	@ 0x74
        i =               _tx_block_pool_created_count;
 8006162:	4b5e      	ldr	r3, [pc, #376]	@ (80062dc <_tx_trace_enable+0x500>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Loop to register all block pools.  */
        while (i != ((ULONG) 0))
 8006168:	e00f      	b.n	800618a <_tx_trace_enable+0x3ae>
        {

             /* Decrement the counter.  */
            i--;
 800616a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800616c:	3b01      	subs	r3, #1
 800616e:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Register this block pool.  */
            _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_BLOCK_POOL, block_pool_ptr, block_pool_ptr -> tx_block_pool_name,
 8006170:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006172:	685a      	ldr	r2, [r3, #4]
 8006174:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006176:	699b      	ldr	r3, [r3, #24]
 8006178:	2100      	movs	r1, #0
 800617a:	9100      	str	r1, [sp, #0]
 800617c:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800617e:	2007      	movs	r0, #7
 8006180:	f000 f986 	bl	8006490 <_tx_trace_object_register>
                                                                            block_pool_ptr -> tx_block_pool_size, ((ULONG) 0));

            /* Move to the next block pool.  */
            block_pool_ptr =  block_pool_ptr -> tx_block_pool_created_next;
 8006184:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006188:	677b      	str	r3, [r7, #116]	@ 0x74
        while (i != ((ULONG) 0))
 800618a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800618c:	2b00      	cmp	r3, #0
 800618e:	d1ec      	bne.n	800616a <_tx_trace_enable+0x38e>
        }

        /* Pickup the first byte pool and the number of created byte pools.  */
        byte_pool_ptr =  _tx_byte_pool_created_ptr;
 8006190:	4b53      	ldr	r3, [pc, #332]	@ (80062e0 <_tx_trace_enable+0x504>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	673b      	str	r3, [r7, #112]	@ 0x70
        i =              _tx_byte_pool_created_count;
 8006196:	4b53      	ldr	r3, [pc, #332]	@ (80062e4 <_tx_trace_enable+0x508>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Loop to register all byte pools.  */
        while (i != ((ULONG) 0))
 800619c:	e00f      	b.n	80061be <_tx_trace_enable+0x3e2>
        {

            /* Decrement the counter.  */
            i--;
 800619e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061a0:	3b01      	subs	r3, #1
 80061a2:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Register this byte pool.  */
            _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_BYTE_POOL, byte_pool_ptr, byte_pool_ptr -> tx_byte_pool_name,
 80061a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80061a6:	685a      	ldr	r2, [r3, #4]
 80061a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80061aa:	69db      	ldr	r3, [r3, #28]
 80061ac:	2100      	movs	r1, #0
 80061ae:	9100      	str	r1, [sp, #0]
 80061b0:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80061b2:	2008      	movs	r0, #8
 80061b4:	f000 f96c 	bl	8006490 <_tx_trace_object_register>
                                                                            byte_pool_ptr -> tx_byte_pool_size, ((ULONG) 0));

            /* Move to the next byte pool.  */
            byte_pool_ptr =  byte_pool_ptr -> tx_byte_pool_created_next;
 80061b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80061ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061bc:	673b      	str	r3, [r7, #112]	@ 0x70
        while (i != ((ULONG) 0))
 80061be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d1ec      	bne.n	800619e <_tx_trace_enable+0x3c2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80061c4:	f3ef 8310 	mrs	r3, PRIMASK
 80061c8:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 80061ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 80061cc:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 80061ce:	b672      	cpsid	i
    return(int_posture);
 80061d0:	6a3b      	ldr	r3, [r7, #32]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 80061d2:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Release the preeemption.  */
        _tx_thread_preempt_disable--;
 80061d4:	4b44      	ldr	r3, [pc, #272]	@ (80062e8 <_tx_trace_enable+0x50c>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	3b01      	subs	r3, #1
 80061da:	4a43      	ldr	r2, [pc, #268]	@ (80062e8 <_tx_trace_enable+0x50c>)
 80061dc:	6013      	str	r3, [r2, #0]

        /* Finally, setup the current buffer pointer, which effectively enables the trace!  */
        _tx_trace_buffer_current_ptr =    (TX_TRACE_BUFFER_ENTRY *) _tx_trace_buffer_start_ptr;
 80061de:	4b43      	ldr	r3, [pc, #268]	@ (80062ec <_tx_trace_enable+0x510>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a43      	ldr	r2, [pc, #268]	@ (80062f0 <_tx_trace_enable+0x514>)
 80061e4:	6013      	str	r3, [r2, #0]

        /* Insert two RUNNING events so the buffer is not empty.  */
        TX_TRACE_IN_LINE_INSERT(TX_TRACE_RUNNING, 0, 0, 0, 0, TX_TRACE_INTERNAL_EVENTS)
 80061e6:	4b42      	ldr	r3, [pc, #264]	@ (80062f0 <_tx_trace_enable+0x514>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	f000 8095 	beq.w	800631e <_tx_trace_enable+0x542>
 80061f4:	4b3f      	ldr	r3, [pc, #252]	@ (80062f4 <_tx_trace_enable+0x518>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f003 0301 	and.w	r3, r3, #1
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f000 808e 	beq.w	800631e <_tx_trace_enable+0x542>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006202:	f3ef 8305 	mrs	r3, IPSR
 8006206:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8006208:	69fa      	ldr	r2, [r7, #28]
 800620a:	4b3b      	ldr	r3, [pc, #236]	@ (80062f8 <_tx_trace_enable+0x51c>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4313      	orrs	r3, r2
 8006210:	647b      	str	r3, [r7, #68]	@ 0x44
 8006212:	4b3a      	ldr	r3, [pc, #232]	@ (80062fc <_tx_trace_enable+0x520>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	663b      	str	r3, [r7, #96]	@ 0x60
 8006218:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10b      	bne.n	8006236 <_tx_trace_enable+0x45a>
 800621e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006222:	667b      	str	r3, [r7, #100]	@ 0x64
 8006224:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006226:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006228:	041a      	lsls	r2, r3, #16
 800622a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800622c:	4313      	orrs	r3, r2
 800622e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006232:	667b      	str	r3, [r7, #100]	@ 0x64
 8006234:	e00e      	b.n	8006254 <_tx_trace_enable+0x478>
 8006236:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006238:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800623c:	d205      	bcs.n	800624a <_tx_trace_enable+0x46e>
 800623e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006240:	667b      	str	r3, [r7, #100]	@ 0x64
 8006242:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006246:	663b      	str	r3, [r7, #96]	@ 0x60
 8006248:	e004      	b.n	8006254 <_tx_trace_enable+0x478>
 800624a:	f04f 33f0 	mov.w	r3, #4042322160	@ 0xf0f0f0f0
 800624e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006250:	2300      	movs	r3, #0
 8006252:	667b      	str	r3, [r7, #100]	@ 0x64
 8006254:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006256:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006258:	601a      	str	r2, [r3, #0]
 800625a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800625c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800625e:	605a      	str	r2, [r3, #4]
 8006260:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006262:	2206      	movs	r2, #6
 8006264:	609a      	str	r2, [r3, #8]
 8006266:	4b26      	ldr	r3, [pc, #152]	@ (8006300 <_tx_trace_enable+0x524>)
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800626c:	60da      	str	r2, [r3, #12]
 800626e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006270:	2200      	movs	r2, #0
 8006272:	611a      	str	r2, [r3, #16]
 8006274:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006276:	2200      	movs	r2, #0
 8006278:	615a      	str	r2, [r3, #20]
 800627a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800627c:	2200      	movs	r2, #0
 800627e:	619a      	str	r2, [r3, #24]
 8006280:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006282:	2200      	movs	r2, #0
 8006284:	61da      	str	r2, [r3, #28]
 8006286:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006288:	3320      	adds	r3, #32
 800628a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800628c:	4b1d      	ldr	r3, [pc, #116]	@ (8006304 <_tx_trace_enable+0x528>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006292:	429a      	cmp	r2, r3
 8006294:	d33c      	bcc.n	8006310 <_tx_trace_enable+0x534>
 8006296:	4b15      	ldr	r3, [pc, #84]	@ (80062ec <_tx_trace_enable+0x510>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800629c:	4a14      	ldr	r2, [pc, #80]	@ (80062f0 <_tx_trace_enable+0x514>)
 800629e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062a0:	6013      	str	r3, [r2, #0]
 80062a2:	4b19      	ldr	r3, [pc, #100]	@ (8006308 <_tx_trace_enable+0x52c>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062a8:	621a      	str	r2, [r3, #32]
 80062aa:	4b18      	ldr	r3, [pc, #96]	@ (800630c <_tx_trace_enable+0x530>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d035      	beq.n	800631e <_tx_trace_enable+0x542>
 80062b2:	4b16      	ldr	r3, [pc, #88]	@ (800630c <_tx_trace_enable+0x530>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a14      	ldr	r2, [pc, #80]	@ (8006308 <_tx_trace_enable+0x52c>)
 80062b8:	6812      	ldr	r2, [r2, #0]
 80062ba:	4610      	mov	r0, r2
 80062bc:	4798      	blx	r3
 80062be:	e02e      	b.n	800631e <_tx_trace_enable+0x542>
 80062c0:	24010df8 	.word	0x24010df8
 80062c4:	24010dfc 	.word	0x24010dfc
 80062c8:	24010df0 	.word	0x24010df0
 80062cc:	24010df4 	.word	0x24010df4
 80062d0:	24010e08 	.word	0x24010e08
 80062d4:	24010e0c 	.word	0x24010e0c
 80062d8:	24010e10 	.word	0x24010e10
 80062dc:	24010e14 	.word	0x24010e14
 80062e0:	24010e18 	.word	0x24010e18
 80062e4:	24010e1c 	.word	0x24010e1c
 80062e8:	24010ec0 	.word	0x24010ec0
 80062ec:	2401143c 	.word	0x2401143c
 80062f0:	24011444 	.word	0x24011444
 80062f4:	24011448 	.word	0x24011448
 80062f8:	2400002c 	.word	0x2400002c
 80062fc:	24010e28 	.word	0x24010e28
 8006300:	e0001004 	.word	0xe0001004
 8006304:	24011440 	.word	0x24011440
 8006308:	24011430 	.word	0x24011430
 800630c:	2401144c 	.word	0x2401144c
 8006310:	4a43      	ldr	r2, [pc, #268]	@ (8006420 <_tx_trace_enable+0x644>)
 8006312:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006314:	6013      	str	r3, [r2, #0]
 8006316:	4b43      	ldr	r3, [pc, #268]	@ (8006424 <_tx_trace_enable+0x648>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800631c:	621a      	str	r2, [r3, #32]
        TX_TRACE_IN_LINE_INSERT(TX_TRACE_RUNNING, 0, 0, 0, 0, TX_TRACE_INTERNAL_EVENTS)
 800631e:	4b40      	ldr	r3, [pc, #256]	@ (8006420 <_tx_trace_enable+0x644>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	643b      	str	r3, [r7, #64]	@ 0x40
 8006324:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006326:	2b00      	cmp	r3, #0
 8006328:	d06b      	beq.n	8006402 <_tx_trace_enable+0x626>
 800632a:	4b3f      	ldr	r3, [pc, #252]	@ (8006428 <_tx_trace_enable+0x64c>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f003 0301 	and.w	r3, r3, #1
 8006332:	2b00      	cmp	r3, #0
 8006334:	d065      	beq.n	8006402 <_tx_trace_enable+0x626>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006336:	f3ef 8305 	mrs	r3, IPSR
 800633a:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800633c:	69ba      	ldr	r2, [r7, #24]
 800633e:	4b3b      	ldr	r3, [pc, #236]	@ (800642c <_tx_trace_enable+0x650>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4313      	orrs	r3, r2
 8006344:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006346:	4b3a      	ldr	r3, [pc, #232]	@ (8006430 <_tx_trace_enable+0x654>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800634c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800634e:	2b00      	cmp	r3, #0
 8006350:	d10b      	bne.n	800636a <_tx_trace_enable+0x58e>
 8006352:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006356:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006358:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800635a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800635c:	041a      	lsls	r2, r3, #16
 800635e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006360:	4313      	orrs	r3, r2
 8006362:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006366:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006368:	e00e      	b.n	8006388 <_tx_trace_enable+0x5ac>
 800636a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800636c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8006370:	d205      	bcs.n	800637e <_tx_trace_enable+0x5a2>
 8006372:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006374:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006376:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800637a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800637c:	e004      	b.n	8006388 <_tx_trace_enable+0x5ac>
 800637e:	f04f 33f0 	mov.w	r3, #4042322160	@ 0xf0f0f0f0
 8006382:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006384:	2300      	movs	r3, #0
 8006386:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006388:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800638a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800638c:	601a      	str	r2, [r3, #0]
 800638e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006390:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006392:	605a      	str	r2, [r3, #4]
 8006394:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006396:	2206      	movs	r2, #6
 8006398:	609a      	str	r2, [r3, #8]
 800639a:	4b26      	ldr	r3, [pc, #152]	@ (8006434 <_tx_trace_enable+0x658>)
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063a0:	60da      	str	r2, [r3, #12]
 80063a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063a4:	2200      	movs	r2, #0
 80063a6:	611a      	str	r2, [r3, #16]
 80063a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063aa:	2200      	movs	r2, #0
 80063ac:	615a      	str	r2, [r3, #20]
 80063ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063b0:	2200      	movs	r2, #0
 80063b2:	619a      	str	r2, [r3, #24]
 80063b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063b6:	2200      	movs	r2, #0
 80063b8:	61da      	str	r2, [r3, #28]
 80063ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063bc:	3320      	adds	r3, #32
 80063be:	643b      	str	r3, [r7, #64]	@ 0x40
 80063c0:	4b1d      	ldr	r3, [pc, #116]	@ (8006438 <_tx_trace_enable+0x65c>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063c6:	429a      	cmp	r2, r3
 80063c8:	d314      	bcc.n	80063f4 <_tx_trace_enable+0x618>
 80063ca:	4b1c      	ldr	r3, [pc, #112]	@ (800643c <_tx_trace_enable+0x660>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80063d0:	4a13      	ldr	r2, [pc, #76]	@ (8006420 <_tx_trace_enable+0x644>)
 80063d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063d4:	6013      	str	r3, [r2, #0]
 80063d6:	4b13      	ldr	r3, [pc, #76]	@ (8006424 <_tx_trace_enable+0x648>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063dc:	621a      	str	r2, [r3, #32]
 80063de:	4b18      	ldr	r3, [pc, #96]	@ (8006440 <_tx_trace_enable+0x664>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00d      	beq.n	8006402 <_tx_trace_enable+0x626>
 80063e6:	4b16      	ldr	r3, [pc, #88]	@ (8006440 <_tx_trace_enable+0x664>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a0e      	ldr	r2, [pc, #56]	@ (8006424 <_tx_trace_enable+0x648>)
 80063ec:	6812      	ldr	r2, [r2, #0]
 80063ee:	4610      	mov	r0, r2
 80063f0:	4798      	blx	r3
 80063f2:	e006      	b.n	8006402 <_tx_trace_enable+0x626>
 80063f4:	4a0a      	ldr	r2, [pc, #40]	@ (8006420 <_tx_trace_enable+0x644>)
 80063f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063f8:	6013      	str	r3, [r2, #0]
 80063fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006424 <_tx_trace_enable+0x648>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006400:	621a      	str	r2, [r3, #32]
 8006402:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006404:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	f383 8810 	msr	PRIMASK, r3
}
 800640c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800640e:	f7fe fdaf 	bl	8004f70 <_tx_thread_system_preempt_check>

        /* Return successful completion.  */
        status =  TX_SUCCESS;
 8006412:	2300      	movs	r3, #0
 8006414:	66bb      	str	r3, [r7, #104]	@ 0x68
    }

    /* Return completion status.  */
    return(status);
 8006416:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
    }

    /* Return completion status.  */
    return(status);
#endif
}
 8006418:	4618      	mov	r0, r3
 800641a:	3790      	adds	r7, #144	@ 0x90
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}
 8006420:	24011444 	.word	0x24011444
 8006424:	24011430 	.word	0x24011430
 8006428:	24011448 	.word	0x24011448
 800642c:	2400002c 	.word	0x2400002c
 8006430:	24010e28 	.word	0x24010e28
 8006434:	e0001004 	.word	0xe0001004
 8006438:	24011440 	.word	0x24011440
 800643c:	2401143c 	.word	0x2401143c
 8006440:	2401144c 	.word	0x2401144c

08006444 <_tx_trace_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_trace_initialize(VOID)
{
 8006444:	b480      	push	{r7}
 8006446:	af00      	add	r7, sp, #0

#ifdef TX_ENABLE_EVENT_TRACE
#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize all the pointers to the trace buffer to NULL.  */
    _tx_trace_header_ptr =          TX_NULL;
 8006448:	4b0b      	ldr	r3, [pc, #44]	@ (8006478 <_tx_trace_initialize+0x34>)
 800644a:	2200      	movs	r2, #0
 800644c:	601a      	str	r2, [r3, #0]
    _tx_trace_registry_start_ptr =  TX_NULL;
 800644e:	4b0b      	ldr	r3, [pc, #44]	@ (800647c <_tx_trace_initialize+0x38>)
 8006450:	2200      	movs	r2, #0
 8006452:	601a      	str	r2, [r3, #0]
    _tx_trace_registry_end_ptr =    TX_NULL;
 8006454:	4b0a      	ldr	r3, [pc, #40]	@ (8006480 <_tx_trace_initialize+0x3c>)
 8006456:	2200      	movs	r2, #0
 8006458:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_start_ptr =    TX_NULL;
 800645a:	4b0a      	ldr	r3, [pc, #40]	@ (8006484 <_tx_trace_initialize+0x40>)
 800645c:	2200      	movs	r2, #0
 800645e:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_end_ptr =      TX_NULL;
 8006460:	4b09      	ldr	r3, [pc, #36]	@ (8006488 <_tx_trace_initialize+0x44>)
 8006462:	2200      	movs	r2, #0
 8006464:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_current_ptr =  TX_NULL;
 8006466:	4b09      	ldr	r3, [pc, #36]	@ (800648c <_tx_trace_initialize+0x48>)
 8006468:	2200      	movs	r2, #0
 800646a:	601a      	str	r2, [r3, #0]
#endif
#endif
}
 800646c:	bf00      	nop
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	24011430 	.word	0x24011430
 800647c:	24011434 	.word	0x24011434
 8006480:	24011438 	.word	0x24011438
 8006484:	2401143c 	.word	0x2401143c
 8006488:	24011440 	.word	0x24011440
 800648c:	24011444 	.word	0x24011444

08006490 <_tx_trace_object_register>:
/*                                            check for null name,        */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
VOID  _tx_trace_object_register(UCHAR object_type, VOID *object_ptr, CHAR *object_name, ULONG parameter_1, ULONG parameter_2)
{
 8006490:	b480      	push	{r7}
 8006492:	b08d      	sub	sp, #52	@ 0x34
 8006494:	af00      	add	r7, sp, #0
 8006496:	60b9      	str	r1, [r7, #8]
 8006498:	607a      	str	r2, [r7, #4]
 800649a:	603b      	str	r3, [r7, #0]
 800649c:	4603      	mov	r3, r0
 800649e:	73fb      	strb	r3, [r7, #15]
UCHAR                           *work_ptr;
TX_TRACE_OBJECT_ENTRY           *entry_ptr;


    /* Determine if the registry area is setup.  */
    if (_tx_trace_registry_start_ptr != TX_NULL)
 80064a0:	4b6f      	ldr	r3, [pc, #444]	@ (8006660 <_tx_trace_object_register+0x1d0>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	f000 80d5 	beq.w	8006654 <_tx_trace_object_register+0x1c4>
    {

        /* Trace buffer is enabled, proceed.  */

        /* Pickup the total entries.  */
        entries =  _tx_trace_total_registry_entries;
 80064aa:	4b6e      	ldr	r3, [pc, #440]	@ (8006664 <_tx_trace_object_register+0x1d4>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	623b      	str	r3, [r7, #32]

        /* Determine if there are available entries in the registry.  */
        if (_tx_trace_available_registry_entries != ((ULONG) 0))
 80064b0:	4b6d      	ldr	r3, [pc, #436]	@ (8006668 <_tx_trace_object_register+0x1d8>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	f000 80cd 	beq.w	8006654 <_tx_trace_object_register+0x1c4>
        {

            /* There are more available entries, proceed.  */

            /* Initialize found to the max entries... indicating no space was found.  */
            found =       entries;
 80064ba:	6a3b      	ldr	r3, [r7, #32]
 80064bc:	62bb      	str	r3, [r7, #40]	@ 0x28
            loop_break =  TX_FALSE;
 80064be:	2300      	movs	r3, #0
 80064c0:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Loop to find available entry.  */
            i =  _tx_trace_registry_search_start;
 80064c2:	4b6a      	ldr	r3, [pc, #424]	@ (800666c <_tx_trace_object_register+0x1dc>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            do
            {

                /* Setup the registry entry pointer.  */
                work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 80064c8:	4b65      	ldr	r3, [pc, #404]	@ (8006660 <_tx_trace_object_register+0x1d0>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	61fb      	str	r3, [r7, #28]
                work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*i));
 80064ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064d0:	4613      	mov	r3, r2
 80064d2:	005b      	lsls	r3, r3, #1
 80064d4:	4413      	add	r3, r2
 80064d6:	011b      	lsls	r3, r3, #4
 80064d8:	461a      	mov	r2, r3
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	4413      	add	r3, r2
 80064de:	61fb      	str	r3, [r7, #28]
                entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 80064e0:	69fb      	ldr	r3, [r7, #28]
 80064e2:	61bb      	str	r3, [r7, #24]

                /* Determine if this is the first pass building the registry. A NULL object value indicates this part
                   of the registry has never been used.  */
                if (entry_ptr -> tx_trace_object_entry_thread_pointer == (ULONG) 0)
 80064e4:	69bb      	ldr	r3, [r7, #24]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d103      	bne.n	80064f4 <_tx_trace_object_register+0x64>
                {

                    /* Set found to this index and break out of the loop.  */
                    found =  i;
 80064ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ee:	62bb      	str	r3, [r7, #40]	@ 0x28
                    loop_break =  TX_TRUE;
 80064f0:	2301      	movs	r3, #1
 80064f2:	627b      	str	r3, [r7, #36]	@ 0x24
                }

                /* Determine if this entry matches the object pointer... we must reuse old entries left in the
                   registry.  */
                if (entry_ptr -> tx_trace_object_entry_thread_pointer == TX_POINTER_TO_ULONG_CONVERT(object_ptr))
 80064f4:	69bb      	ldr	r3, [r7, #24]
 80064f6:	685a      	ldr	r2, [r3, #4]
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d103      	bne.n	8006506 <_tx_trace_object_register+0x76>
                {

                    /* Set found to this index and break out of the loop.  */
                    found =  i;
 80064fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006500:	62bb      	str	r3, [r7, #40]	@ 0x28
                    loop_break =  TX_TRUE;
 8006502:	2301      	movs	r3, #1
 8006504:	627b      	str	r3, [r7, #36]	@ 0x24
                }

                /* Determine if we should break out of the loop.  */
                if (loop_break == TX_TRUE)
 8006506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006508:	2b01      	cmp	r3, #1
 800650a:	d02d      	beq.n	8006568 <_tx_trace_object_register+0xd8>
                    /* Yes, break out of the loop.  */
                    break;
                }

                /* Is this entry available?  */
                if (entry_ptr -> tx_trace_object_entry_available == TX_TRUE)
 800650c:	69bb      	ldr	r3, [r7, #24]
 800650e:	781b      	ldrb	r3, [r3, #0]
 8006510:	2b01      	cmp	r3, #1
 8006512:	d11a      	bne.n	800654a <_tx_trace_object_register+0xba>
                {

                    /* Yes, determine if we have not already found an empty slot.  */
                    if (found == entries)
 8006514:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006516:	6a3b      	ldr	r3, [r7, #32]
 8006518:	429a      	cmp	r2, r3
 800651a:	d102      	bne.n	8006522 <_tx_trace_object_register+0x92>
                    {
                        found =  i;
 800651c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800651e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006520:	e013      	b.n	800654a <_tx_trace_object_register+0xba>
                    }
                    else
                    {

                        /* Setup a pointer to the found entry.  */
                        work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 8006522:	4b4f      	ldr	r3, [pc, #316]	@ (8006660 <_tx_trace_object_register+0x1d0>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	61fb      	str	r3, [r7, #28]
                        work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*found));
 8006528:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800652a:	4613      	mov	r3, r2
 800652c:	005b      	lsls	r3, r3, #1
 800652e:	4413      	add	r3, r2
 8006530:	011b      	lsls	r3, r3, #4
 8006532:	461a      	mov	r2, r3
 8006534:	69fb      	ldr	r3, [r7, #28]
 8006536:	4413      	add	r3, r2
 8006538:	61fb      	str	r3, [r7, #28]
                        entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 800653a:	69fb      	ldr	r3, [r7, #28]
 800653c:	61bb      	str	r3, [r7, #24]

                         if (entry_ptr -> tx_trace_object_entry_type != ((UCHAR) 0))
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	785b      	ldrb	r3, [r3, #1]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d001      	beq.n	800654a <_tx_trace_object_register+0xba>
                         {
                            found =  i;
 8006546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006548:	62bb      	str	r3, [r7, #40]	@ 0x28
                         }
                    }
                }

                /* Move to the next entry.  */
                i++;
 800654a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800654c:	3301      	adds	r3, #1
 800654e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Determine if we have wrapped the list.  */
                if (i >= entries)
 8006550:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006552:	6a3b      	ldr	r3, [r7, #32]
 8006554:	429a      	cmp	r2, r3
 8006556:	d301      	bcc.n	800655c <_tx_trace_object_register+0xcc>
                {

                    /* Yes, wrap to the beginning of the list.  */
                    i =  ((ULONG) 0);
 8006558:	2300      	movs	r3, #0
 800655a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                }

            } while (i != _tx_trace_registry_search_start);
 800655c:	4b43      	ldr	r3, [pc, #268]	@ (800666c <_tx_trace_object_register+0x1dc>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006562:	429a      	cmp	r2, r3
 8006564:	d1b0      	bne.n	80064c8 <_tx_trace_object_register+0x38>
 8006566:	e000      	b.n	800656a <_tx_trace_object_register+0xda>
                    break;
 8006568:	bf00      	nop

            /* Now determine if an empty or reuse entry has been found.  */
            if (found < entries)
 800656a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800656c:	6a3b      	ldr	r3, [r7, #32]
 800656e:	429a      	cmp	r2, r3
 8006570:	d270      	bcs.n	8006654 <_tx_trace_object_register+0x1c4>
            {

                /* Decrement the number of available entries.  */
                _tx_trace_available_registry_entries--;
 8006572:	4b3d      	ldr	r3, [pc, #244]	@ (8006668 <_tx_trace_object_register+0x1d8>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	3b01      	subs	r3, #1
 8006578:	4a3b      	ldr	r2, [pc, #236]	@ (8006668 <_tx_trace_object_register+0x1d8>)
 800657a:	6013      	str	r3, [r2, #0]

                /* Adjust the search index to the next entry.  */
                if ((found + ((ULONG) 1)) < entries)
 800657c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800657e:	3301      	adds	r3, #1
 8006580:	6a3a      	ldr	r2, [r7, #32]
 8006582:	429a      	cmp	r2, r3
 8006584:	d904      	bls.n	8006590 <_tx_trace_object_register+0x100>
                {

                    /* Start searching from the next index.  */
                    _tx_trace_registry_search_start =  found + ((ULONG) 1);
 8006586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006588:	3301      	adds	r3, #1
 800658a:	4a38      	ldr	r2, [pc, #224]	@ (800666c <_tx_trace_object_register+0x1dc>)
 800658c:	6013      	str	r3, [r2, #0]
 800658e:	e002      	b.n	8006596 <_tx_trace_object_register+0x106>
                }
                else
                {

                    /* Reset the search to the beginning of the list. */
                    _tx_trace_registry_search_start =  ((ULONG) 0);
 8006590:	4b36      	ldr	r3, [pc, #216]	@ (800666c <_tx_trace_object_register+0x1dc>)
 8006592:	2200      	movs	r2, #0
 8006594:	601a      	str	r2, [r3, #0]
                }

                /* Yes, an entry has been found...  */

                /* Build a pointer to the found entry.  */
                work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 8006596:	4b32      	ldr	r3, [pc, #200]	@ (8006660 <_tx_trace_object_register+0x1d0>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	61fb      	str	r3, [r7, #28]
                work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*found));
 800659c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800659e:	4613      	mov	r3, r2
 80065a0:	005b      	lsls	r3, r3, #1
 80065a2:	4413      	add	r3, r2
 80065a4:	011b      	lsls	r3, r3, #4
 80065a6:	461a      	mov	r2, r3
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	4413      	add	r3, r2
 80065ac:	61fb      	str	r3, [r7, #28]
                entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 80065ae:	69fb      	ldr	r3, [r7, #28]
 80065b0:	61bb      	str	r3, [r7, #24]

                /* Populate the found entry!  */
                entry_ptr -> tx_trace_object_entry_available =       ((UCHAR) TX_FALSE);
 80065b2:	69bb      	ldr	r3, [r7, #24]
 80065b4:	2200      	movs	r2, #0
 80065b6:	701a      	strb	r2, [r3, #0]
                entry_ptr -> tx_trace_object_entry_type =            object_type;
 80065b8:	69bb      	ldr	r3, [r7, #24]
 80065ba:	7bfa      	ldrb	r2, [r7, #15]
 80065bc:	705a      	strb	r2, [r3, #1]
                entry_ptr -> tx_trace_object_entry_thread_pointer =  TX_POINTER_TO_ULONG_CONVERT(object_ptr);
 80065be:	68ba      	ldr	r2, [r7, #8]
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	605a      	str	r2, [r3, #4]
                entry_ptr -> tx_trace_object_entry_param_1 =         parameter_1;
 80065c4:	69bb      	ldr	r3, [r7, #24]
 80065c6:	683a      	ldr	r2, [r7, #0]
 80065c8:	609a      	str	r2, [r3, #8]
                entry_ptr -> tx_trace_object_entry_param_2 =         parameter_2;
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80065ce:	60da      	str	r2, [r3, #12]

                /* Loop to copy the object name string...  */
                for (i = ((ULONG) 0); i < (((ULONG) TX_TRACE_OBJECT_REGISTRY_NAME)-((ULONG) 1)); i++)
 80065d0:	2300      	movs	r3, #0
 80065d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065d4:	e017      	b.n	8006606 <_tx_trace_object_register+0x176>
                {

                    /* Setup work pointer to the object name character.  */
                    work_ptr =  TX_CHAR_TO_UCHAR_POINTER_CONVERT(object_name);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	61fb      	str	r3, [r7, #28]
                    work_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, i);
 80065da:	69fa      	ldr	r2, [r7, #28]
 80065dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065de:	4413      	add	r3, r2
 80065e0:	61fb      	str	r3, [r7, #28]

                    /* Determine if object_name (work_ptr) is null.  */
                    if (work_ptr == TX_NULL)
 80065e2:	69fb      	ldr	r3, [r7, #28]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d012      	beq.n	800660e <_tx_trace_object_register+0x17e>
                    {
                        break;
                    }

                    /* Copy a character of the name.  */
                    entry_ptr -> tx_trace_object_entry_name[i] =  (UCHAR) *work_ptr;
 80065e8:	69fb      	ldr	r3, [r7, #28]
 80065ea:	7819      	ldrb	r1, [r3, #0]
 80065ec:	69ba      	ldr	r2, [r7, #24]
 80065ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065f0:	4413      	add	r3, r2
 80065f2:	3310      	adds	r3, #16
 80065f4:	460a      	mov	r2, r1
 80065f6:	701a      	strb	r2, [r3, #0]

                    /* Determine if we are at the end.  */
                    if (*work_ptr == ((UCHAR) 0))
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d008      	beq.n	8006612 <_tx_trace_object_register+0x182>
                for (i = ((ULONG) 0); i < (((ULONG) TX_TRACE_OBJECT_REGISTRY_NAME)-((ULONG) 1)); i++)
 8006600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006602:	3301      	adds	r3, #1
 8006604:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006608:	2b1e      	cmp	r3, #30
 800660a:	d9e4      	bls.n	80065d6 <_tx_trace_object_register+0x146>
 800660c:	e002      	b.n	8006614 <_tx_trace_object_register+0x184>
                        break;
 800660e:	bf00      	nop
 8006610:	e000      	b.n	8006614 <_tx_trace_object_register+0x184>
                    {
                        break;
 8006612:	bf00      	nop
                    }
                }

                /* Null terminate the object string.  */
                entry_ptr -> tx_trace_object_entry_name[i] =  (UCHAR) 0;
 8006614:	69ba      	ldr	r2, [r7, #24]
 8006616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006618:	4413      	add	r3, r2
 800661a:	3310      	adds	r3, #16
 800661c:	2200      	movs	r2, #0
 800661e:	701a      	strb	r2, [r3, #0]

                /* Determine if a thread object type is present.  */
                if (object_type == TX_TRACE_OBJECT_TYPE_THREAD)
 8006620:	7bfb      	ldrb	r3, [r7, #15]
 8006622:	2b01      	cmp	r3, #1
 8006624:	d110      	bne.n	8006648 <_tx_trace_object_register+0x1b8>
                {

                    /* Yes, a thread object is present.  */

                    /* Setup a pointer to the thread.  */
                    thread_ptr =  TX_VOID_TO_THREAD_POINTER_CONVERT(object_ptr);
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	617b      	str	r3, [r7, #20]

                    /* Store the thread's priority in the reserved bits.  */
                    entry_ptr -> tx_trace_object_entry_reserved1 =  ((UCHAR) 0x80) | ((UCHAR) (thread_ptr -> tx_thread_priority >> ((UCHAR) 8)));
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800662e:	0a1b      	lsrs	r3, r3, #8
 8006630:	b2db      	uxtb	r3, r3
 8006632:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006636:	b2da      	uxtb	r2, r3
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	709a      	strb	r2, [r3, #2]
                    entry_ptr -> tx_trace_object_entry_reserved2 =  (UCHAR) (thread_ptr -> tx_thread_priority & ((UCHAR) 0xFF));
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006640:	b2da      	uxtb	r2, r3
 8006642:	69bb      	ldr	r3, [r7, #24]
 8006644:	70da      	strb	r2, [r3, #3]
                }
            }
        }
    }
#endif
}
 8006646:	e005      	b.n	8006654 <_tx_trace_object_register+0x1c4>
                    entry_ptr -> tx_trace_object_entry_reserved1 =  ((UCHAR) 0);
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	2200      	movs	r2, #0
 800664c:	709a      	strb	r2, [r3, #2]
                    entry_ptr -> tx_trace_object_entry_reserved2 =  ((UCHAR) 0);
 800664e:	69bb      	ldr	r3, [r7, #24]
 8006650:	2200      	movs	r2, #0
 8006652:	70da      	strb	r2, [r3, #3]
}
 8006654:	bf00      	nop
 8006656:	3734      	adds	r7, #52	@ 0x34
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr
 8006660:	24011434 	.word	0x24011434
 8006664:	24011450 	.word	0x24011450
 8006668:	24011454 	.word	0x24011454
 800666c:	24011458 	.word	0x24011458

08006670 <_tx_trace_user_event_insert>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_trace_user_event_insert(ULONG event_id, ULONG info_field_1, ULONG info_field_2, ULONG info_field_3, ULONG info_field_4)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b08e      	sub	sp, #56	@ 0x38
 8006674:	af00      	add	r7, sp, #0
 8006676:	60f8      	str	r0, [r7, #12]
 8006678:	60b9      	str	r1, [r7, #8]
 800667a:	607a      	str	r2, [r7, #4]
 800667c:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800667e:	f3ef 8310 	mrs	r3, PRIMASK
 8006682:	61fb      	str	r3, [r7, #28]
    return(posture);
 8006684:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8006686:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006688:	b672      	cpsid	i
    return(int_posture);
 800668a:	69bb      	ldr	r3, [r7, #24]

UINT            status;


    /* Disable interrupts.  */
    TX_DISABLE
 800668c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if trace is disabled.  */
    if (_tx_trace_buffer_current_ptr == TX_NULL)
 800668e:	4b42      	ldr	r3, [pc, #264]	@ (8006798 <_tx_trace_user_event_insert+0x128>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d102      	bne.n	800669c <_tx_trace_user_event_insert+0x2c>
    {

        /* Yes, trace is already disabled.  */
        status =  TX_NOT_DONE;
 8006696:	2320      	movs	r3, #32
 8006698:	637b      	str	r3, [r7, #52]	@ 0x34
 800669a:	e071      	b.n	8006780 <_tx_trace_user_event_insert+0x110>

        /* Insert this event into the trace buffer.  */
#ifdef TX_MISRA_ENABLE
        TX_TRACE_IN_LINE_INSERT(event_id, TX_ULONG_TO_POINTER_CONVERT(info_field_1), info_field_2, info_field_3, info_field_4, ((ULONG) TX_TRACE_USER_EVENTS))
#else
        TX_TRACE_IN_LINE_INSERT(event_id, info_field_1, info_field_2, info_field_3, info_field_4, TX_TRACE_USER_EVENTS)
 800669c:	4b3e      	ldr	r3, [pc, #248]	@ (8006798 <_tx_trace_user_event_insert+0x128>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80066a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d069      	beq.n	800677c <_tx_trace_user_event_insert+0x10c>
 80066a8:	4b3c      	ldr	r3, [pc, #240]	@ (800679c <_tx_trace_user_event_insert+0x12c>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	da65      	bge.n	800677c <_tx_trace_user_event_insert+0x10c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80066b0:	f3ef 8305 	mrs	r3, IPSR
 80066b4:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80066b6:	697a      	ldr	r2, [r7, #20]
 80066b8:	4b39      	ldr	r3, [pc, #228]	@ (80067a0 <_tx_trace_user_event_insert+0x130>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4313      	orrs	r3, r2
 80066be:	623b      	str	r3, [r7, #32]
 80066c0:	4b38      	ldr	r3, [pc, #224]	@ (80067a4 <_tx_trace_user_event_insert+0x134>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066c6:	6a3b      	ldr	r3, [r7, #32]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d10b      	bne.n	80066e4 <_tx_trace_user_event_insert+0x74>
 80066cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80066d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066d6:	041a      	lsls	r2, r3, #16
 80066d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066da:	4313      	orrs	r3, r2
 80066dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80066e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80066e2:	e00e      	b.n	8006702 <_tx_trace_user_event_insert+0x92>
 80066e4:	6a3b      	ldr	r3, [r7, #32]
 80066e6:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 80066ea:	d205      	bcs.n	80066f8 <_tx_trace_user_event_insert+0x88>
 80066ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80066f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80066f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066f6:	e004      	b.n	8006702 <_tx_trace_user_event_insert+0x92>
 80066f8:	f04f 33f0 	mov.w	r3, #4042322160	@ 0xf0f0f0f0
 80066fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066fe:	2300      	movs	r3, #0
 8006700:	633b      	str	r3, [r7, #48]	@ 0x30
 8006702:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006706:	601a      	str	r2, [r3, #0]
 8006708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800670a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800670c:	605a      	str	r2, [r3, #4]
 800670e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	609a      	str	r2, [r3, #8]
 8006714:	4b24      	ldr	r3, [pc, #144]	@ (80067a8 <_tx_trace_user_event_insert+0x138>)
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671a:	60da      	str	r2, [r3, #12]
 800671c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671e:	68ba      	ldr	r2, [r7, #8]
 8006720:	611a      	str	r2, [r3, #16]
 8006722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006724:	687a      	ldr	r2, [r7, #4]
 8006726:	615a      	str	r2, [r3, #20]
 8006728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672a:	683a      	ldr	r2, [r7, #0]
 800672c:	619a      	str	r2, [r3, #24]
 800672e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006730:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006732:	61da      	str	r2, [r3, #28]
 8006734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006736:	3320      	adds	r3, #32
 8006738:	627b      	str	r3, [r7, #36]	@ 0x24
 800673a:	4b1c      	ldr	r3, [pc, #112]	@ (80067ac <_tx_trace_user_event_insert+0x13c>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006740:	429a      	cmp	r2, r3
 8006742:	d314      	bcc.n	800676e <_tx_trace_user_event_insert+0xfe>
 8006744:	4b1a      	ldr	r3, [pc, #104]	@ (80067b0 <_tx_trace_user_event_insert+0x140>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	627b      	str	r3, [r7, #36]	@ 0x24
 800674a:	4a13      	ldr	r2, [pc, #76]	@ (8006798 <_tx_trace_user_event_insert+0x128>)
 800674c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674e:	6013      	str	r3, [r2, #0]
 8006750:	4b18      	ldr	r3, [pc, #96]	@ (80067b4 <_tx_trace_user_event_insert+0x144>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006756:	621a      	str	r2, [r3, #32]
 8006758:	4b17      	ldr	r3, [pc, #92]	@ (80067b8 <_tx_trace_user_event_insert+0x148>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d00d      	beq.n	800677c <_tx_trace_user_event_insert+0x10c>
 8006760:	4b15      	ldr	r3, [pc, #84]	@ (80067b8 <_tx_trace_user_event_insert+0x148>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a13      	ldr	r2, [pc, #76]	@ (80067b4 <_tx_trace_user_event_insert+0x144>)
 8006766:	6812      	ldr	r2, [r2, #0]
 8006768:	4610      	mov	r0, r2
 800676a:	4798      	blx	r3
 800676c:	e006      	b.n	800677c <_tx_trace_user_event_insert+0x10c>
 800676e:	4a0a      	ldr	r2, [pc, #40]	@ (8006798 <_tx_trace_user_event_insert+0x128>)
 8006770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006772:	6013      	str	r3, [r2, #0]
 8006774:	4b0f      	ldr	r3, [pc, #60]	@ (80067b4 <_tx_trace_user_event_insert+0x144>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800677a:	621a      	str	r2, [r3, #32]
#endif

        /* Return successful status.  */
        status =  TX_SUCCESS;
 800677c:	2300      	movs	r3, #0
 800677e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006782:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	f383 8810 	msr	PRIMASK, r3
}
 800678a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 800678c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
#endif
}
 800678e:	4618      	mov	r0, r3
 8006790:	3738      	adds	r7, #56	@ 0x38
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	24011444 	.word	0x24011444
 800679c:	24011448 	.word	0x24011448
 80067a0:	2400002c 	.word	0x2400002c
 80067a4:	24010e28 	.word	0x24010e28
 80067a8:	e0001004 	.word	0xe0001004
 80067ac:	24011440 	.word	0x24011440
 80067b0:	2401143c 	.word	0x2401143c
 80067b4:	24011430 	.word	0x24011430
 80067b8:	2401144c 	.word	0x2401144c

080067bc <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b092      	sub	sp, #72	@ 0x48
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	60f8      	str	r0, [r7, #12]
 80067c4:	60b9      	str	r1, [r7, #8]
 80067c6:	607a      	str	r2, [r7, #4]
 80067c8:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80067ca:	2300      	movs	r3, #0
 80067cc:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d102      	bne.n	80067da <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80067d4:	2302      	movs	r3, #2
 80067d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80067d8:	e075      	b.n	80068c6 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 80067da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067dc:	2b34      	cmp	r3, #52	@ 0x34
 80067de:	d002      	beq.n	80067e6 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80067e0:	2302      	movs	r3, #2
 80067e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80067e4:	e06f      	b.n	80068c6 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80067e6:	f3ef 8310 	mrs	r3, PRIMASK
 80067ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 80067ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 80067ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80067f0:	b672      	cpsid	i
    return(int_posture);
 80067f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80067f4:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80067f6:	4b3b      	ldr	r3, [pc, #236]	@ (80068e4 <_txe_byte_pool_create+0x128>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	3301      	adds	r3, #1
 80067fc:	4a39      	ldr	r2, [pc, #228]	@ (80068e4 <_txe_byte_pool_create+0x128>)
 80067fe:	6013      	str	r3, [r2, #0]
 8006800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006802:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006806:	f383 8810 	msr	PRIMASK, r3
}
 800680a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800680c:	4b36      	ldr	r3, [pc, #216]	@ (80068e8 <_txe_byte_pool_create+0x12c>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8006812:	2300      	movs	r3, #0
 8006814:	643b      	str	r3, [r7, #64]	@ 0x40
 8006816:	e009      	b.n	800682c <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8006818:	68fa      	ldr	r2, [r7, #12]
 800681a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800681c:	429a      	cmp	r2, r3
 800681e:	d00b      	beq.n	8006838 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8006820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8006826:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006828:	3301      	adds	r3, #1
 800682a:	643b      	str	r3, [r7, #64]	@ 0x40
 800682c:	4b2f      	ldr	r3, [pc, #188]	@ (80068ec <_txe_byte_pool_create+0x130>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006832:	429a      	cmp	r2, r3
 8006834:	d3f0      	bcc.n	8006818 <_txe_byte_pool_create+0x5c>
 8006836:	e000      	b.n	800683a <_txe_byte_pool_create+0x7e>
                break;
 8006838:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800683a:	f3ef 8310 	mrs	r3, PRIMASK
 800683e:	623b      	str	r3, [r7, #32]
    return(posture);
 8006840:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8006842:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006844:	b672      	cpsid	i
    return(int_posture);
 8006846:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8006848:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800684a:	4b26      	ldr	r3, [pc, #152]	@ (80068e4 <_txe_byte_pool_create+0x128>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	3b01      	subs	r3, #1
 8006850:	4a24      	ldr	r2, [pc, #144]	@ (80068e4 <_txe_byte_pool_create+0x128>)
 8006852:	6013      	str	r3, [r2, #0]
 8006854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006856:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800685a:	f383 8810 	msr	PRIMASK, r3
}
 800685e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8006860:	f7fe fb86 	bl	8004f70 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006868:	429a      	cmp	r2, r3
 800686a:	d102      	bne.n	8006872 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800686c:	2302      	movs	r3, #2
 800686e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006870:	e029      	b.n	80068c6 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d102      	bne.n	800687e <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8006878:	2303      	movs	r3, #3
 800687a:	647b      	str	r3, [r7, #68]	@ 0x44
 800687c:	e023      	b.n	80068c6 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	2b63      	cmp	r3, #99	@ 0x63
 8006882:	d802      	bhi.n	800688a <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8006884:	2305      	movs	r3, #5
 8006886:	647b      	str	r3, [r7, #68]	@ 0x44
 8006888:	e01d      	b.n	80068c6 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800688a:	4b19      	ldr	r3, [pc, #100]	@ (80068f0 <_txe_byte_pool_create+0x134>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8006890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006892:	4a18      	ldr	r2, [pc, #96]	@ (80068f4 <_txe_byte_pool_create+0x138>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d101      	bne.n	800689c <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8006898:	2313      	movs	r3, #19
 800689a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800689c:	f3ef 8305 	mrs	r3, IPSR
 80068a0:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80068a2:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80068a4:	4b14      	ldr	r3, [pc, #80]	@ (80068f8 <_txe_byte_pool_create+0x13c>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00b      	beq.n	80068c6 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80068ae:	f3ef 8305 	mrs	r3, IPSR
 80068b2:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80068b4:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80068b6:	4b10      	ldr	r3, [pc, #64]	@ (80068f8 <_txe_byte_pool_create+0x13c>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 80068c0:	d201      	bcs.n	80068c6 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 80068c2:	2313      	movs	r3, #19
 80068c4:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80068c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d106      	bne.n	80068da <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	68b9      	ldr	r1, [r7, #8]
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	f7fd feaa 	bl	800462c <_tx_byte_pool_create>
 80068d8:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 80068da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3748      	adds	r7, #72	@ 0x48
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}
 80068e4:	24010ec0 	.word	0x24010ec0
 80068e8:	24010e18 	.word	0x24010e18
 80068ec:	24010e1c 	.word	0x24010e1c
 80068f0:	24010e28 	.word	0x24010e28
 80068f4:	24010f70 	.word	0x24010f70
 80068f8:	2400002c 	.word	0x2400002c

080068fc <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b09a      	sub	sp, #104	@ 0x68
 8006900:	af06      	add	r7, sp, #24
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]
 8006908:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800690a:	2300      	movs	r3, #0
 800690c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d102      	bne.n	800691a <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8006914:	230e      	movs	r3, #14
 8006916:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006918:	e0bb      	b.n	8006a92 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800691a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800691c:	2bb0      	cmp	r3, #176	@ 0xb0
 800691e:	d002      	beq.n	8006926 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8006920:	230e      	movs	r3, #14
 8006922:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006924:	e0b5      	b.n	8006a92 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006926:	f3ef 8310 	mrs	r3, PRIMASK
 800692a:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800692c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800692e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8006930:	b672      	cpsid	i
    return(int_posture);
 8006932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8006934:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8006936:	4b64      	ldr	r3, [pc, #400]	@ (8006ac8 <_txe_thread_create+0x1cc>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	3301      	adds	r3, #1
 800693c:	4a62      	ldr	r2, [pc, #392]	@ (8006ac8 <_txe_thread_create+0x1cc>)
 800693e:	6013      	str	r3, [r2, #0]
 8006940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006942:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006946:	f383 8810 	msr	PRIMASK, r3
}
 800694a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800694c:	2300      	movs	r3, #0
 800694e:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 8006950:	4b5e      	ldr	r3, [pc, #376]	@ (8006acc <_txe_thread_create+0x1d0>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8006956:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006958:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800695a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800695c:	3b01      	subs	r3, #1
 800695e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006960:	4413      	add	r3, r2
 8006962:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8006964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006966:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8006968:	2300      	movs	r3, #0
 800696a:	647b      	str	r3, [r7, #68]	@ 0x44
 800696c:	e02b      	b.n	80069c6 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006972:	429a      	cmp	r2, r3
 8006974:	d101      	bne.n	800697a <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8006976:	2301      	movs	r3, #1
 8006978:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800697a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800697c:	2b01      	cmp	r3, #1
 800697e:	d028      	beq.n	80069d2 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8006980:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006986:	429a      	cmp	r2, r3
 8006988:	d308      	bcc.n	800699c <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800698a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800698c:	691b      	ldr	r3, [r3, #16]
 800698e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006990:	429a      	cmp	r2, r3
 8006992:	d203      	bcs.n	800699c <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8006994:	2300      	movs	r3, #0
 8006996:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8006998:	2301      	movs	r3, #1
 800699a:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800699c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d308      	bcc.n	80069b8 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 80069a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069a8:	691b      	ldr	r3, [r3, #16]
 80069aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d203      	bcs.n	80069b8 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 80069b0:	2300      	movs	r3, #0
 80069b2:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 80069b4:	2301      	movs	r3, #1
 80069b6:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 80069b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069be:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 80069c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069c2:	3301      	adds	r3, #1
 80069c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80069c6:	4b42      	ldr	r3, [pc, #264]	@ (8006ad0 <_txe_thread_create+0x1d4>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d3ce      	bcc.n	800696e <_txe_thread_create+0x72>
 80069d0:	e000      	b.n	80069d4 <_txe_thread_create+0xd8>
                break;
 80069d2:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80069d4:	f3ef 8310 	mrs	r3, PRIMASK
 80069d8:	61fb      	str	r3, [r7, #28]
    return(posture);
 80069da:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 80069dc:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 80069de:	b672      	cpsid	i
    return(int_posture);
 80069e0:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 80069e2:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 80069e4:	4b38      	ldr	r3, [pc, #224]	@ (8006ac8 <_txe_thread_create+0x1cc>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	3b01      	subs	r3, #1
 80069ea:	4a37      	ldr	r2, [pc, #220]	@ (8006ac8 <_txe_thread_create+0x1cc>)
 80069ec:	6013      	str	r3, [r2, #0]
 80069ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069f0:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80069f2:	6a3b      	ldr	r3, [r7, #32]
 80069f4:	f383 8810 	msr	PRIMASK, r3
}
 80069f8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80069fa:	f7fe fab9 	bl	8004f70 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 80069fe:	68fa      	ldr	r2, [r7, #12]
 8006a00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d102      	bne.n	8006a0c <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8006a06:	230e      	movs	r3, #14
 8006a08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a0a:	e042      	b.n	8006a92 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 8006a0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d102      	bne.n	8006a18 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8006a12:	2303      	movs	r3, #3
 8006a14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a16:	e03c      	b.n	8006a92 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d102      	bne.n	8006a24 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8006a1e:	2303      	movs	r3, #3
 8006a20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a22:	e036      	b.n	8006a92 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8006a24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a26:	2bc7      	cmp	r3, #199	@ 0xc7
 8006a28:	d802      	bhi.n	8006a30 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 8006a2a:	2305      	movs	r3, #5
 8006a2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a2e:	e030      	b.n	8006a92 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 8006a30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a32:	2b1f      	cmp	r3, #31
 8006a34:	d902      	bls.n	8006a3c <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8006a36:	230f      	movs	r3, #15
 8006a38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a3a:	e02a      	b.n	8006a92 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8006a3c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006a3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d902      	bls.n	8006a4a <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8006a44:	2318      	movs	r3, #24
 8006a46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a48:	e023      	b.n	8006a92 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8006a4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d902      	bls.n	8006a56 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 8006a50:	2310      	movs	r3, #16
 8006a52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a54:	e01d      	b.n	8006a92 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8006a56:	4b1f      	ldr	r3, [pc, #124]	@ (8006ad4 <_txe_thread_create+0x1d8>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8006a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a5e:	4a1e      	ldr	r2, [pc, #120]	@ (8006ad8 <_txe_thread_create+0x1dc>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d101      	bne.n	8006a68 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8006a64:	2313      	movs	r3, #19
 8006a66:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006a68:	f3ef 8305 	mrs	r3, IPSR
 8006a6c:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8006a6e:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8006a70:	4b1a      	ldr	r3, [pc, #104]	@ (8006adc <_txe_thread_create+0x1e0>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00b      	beq.n	8006a92 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006a7a:	f3ef 8305 	mrs	r3, IPSR
 8006a7e:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8006a80:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8006a82:	4b16      	ldr	r3, [pc, #88]	@ (8006adc <_txe_thread_create+0x1e0>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8006a8c:	d201      	bcs.n	8006a92 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8006a8e:	2313      	movs	r3, #19
 8006a90:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8006a92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d112      	bne.n	8006abe <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8006a98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a9a:	9305      	str	r3, [sp, #20]
 8006a9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006a9e:	9304      	str	r3, [sp, #16]
 8006aa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006aa2:	9303      	str	r3, [sp, #12]
 8006aa4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006aa6:	9302      	str	r3, [sp, #8]
 8006aa8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006aaa:	9301      	str	r3, [sp, #4]
 8006aac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006aae:	9300      	str	r3, [sp, #0]
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	68b9      	ldr	r1, [r7, #8]
 8006ab6:	68f8      	ldr	r0, [r7, #12]
 8006ab8:	f7fd ff4c 	bl	8004954 <_tx_thread_create>
 8006abc:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 8006abe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	3750      	adds	r7, #80	@ 0x50
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd80      	pop	{r7, pc}
 8006ac8:	24010ec0 	.word	0x24010ec0
 8006acc:	24010e30 	.word	0x24010e30
 8006ad0:	24010e34 	.word	0x24010e34
 8006ad4:	24010e28 	.word	0x24010e28
 8006ad8:	24010f70 	.word	0x24010f70
 8006adc:	2400002c 	.word	0x2400002c

08006ae0 <std>:
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	b510      	push	{r4, lr}
 8006ae4:	4604      	mov	r4, r0
 8006ae6:	e9c0 3300 	strd	r3, r3, [r0]
 8006aea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006aee:	6083      	str	r3, [r0, #8]
 8006af0:	8181      	strh	r1, [r0, #12]
 8006af2:	6643      	str	r3, [r0, #100]	@ 0x64
 8006af4:	81c2      	strh	r2, [r0, #14]
 8006af6:	6183      	str	r3, [r0, #24]
 8006af8:	4619      	mov	r1, r3
 8006afa:	2208      	movs	r2, #8
 8006afc:	305c      	adds	r0, #92	@ 0x5c
 8006afe:	f000 f906 	bl	8006d0e <memset>
 8006b02:	4b0d      	ldr	r3, [pc, #52]	@ (8006b38 <std+0x58>)
 8006b04:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b06:	4b0d      	ldr	r3, [pc, #52]	@ (8006b3c <std+0x5c>)
 8006b08:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b40 <std+0x60>)
 8006b0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b44 <std+0x64>)
 8006b10:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b12:	4b0d      	ldr	r3, [pc, #52]	@ (8006b48 <std+0x68>)
 8006b14:	6224      	str	r4, [r4, #32]
 8006b16:	429c      	cmp	r4, r3
 8006b18:	d006      	beq.n	8006b28 <std+0x48>
 8006b1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b1e:	4294      	cmp	r4, r2
 8006b20:	d002      	beq.n	8006b28 <std+0x48>
 8006b22:	33d0      	adds	r3, #208	@ 0xd0
 8006b24:	429c      	cmp	r4, r3
 8006b26:	d105      	bne.n	8006b34 <std+0x54>
 8006b28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b30:	f000 b966 	b.w	8006e00 <__retarget_lock_init_recursive>
 8006b34:	bd10      	pop	{r4, pc}
 8006b36:	bf00      	nop
 8006b38:	08006c89 	.word	0x08006c89
 8006b3c:	08006cab 	.word	0x08006cab
 8006b40:	08006ce3 	.word	0x08006ce3
 8006b44:	08006d07 	.word	0x08006d07
 8006b48:	2401145c 	.word	0x2401145c

08006b4c <stdio_exit_handler>:
 8006b4c:	4a02      	ldr	r2, [pc, #8]	@ (8006b58 <stdio_exit_handler+0xc>)
 8006b4e:	4903      	ldr	r1, [pc, #12]	@ (8006b5c <stdio_exit_handler+0x10>)
 8006b50:	4803      	ldr	r0, [pc, #12]	@ (8006b60 <stdio_exit_handler+0x14>)
 8006b52:	f000 b869 	b.w	8006c28 <_fwalk_sglue>
 8006b56:	bf00      	nop
 8006b58:	24000030 	.word	0x24000030
 8006b5c:	0800769d 	.word	0x0800769d
 8006b60:	24000040 	.word	0x24000040

08006b64 <cleanup_stdio>:
 8006b64:	6841      	ldr	r1, [r0, #4]
 8006b66:	4b0c      	ldr	r3, [pc, #48]	@ (8006b98 <cleanup_stdio+0x34>)
 8006b68:	4299      	cmp	r1, r3
 8006b6a:	b510      	push	{r4, lr}
 8006b6c:	4604      	mov	r4, r0
 8006b6e:	d001      	beq.n	8006b74 <cleanup_stdio+0x10>
 8006b70:	f000 fd94 	bl	800769c <_fflush_r>
 8006b74:	68a1      	ldr	r1, [r4, #8]
 8006b76:	4b09      	ldr	r3, [pc, #36]	@ (8006b9c <cleanup_stdio+0x38>)
 8006b78:	4299      	cmp	r1, r3
 8006b7a:	d002      	beq.n	8006b82 <cleanup_stdio+0x1e>
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	f000 fd8d 	bl	800769c <_fflush_r>
 8006b82:	68e1      	ldr	r1, [r4, #12]
 8006b84:	4b06      	ldr	r3, [pc, #24]	@ (8006ba0 <cleanup_stdio+0x3c>)
 8006b86:	4299      	cmp	r1, r3
 8006b88:	d004      	beq.n	8006b94 <cleanup_stdio+0x30>
 8006b8a:	4620      	mov	r0, r4
 8006b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b90:	f000 bd84 	b.w	800769c <_fflush_r>
 8006b94:	bd10      	pop	{r4, pc}
 8006b96:	bf00      	nop
 8006b98:	2401145c 	.word	0x2401145c
 8006b9c:	240114c4 	.word	0x240114c4
 8006ba0:	2401152c 	.word	0x2401152c

08006ba4 <global_stdio_init.part.0>:
 8006ba4:	b510      	push	{r4, lr}
 8006ba6:	4b0b      	ldr	r3, [pc, #44]	@ (8006bd4 <global_stdio_init.part.0+0x30>)
 8006ba8:	4c0b      	ldr	r4, [pc, #44]	@ (8006bd8 <global_stdio_init.part.0+0x34>)
 8006baa:	4a0c      	ldr	r2, [pc, #48]	@ (8006bdc <global_stdio_init.part.0+0x38>)
 8006bac:	601a      	str	r2, [r3, #0]
 8006bae:	4620      	mov	r0, r4
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	2104      	movs	r1, #4
 8006bb4:	f7ff ff94 	bl	8006ae0 <std>
 8006bb8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	2109      	movs	r1, #9
 8006bc0:	f7ff ff8e 	bl	8006ae0 <std>
 8006bc4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006bc8:	2202      	movs	r2, #2
 8006bca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bce:	2112      	movs	r1, #18
 8006bd0:	f7ff bf86 	b.w	8006ae0 <std>
 8006bd4:	24011594 	.word	0x24011594
 8006bd8:	2401145c 	.word	0x2401145c
 8006bdc:	08006b4d 	.word	0x08006b4d

08006be0 <__sfp_lock_acquire>:
 8006be0:	4801      	ldr	r0, [pc, #4]	@ (8006be8 <__sfp_lock_acquire+0x8>)
 8006be2:	f000 b90e 	b.w	8006e02 <__retarget_lock_acquire_recursive>
 8006be6:	bf00      	nop
 8006be8:	2401159d 	.word	0x2401159d

08006bec <__sfp_lock_release>:
 8006bec:	4801      	ldr	r0, [pc, #4]	@ (8006bf4 <__sfp_lock_release+0x8>)
 8006bee:	f000 b909 	b.w	8006e04 <__retarget_lock_release_recursive>
 8006bf2:	bf00      	nop
 8006bf4:	2401159d 	.word	0x2401159d

08006bf8 <__sinit>:
 8006bf8:	b510      	push	{r4, lr}
 8006bfa:	4604      	mov	r4, r0
 8006bfc:	f7ff fff0 	bl	8006be0 <__sfp_lock_acquire>
 8006c00:	6a23      	ldr	r3, [r4, #32]
 8006c02:	b11b      	cbz	r3, 8006c0c <__sinit+0x14>
 8006c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c08:	f7ff bff0 	b.w	8006bec <__sfp_lock_release>
 8006c0c:	4b04      	ldr	r3, [pc, #16]	@ (8006c20 <__sinit+0x28>)
 8006c0e:	6223      	str	r3, [r4, #32]
 8006c10:	4b04      	ldr	r3, [pc, #16]	@ (8006c24 <__sinit+0x2c>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d1f5      	bne.n	8006c04 <__sinit+0xc>
 8006c18:	f7ff ffc4 	bl	8006ba4 <global_stdio_init.part.0>
 8006c1c:	e7f2      	b.n	8006c04 <__sinit+0xc>
 8006c1e:	bf00      	nop
 8006c20:	08006b65 	.word	0x08006b65
 8006c24:	24011594 	.word	0x24011594

08006c28 <_fwalk_sglue>:
 8006c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c2c:	4607      	mov	r7, r0
 8006c2e:	4688      	mov	r8, r1
 8006c30:	4614      	mov	r4, r2
 8006c32:	2600      	movs	r6, #0
 8006c34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c38:	f1b9 0901 	subs.w	r9, r9, #1
 8006c3c:	d505      	bpl.n	8006c4a <_fwalk_sglue+0x22>
 8006c3e:	6824      	ldr	r4, [r4, #0]
 8006c40:	2c00      	cmp	r4, #0
 8006c42:	d1f7      	bne.n	8006c34 <_fwalk_sglue+0xc>
 8006c44:	4630      	mov	r0, r6
 8006c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c4a:	89ab      	ldrh	r3, [r5, #12]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d907      	bls.n	8006c60 <_fwalk_sglue+0x38>
 8006c50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c54:	3301      	adds	r3, #1
 8006c56:	d003      	beq.n	8006c60 <_fwalk_sglue+0x38>
 8006c58:	4629      	mov	r1, r5
 8006c5a:	4638      	mov	r0, r7
 8006c5c:	47c0      	blx	r8
 8006c5e:	4306      	orrs	r6, r0
 8006c60:	3568      	adds	r5, #104	@ 0x68
 8006c62:	e7e9      	b.n	8006c38 <_fwalk_sglue+0x10>

08006c64 <iprintf>:
 8006c64:	b40f      	push	{r0, r1, r2, r3}
 8006c66:	b507      	push	{r0, r1, r2, lr}
 8006c68:	4906      	ldr	r1, [pc, #24]	@ (8006c84 <iprintf+0x20>)
 8006c6a:	ab04      	add	r3, sp, #16
 8006c6c:	6808      	ldr	r0, [r1, #0]
 8006c6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c72:	6881      	ldr	r1, [r0, #8]
 8006c74:	9301      	str	r3, [sp, #4]
 8006c76:	f000 f9e9 	bl	800704c <_vfiprintf_r>
 8006c7a:	b003      	add	sp, #12
 8006c7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c80:	b004      	add	sp, #16
 8006c82:	4770      	bx	lr
 8006c84:	2400003c 	.word	0x2400003c

08006c88 <__sread>:
 8006c88:	b510      	push	{r4, lr}
 8006c8a:	460c      	mov	r4, r1
 8006c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c90:	f000 f868 	bl	8006d64 <_read_r>
 8006c94:	2800      	cmp	r0, #0
 8006c96:	bfab      	itete	ge
 8006c98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006c9a:	89a3      	ldrhlt	r3, [r4, #12]
 8006c9c:	181b      	addge	r3, r3, r0
 8006c9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006ca2:	bfac      	ite	ge
 8006ca4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006ca6:	81a3      	strhlt	r3, [r4, #12]
 8006ca8:	bd10      	pop	{r4, pc}

08006caa <__swrite>:
 8006caa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cae:	461f      	mov	r7, r3
 8006cb0:	898b      	ldrh	r3, [r1, #12]
 8006cb2:	05db      	lsls	r3, r3, #23
 8006cb4:	4605      	mov	r5, r0
 8006cb6:	460c      	mov	r4, r1
 8006cb8:	4616      	mov	r6, r2
 8006cba:	d505      	bpl.n	8006cc8 <__swrite+0x1e>
 8006cbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cc0:	2302      	movs	r3, #2
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f000 f83c 	bl	8006d40 <_lseek_r>
 8006cc8:	89a3      	ldrh	r3, [r4, #12]
 8006cca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006cd2:	81a3      	strh	r3, [r4, #12]
 8006cd4:	4632      	mov	r2, r6
 8006cd6:	463b      	mov	r3, r7
 8006cd8:	4628      	mov	r0, r5
 8006cda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cde:	f000 b853 	b.w	8006d88 <_write_r>

08006ce2 <__sseek>:
 8006ce2:	b510      	push	{r4, lr}
 8006ce4:	460c      	mov	r4, r1
 8006ce6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cea:	f000 f829 	bl	8006d40 <_lseek_r>
 8006cee:	1c43      	adds	r3, r0, #1
 8006cf0:	89a3      	ldrh	r3, [r4, #12]
 8006cf2:	bf15      	itete	ne
 8006cf4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006cf6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006cfa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006cfe:	81a3      	strheq	r3, [r4, #12]
 8006d00:	bf18      	it	ne
 8006d02:	81a3      	strhne	r3, [r4, #12]
 8006d04:	bd10      	pop	{r4, pc}

08006d06 <__sclose>:
 8006d06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d0a:	f000 b809 	b.w	8006d20 <_close_r>

08006d0e <memset>:
 8006d0e:	4402      	add	r2, r0
 8006d10:	4603      	mov	r3, r0
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d100      	bne.n	8006d18 <memset+0xa>
 8006d16:	4770      	bx	lr
 8006d18:	f803 1b01 	strb.w	r1, [r3], #1
 8006d1c:	e7f9      	b.n	8006d12 <memset+0x4>
	...

08006d20 <_close_r>:
 8006d20:	b538      	push	{r3, r4, r5, lr}
 8006d22:	4d06      	ldr	r5, [pc, #24]	@ (8006d3c <_close_r+0x1c>)
 8006d24:	2300      	movs	r3, #0
 8006d26:	4604      	mov	r4, r0
 8006d28:	4608      	mov	r0, r1
 8006d2a:	602b      	str	r3, [r5, #0]
 8006d2c:	f7fa f8e4 	bl	8000ef8 <_close>
 8006d30:	1c43      	adds	r3, r0, #1
 8006d32:	d102      	bne.n	8006d3a <_close_r+0x1a>
 8006d34:	682b      	ldr	r3, [r5, #0]
 8006d36:	b103      	cbz	r3, 8006d3a <_close_r+0x1a>
 8006d38:	6023      	str	r3, [r4, #0]
 8006d3a:	bd38      	pop	{r3, r4, r5, pc}
 8006d3c:	24011598 	.word	0x24011598

08006d40 <_lseek_r>:
 8006d40:	b538      	push	{r3, r4, r5, lr}
 8006d42:	4d07      	ldr	r5, [pc, #28]	@ (8006d60 <_lseek_r+0x20>)
 8006d44:	4604      	mov	r4, r0
 8006d46:	4608      	mov	r0, r1
 8006d48:	4611      	mov	r1, r2
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	602a      	str	r2, [r5, #0]
 8006d4e:	461a      	mov	r2, r3
 8006d50:	f7fa f8f9 	bl	8000f46 <_lseek>
 8006d54:	1c43      	adds	r3, r0, #1
 8006d56:	d102      	bne.n	8006d5e <_lseek_r+0x1e>
 8006d58:	682b      	ldr	r3, [r5, #0]
 8006d5a:	b103      	cbz	r3, 8006d5e <_lseek_r+0x1e>
 8006d5c:	6023      	str	r3, [r4, #0]
 8006d5e:	bd38      	pop	{r3, r4, r5, pc}
 8006d60:	24011598 	.word	0x24011598

08006d64 <_read_r>:
 8006d64:	b538      	push	{r3, r4, r5, lr}
 8006d66:	4d07      	ldr	r5, [pc, #28]	@ (8006d84 <_read_r+0x20>)
 8006d68:	4604      	mov	r4, r0
 8006d6a:	4608      	mov	r0, r1
 8006d6c:	4611      	mov	r1, r2
 8006d6e:	2200      	movs	r2, #0
 8006d70:	602a      	str	r2, [r5, #0]
 8006d72:	461a      	mov	r2, r3
 8006d74:	f7fa f887 	bl	8000e86 <_read>
 8006d78:	1c43      	adds	r3, r0, #1
 8006d7a:	d102      	bne.n	8006d82 <_read_r+0x1e>
 8006d7c:	682b      	ldr	r3, [r5, #0]
 8006d7e:	b103      	cbz	r3, 8006d82 <_read_r+0x1e>
 8006d80:	6023      	str	r3, [r4, #0]
 8006d82:	bd38      	pop	{r3, r4, r5, pc}
 8006d84:	24011598 	.word	0x24011598

08006d88 <_write_r>:
 8006d88:	b538      	push	{r3, r4, r5, lr}
 8006d8a:	4d07      	ldr	r5, [pc, #28]	@ (8006da8 <_write_r+0x20>)
 8006d8c:	4604      	mov	r4, r0
 8006d8e:	4608      	mov	r0, r1
 8006d90:	4611      	mov	r1, r2
 8006d92:	2200      	movs	r2, #0
 8006d94:	602a      	str	r2, [r5, #0]
 8006d96:	461a      	mov	r2, r3
 8006d98:	f7fa f892 	bl	8000ec0 <_write>
 8006d9c:	1c43      	adds	r3, r0, #1
 8006d9e:	d102      	bne.n	8006da6 <_write_r+0x1e>
 8006da0:	682b      	ldr	r3, [r5, #0]
 8006da2:	b103      	cbz	r3, 8006da6 <_write_r+0x1e>
 8006da4:	6023      	str	r3, [r4, #0]
 8006da6:	bd38      	pop	{r3, r4, r5, pc}
 8006da8:	24011598 	.word	0x24011598

08006dac <__errno>:
 8006dac:	4b01      	ldr	r3, [pc, #4]	@ (8006db4 <__errno+0x8>)
 8006dae:	6818      	ldr	r0, [r3, #0]
 8006db0:	4770      	bx	lr
 8006db2:	bf00      	nop
 8006db4:	2400003c 	.word	0x2400003c

08006db8 <__libc_init_array>:
 8006db8:	b570      	push	{r4, r5, r6, lr}
 8006dba:	4d0d      	ldr	r5, [pc, #52]	@ (8006df0 <__libc_init_array+0x38>)
 8006dbc:	4c0d      	ldr	r4, [pc, #52]	@ (8006df4 <__libc_init_array+0x3c>)
 8006dbe:	1b64      	subs	r4, r4, r5
 8006dc0:	10a4      	asrs	r4, r4, #2
 8006dc2:	2600      	movs	r6, #0
 8006dc4:	42a6      	cmp	r6, r4
 8006dc6:	d109      	bne.n	8006ddc <__libc_init_array+0x24>
 8006dc8:	4d0b      	ldr	r5, [pc, #44]	@ (8006df8 <__libc_init_array+0x40>)
 8006dca:	4c0c      	ldr	r4, [pc, #48]	@ (8006dfc <__libc_init_array+0x44>)
 8006dcc:	f000 fdb6 	bl	800793c <_init>
 8006dd0:	1b64      	subs	r4, r4, r5
 8006dd2:	10a4      	asrs	r4, r4, #2
 8006dd4:	2600      	movs	r6, #0
 8006dd6:	42a6      	cmp	r6, r4
 8006dd8:	d105      	bne.n	8006de6 <__libc_init_array+0x2e>
 8006dda:	bd70      	pop	{r4, r5, r6, pc}
 8006ddc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006de0:	4798      	blx	r3
 8006de2:	3601      	adds	r6, #1
 8006de4:	e7ee      	b.n	8006dc4 <__libc_init_array+0xc>
 8006de6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dea:	4798      	blx	r3
 8006dec:	3601      	adds	r6, #1
 8006dee:	e7f2      	b.n	8006dd6 <__libc_init_array+0x1e>
 8006df0:	08007a98 	.word	0x08007a98
 8006df4:	08007a98 	.word	0x08007a98
 8006df8:	08007a98 	.word	0x08007a98
 8006dfc:	08007a9c 	.word	0x08007a9c

08006e00 <__retarget_lock_init_recursive>:
 8006e00:	4770      	bx	lr

08006e02 <__retarget_lock_acquire_recursive>:
 8006e02:	4770      	bx	lr

08006e04 <__retarget_lock_release_recursive>:
 8006e04:	4770      	bx	lr
	...

08006e08 <_free_r>:
 8006e08:	b538      	push	{r3, r4, r5, lr}
 8006e0a:	4605      	mov	r5, r0
 8006e0c:	2900      	cmp	r1, #0
 8006e0e:	d041      	beq.n	8006e94 <_free_r+0x8c>
 8006e10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e14:	1f0c      	subs	r4, r1, #4
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	bfb8      	it	lt
 8006e1a:	18e4      	addlt	r4, r4, r3
 8006e1c:	f000 f8e0 	bl	8006fe0 <__malloc_lock>
 8006e20:	4a1d      	ldr	r2, [pc, #116]	@ (8006e98 <_free_r+0x90>)
 8006e22:	6813      	ldr	r3, [r2, #0]
 8006e24:	b933      	cbnz	r3, 8006e34 <_free_r+0x2c>
 8006e26:	6063      	str	r3, [r4, #4]
 8006e28:	6014      	str	r4, [r2, #0]
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e30:	f000 b8dc 	b.w	8006fec <__malloc_unlock>
 8006e34:	42a3      	cmp	r3, r4
 8006e36:	d908      	bls.n	8006e4a <_free_r+0x42>
 8006e38:	6820      	ldr	r0, [r4, #0]
 8006e3a:	1821      	adds	r1, r4, r0
 8006e3c:	428b      	cmp	r3, r1
 8006e3e:	bf01      	itttt	eq
 8006e40:	6819      	ldreq	r1, [r3, #0]
 8006e42:	685b      	ldreq	r3, [r3, #4]
 8006e44:	1809      	addeq	r1, r1, r0
 8006e46:	6021      	streq	r1, [r4, #0]
 8006e48:	e7ed      	b.n	8006e26 <_free_r+0x1e>
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	b10b      	cbz	r3, 8006e54 <_free_r+0x4c>
 8006e50:	42a3      	cmp	r3, r4
 8006e52:	d9fa      	bls.n	8006e4a <_free_r+0x42>
 8006e54:	6811      	ldr	r1, [r2, #0]
 8006e56:	1850      	adds	r0, r2, r1
 8006e58:	42a0      	cmp	r0, r4
 8006e5a:	d10b      	bne.n	8006e74 <_free_r+0x6c>
 8006e5c:	6820      	ldr	r0, [r4, #0]
 8006e5e:	4401      	add	r1, r0
 8006e60:	1850      	adds	r0, r2, r1
 8006e62:	4283      	cmp	r3, r0
 8006e64:	6011      	str	r1, [r2, #0]
 8006e66:	d1e0      	bne.n	8006e2a <_free_r+0x22>
 8006e68:	6818      	ldr	r0, [r3, #0]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	6053      	str	r3, [r2, #4]
 8006e6e:	4408      	add	r0, r1
 8006e70:	6010      	str	r0, [r2, #0]
 8006e72:	e7da      	b.n	8006e2a <_free_r+0x22>
 8006e74:	d902      	bls.n	8006e7c <_free_r+0x74>
 8006e76:	230c      	movs	r3, #12
 8006e78:	602b      	str	r3, [r5, #0]
 8006e7a:	e7d6      	b.n	8006e2a <_free_r+0x22>
 8006e7c:	6820      	ldr	r0, [r4, #0]
 8006e7e:	1821      	adds	r1, r4, r0
 8006e80:	428b      	cmp	r3, r1
 8006e82:	bf04      	itt	eq
 8006e84:	6819      	ldreq	r1, [r3, #0]
 8006e86:	685b      	ldreq	r3, [r3, #4]
 8006e88:	6063      	str	r3, [r4, #4]
 8006e8a:	bf04      	itt	eq
 8006e8c:	1809      	addeq	r1, r1, r0
 8006e8e:	6021      	streq	r1, [r4, #0]
 8006e90:	6054      	str	r4, [r2, #4]
 8006e92:	e7ca      	b.n	8006e2a <_free_r+0x22>
 8006e94:	bd38      	pop	{r3, r4, r5, pc}
 8006e96:	bf00      	nop
 8006e98:	240115a4 	.word	0x240115a4

08006e9c <sbrk_aligned>:
 8006e9c:	b570      	push	{r4, r5, r6, lr}
 8006e9e:	4e0f      	ldr	r6, [pc, #60]	@ (8006edc <sbrk_aligned+0x40>)
 8006ea0:	460c      	mov	r4, r1
 8006ea2:	6831      	ldr	r1, [r6, #0]
 8006ea4:	4605      	mov	r5, r0
 8006ea6:	b911      	cbnz	r1, 8006eae <sbrk_aligned+0x12>
 8006ea8:	f000 fcb4 	bl	8007814 <_sbrk_r>
 8006eac:	6030      	str	r0, [r6, #0]
 8006eae:	4621      	mov	r1, r4
 8006eb0:	4628      	mov	r0, r5
 8006eb2:	f000 fcaf 	bl	8007814 <_sbrk_r>
 8006eb6:	1c43      	adds	r3, r0, #1
 8006eb8:	d103      	bne.n	8006ec2 <sbrk_aligned+0x26>
 8006eba:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006ebe:	4620      	mov	r0, r4
 8006ec0:	bd70      	pop	{r4, r5, r6, pc}
 8006ec2:	1cc4      	adds	r4, r0, #3
 8006ec4:	f024 0403 	bic.w	r4, r4, #3
 8006ec8:	42a0      	cmp	r0, r4
 8006eca:	d0f8      	beq.n	8006ebe <sbrk_aligned+0x22>
 8006ecc:	1a21      	subs	r1, r4, r0
 8006ece:	4628      	mov	r0, r5
 8006ed0:	f000 fca0 	bl	8007814 <_sbrk_r>
 8006ed4:	3001      	adds	r0, #1
 8006ed6:	d1f2      	bne.n	8006ebe <sbrk_aligned+0x22>
 8006ed8:	e7ef      	b.n	8006eba <sbrk_aligned+0x1e>
 8006eda:	bf00      	nop
 8006edc:	240115a0 	.word	0x240115a0

08006ee0 <_malloc_r>:
 8006ee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ee4:	1ccd      	adds	r5, r1, #3
 8006ee6:	f025 0503 	bic.w	r5, r5, #3
 8006eea:	3508      	adds	r5, #8
 8006eec:	2d0c      	cmp	r5, #12
 8006eee:	bf38      	it	cc
 8006ef0:	250c      	movcc	r5, #12
 8006ef2:	2d00      	cmp	r5, #0
 8006ef4:	4606      	mov	r6, r0
 8006ef6:	db01      	blt.n	8006efc <_malloc_r+0x1c>
 8006ef8:	42a9      	cmp	r1, r5
 8006efa:	d904      	bls.n	8006f06 <_malloc_r+0x26>
 8006efc:	230c      	movs	r3, #12
 8006efe:	6033      	str	r3, [r6, #0]
 8006f00:	2000      	movs	r0, #0
 8006f02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006fdc <_malloc_r+0xfc>
 8006f0a:	f000 f869 	bl	8006fe0 <__malloc_lock>
 8006f0e:	f8d8 3000 	ldr.w	r3, [r8]
 8006f12:	461c      	mov	r4, r3
 8006f14:	bb44      	cbnz	r4, 8006f68 <_malloc_r+0x88>
 8006f16:	4629      	mov	r1, r5
 8006f18:	4630      	mov	r0, r6
 8006f1a:	f7ff ffbf 	bl	8006e9c <sbrk_aligned>
 8006f1e:	1c43      	adds	r3, r0, #1
 8006f20:	4604      	mov	r4, r0
 8006f22:	d158      	bne.n	8006fd6 <_malloc_r+0xf6>
 8006f24:	f8d8 4000 	ldr.w	r4, [r8]
 8006f28:	4627      	mov	r7, r4
 8006f2a:	2f00      	cmp	r7, #0
 8006f2c:	d143      	bne.n	8006fb6 <_malloc_r+0xd6>
 8006f2e:	2c00      	cmp	r4, #0
 8006f30:	d04b      	beq.n	8006fca <_malloc_r+0xea>
 8006f32:	6823      	ldr	r3, [r4, #0]
 8006f34:	4639      	mov	r1, r7
 8006f36:	4630      	mov	r0, r6
 8006f38:	eb04 0903 	add.w	r9, r4, r3
 8006f3c:	f000 fc6a 	bl	8007814 <_sbrk_r>
 8006f40:	4581      	cmp	r9, r0
 8006f42:	d142      	bne.n	8006fca <_malloc_r+0xea>
 8006f44:	6821      	ldr	r1, [r4, #0]
 8006f46:	1a6d      	subs	r5, r5, r1
 8006f48:	4629      	mov	r1, r5
 8006f4a:	4630      	mov	r0, r6
 8006f4c:	f7ff ffa6 	bl	8006e9c <sbrk_aligned>
 8006f50:	3001      	adds	r0, #1
 8006f52:	d03a      	beq.n	8006fca <_malloc_r+0xea>
 8006f54:	6823      	ldr	r3, [r4, #0]
 8006f56:	442b      	add	r3, r5
 8006f58:	6023      	str	r3, [r4, #0]
 8006f5a:	f8d8 3000 	ldr.w	r3, [r8]
 8006f5e:	685a      	ldr	r2, [r3, #4]
 8006f60:	bb62      	cbnz	r2, 8006fbc <_malloc_r+0xdc>
 8006f62:	f8c8 7000 	str.w	r7, [r8]
 8006f66:	e00f      	b.n	8006f88 <_malloc_r+0xa8>
 8006f68:	6822      	ldr	r2, [r4, #0]
 8006f6a:	1b52      	subs	r2, r2, r5
 8006f6c:	d420      	bmi.n	8006fb0 <_malloc_r+0xd0>
 8006f6e:	2a0b      	cmp	r2, #11
 8006f70:	d917      	bls.n	8006fa2 <_malloc_r+0xc2>
 8006f72:	1961      	adds	r1, r4, r5
 8006f74:	42a3      	cmp	r3, r4
 8006f76:	6025      	str	r5, [r4, #0]
 8006f78:	bf18      	it	ne
 8006f7a:	6059      	strne	r1, [r3, #4]
 8006f7c:	6863      	ldr	r3, [r4, #4]
 8006f7e:	bf08      	it	eq
 8006f80:	f8c8 1000 	streq.w	r1, [r8]
 8006f84:	5162      	str	r2, [r4, r5]
 8006f86:	604b      	str	r3, [r1, #4]
 8006f88:	4630      	mov	r0, r6
 8006f8a:	f000 f82f 	bl	8006fec <__malloc_unlock>
 8006f8e:	f104 000b 	add.w	r0, r4, #11
 8006f92:	1d23      	adds	r3, r4, #4
 8006f94:	f020 0007 	bic.w	r0, r0, #7
 8006f98:	1ac2      	subs	r2, r0, r3
 8006f9a:	bf1c      	itt	ne
 8006f9c:	1a1b      	subne	r3, r3, r0
 8006f9e:	50a3      	strne	r3, [r4, r2]
 8006fa0:	e7af      	b.n	8006f02 <_malloc_r+0x22>
 8006fa2:	6862      	ldr	r2, [r4, #4]
 8006fa4:	42a3      	cmp	r3, r4
 8006fa6:	bf0c      	ite	eq
 8006fa8:	f8c8 2000 	streq.w	r2, [r8]
 8006fac:	605a      	strne	r2, [r3, #4]
 8006fae:	e7eb      	b.n	8006f88 <_malloc_r+0xa8>
 8006fb0:	4623      	mov	r3, r4
 8006fb2:	6864      	ldr	r4, [r4, #4]
 8006fb4:	e7ae      	b.n	8006f14 <_malloc_r+0x34>
 8006fb6:	463c      	mov	r4, r7
 8006fb8:	687f      	ldr	r7, [r7, #4]
 8006fba:	e7b6      	b.n	8006f2a <_malloc_r+0x4a>
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	42a3      	cmp	r3, r4
 8006fc2:	d1fb      	bne.n	8006fbc <_malloc_r+0xdc>
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	6053      	str	r3, [r2, #4]
 8006fc8:	e7de      	b.n	8006f88 <_malloc_r+0xa8>
 8006fca:	230c      	movs	r3, #12
 8006fcc:	6033      	str	r3, [r6, #0]
 8006fce:	4630      	mov	r0, r6
 8006fd0:	f000 f80c 	bl	8006fec <__malloc_unlock>
 8006fd4:	e794      	b.n	8006f00 <_malloc_r+0x20>
 8006fd6:	6005      	str	r5, [r0, #0]
 8006fd8:	e7d6      	b.n	8006f88 <_malloc_r+0xa8>
 8006fda:	bf00      	nop
 8006fdc:	240115a4 	.word	0x240115a4

08006fe0 <__malloc_lock>:
 8006fe0:	4801      	ldr	r0, [pc, #4]	@ (8006fe8 <__malloc_lock+0x8>)
 8006fe2:	f7ff bf0e 	b.w	8006e02 <__retarget_lock_acquire_recursive>
 8006fe6:	bf00      	nop
 8006fe8:	2401159c 	.word	0x2401159c

08006fec <__malloc_unlock>:
 8006fec:	4801      	ldr	r0, [pc, #4]	@ (8006ff4 <__malloc_unlock+0x8>)
 8006fee:	f7ff bf09 	b.w	8006e04 <__retarget_lock_release_recursive>
 8006ff2:	bf00      	nop
 8006ff4:	2401159c 	.word	0x2401159c

08006ff8 <__sfputc_r>:
 8006ff8:	6893      	ldr	r3, [r2, #8]
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	b410      	push	{r4}
 8007000:	6093      	str	r3, [r2, #8]
 8007002:	da08      	bge.n	8007016 <__sfputc_r+0x1e>
 8007004:	6994      	ldr	r4, [r2, #24]
 8007006:	42a3      	cmp	r3, r4
 8007008:	db01      	blt.n	800700e <__sfputc_r+0x16>
 800700a:	290a      	cmp	r1, #10
 800700c:	d103      	bne.n	8007016 <__sfputc_r+0x1e>
 800700e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007012:	f000 bb6b 	b.w	80076ec <__swbuf_r>
 8007016:	6813      	ldr	r3, [r2, #0]
 8007018:	1c58      	adds	r0, r3, #1
 800701a:	6010      	str	r0, [r2, #0]
 800701c:	7019      	strb	r1, [r3, #0]
 800701e:	4608      	mov	r0, r1
 8007020:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007024:	4770      	bx	lr

08007026 <__sfputs_r>:
 8007026:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007028:	4606      	mov	r6, r0
 800702a:	460f      	mov	r7, r1
 800702c:	4614      	mov	r4, r2
 800702e:	18d5      	adds	r5, r2, r3
 8007030:	42ac      	cmp	r4, r5
 8007032:	d101      	bne.n	8007038 <__sfputs_r+0x12>
 8007034:	2000      	movs	r0, #0
 8007036:	e007      	b.n	8007048 <__sfputs_r+0x22>
 8007038:	f814 1b01 	ldrb.w	r1, [r4], #1
 800703c:	463a      	mov	r2, r7
 800703e:	4630      	mov	r0, r6
 8007040:	f7ff ffda 	bl	8006ff8 <__sfputc_r>
 8007044:	1c43      	adds	r3, r0, #1
 8007046:	d1f3      	bne.n	8007030 <__sfputs_r+0xa>
 8007048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800704c <_vfiprintf_r>:
 800704c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007050:	460d      	mov	r5, r1
 8007052:	b09d      	sub	sp, #116	@ 0x74
 8007054:	4614      	mov	r4, r2
 8007056:	4698      	mov	r8, r3
 8007058:	4606      	mov	r6, r0
 800705a:	b118      	cbz	r0, 8007064 <_vfiprintf_r+0x18>
 800705c:	6a03      	ldr	r3, [r0, #32]
 800705e:	b90b      	cbnz	r3, 8007064 <_vfiprintf_r+0x18>
 8007060:	f7ff fdca 	bl	8006bf8 <__sinit>
 8007064:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007066:	07d9      	lsls	r1, r3, #31
 8007068:	d405      	bmi.n	8007076 <_vfiprintf_r+0x2a>
 800706a:	89ab      	ldrh	r3, [r5, #12]
 800706c:	059a      	lsls	r2, r3, #22
 800706e:	d402      	bmi.n	8007076 <_vfiprintf_r+0x2a>
 8007070:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007072:	f7ff fec6 	bl	8006e02 <__retarget_lock_acquire_recursive>
 8007076:	89ab      	ldrh	r3, [r5, #12]
 8007078:	071b      	lsls	r3, r3, #28
 800707a:	d501      	bpl.n	8007080 <_vfiprintf_r+0x34>
 800707c:	692b      	ldr	r3, [r5, #16]
 800707e:	b99b      	cbnz	r3, 80070a8 <_vfiprintf_r+0x5c>
 8007080:	4629      	mov	r1, r5
 8007082:	4630      	mov	r0, r6
 8007084:	f000 fb70 	bl	8007768 <__swsetup_r>
 8007088:	b170      	cbz	r0, 80070a8 <_vfiprintf_r+0x5c>
 800708a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800708c:	07dc      	lsls	r4, r3, #31
 800708e:	d504      	bpl.n	800709a <_vfiprintf_r+0x4e>
 8007090:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007094:	b01d      	add	sp, #116	@ 0x74
 8007096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800709a:	89ab      	ldrh	r3, [r5, #12]
 800709c:	0598      	lsls	r0, r3, #22
 800709e:	d4f7      	bmi.n	8007090 <_vfiprintf_r+0x44>
 80070a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070a2:	f7ff feaf 	bl	8006e04 <__retarget_lock_release_recursive>
 80070a6:	e7f3      	b.n	8007090 <_vfiprintf_r+0x44>
 80070a8:	2300      	movs	r3, #0
 80070aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80070ac:	2320      	movs	r3, #32
 80070ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80070b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80070b6:	2330      	movs	r3, #48	@ 0x30
 80070b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007268 <_vfiprintf_r+0x21c>
 80070bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80070c0:	f04f 0901 	mov.w	r9, #1
 80070c4:	4623      	mov	r3, r4
 80070c6:	469a      	mov	sl, r3
 80070c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070cc:	b10a      	cbz	r2, 80070d2 <_vfiprintf_r+0x86>
 80070ce:	2a25      	cmp	r2, #37	@ 0x25
 80070d0:	d1f9      	bne.n	80070c6 <_vfiprintf_r+0x7a>
 80070d2:	ebba 0b04 	subs.w	fp, sl, r4
 80070d6:	d00b      	beq.n	80070f0 <_vfiprintf_r+0xa4>
 80070d8:	465b      	mov	r3, fp
 80070da:	4622      	mov	r2, r4
 80070dc:	4629      	mov	r1, r5
 80070de:	4630      	mov	r0, r6
 80070e0:	f7ff ffa1 	bl	8007026 <__sfputs_r>
 80070e4:	3001      	adds	r0, #1
 80070e6:	f000 80a7 	beq.w	8007238 <_vfiprintf_r+0x1ec>
 80070ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070ec:	445a      	add	r2, fp
 80070ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80070f0:	f89a 3000 	ldrb.w	r3, [sl]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	f000 809f 	beq.w	8007238 <_vfiprintf_r+0x1ec>
 80070fa:	2300      	movs	r3, #0
 80070fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007100:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007104:	f10a 0a01 	add.w	sl, sl, #1
 8007108:	9304      	str	r3, [sp, #16]
 800710a:	9307      	str	r3, [sp, #28]
 800710c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007110:	931a      	str	r3, [sp, #104]	@ 0x68
 8007112:	4654      	mov	r4, sl
 8007114:	2205      	movs	r2, #5
 8007116:	f814 1b01 	ldrb.w	r1, [r4], #1
 800711a:	4853      	ldr	r0, [pc, #332]	@ (8007268 <_vfiprintf_r+0x21c>)
 800711c:	f7f9 fa00 	bl	8000520 <memchr>
 8007120:	9a04      	ldr	r2, [sp, #16]
 8007122:	b9d8      	cbnz	r0, 800715c <_vfiprintf_r+0x110>
 8007124:	06d1      	lsls	r1, r2, #27
 8007126:	bf44      	itt	mi
 8007128:	2320      	movmi	r3, #32
 800712a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800712e:	0713      	lsls	r3, r2, #28
 8007130:	bf44      	itt	mi
 8007132:	232b      	movmi	r3, #43	@ 0x2b
 8007134:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007138:	f89a 3000 	ldrb.w	r3, [sl]
 800713c:	2b2a      	cmp	r3, #42	@ 0x2a
 800713e:	d015      	beq.n	800716c <_vfiprintf_r+0x120>
 8007140:	9a07      	ldr	r2, [sp, #28]
 8007142:	4654      	mov	r4, sl
 8007144:	2000      	movs	r0, #0
 8007146:	f04f 0c0a 	mov.w	ip, #10
 800714a:	4621      	mov	r1, r4
 800714c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007150:	3b30      	subs	r3, #48	@ 0x30
 8007152:	2b09      	cmp	r3, #9
 8007154:	d94b      	bls.n	80071ee <_vfiprintf_r+0x1a2>
 8007156:	b1b0      	cbz	r0, 8007186 <_vfiprintf_r+0x13a>
 8007158:	9207      	str	r2, [sp, #28]
 800715a:	e014      	b.n	8007186 <_vfiprintf_r+0x13a>
 800715c:	eba0 0308 	sub.w	r3, r0, r8
 8007160:	fa09 f303 	lsl.w	r3, r9, r3
 8007164:	4313      	orrs	r3, r2
 8007166:	9304      	str	r3, [sp, #16]
 8007168:	46a2      	mov	sl, r4
 800716a:	e7d2      	b.n	8007112 <_vfiprintf_r+0xc6>
 800716c:	9b03      	ldr	r3, [sp, #12]
 800716e:	1d19      	adds	r1, r3, #4
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	9103      	str	r1, [sp, #12]
 8007174:	2b00      	cmp	r3, #0
 8007176:	bfbb      	ittet	lt
 8007178:	425b      	neglt	r3, r3
 800717a:	f042 0202 	orrlt.w	r2, r2, #2
 800717e:	9307      	strge	r3, [sp, #28]
 8007180:	9307      	strlt	r3, [sp, #28]
 8007182:	bfb8      	it	lt
 8007184:	9204      	strlt	r2, [sp, #16]
 8007186:	7823      	ldrb	r3, [r4, #0]
 8007188:	2b2e      	cmp	r3, #46	@ 0x2e
 800718a:	d10a      	bne.n	80071a2 <_vfiprintf_r+0x156>
 800718c:	7863      	ldrb	r3, [r4, #1]
 800718e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007190:	d132      	bne.n	80071f8 <_vfiprintf_r+0x1ac>
 8007192:	9b03      	ldr	r3, [sp, #12]
 8007194:	1d1a      	adds	r2, r3, #4
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	9203      	str	r2, [sp, #12]
 800719a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800719e:	3402      	adds	r4, #2
 80071a0:	9305      	str	r3, [sp, #20]
 80071a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007278 <_vfiprintf_r+0x22c>
 80071a6:	7821      	ldrb	r1, [r4, #0]
 80071a8:	2203      	movs	r2, #3
 80071aa:	4650      	mov	r0, sl
 80071ac:	f7f9 f9b8 	bl	8000520 <memchr>
 80071b0:	b138      	cbz	r0, 80071c2 <_vfiprintf_r+0x176>
 80071b2:	9b04      	ldr	r3, [sp, #16]
 80071b4:	eba0 000a 	sub.w	r0, r0, sl
 80071b8:	2240      	movs	r2, #64	@ 0x40
 80071ba:	4082      	lsls	r2, r0
 80071bc:	4313      	orrs	r3, r2
 80071be:	3401      	adds	r4, #1
 80071c0:	9304      	str	r3, [sp, #16]
 80071c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071c6:	4829      	ldr	r0, [pc, #164]	@ (800726c <_vfiprintf_r+0x220>)
 80071c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80071cc:	2206      	movs	r2, #6
 80071ce:	f7f9 f9a7 	bl	8000520 <memchr>
 80071d2:	2800      	cmp	r0, #0
 80071d4:	d03f      	beq.n	8007256 <_vfiprintf_r+0x20a>
 80071d6:	4b26      	ldr	r3, [pc, #152]	@ (8007270 <_vfiprintf_r+0x224>)
 80071d8:	bb1b      	cbnz	r3, 8007222 <_vfiprintf_r+0x1d6>
 80071da:	9b03      	ldr	r3, [sp, #12]
 80071dc:	3307      	adds	r3, #7
 80071de:	f023 0307 	bic.w	r3, r3, #7
 80071e2:	3308      	adds	r3, #8
 80071e4:	9303      	str	r3, [sp, #12]
 80071e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071e8:	443b      	add	r3, r7
 80071ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80071ec:	e76a      	b.n	80070c4 <_vfiprintf_r+0x78>
 80071ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80071f2:	460c      	mov	r4, r1
 80071f4:	2001      	movs	r0, #1
 80071f6:	e7a8      	b.n	800714a <_vfiprintf_r+0xfe>
 80071f8:	2300      	movs	r3, #0
 80071fa:	3401      	adds	r4, #1
 80071fc:	9305      	str	r3, [sp, #20]
 80071fe:	4619      	mov	r1, r3
 8007200:	f04f 0c0a 	mov.w	ip, #10
 8007204:	4620      	mov	r0, r4
 8007206:	f810 2b01 	ldrb.w	r2, [r0], #1
 800720a:	3a30      	subs	r2, #48	@ 0x30
 800720c:	2a09      	cmp	r2, #9
 800720e:	d903      	bls.n	8007218 <_vfiprintf_r+0x1cc>
 8007210:	2b00      	cmp	r3, #0
 8007212:	d0c6      	beq.n	80071a2 <_vfiprintf_r+0x156>
 8007214:	9105      	str	r1, [sp, #20]
 8007216:	e7c4      	b.n	80071a2 <_vfiprintf_r+0x156>
 8007218:	fb0c 2101 	mla	r1, ip, r1, r2
 800721c:	4604      	mov	r4, r0
 800721e:	2301      	movs	r3, #1
 8007220:	e7f0      	b.n	8007204 <_vfiprintf_r+0x1b8>
 8007222:	ab03      	add	r3, sp, #12
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	462a      	mov	r2, r5
 8007228:	4b12      	ldr	r3, [pc, #72]	@ (8007274 <_vfiprintf_r+0x228>)
 800722a:	a904      	add	r1, sp, #16
 800722c:	4630      	mov	r0, r6
 800722e:	f3af 8000 	nop.w
 8007232:	4607      	mov	r7, r0
 8007234:	1c78      	adds	r0, r7, #1
 8007236:	d1d6      	bne.n	80071e6 <_vfiprintf_r+0x19a>
 8007238:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800723a:	07d9      	lsls	r1, r3, #31
 800723c:	d405      	bmi.n	800724a <_vfiprintf_r+0x1fe>
 800723e:	89ab      	ldrh	r3, [r5, #12]
 8007240:	059a      	lsls	r2, r3, #22
 8007242:	d402      	bmi.n	800724a <_vfiprintf_r+0x1fe>
 8007244:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007246:	f7ff fddd 	bl	8006e04 <__retarget_lock_release_recursive>
 800724a:	89ab      	ldrh	r3, [r5, #12]
 800724c:	065b      	lsls	r3, r3, #25
 800724e:	f53f af1f 	bmi.w	8007090 <_vfiprintf_r+0x44>
 8007252:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007254:	e71e      	b.n	8007094 <_vfiprintf_r+0x48>
 8007256:	ab03      	add	r3, sp, #12
 8007258:	9300      	str	r3, [sp, #0]
 800725a:	462a      	mov	r2, r5
 800725c:	4b05      	ldr	r3, [pc, #20]	@ (8007274 <_vfiprintf_r+0x228>)
 800725e:	a904      	add	r1, sp, #16
 8007260:	4630      	mov	r0, r6
 8007262:	f000 f879 	bl	8007358 <_printf_i>
 8007266:	e7e4      	b.n	8007232 <_vfiprintf_r+0x1e6>
 8007268:	08007a5c 	.word	0x08007a5c
 800726c:	08007a66 	.word	0x08007a66
 8007270:	00000000 	.word	0x00000000
 8007274:	08007027 	.word	0x08007027
 8007278:	08007a62 	.word	0x08007a62

0800727c <_printf_common>:
 800727c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007280:	4616      	mov	r6, r2
 8007282:	4698      	mov	r8, r3
 8007284:	688a      	ldr	r2, [r1, #8]
 8007286:	690b      	ldr	r3, [r1, #16]
 8007288:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800728c:	4293      	cmp	r3, r2
 800728e:	bfb8      	it	lt
 8007290:	4613      	movlt	r3, r2
 8007292:	6033      	str	r3, [r6, #0]
 8007294:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007298:	4607      	mov	r7, r0
 800729a:	460c      	mov	r4, r1
 800729c:	b10a      	cbz	r2, 80072a2 <_printf_common+0x26>
 800729e:	3301      	adds	r3, #1
 80072a0:	6033      	str	r3, [r6, #0]
 80072a2:	6823      	ldr	r3, [r4, #0]
 80072a4:	0699      	lsls	r1, r3, #26
 80072a6:	bf42      	ittt	mi
 80072a8:	6833      	ldrmi	r3, [r6, #0]
 80072aa:	3302      	addmi	r3, #2
 80072ac:	6033      	strmi	r3, [r6, #0]
 80072ae:	6825      	ldr	r5, [r4, #0]
 80072b0:	f015 0506 	ands.w	r5, r5, #6
 80072b4:	d106      	bne.n	80072c4 <_printf_common+0x48>
 80072b6:	f104 0a19 	add.w	sl, r4, #25
 80072ba:	68e3      	ldr	r3, [r4, #12]
 80072bc:	6832      	ldr	r2, [r6, #0]
 80072be:	1a9b      	subs	r3, r3, r2
 80072c0:	42ab      	cmp	r3, r5
 80072c2:	dc26      	bgt.n	8007312 <_printf_common+0x96>
 80072c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80072c8:	6822      	ldr	r2, [r4, #0]
 80072ca:	3b00      	subs	r3, #0
 80072cc:	bf18      	it	ne
 80072ce:	2301      	movne	r3, #1
 80072d0:	0692      	lsls	r2, r2, #26
 80072d2:	d42b      	bmi.n	800732c <_printf_common+0xb0>
 80072d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80072d8:	4641      	mov	r1, r8
 80072da:	4638      	mov	r0, r7
 80072dc:	47c8      	blx	r9
 80072de:	3001      	adds	r0, #1
 80072e0:	d01e      	beq.n	8007320 <_printf_common+0xa4>
 80072e2:	6823      	ldr	r3, [r4, #0]
 80072e4:	6922      	ldr	r2, [r4, #16]
 80072e6:	f003 0306 	and.w	r3, r3, #6
 80072ea:	2b04      	cmp	r3, #4
 80072ec:	bf02      	ittt	eq
 80072ee:	68e5      	ldreq	r5, [r4, #12]
 80072f0:	6833      	ldreq	r3, [r6, #0]
 80072f2:	1aed      	subeq	r5, r5, r3
 80072f4:	68a3      	ldr	r3, [r4, #8]
 80072f6:	bf0c      	ite	eq
 80072f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072fc:	2500      	movne	r5, #0
 80072fe:	4293      	cmp	r3, r2
 8007300:	bfc4      	itt	gt
 8007302:	1a9b      	subgt	r3, r3, r2
 8007304:	18ed      	addgt	r5, r5, r3
 8007306:	2600      	movs	r6, #0
 8007308:	341a      	adds	r4, #26
 800730a:	42b5      	cmp	r5, r6
 800730c:	d11a      	bne.n	8007344 <_printf_common+0xc8>
 800730e:	2000      	movs	r0, #0
 8007310:	e008      	b.n	8007324 <_printf_common+0xa8>
 8007312:	2301      	movs	r3, #1
 8007314:	4652      	mov	r2, sl
 8007316:	4641      	mov	r1, r8
 8007318:	4638      	mov	r0, r7
 800731a:	47c8      	blx	r9
 800731c:	3001      	adds	r0, #1
 800731e:	d103      	bne.n	8007328 <_printf_common+0xac>
 8007320:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007328:	3501      	adds	r5, #1
 800732a:	e7c6      	b.n	80072ba <_printf_common+0x3e>
 800732c:	18e1      	adds	r1, r4, r3
 800732e:	1c5a      	adds	r2, r3, #1
 8007330:	2030      	movs	r0, #48	@ 0x30
 8007332:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007336:	4422      	add	r2, r4
 8007338:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800733c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007340:	3302      	adds	r3, #2
 8007342:	e7c7      	b.n	80072d4 <_printf_common+0x58>
 8007344:	2301      	movs	r3, #1
 8007346:	4622      	mov	r2, r4
 8007348:	4641      	mov	r1, r8
 800734a:	4638      	mov	r0, r7
 800734c:	47c8      	blx	r9
 800734e:	3001      	adds	r0, #1
 8007350:	d0e6      	beq.n	8007320 <_printf_common+0xa4>
 8007352:	3601      	adds	r6, #1
 8007354:	e7d9      	b.n	800730a <_printf_common+0x8e>
	...

08007358 <_printf_i>:
 8007358:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800735c:	7e0f      	ldrb	r7, [r1, #24]
 800735e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007360:	2f78      	cmp	r7, #120	@ 0x78
 8007362:	4691      	mov	r9, r2
 8007364:	4680      	mov	r8, r0
 8007366:	460c      	mov	r4, r1
 8007368:	469a      	mov	sl, r3
 800736a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800736e:	d807      	bhi.n	8007380 <_printf_i+0x28>
 8007370:	2f62      	cmp	r7, #98	@ 0x62
 8007372:	d80a      	bhi.n	800738a <_printf_i+0x32>
 8007374:	2f00      	cmp	r7, #0
 8007376:	f000 80d1 	beq.w	800751c <_printf_i+0x1c4>
 800737a:	2f58      	cmp	r7, #88	@ 0x58
 800737c:	f000 80b8 	beq.w	80074f0 <_printf_i+0x198>
 8007380:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007384:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007388:	e03a      	b.n	8007400 <_printf_i+0xa8>
 800738a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800738e:	2b15      	cmp	r3, #21
 8007390:	d8f6      	bhi.n	8007380 <_printf_i+0x28>
 8007392:	a101      	add	r1, pc, #4	@ (adr r1, 8007398 <_printf_i+0x40>)
 8007394:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007398:	080073f1 	.word	0x080073f1
 800739c:	08007405 	.word	0x08007405
 80073a0:	08007381 	.word	0x08007381
 80073a4:	08007381 	.word	0x08007381
 80073a8:	08007381 	.word	0x08007381
 80073ac:	08007381 	.word	0x08007381
 80073b0:	08007405 	.word	0x08007405
 80073b4:	08007381 	.word	0x08007381
 80073b8:	08007381 	.word	0x08007381
 80073bc:	08007381 	.word	0x08007381
 80073c0:	08007381 	.word	0x08007381
 80073c4:	08007503 	.word	0x08007503
 80073c8:	0800742f 	.word	0x0800742f
 80073cc:	080074bd 	.word	0x080074bd
 80073d0:	08007381 	.word	0x08007381
 80073d4:	08007381 	.word	0x08007381
 80073d8:	08007525 	.word	0x08007525
 80073dc:	08007381 	.word	0x08007381
 80073e0:	0800742f 	.word	0x0800742f
 80073e4:	08007381 	.word	0x08007381
 80073e8:	08007381 	.word	0x08007381
 80073ec:	080074c5 	.word	0x080074c5
 80073f0:	6833      	ldr	r3, [r6, #0]
 80073f2:	1d1a      	adds	r2, r3, #4
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	6032      	str	r2, [r6, #0]
 80073f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007400:	2301      	movs	r3, #1
 8007402:	e09c      	b.n	800753e <_printf_i+0x1e6>
 8007404:	6833      	ldr	r3, [r6, #0]
 8007406:	6820      	ldr	r0, [r4, #0]
 8007408:	1d19      	adds	r1, r3, #4
 800740a:	6031      	str	r1, [r6, #0]
 800740c:	0606      	lsls	r6, r0, #24
 800740e:	d501      	bpl.n	8007414 <_printf_i+0xbc>
 8007410:	681d      	ldr	r5, [r3, #0]
 8007412:	e003      	b.n	800741c <_printf_i+0xc4>
 8007414:	0645      	lsls	r5, r0, #25
 8007416:	d5fb      	bpl.n	8007410 <_printf_i+0xb8>
 8007418:	f9b3 5000 	ldrsh.w	r5, [r3]
 800741c:	2d00      	cmp	r5, #0
 800741e:	da03      	bge.n	8007428 <_printf_i+0xd0>
 8007420:	232d      	movs	r3, #45	@ 0x2d
 8007422:	426d      	negs	r5, r5
 8007424:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007428:	4858      	ldr	r0, [pc, #352]	@ (800758c <_printf_i+0x234>)
 800742a:	230a      	movs	r3, #10
 800742c:	e011      	b.n	8007452 <_printf_i+0xfa>
 800742e:	6821      	ldr	r1, [r4, #0]
 8007430:	6833      	ldr	r3, [r6, #0]
 8007432:	0608      	lsls	r0, r1, #24
 8007434:	f853 5b04 	ldr.w	r5, [r3], #4
 8007438:	d402      	bmi.n	8007440 <_printf_i+0xe8>
 800743a:	0649      	lsls	r1, r1, #25
 800743c:	bf48      	it	mi
 800743e:	b2ad      	uxthmi	r5, r5
 8007440:	2f6f      	cmp	r7, #111	@ 0x6f
 8007442:	4852      	ldr	r0, [pc, #328]	@ (800758c <_printf_i+0x234>)
 8007444:	6033      	str	r3, [r6, #0]
 8007446:	bf14      	ite	ne
 8007448:	230a      	movne	r3, #10
 800744a:	2308      	moveq	r3, #8
 800744c:	2100      	movs	r1, #0
 800744e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007452:	6866      	ldr	r6, [r4, #4]
 8007454:	60a6      	str	r6, [r4, #8]
 8007456:	2e00      	cmp	r6, #0
 8007458:	db05      	blt.n	8007466 <_printf_i+0x10e>
 800745a:	6821      	ldr	r1, [r4, #0]
 800745c:	432e      	orrs	r6, r5
 800745e:	f021 0104 	bic.w	r1, r1, #4
 8007462:	6021      	str	r1, [r4, #0]
 8007464:	d04b      	beq.n	80074fe <_printf_i+0x1a6>
 8007466:	4616      	mov	r6, r2
 8007468:	fbb5 f1f3 	udiv	r1, r5, r3
 800746c:	fb03 5711 	mls	r7, r3, r1, r5
 8007470:	5dc7      	ldrb	r7, [r0, r7]
 8007472:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007476:	462f      	mov	r7, r5
 8007478:	42bb      	cmp	r3, r7
 800747a:	460d      	mov	r5, r1
 800747c:	d9f4      	bls.n	8007468 <_printf_i+0x110>
 800747e:	2b08      	cmp	r3, #8
 8007480:	d10b      	bne.n	800749a <_printf_i+0x142>
 8007482:	6823      	ldr	r3, [r4, #0]
 8007484:	07df      	lsls	r7, r3, #31
 8007486:	d508      	bpl.n	800749a <_printf_i+0x142>
 8007488:	6923      	ldr	r3, [r4, #16]
 800748a:	6861      	ldr	r1, [r4, #4]
 800748c:	4299      	cmp	r1, r3
 800748e:	bfde      	ittt	le
 8007490:	2330      	movle	r3, #48	@ 0x30
 8007492:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007496:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800749a:	1b92      	subs	r2, r2, r6
 800749c:	6122      	str	r2, [r4, #16]
 800749e:	f8cd a000 	str.w	sl, [sp]
 80074a2:	464b      	mov	r3, r9
 80074a4:	aa03      	add	r2, sp, #12
 80074a6:	4621      	mov	r1, r4
 80074a8:	4640      	mov	r0, r8
 80074aa:	f7ff fee7 	bl	800727c <_printf_common>
 80074ae:	3001      	adds	r0, #1
 80074b0:	d14a      	bne.n	8007548 <_printf_i+0x1f0>
 80074b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80074b6:	b004      	add	sp, #16
 80074b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074bc:	6823      	ldr	r3, [r4, #0]
 80074be:	f043 0320 	orr.w	r3, r3, #32
 80074c2:	6023      	str	r3, [r4, #0]
 80074c4:	4832      	ldr	r0, [pc, #200]	@ (8007590 <_printf_i+0x238>)
 80074c6:	2778      	movs	r7, #120	@ 0x78
 80074c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80074cc:	6823      	ldr	r3, [r4, #0]
 80074ce:	6831      	ldr	r1, [r6, #0]
 80074d0:	061f      	lsls	r7, r3, #24
 80074d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80074d6:	d402      	bmi.n	80074de <_printf_i+0x186>
 80074d8:	065f      	lsls	r7, r3, #25
 80074da:	bf48      	it	mi
 80074dc:	b2ad      	uxthmi	r5, r5
 80074de:	6031      	str	r1, [r6, #0]
 80074e0:	07d9      	lsls	r1, r3, #31
 80074e2:	bf44      	itt	mi
 80074e4:	f043 0320 	orrmi.w	r3, r3, #32
 80074e8:	6023      	strmi	r3, [r4, #0]
 80074ea:	b11d      	cbz	r5, 80074f4 <_printf_i+0x19c>
 80074ec:	2310      	movs	r3, #16
 80074ee:	e7ad      	b.n	800744c <_printf_i+0xf4>
 80074f0:	4826      	ldr	r0, [pc, #152]	@ (800758c <_printf_i+0x234>)
 80074f2:	e7e9      	b.n	80074c8 <_printf_i+0x170>
 80074f4:	6823      	ldr	r3, [r4, #0]
 80074f6:	f023 0320 	bic.w	r3, r3, #32
 80074fa:	6023      	str	r3, [r4, #0]
 80074fc:	e7f6      	b.n	80074ec <_printf_i+0x194>
 80074fe:	4616      	mov	r6, r2
 8007500:	e7bd      	b.n	800747e <_printf_i+0x126>
 8007502:	6833      	ldr	r3, [r6, #0]
 8007504:	6825      	ldr	r5, [r4, #0]
 8007506:	6961      	ldr	r1, [r4, #20]
 8007508:	1d18      	adds	r0, r3, #4
 800750a:	6030      	str	r0, [r6, #0]
 800750c:	062e      	lsls	r6, r5, #24
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	d501      	bpl.n	8007516 <_printf_i+0x1be>
 8007512:	6019      	str	r1, [r3, #0]
 8007514:	e002      	b.n	800751c <_printf_i+0x1c4>
 8007516:	0668      	lsls	r0, r5, #25
 8007518:	d5fb      	bpl.n	8007512 <_printf_i+0x1ba>
 800751a:	8019      	strh	r1, [r3, #0]
 800751c:	2300      	movs	r3, #0
 800751e:	6123      	str	r3, [r4, #16]
 8007520:	4616      	mov	r6, r2
 8007522:	e7bc      	b.n	800749e <_printf_i+0x146>
 8007524:	6833      	ldr	r3, [r6, #0]
 8007526:	1d1a      	adds	r2, r3, #4
 8007528:	6032      	str	r2, [r6, #0]
 800752a:	681e      	ldr	r6, [r3, #0]
 800752c:	6862      	ldr	r2, [r4, #4]
 800752e:	2100      	movs	r1, #0
 8007530:	4630      	mov	r0, r6
 8007532:	f7f8 fff5 	bl	8000520 <memchr>
 8007536:	b108      	cbz	r0, 800753c <_printf_i+0x1e4>
 8007538:	1b80      	subs	r0, r0, r6
 800753a:	6060      	str	r0, [r4, #4]
 800753c:	6863      	ldr	r3, [r4, #4]
 800753e:	6123      	str	r3, [r4, #16]
 8007540:	2300      	movs	r3, #0
 8007542:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007546:	e7aa      	b.n	800749e <_printf_i+0x146>
 8007548:	6923      	ldr	r3, [r4, #16]
 800754a:	4632      	mov	r2, r6
 800754c:	4649      	mov	r1, r9
 800754e:	4640      	mov	r0, r8
 8007550:	47d0      	blx	sl
 8007552:	3001      	adds	r0, #1
 8007554:	d0ad      	beq.n	80074b2 <_printf_i+0x15a>
 8007556:	6823      	ldr	r3, [r4, #0]
 8007558:	079b      	lsls	r3, r3, #30
 800755a:	d413      	bmi.n	8007584 <_printf_i+0x22c>
 800755c:	68e0      	ldr	r0, [r4, #12]
 800755e:	9b03      	ldr	r3, [sp, #12]
 8007560:	4298      	cmp	r0, r3
 8007562:	bfb8      	it	lt
 8007564:	4618      	movlt	r0, r3
 8007566:	e7a6      	b.n	80074b6 <_printf_i+0x15e>
 8007568:	2301      	movs	r3, #1
 800756a:	4632      	mov	r2, r6
 800756c:	4649      	mov	r1, r9
 800756e:	4640      	mov	r0, r8
 8007570:	47d0      	blx	sl
 8007572:	3001      	adds	r0, #1
 8007574:	d09d      	beq.n	80074b2 <_printf_i+0x15a>
 8007576:	3501      	adds	r5, #1
 8007578:	68e3      	ldr	r3, [r4, #12]
 800757a:	9903      	ldr	r1, [sp, #12]
 800757c:	1a5b      	subs	r3, r3, r1
 800757e:	42ab      	cmp	r3, r5
 8007580:	dcf2      	bgt.n	8007568 <_printf_i+0x210>
 8007582:	e7eb      	b.n	800755c <_printf_i+0x204>
 8007584:	2500      	movs	r5, #0
 8007586:	f104 0619 	add.w	r6, r4, #25
 800758a:	e7f5      	b.n	8007578 <_printf_i+0x220>
 800758c:	08007a6d 	.word	0x08007a6d
 8007590:	08007a7e 	.word	0x08007a7e

08007594 <__sflush_r>:
 8007594:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800759c:	0716      	lsls	r6, r2, #28
 800759e:	4605      	mov	r5, r0
 80075a0:	460c      	mov	r4, r1
 80075a2:	d454      	bmi.n	800764e <__sflush_r+0xba>
 80075a4:	684b      	ldr	r3, [r1, #4]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	dc02      	bgt.n	80075b0 <__sflush_r+0x1c>
 80075aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	dd48      	ble.n	8007642 <__sflush_r+0xae>
 80075b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80075b2:	2e00      	cmp	r6, #0
 80075b4:	d045      	beq.n	8007642 <__sflush_r+0xae>
 80075b6:	2300      	movs	r3, #0
 80075b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80075bc:	682f      	ldr	r7, [r5, #0]
 80075be:	6a21      	ldr	r1, [r4, #32]
 80075c0:	602b      	str	r3, [r5, #0]
 80075c2:	d030      	beq.n	8007626 <__sflush_r+0x92>
 80075c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80075c6:	89a3      	ldrh	r3, [r4, #12]
 80075c8:	0759      	lsls	r1, r3, #29
 80075ca:	d505      	bpl.n	80075d8 <__sflush_r+0x44>
 80075cc:	6863      	ldr	r3, [r4, #4]
 80075ce:	1ad2      	subs	r2, r2, r3
 80075d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80075d2:	b10b      	cbz	r3, 80075d8 <__sflush_r+0x44>
 80075d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80075d6:	1ad2      	subs	r2, r2, r3
 80075d8:	2300      	movs	r3, #0
 80075da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80075dc:	6a21      	ldr	r1, [r4, #32]
 80075de:	4628      	mov	r0, r5
 80075e0:	47b0      	blx	r6
 80075e2:	1c43      	adds	r3, r0, #1
 80075e4:	89a3      	ldrh	r3, [r4, #12]
 80075e6:	d106      	bne.n	80075f6 <__sflush_r+0x62>
 80075e8:	6829      	ldr	r1, [r5, #0]
 80075ea:	291d      	cmp	r1, #29
 80075ec:	d82b      	bhi.n	8007646 <__sflush_r+0xb2>
 80075ee:	4a2a      	ldr	r2, [pc, #168]	@ (8007698 <__sflush_r+0x104>)
 80075f0:	40ca      	lsrs	r2, r1
 80075f2:	07d6      	lsls	r6, r2, #31
 80075f4:	d527      	bpl.n	8007646 <__sflush_r+0xb2>
 80075f6:	2200      	movs	r2, #0
 80075f8:	6062      	str	r2, [r4, #4]
 80075fa:	04d9      	lsls	r1, r3, #19
 80075fc:	6922      	ldr	r2, [r4, #16]
 80075fe:	6022      	str	r2, [r4, #0]
 8007600:	d504      	bpl.n	800760c <__sflush_r+0x78>
 8007602:	1c42      	adds	r2, r0, #1
 8007604:	d101      	bne.n	800760a <__sflush_r+0x76>
 8007606:	682b      	ldr	r3, [r5, #0]
 8007608:	b903      	cbnz	r3, 800760c <__sflush_r+0x78>
 800760a:	6560      	str	r0, [r4, #84]	@ 0x54
 800760c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800760e:	602f      	str	r7, [r5, #0]
 8007610:	b1b9      	cbz	r1, 8007642 <__sflush_r+0xae>
 8007612:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007616:	4299      	cmp	r1, r3
 8007618:	d002      	beq.n	8007620 <__sflush_r+0x8c>
 800761a:	4628      	mov	r0, r5
 800761c:	f7ff fbf4 	bl	8006e08 <_free_r>
 8007620:	2300      	movs	r3, #0
 8007622:	6363      	str	r3, [r4, #52]	@ 0x34
 8007624:	e00d      	b.n	8007642 <__sflush_r+0xae>
 8007626:	2301      	movs	r3, #1
 8007628:	4628      	mov	r0, r5
 800762a:	47b0      	blx	r6
 800762c:	4602      	mov	r2, r0
 800762e:	1c50      	adds	r0, r2, #1
 8007630:	d1c9      	bne.n	80075c6 <__sflush_r+0x32>
 8007632:	682b      	ldr	r3, [r5, #0]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d0c6      	beq.n	80075c6 <__sflush_r+0x32>
 8007638:	2b1d      	cmp	r3, #29
 800763a:	d001      	beq.n	8007640 <__sflush_r+0xac>
 800763c:	2b16      	cmp	r3, #22
 800763e:	d11e      	bne.n	800767e <__sflush_r+0xea>
 8007640:	602f      	str	r7, [r5, #0]
 8007642:	2000      	movs	r0, #0
 8007644:	e022      	b.n	800768c <__sflush_r+0xf8>
 8007646:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800764a:	b21b      	sxth	r3, r3
 800764c:	e01b      	b.n	8007686 <__sflush_r+0xf2>
 800764e:	690f      	ldr	r7, [r1, #16]
 8007650:	2f00      	cmp	r7, #0
 8007652:	d0f6      	beq.n	8007642 <__sflush_r+0xae>
 8007654:	0793      	lsls	r3, r2, #30
 8007656:	680e      	ldr	r6, [r1, #0]
 8007658:	bf08      	it	eq
 800765a:	694b      	ldreq	r3, [r1, #20]
 800765c:	600f      	str	r7, [r1, #0]
 800765e:	bf18      	it	ne
 8007660:	2300      	movne	r3, #0
 8007662:	eba6 0807 	sub.w	r8, r6, r7
 8007666:	608b      	str	r3, [r1, #8]
 8007668:	f1b8 0f00 	cmp.w	r8, #0
 800766c:	dde9      	ble.n	8007642 <__sflush_r+0xae>
 800766e:	6a21      	ldr	r1, [r4, #32]
 8007670:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007672:	4643      	mov	r3, r8
 8007674:	463a      	mov	r2, r7
 8007676:	4628      	mov	r0, r5
 8007678:	47b0      	blx	r6
 800767a:	2800      	cmp	r0, #0
 800767c:	dc08      	bgt.n	8007690 <__sflush_r+0xfc>
 800767e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007682:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007686:	81a3      	strh	r3, [r4, #12]
 8007688:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800768c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007690:	4407      	add	r7, r0
 8007692:	eba8 0800 	sub.w	r8, r8, r0
 8007696:	e7e7      	b.n	8007668 <__sflush_r+0xd4>
 8007698:	20400001 	.word	0x20400001

0800769c <_fflush_r>:
 800769c:	b538      	push	{r3, r4, r5, lr}
 800769e:	690b      	ldr	r3, [r1, #16]
 80076a0:	4605      	mov	r5, r0
 80076a2:	460c      	mov	r4, r1
 80076a4:	b913      	cbnz	r3, 80076ac <_fflush_r+0x10>
 80076a6:	2500      	movs	r5, #0
 80076a8:	4628      	mov	r0, r5
 80076aa:	bd38      	pop	{r3, r4, r5, pc}
 80076ac:	b118      	cbz	r0, 80076b6 <_fflush_r+0x1a>
 80076ae:	6a03      	ldr	r3, [r0, #32]
 80076b0:	b90b      	cbnz	r3, 80076b6 <_fflush_r+0x1a>
 80076b2:	f7ff faa1 	bl	8006bf8 <__sinit>
 80076b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d0f3      	beq.n	80076a6 <_fflush_r+0xa>
 80076be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80076c0:	07d0      	lsls	r0, r2, #31
 80076c2:	d404      	bmi.n	80076ce <_fflush_r+0x32>
 80076c4:	0599      	lsls	r1, r3, #22
 80076c6:	d402      	bmi.n	80076ce <_fflush_r+0x32>
 80076c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076ca:	f7ff fb9a 	bl	8006e02 <__retarget_lock_acquire_recursive>
 80076ce:	4628      	mov	r0, r5
 80076d0:	4621      	mov	r1, r4
 80076d2:	f7ff ff5f 	bl	8007594 <__sflush_r>
 80076d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80076d8:	07da      	lsls	r2, r3, #31
 80076da:	4605      	mov	r5, r0
 80076dc:	d4e4      	bmi.n	80076a8 <_fflush_r+0xc>
 80076de:	89a3      	ldrh	r3, [r4, #12]
 80076e0:	059b      	lsls	r3, r3, #22
 80076e2:	d4e1      	bmi.n	80076a8 <_fflush_r+0xc>
 80076e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076e6:	f7ff fb8d 	bl	8006e04 <__retarget_lock_release_recursive>
 80076ea:	e7dd      	b.n	80076a8 <_fflush_r+0xc>

080076ec <__swbuf_r>:
 80076ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ee:	460e      	mov	r6, r1
 80076f0:	4614      	mov	r4, r2
 80076f2:	4605      	mov	r5, r0
 80076f4:	b118      	cbz	r0, 80076fe <__swbuf_r+0x12>
 80076f6:	6a03      	ldr	r3, [r0, #32]
 80076f8:	b90b      	cbnz	r3, 80076fe <__swbuf_r+0x12>
 80076fa:	f7ff fa7d 	bl	8006bf8 <__sinit>
 80076fe:	69a3      	ldr	r3, [r4, #24]
 8007700:	60a3      	str	r3, [r4, #8]
 8007702:	89a3      	ldrh	r3, [r4, #12]
 8007704:	071a      	lsls	r2, r3, #28
 8007706:	d501      	bpl.n	800770c <__swbuf_r+0x20>
 8007708:	6923      	ldr	r3, [r4, #16]
 800770a:	b943      	cbnz	r3, 800771e <__swbuf_r+0x32>
 800770c:	4621      	mov	r1, r4
 800770e:	4628      	mov	r0, r5
 8007710:	f000 f82a 	bl	8007768 <__swsetup_r>
 8007714:	b118      	cbz	r0, 800771e <__swbuf_r+0x32>
 8007716:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800771a:	4638      	mov	r0, r7
 800771c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800771e:	6823      	ldr	r3, [r4, #0]
 8007720:	6922      	ldr	r2, [r4, #16]
 8007722:	1a98      	subs	r0, r3, r2
 8007724:	6963      	ldr	r3, [r4, #20]
 8007726:	b2f6      	uxtb	r6, r6
 8007728:	4283      	cmp	r3, r0
 800772a:	4637      	mov	r7, r6
 800772c:	dc05      	bgt.n	800773a <__swbuf_r+0x4e>
 800772e:	4621      	mov	r1, r4
 8007730:	4628      	mov	r0, r5
 8007732:	f7ff ffb3 	bl	800769c <_fflush_r>
 8007736:	2800      	cmp	r0, #0
 8007738:	d1ed      	bne.n	8007716 <__swbuf_r+0x2a>
 800773a:	68a3      	ldr	r3, [r4, #8]
 800773c:	3b01      	subs	r3, #1
 800773e:	60a3      	str	r3, [r4, #8]
 8007740:	6823      	ldr	r3, [r4, #0]
 8007742:	1c5a      	adds	r2, r3, #1
 8007744:	6022      	str	r2, [r4, #0]
 8007746:	701e      	strb	r6, [r3, #0]
 8007748:	6962      	ldr	r2, [r4, #20]
 800774a:	1c43      	adds	r3, r0, #1
 800774c:	429a      	cmp	r2, r3
 800774e:	d004      	beq.n	800775a <__swbuf_r+0x6e>
 8007750:	89a3      	ldrh	r3, [r4, #12]
 8007752:	07db      	lsls	r3, r3, #31
 8007754:	d5e1      	bpl.n	800771a <__swbuf_r+0x2e>
 8007756:	2e0a      	cmp	r6, #10
 8007758:	d1df      	bne.n	800771a <__swbuf_r+0x2e>
 800775a:	4621      	mov	r1, r4
 800775c:	4628      	mov	r0, r5
 800775e:	f7ff ff9d 	bl	800769c <_fflush_r>
 8007762:	2800      	cmp	r0, #0
 8007764:	d0d9      	beq.n	800771a <__swbuf_r+0x2e>
 8007766:	e7d6      	b.n	8007716 <__swbuf_r+0x2a>

08007768 <__swsetup_r>:
 8007768:	b538      	push	{r3, r4, r5, lr}
 800776a:	4b29      	ldr	r3, [pc, #164]	@ (8007810 <__swsetup_r+0xa8>)
 800776c:	4605      	mov	r5, r0
 800776e:	6818      	ldr	r0, [r3, #0]
 8007770:	460c      	mov	r4, r1
 8007772:	b118      	cbz	r0, 800777c <__swsetup_r+0x14>
 8007774:	6a03      	ldr	r3, [r0, #32]
 8007776:	b90b      	cbnz	r3, 800777c <__swsetup_r+0x14>
 8007778:	f7ff fa3e 	bl	8006bf8 <__sinit>
 800777c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007780:	0719      	lsls	r1, r3, #28
 8007782:	d422      	bmi.n	80077ca <__swsetup_r+0x62>
 8007784:	06da      	lsls	r2, r3, #27
 8007786:	d407      	bmi.n	8007798 <__swsetup_r+0x30>
 8007788:	2209      	movs	r2, #9
 800778a:	602a      	str	r2, [r5, #0]
 800778c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007790:	81a3      	strh	r3, [r4, #12]
 8007792:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007796:	e033      	b.n	8007800 <__swsetup_r+0x98>
 8007798:	0758      	lsls	r0, r3, #29
 800779a:	d512      	bpl.n	80077c2 <__swsetup_r+0x5a>
 800779c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800779e:	b141      	cbz	r1, 80077b2 <__swsetup_r+0x4a>
 80077a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80077a4:	4299      	cmp	r1, r3
 80077a6:	d002      	beq.n	80077ae <__swsetup_r+0x46>
 80077a8:	4628      	mov	r0, r5
 80077aa:	f7ff fb2d 	bl	8006e08 <_free_r>
 80077ae:	2300      	movs	r3, #0
 80077b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80077b2:	89a3      	ldrh	r3, [r4, #12]
 80077b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80077b8:	81a3      	strh	r3, [r4, #12]
 80077ba:	2300      	movs	r3, #0
 80077bc:	6063      	str	r3, [r4, #4]
 80077be:	6923      	ldr	r3, [r4, #16]
 80077c0:	6023      	str	r3, [r4, #0]
 80077c2:	89a3      	ldrh	r3, [r4, #12]
 80077c4:	f043 0308 	orr.w	r3, r3, #8
 80077c8:	81a3      	strh	r3, [r4, #12]
 80077ca:	6923      	ldr	r3, [r4, #16]
 80077cc:	b94b      	cbnz	r3, 80077e2 <__swsetup_r+0x7a>
 80077ce:	89a3      	ldrh	r3, [r4, #12]
 80077d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80077d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077d8:	d003      	beq.n	80077e2 <__swsetup_r+0x7a>
 80077da:	4621      	mov	r1, r4
 80077dc:	4628      	mov	r0, r5
 80077de:	f000 f84f 	bl	8007880 <__smakebuf_r>
 80077e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077e6:	f013 0201 	ands.w	r2, r3, #1
 80077ea:	d00a      	beq.n	8007802 <__swsetup_r+0x9a>
 80077ec:	2200      	movs	r2, #0
 80077ee:	60a2      	str	r2, [r4, #8]
 80077f0:	6962      	ldr	r2, [r4, #20]
 80077f2:	4252      	negs	r2, r2
 80077f4:	61a2      	str	r2, [r4, #24]
 80077f6:	6922      	ldr	r2, [r4, #16]
 80077f8:	b942      	cbnz	r2, 800780c <__swsetup_r+0xa4>
 80077fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80077fe:	d1c5      	bne.n	800778c <__swsetup_r+0x24>
 8007800:	bd38      	pop	{r3, r4, r5, pc}
 8007802:	0799      	lsls	r1, r3, #30
 8007804:	bf58      	it	pl
 8007806:	6962      	ldrpl	r2, [r4, #20]
 8007808:	60a2      	str	r2, [r4, #8]
 800780a:	e7f4      	b.n	80077f6 <__swsetup_r+0x8e>
 800780c:	2000      	movs	r0, #0
 800780e:	e7f7      	b.n	8007800 <__swsetup_r+0x98>
 8007810:	2400003c 	.word	0x2400003c

08007814 <_sbrk_r>:
 8007814:	b538      	push	{r3, r4, r5, lr}
 8007816:	4d06      	ldr	r5, [pc, #24]	@ (8007830 <_sbrk_r+0x1c>)
 8007818:	2300      	movs	r3, #0
 800781a:	4604      	mov	r4, r0
 800781c:	4608      	mov	r0, r1
 800781e:	602b      	str	r3, [r5, #0]
 8007820:	f7f9 fb9e 	bl	8000f60 <_sbrk>
 8007824:	1c43      	adds	r3, r0, #1
 8007826:	d102      	bne.n	800782e <_sbrk_r+0x1a>
 8007828:	682b      	ldr	r3, [r5, #0]
 800782a:	b103      	cbz	r3, 800782e <_sbrk_r+0x1a>
 800782c:	6023      	str	r3, [r4, #0]
 800782e:	bd38      	pop	{r3, r4, r5, pc}
 8007830:	24011598 	.word	0x24011598

08007834 <__swhatbuf_r>:
 8007834:	b570      	push	{r4, r5, r6, lr}
 8007836:	460c      	mov	r4, r1
 8007838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800783c:	2900      	cmp	r1, #0
 800783e:	b096      	sub	sp, #88	@ 0x58
 8007840:	4615      	mov	r5, r2
 8007842:	461e      	mov	r6, r3
 8007844:	da0d      	bge.n	8007862 <__swhatbuf_r+0x2e>
 8007846:	89a3      	ldrh	r3, [r4, #12]
 8007848:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800784c:	f04f 0100 	mov.w	r1, #0
 8007850:	bf14      	ite	ne
 8007852:	2340      	movne	r3, #64	@ 0x40
 8007854:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007858:	2000      	movs	r0, #0
 800785a:	6031      	str	r1, [r6, #0]
 800785c:	602b      	str	r3, [r5, #0]
 800785e:	b016      	add	sp, #88	@ 0x58
 8007860:	bd70      	pop	{r4, r5, r6, pc}
 8007862:	466a      	mov	r2, sp
 8007864:	f000 f848 	bl	80078f8 <_fstat_r>
 8007868:	2800      	cmp	r0, #0
 800786a:	dbec      	blt.n	8007846 <__swhatbuf_r+0x12>
 800786c:	9901      	ldr	r1, [sp, #4]
 800786e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007872:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007876:	4259      	negs	r1, r3
 8007878:	4159      	adcs	r1, r3
 800787a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800787e:	e7eb      	b.n	8007858 <__swhatbuf_r+0x24>

08007880 <__smakebuf_r>:
 8007880:	898b      	ldrh	r3, [r1, #12]
 8007882:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007884:	079d      	lsls	r5, r3, #30
 8007886:	4606      	mov	r6, r0
 8007888:	460c      	mov	r4, r1
 800788a:	d507      	bpl.n	800789c <__smakebuf_r+0x1c>
 800788c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007890:	6023      	str	r3, [r4, #0]
 8007892:	6123      	str	r3, [r4, #16]
 8007894:	2301      	movs	r3, #1
 8007896:	6163      	str	r3, [r4, #20]
 8007898:	b003      	add	sp, #12
 800789a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800789c:	ab01      	add	r3, sp, #4
 800789e:	466a      	mov	r2, sp
 80078a0:	f7ff ffc8 	bl	8007834 <__swhatbuf_r>
 80078a4:	9f00      	ldr	r7, [sp, #0]
 80078a6:	4605      	mov	r5, r0
 80078a8:	4639      	mov	r1, r7
 80078aa:	4630      	mov	r0, r6
 80078ac:	f7ff fb18 	bl	8006ee0 <_malloc_r>
 80078b0:	b948      	cbnz	r0, 80078c6 <__smakebuf_r+0x46>
 80078b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078b6:	059a      	lsls	r2, r3, #22
 80078b8:	d4ee      	bmi.n	8007898 <__smakebuf_r+0x18>
 80078ba:	f023 0303 	bic.w	r3, r3, #3
 80078be:	f043 0302 	orr.w	r3, r3, #2
 80078c2:	81a3      	strh	r3, [r4, #12]
 80078c4:	e7e2      	b.n	800788c <__smakebuf_r+0xc>
 80078c6:	89a3      	ldrh	r3, [r4, #12]
 80078c8:	6020      	str	r0, [r4, #0]
 80078ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078ce:	81a3      	strh	r3, [r4, #12]
 80078d0:	9b01      	ldr	r3, [sp, #4]
 80078d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80078d6:	b15b      	cbz	r3, 80078f0 <__smakebuf_r+0x70>
 80078d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078dc:	4630      	mov	r0, r6
 80078de:	f000 f81d 	bl	800791c <_isatty_r>
 80078e2:	b128      	cbz	r0, 80078f0 <__smakebuf_r+0x70>
 80078e4:	89a3      	ldrh	r3, [r4, #12]
 80078e6:	f023 0303 	bic.w	r3, r3, #3
 80078ea:	f043 0301 	orr.w	r3, r3, #1
 80078ee:	81a3      	strh	r3, [r4, #12]
 80078f0:	89a3      	ldrh	r3, [r4, #12]
 80078f2:	431d      	orrs	r5, r3
 80078f4:	81a5      	strh	r5, [r4, #12]
 80078f6:	e7cf      	b.n	8007898 <__smakebuf_r+0x18>

080078f8 <_fstat_r>:
 80078f8:	b538      	push	{r3, r4, r5, lr}
 80078fa:	4d07      	ldr	r5, [pc, #28]	@ (8007918 <_fstat_r+0x20>)
 80078fc:	2300      	movs	r3, #0
 80078fe:	4604      	mov	r4, r0
 8007900:	4608      	mov	r0, r1
 8007902:	4611      	mov	r1, r2
 8007904:	602b      	str	r3, [r5, #0]
 8007906:	f7f9 fb03 	bl	8000f10 <_fstat>
 800790a:	1c43      	adds	r3, r0, #1
 800790c:	d102      	bne.n	8007914 <_fstat_r+0x1c>
 800790e:	682b      	ldr	r3, [r5, #0]
 8007910:	b103      	cbz	r3, 8007914 <_fstat_r+0x1c>
 8007912:	6023      	str	r3, [r4, #0]
 8007914:	bd38      	pop	{r3, r4, r5, pc}
 8007916:	bf00      	nop
 8007918:	24011598 	.word	0x24011598

0800791c <_isatty_r>:
 800791c:	b538      	push	{r3, r4, r5, lr}
 800791e:	4d06      	ldr	r5, [pc, #24]	@ (8007938 <_isatty_r+0x1c>)
 8007920:	2300      	movs	r3, #0
 8007922:	4604      	mov	r4, r0
 8007924:	4608      	mov	r0, r1
 8007926:	602b      	str	r3, [r5, #0]
 8007928:	f7f9 fb02 	bl	8000f30 <_isatty>
 800792c:	1c43      	adds	r3, r0, #1
 800792e:	d102      	bne.n	8007936 <_isatty_r+0x1a>
 8007930:	682b      	ldr	r3, [r5, #0]
 8007932:	b103      	cbz	r3, 8007936 <_isatty_r+0x1a>
 8007934:	6023      	str	r3, [r4, #0]
 8007936:	bd38      	pop	{r3, r4, r5, pc}
 8007938:	24011598 	.word	0x24011598

0800793c <_init>:
 800793c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800793e:	bf00      	nop
 8007940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007942:	bc08      	pop	{r3}
 8007944:	469e      	mov	lr, r3
 8007946:	4770      	bx	lr

08007948 <_fini>:
 8007948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800794a:	bf00      	nop
 800794c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800794e:	bc08      	pop	{r3}
 8007950:	469e      	mov	lr, r3
 8007952:	4770      	bx	lr
