#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5626c68fb9e0 .scope module, "Pipline_test" "Pipline_test" 2 2;
 .timescale -13 -13;
v0x5626c6914f70_0 .var "clk", 0 0;
S_0x5626c68fd5f0 .scope module, "pipline" "Pipline" 2 4, 3 2 0, S_0x5626c68fb9e0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk";
L_0x7ffb1c0d0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5626c6911d60_0 .net/2u *"_ivl_0", 31 0, L_0x7ffb1c0d0018;  1 drivers
L_0x7ffb1c0d0210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5626c6911e60_0 .net/2u *"_ivl_8", 31 0, L_0x7ffb1c0d0210;  1 drivers
v0x5626c6911f40_0 .net "alu_controlD", 3 0, v0x5626c690bfe0_0;  1 drivers
v0x5626c6911fe0_0 .var "alu_controlE", 3 0;
v0x5626c69120b0_0 .net "alu_outE", 31 0, v0x5626c691aa70_0;  1 drivers
v0x5626c69121a0_0 .var "alu_outM", 31 0;
v0x5626c6912270_0 .var "alu_outW", 31 0;
v0x5626c6912340_0 .net "alu_sourceD", 0 0, v0x5626c690c0e0_0;  1 drivers
v0x5626c6912410_0 .var "alu_sourceE", 0 0;
v0x5626c6912570_0 .net "alu_source_shiftD", 0 0, v0x5626c690c1a0_0;  1 drivers
v0x5626c6912640_0 .var "alu_source_shiftE", 0 0;
v0x5626c6912710_0 .net "branchD", 0 0, v0x5626c690c240_0;  1 drivers
v0x5626c69127e0_0 .var "branchE", 0 0;
v0x5626c6912880_0 .var "branchM", 0 0;
v0x5626c6912920_0 .net "clk", 0 0, v0x5626c6914f70_0;  1 drivers
v0x5626c69129c0_0 .net "extended_immD", 31 0, v0x5626c6910770_0;  1 drivers
v0x5626c6912a90_0 .net "fw_alu1", 1 0, v0x5626c690cd00_0;  1 drivers
v0x5626c6912c40_0 .net "fw_alu2", 1 0, v0x5626c690cde0_0;  1 drivers
v0x5626c6912d30_0 .var "immE", 31 0;
v0x5626c6912dd0_0 .var "instrD", 31 0;
v0x5626c6912ec0_0 .net "instruction", 31 0, v0x5626c690d990_0;  1 drivers
v0x5626c6912f60_0 .net "mem_to_reg_writeD", 0 0, v0x5626c690c510_0;  1 drivers
v0x5626c6913000_0 .var "mem_to_reg_writeE", 0 0;
v0x5626c69130a0_0 .var "mem_to_reg_writeM", 0 0;
v0x5626c6913140_0 .var "mem_to_reg_writeW", 0 0;
v0x5626c6913210_0 .net "mem_writeD", 0 0, v0x5626c690c5d0_0;  1 drivers
v0x5626c69132e0_0 .var "mem_writeE", 0 0;
v0x5626c6913380_0 .var "mem_writeM", 0 0;
v0x5626c6913420_0 .var "pcD", 31 0;
v0x5626c6913500_0 .var "pcE", 31 0;
v0x5626c69135f0_0 .var "pcF", 31 0;
v0x5626c69136b0_0 .net "pc_branchE", 31 0, v0x5626c690b100_0;  1 drivers
v0x5626c69137a0_0 .net "pc_in_word", 31 0, L_0x5626c6915070;  1 drivers
v0x5626c6913870_0 .net "r_addr_in_word", 31 0, L_0x5626c6915cd0;  1 drivers
v0x5626c6913940_0 .net "rd_addrD", 4 0, L_0x5626c69158a0;  1 drivers
v0x5626c6913a10_0 .var "rd_addrE", 4 0;
v0x5626c6913ae0_0 .net "read_dataM", 31 0, v0x5626c690eb70_0;  1 drivers
v0x5626c6913bb0_0 .var "read_dataW", 31 0;
v0x5626c6913c80_0 .net "reg_dstD", 0 0, v0x5626c690c770_0;  1 drivers
v0x5626c6913d50_0 .var "reg_dstE", 0 0;
v0x5626c6913e20_0 .net "reg_writeD", 0 0, v0x5626c690c830_0;  1 drivers
v0x5626c6913ef0_0 .var "reg_writeE", 0 0;
v0x5626c6913f90_0 .var "reg_writeM", 0 0;
v0x5626c6914060_0 .var "reg_writeW", 0 0;
v0x5626c6914150_0 .net "rsD", 31 0, v0x5626c6910e10_0;  1 drivers
v0x5626c69141f0_0 .var "rsE", 31 0;
v0x5626c69142c0_0 .net "rs_addrD", 4 0, L_0x5626c6915680;  1 drivers
v0x5626c6914390_0 .var "rs_addrE", 4 0;
v0x5626c6914460_0 .net "rtD", 31 0, v0x5626c6910fb0_0;  1 drivers
v0x5626c6914530_0 .var "rtE", 31 0;
v0x5626c6914600_0 .net "rt_addrD", 4 0, L_0x5626c6915800;  1 drivers
v0x5626c69146d0_0 .var "rt_addrE", 4 0;
v0x5626c69147c0_0 .net "shamtD", 4 0, L_0x5626c6915a60;  1 drivers
v0x5626c6914860_0 .var "shamtE", 4 0;
v0x5626c6914930_0 .net "write_dataE", 31 0, v0x5626c690b700_0;  1 drivers
v0x5626c6914a00_0 .var "write_dataM", 31 0;
v0x5626c6914aa0_0 .net "write_reg_addrE", 4 0, v0x5626c690b7e0_0;  1 drivers
v0x5626c6914b70_0 .var "write_reg_addrM", 4 0;
v0x5626c6914c40_0 .var "write_reg_addrW", 4 0;
v0x5626c6914d30_0 .net "write_resultW", 31 0, L_0x5626c69169d0;  1 drivers
v0x5626c6914df0_0 .net "zeroE", 0 0, v0x5626c690b9a0_0;  1 drivers
v0x5626c6914e90_0 .var "zeroM", 0 0;
E_0x5626c691d3f0 .event negedge, v0x5626c690d8b0_0;
L_0x5626c6915070 .arith/div 32, v0x5626c69135f0_0, L_0x7ffb1c0d0018;
L_0x5626c6915cd0 .arith/div 32, v0x5626c69121a0_0, L_0x7ffb1c0d0210;
L_0x5626c69167e0 .concat [ 32 32 1 0], v0x5626c6914a00_0, L_0x5626c6915cd0, v0x5626c6913380_0;
S_0x5626c68fb380 .scope module, "alu_ex" "Alu" 3 88, 4 2 0, S_0x5626c68fd5f0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "rs";
    .port_info 1 /INPUT 32 "rt";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 32 "alu_outM";
    .port_info 4 /INPUT 32 "write_resultW";
    .port_info 5 /INPUT 5 "rt_addr";
    .port_info 6 /INPUT 5 "rd_addr";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 4 "alu_control";
    .port_info 10 /INPUT 1 "alu_source";
    .port_info 11 /INPUT 1 "alu_source_shift";
    .port_info 12 /INPUT 1 "reg_dst";
    .port_info 13 /INPUT 2 "fw_alu1";
    .port_info 14 /INPUT 2 "fw_alu2";
    .port_info 15 /OUTPUT 1 "zero";
    .port_info 16 /OUTPUT 32 "alu_out";
    .port_info 17 /OUTPUT 32 "write_data";
    .port_info 18 /OUTPUT 5 "write_reg_addr";
    .port_info 19 /OUTPUT 32 "pc_branch";
v0x5626c691a650_0 .net "alu_control", 3 0, v0x5626c6911fe0_0;  1 drivers
v0x5626c691aa70_0 .var "alu_out", 31 0;
v0x5626c691bc90_0 .net "alu_outM", 31 0, v0x5626c69121a0_0;  1 drivers
v0x5626c691c6e0_0 .net "alu_source", 0 0, v0x5626c6912410_0;  1 drivers
v0x5626c68eac40_0 .net "alu_source_shift", 0 0, v0x5626c6912640_0;  1 drivers
v0x5626c68fdba0_0 .net "fw_alu1", 1 0, v0x5626c690cd00_0;  alias, 1 drivers
v0x5626c690aca0_0 .net "fw_alu2", 1 0, v0x5626c690cde0_0;  alias, 1 drivers
v0x5626c690ad80_0 .net "imm", 31 0, v0x5626c6912d30_0;  1 drivers
v0x5626c690ae60_0 .var "oprA", 31 0;
v0x5626c690af40_0 .var "oprB", 31 0;
v0x5626c690b020_0 .net "pc", 31 0, v0x5626c6913500_0;  1 drivers
v0x5626c690b100_0 .var "pc_branch", 31 0;
v0x5626c690b1e0_0 .net "rd_addr", 4 0, v0x5626c6913a10_0;  1 drivers
v0x5626c690b2c0_0 .net "reg_dst", 0 0, v0x5626c6913d50_0;  1 drivers
v0x5626c690b380_0 .net "rs", 31 0, v0x5626c69141f0_0;  1 drivers
v0x5626c690b460_0 .net "rt", 31 0, v0x5626c6914530_0;  1 drivers
v0x5626c690b540_0 .net "rt_addr", 4 0, v0x5626c69146d0_0;  1 drivers
v0x5626c690b620_0 .net "shamt", 4 0, v0x5626c6914860_0;  1 drivers
v0x5626c690b700_0 .var "write_data", 31 0;
v0x5626c690b7e0_0 .var "write_reg_addr", 4 0;
v0x5626c690b8c0_0 .net "write_resultW", 31 0, L_0x5626c69169d0;  alias, 1 drivers
v0x5626c690b9a0_0 .var "zero", 0 0;
E_0x5626c691ea30 .event edge, v0x5626c691aa70_0;
E_0x5626c691e7f0 .event edge, v0x5626c691a650_0, v0x5626c690af40_0, v0x5626c690ae60_0;
E_0x5626c691d430/0 .event edge, v0x5626c690aca0_0, v0x5626c68fdba0_0, v0x5626c690b2c0_0, v0x5626c68eac40_0;
E_0x5626c691d430/1 .event edge, v0x5626c691c6e0_0, v0x5626c690b020_0, v0x5626c690ad80_0, v0x5626c690b1e0_0;
E_0x5626c691d430/2 .event edge, v0x5626c690b540_0, v0x5626c690b8c0_0, v0x5626c691bc90_0, v0x5626c690b620_0;
E_0x5626c691d430/3 .event edge, v0x5626c690b460_0, v0x5626c690b380_0;
E_0x5626c691d430 .event/or E_0x5626c691d430/0, E_0x5626c691d430/1, E_0x5626c691d430/2, E_0x5626c691d430/3;
S_0x5626c690bce0 .scope module, "control" "Control" 3 46, 5 2 0, S_0x5626c68fd5f0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg_write";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 4 "alu_control";
    .port_info 6 /OUTPUT 1 "alu_source";
    .port_info 7 /OUTPUT 1 "alu_source_shift";
    .port_info 8 /OUTPUT 1 "reg_dst";
v0x5626c690bfe0_0 .var "alu_control", 3 0;
v0x5626c690c0e0_0 .var "alu_source", 0 0;
v0x5626c690c1a0_0 .var "alu_source_shift", 0 0;
v0x5626c690c240_0 .var "branch", 0 0;
v0x5626c690c300_0 .net "funct", 5 0, L_0x5626c6915c30;  1 drivers
v0x5626c690c430_0 .net "instruction", 31 0, v0x5626c6912dd0_0;  1 drivers
v0x5626c690c510_0 .var "mem_to_reg_write", 0 0;
v0x5626c690c5d0_0 .var "mem_write", 0 0;
v0x5626c690c690_0 .net "opcode", 5 0, L_0x5626c6915b90;  1 drivers
v0x5626c690c770_0 .var "reg_dst", 0 0;
v0x5626c690c830_0 .var "reg_write", 0 0;
E_0x5626c691e7b0 .event edge, v0x5626c690c430_0;
L_0x5626c6915b90 .part v0x5626c6912dd0_0, 26, 6;
L_0x5626c6915c30 .part v0x5626c6912dd0_0, 0, 6;
S_0x5626c690ca10 .scope module, "hazard" "Hazard_unit" 3 85, 6 2 0, S_0x5626c68fd5f0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "reg_writeW";
    .port_info 1 /INPUT 5 "write_reg_addrW";
    .port_info 2 /INPUT 1 "reg_writeM";
    .port_info 3 /INPUT 5 "write_reg_addrM";
    .port_info 4 /INPUT 5 "rs_addrE";
    .port_info 5 /INPUT 5 "rt_addrE";
    .port_info 6 /OUTPUT 2 "fw_alu1";
    .port_info 7 /OUTPUT 2 "fw_alu2";
v0x5626c690cd00_0 .var "fw_alu1", 1 0;
v0x5626c690cde0_0 .var "fw_alu2", 1 0;
v0x5626c690ce80_0 .net "reg_writeM", 0 0, v0x5626c6913f90_0;  1 drivers
v0x5626c690cf20_0 .net "reg_writeW", 0 0, v0x5626c6914060_0;  1 drivers
v0x5626c690cfc0_0 .net "rs_addrE", 4 0, v0x5626c6914390_0;  1 drivers
v0x5626c690d0f0_0 .net "rt_addrE", 4 0, v0x5626c69146d0_0;  alias, 1 drivers
v0x5626c690d1b0_0 .net "write_reg_addrM", 4 0, v0x5626c6914b70_0;  1 drivers
v0x5626c690d270_0 .net "write_reg_addrW", 4 0, v0x5626c6914c40_0;  1 drivers
E_0x5626c691e770/0 .event edge, v0x5626c690ce80_0, v0x5626c690d1b0_0, v0x5626c690cfc0_0, v0x5626c690cf20_0;
E_0x5626c691e770/1 .event edge, v0x5626c690d270_0, v0x5626c690b540_0;
E_0x5626c691e770 .event/or E_0x5626c691e770/0, E_0x5626c691e770/1;
S_0x5626c690d4a0 .scope module, "i_mem" "InstructionRAM" 3 13, 7 5 0, S_0x5626c68fd5f0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /OUTPUT 32 "DATA";
v0x5626c690d8b0_0 .net "CLOCK", 0 0, v0x5626c6914f70_0;  alias, 1 drivers
v0x5626c690d990_0 .var "DATA", 31 0;
L_0x7ffb1c0d00f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5626c690da70_0 .net "DATA_0", 63 0, L_0x7ffb1c0d00f0;  1 drivers
L_0x7ffb1c0d01c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5626c690db30_0 .net "ENABLE", 0 0, L_0x7ffb1c0d01c8;  1 drivers
v0x5626c690dbf0_0 .net "FETCH_ADDRESS", 31 0, L_0x5626c6915070;  alias, 1 drivers
v0x5626c690dd20 .array "RAM", 511 0, 31 0;
L_0x7ffb1c0d0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5626c690dde0_0 .net "RESET", 0 0, L_0x7ffb1c0d0180;  1 drivers
L_0x7ffb1c0d0060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5626c690dea0_0 .net/2u *"_ivl_0", 31 0, L_0x7ffb1c0d0060;  1 drivers
L_0x7ffb1c0d00a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5626c690df80_0 .net/2u *"_ivl_4", 31 0, L_0x7ffb1c0d00a8;  1 drivers
v0x5626c690e060_0 .net/s "c$wild_app_arg", 63 0, L_0x5626c6915160;  1 drivers
v0x5626c690e140_0 .net/s "c$wild_app_arg_0", 63 0, L_0x5626c69152c0;  1 drivers
v0x5626c690e220_0 .net/s "wild", 63 0, L_0x5626c6915160;  alias, 1 drivers
v0x5626c690e2e0_0 .net/s "wild_0", 63 0, L_0x5626c69152c0;  alias, 1 drivers
v0x5626c690e380_0 .net "x1", 31 0, L_0x5626c69154a0;  1 drivers
L_0x7ffb1c0d0138 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5626c690e440_0 .net "x1_projection", 63 0, L_0x7ffb1c0d0138;  1 drivers
E_0x5626c690d630 .event posedge, v0x5626c690d8b0_0;
L_0x5626c6915160 .concat [ 32 32 0 0], L_0x5626c6915070, L_0x7ffb1c0d0060;
L_0x5626c69152c0 .concat [ 32 32 0 0], L_0x5626c69154a0, L_0x7ffb1c0d00a8;
L_0x5626c69154a0 .part L_0x7ffb1c0d0138, 32, 32;
S_0x5626c690d6b0 .scope begin, "InstructionRAM_blockRamFile" "InstructionRAM_blockRamFile" 7 41, 7 41 0, S_0x5626c690d4a0;
 .timescale -13 -13;
S_0x5626c690e5f0 .scope module, "memory" "MainMemory" 3 130, 8 5 0, S_0x5626c68fd5f0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /INPUT 65 "EDIT_SERIAL";
    .port_info 5 /OUTPUT 32 "DATA";
v0x5626c690eab0_0 .net "CLOCK", 0 0, v0x5626c6914f70_0;  alias, 1 drivers
v0x5626c690eb70_0 .var "DATA", 31 0;
v0x5626c690ec30 .array "DATA_RAM", 511 0, 31 0;
v0x5626c690ecd0_0 .net "EDIT_SERIAL", 64 0, L_0x5626c69167e0;  1 drivers
L_0x7ffb1c0d0408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5626c690edb0_0 .net "ENABLE", 0 0, L_0x7ffb1c0d0408;  1 drivers
v0x5626c690eec0_0 .net "FETCH_ADDRESS", 31 0, L_0x5626c6915cd0;  alias, 1 drivers
L_0x7ffb1c0d03c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5626c690efa0_0 .net "RESET", 0 0, L_0x7ffb1c0d03c0;  1 drivers
L_0x7ffb1c0d0258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5626c690f060_0 .net/2u *"_ivl_0", 31 0, L_0x7ffb1c0d0258;  1 drivers
L_0x7ffb1c0d0330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5626c690f140_0 .net/2u *"_ivl_14", 31 0, L_0x7ffb1c0d0330;  1 drivers
v0x5626c690f2b0_0 .net *"_ivl_21", 0 0, L_0x5626c6916510;  1 drivers
L_0x7ffb1c0d0378 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5626c690f390_0 .net *"_ivl_22", 63 0, L_0x7ffb1c0d0378;  1 drivers
v0x5626c690f470_0 .net *"_ivl_5", 0 0, L_0x5626c6915f50;  1 drivers
L_0x7ffb1c0d02a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5626c690f550_0 .net/2u *"_ivl_6", 0 0, L_0x7ffb1c0d02a0;  1 drivers
L_0x7ffb1c0d02e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5626c690f630_0 .net/2u *"_ivl_8", 0 0, L_0x7ffb1c0d02e8;  1 drivers
v0x5626c690f710_0 .net "a1", 63 0, L_0x5626c69163e0;  1 drivers
v0x5626c690f7f0_0 .net "c$app_arg", 0 0, L_0x5626c6915ff0;  1 drivers
v0x5626c690f8b0_0 .net "c$i", 31 0, L_0x5626c6916180;  1 drivers
v0x5626c690f990_0 .net/s "c$wild_app_arg", 63 0, L_0x5626c6915e60;  1 drivers
v0x5626c690fa70_0 .net/s "c$wild_app_arg_0", 63 0, L_0x5626c6916250;  1 drivers
v0x5626c690fb50_0 .net "ds", 63 0, L_0x5626c69165b0;  1 drivers
v0x5626c690fc30_0 .var/i "i", 31 0;
v0x5626c690fd10_0 .var "ram_init", 16383 0;
v0x5626c690fdf0_0 .net/s "wild", 63 0, L_0x5626c6915e60;  alias, 1 drivers
v0x5626c690feb0_0 .net/s "wild_0", 63 0, L_0x5626c6916250;  alias, 1 drivers
L_0x5626c6915e60 .concat [ 32 32 0 0], L_0x5626c6915cd0, L_0x7ffb1c0d0258;
L_0x5626c6915f50 .part L_0x5626c69167e0, 64, 1;
L_0x5626c6915ff0 .functor MUXZ 1, L_0x7ffb1c0d02e8, L_0x7ffb1c0d02a0, L_0x5626c6915f50, C4<>;
L_0x5626c6916180 .part L_0x5626c69165b0, 32, 32;
L_0x5626c6916250 .concat [ 32 32 0 0], L_0x5626c6916180, L_0x7ffb1c0d0330;
L_0x5626c69163e0 .part L_0x5626c69167e0, 0, 64;
L_0x5626c6916510 .part L_0x5626c69167e0, 64, 1;
L_0x5626c69165b0 .functor MUXZ 64, L_0x7ffb1c0d0378, L_0x5626c69163e0, L_0x5626c6916510, C4<>;
S_0x5626c690e8b0 .scope begin, "DATA_blockRam" "DATA_blockRam" 8 51, 8 51 0, S_0x5626c690e5f0;
 .timescale -13 -13;
S_0x5626c6910060 .scope module, "reg_d" "Instruction_decode" 3 32, 9 2 0, S_0x5626c68fd5f0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "write_result";
    .port_info 3 /INPUT 5 "write_addr";
    .port_info 4 /INPUT 1 "register_write";
    .port_info 5 /OUTPUT 32 "rs";
    .port_info 6 /OUTPUT 32 "rt";
    .port_info 7 /OUTPUT 5 "rs_addr";
    .port_info 8 /OUTPUT 5 "rt_addr";
    .port_info 9 /OUTPUT 5 "rd_addr";
    .port_info 10 /OUTPUT 32 "extended_imm";
    .port_info 11 /OUTPUT 5 "shamt";
v0x5626c6910660_0 .net "clk", 0 0, v0x5626c6914f70_0;  alias, 1 drivers
v0x5626c6910770_0 .var "extended_imm", 31 0;
v0x5626c6910850_0 .var "flag", 0 0;
v0x5626c69108f0_0 .net "imm", 15 0, L_0x5626c69159c0;  1 drivers
v0x5626c69109d0_0 .net "instruction", 31 0, v0x5626c6912dd0_0;  alias, 1 drivers
v0x5626c6910ae0_0 .net "op", 5 0, L_0x5626c69155e0;  1 drivers
v0x5626c6910ba0_0 .net "rd_addr", 4 0, L_0x5626c69158a0;  alias, 1 drivers
v0x5626c6910c80 .array "reg_value", 0 31, 31 0;
v0x5626c6910d40_0 .net "register_write", 0 0, v0x5626c6914060_0;  alias, 1 drivers
v0x5626c6910e10_0 .var "rs", 31 0;
v0x5626c6910ed0_0 .net "rs_addr", 4 0, L_0x5626c6915680;  alias, 1 drivers
v0x5626c6910fb0_0 .var "rt", 31 0;
v0x5626c6911090_0 .net "rt_addr", 4 0, L_0x5626c6915800;  alias, 1 drivers
v0x5626c6911170_0 .net "shamt", 4 0, L_0x5626c6915a60;  alias, 1 drivers
v0x5626c6911250_0 .net "write_addr", 4 0, v0x5626c6914c40_0;  alias, 1 drivers
v0x5626c6911340_0 .net "write_result", 31 0, L_0x5626c69169d0;  alias, 1 drivers
E_0x5626c690e7d0 .event edge, v0x5626c690b8c0_0, v0x5626c690d270_0, v0x5626c690cf20_0;
L_0x5626c69155e0 .part v0x5626c6912dd0_0, 26, 6;
L_0x5626c6915680 .part v0x5626c6912dd0_0, 21, 5;
L_0x5626c6915800 .part v0x5626c6912dd0_0, 16, 5;
L_0x5626c69158a0 .part v0x5626c6912dd0_0, 11, 5;
L_0x5626c69159c0 .part v0x5626c6912dd0_0, 0, 16;
L_0x5626c6915a60 .part v0x5626c6912dd0_0, 6, 5;
S_0x5626c6910360 .scope begin, "block1" "block1" 9 25, 9 25 0, S_0x5626c6910060;
 .timescale -13 -13;
v0x5626c6910560_0 .var/i "i", 31 0;
S_0x5626c6911570 .scope module, "wb" "Write_back" 3 154, 10 2 0, S_0x5626c68fd5f0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "read_data";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 32 "write_result";
L_0x7ffb1c0d0450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5626c691c5c0 .functor XNOR 1, v0x5626c6913140_0, L_0x7ffb1c0d0450, C4<0>, C4<0>;
v0x5626c6911730_0 .net/2u *"_ivl_0", 0 0, L_0x7ffb1c0d0450;  1 drivers
v0x5626c6911830_0 .net *"_ivl_2", 0 0, L_0x5626c691c5c0;  1 drivers
v0x5626c69118f0_0 .net "alu_out", 31 0, v0x5626c6912270_0;  1 drivers
v0x5626c69119e0_0 .net "mem_to_reg", 0 0, v0x5626c6913140_0;  1 drivers
v0x5626c6911aa0_0 .net "read_data", 31 0, v0x5626c6913bb0_0;  1 drivers
v0x5626c6911bd0_0 .net "write_result", 31 0, L_0x5626c69169d0;  alias, 1 drivers
L_0x5626c69169d0 .functor MUXZ 32, v0x5626c6912270_0, v0x5626c6913bb0_0, L_0x5626c691c5c0, C4<>;
    .scope S_0x5626c690d4a0;
T_0 ;
    %vpi_call 7 38 "$readmemb", "instructions.bin", v0x5626c690dd20 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5626c690d4a0;
T_1 ;
    %wait E_0x5626c690d630;
    %fork t_1, S_0x5626c690d6b0;
    %jmp t_0;
    .scope S_0x5626c690d6b0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5626c690db30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5626c690da70_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x5626c690e2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5626c690dd20, 0, 4;
T_1.0 ;
    %load/vec4 v0x5626c690db30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 4, v0x5626c690e220_0;
    %load/vec4a v0x5626c690dd20, 4;
    %assign/vec4 v0x5626c690d990_0, 0;
T_1.2 ;
    %end;
    .scope S_0x5626c690d4a0;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5626c6910060;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626c6910850_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5626c6910060;
T_3 ;
    %fork t_3, S_0x5626c6910360;
    %jmp t_2;
    .scope S_0x5626c6910360;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5626c6910560_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5626c6910560_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5626c6910560_0;
    %store/vec4a v0x5626c6910c80, 4, 0;
    %load/vec4 v0x5626c6910560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5626c6910560_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0x5626c6910060;
t_2 %join;
    %end;
    .thread T_3;
    .scope S_0x5626c6910060;
T_4 ;
    %wait E_0x5626c690e7d0;
    %load/vec4 v0x5626c6910d40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5626c6911250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5626c6911340_0;
    %load/vec4 v0x5626c6911250_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5626c6910c80, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5626c6910060;
T_5 ;
    %wait E_0x5626c690d630;
    %load/vec4 v0x5626c6910ed0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5626c6910c80, 4;
    %assign/vec4 v0x5626c6910e10_0, 0;
    %load/vec4 v0x5626c6911090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5626c6910c80, 4;
    %assign/vec4 v0x5626c6910fb0_0, 0;
    %load/vec4 v0x5626c6910ae0_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5626c6910ae0_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5626c6910ae0_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5626c69108f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5626c6910770_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5626c69108f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5626c69108f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5626c6910770_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5626c690bce0;
T_6 ;
    %wait E_0x5626c691e7b0;
    %load/vec4 v0x5626c690c690_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5626c690c300_0;
    %pushi/vec4 8, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c770_0, 0;
    %load/vec4 v0x5626c690c300_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %jmp T_6.17;
T_6.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.6 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.8 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.12 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.13 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.14 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.15 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %jmp T_6.17;
T_6.17 ;
    %pop/vec4 1;
    %load/vec4 v0x5626c690c300_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5626c690c300_0;
    %cmpi/e 2, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5626c690c300_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c1a0_0, 0;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c1a0_0, 0;
T_6.19 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c1a0_0, 0;
    %load/vec4 v0x5626c690c690_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %jmp T_6.29;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c240_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c770_0, 0;
    %jmp T_6.29;
T_6.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c240_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c770_0, 0;
    %jmp T_6.29;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c240_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c770_0, 0;
    %jmp T_6.29;
T_6.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c240_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c770_0, 0;
    %jmp T_6.29;
T_6.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c240_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c770_0, 0;
    %jmp T_6.29;
T_6.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c240_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c0e0_0, 0;
    %jmp T_6.29;
T_6.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c240_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c0e0_0, 0;
    %jmp T_6.29;
T_6.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c240_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c770_0, 0;
    %jmp T_6.29;
T_6.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5626c690c240_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5626c690bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626c690c0e0_0, 0;
    %jmp T_6.29;
T_6.29 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5626c690ca10;
T_7 ;
    %wait E_0x5626c691e770;
    %load/vec4 v0x5626c690ce80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5626c690d1b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5626c690d1b0_0;
    %load/vec4 v0x5626c690cfc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5626c690cd00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5626c690cf20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5626c690d270_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5626c690d270_0;
    %load/vec4 v0x5626c690cfc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5626c690cd00_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5626c690cd00_0, 0;
T_7.3 ;
T_7.1 ;
    %load/vec4 v0x5626c690ce80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5626c690d1b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5626c690d1b0_0;
    %load/vec4 v0x5626c690d0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5626c690cde0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5626c690cf20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5626c690d270_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5626c690d270_0;
    %load/vec4 v0x5626c690d0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5626c690cde0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5626c690cde0_0, 0;
T_7.7 ;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5626c68fb380;
T_8 ;
    %wait E_0x5626c691d430;
    %load/vec4 v0x5626c690b020_0;
    %load/vec4 v0x5626c690ad80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x5626c690b100_0, 0;
    %load/vec4 v0x5626c690b2c0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x5626c690b1e0_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x5626c690b540_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %assign/vec4 v0x5626c690b7e0_0, 0;
    %load/vec4 v0x5626c690b460_0;
    %assign/vec4 v0x5626c690b700_0, 0;
    %load/vec4 v0x5626c68eac40_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5626c690b620_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x5626c68fdba0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0x5626c691bc90_0;
    %jmp/1 T_8.5, 9;
T_8.4 ; End of true expr.
    %load/vec4 v0x5626c68fdba0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_8.6, 10;
    %load/vec4 v0x5626c690b8c0_0;
    %jmp/1 T_8.7, 10;
T_8.6 ; End of true expr.
    %load/vec4 v0x5626c690b380_0;
    %jmp/0 T_8.7, 10;
 ; End of false expr.
    %blend;
T_8.7;
    %jmp/0 T_8.5, 9;
 ; End of false expr.
    %blend;
T_8.5;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %assign/vec4 v0x5626c690ae60_0, 0;
    %load/vec4 v0x5626c691c6e0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %load/vec4 v0x5626c690ad80_0;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %load/vec4 v0x5626c690aca0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_8.10, 9;
    %load/vec4 v0x5626c691bc90_0;
    %jmp/1 T_8.11, 9;
T_8.10 ; End of true expr.
    %load/vec4 v0x5626c690aca0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_8.12, 10;
    %load/vec4 v0x5626c690b8c0_0;
    %jmp/1 T_8.13, 10;
T_8.12 ; End of true expr.
    %load/vec4 v0x5626c690b460_0;
    %jmp/0 T_8.13, 10;
 ; End of false expr.
    %blend;
T_8.13;
    %jmp/0 T_8.11, 9;
 ; End of false expr.
    %blend;
T_8.11;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %assign/vec4 v0x5626c690af40_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5626c68fb380;
T_9 ;
    %wait E_0x5626c691e7f0;
    %load/vec4 v0x5626c691a650_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.0 ;
    %load/vec4 v0x5626c690ae60_0;
    %load/vec4 v0x5626c690af40_0;
    %add;
    %assign/vec4 v0x5626c691aa70_0, 0;
    %jmp T_9.10;
T_9.1 ;
    %load/vec4 v0x5626c690ae60_0;
    %load/vec4 v0x5626c690af40_0;
    %sub;
    %assign/vec4 v0x5626c691aa70_0, 0;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0x5626c690ae60_0;
    %load/vec4 v0x5626c690af40_0;
    %and;
    %assign/vec4 v0x5626c691aa70_0, 0;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0x5626c690ae60_0;
    %load/vec4 v0x5626c690af40_0;
    %or;
    %assign/vec4 v0x5626c691aa70_0, 0;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0x5626c690ae60_0;
    %load/vec4 v0x5626c690af40_0;
    %xor;
    %assign/vec4 v0x5626c691aa70_0, 0;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x5626c690ae60_0;
    %load/vec4 v0x5626c690af40_0;
    %or;
    %inv;
    %assign/vec4 v0x5626c691aa70_0, 0;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x5626c690ae60_0;
    %load/vec4 v0x5626c690af40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %assign/vec4 v0x5626c691aa70_0, 0;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x5626c690af40_0;
    %ix/getv 4, v0x5626c690ae60_0;
    %shiftl 4;
    %assign/vec4 v0x5626c691aa70_0, 0;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x5626c690af40_0;
    %ix/getv 4, v0x5626c690ae60_0;
    %shiftr 4;
    %assign/vec4 v0x5626c691aa70_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x5626c690af40_0;
    %ix/getv 4, v0x5626c690ae60_0;
    %shiftr 4;
    %assign/vec4 v0x5626c691aa70_0, 0;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5626c68fb380;
T_10 ;
    %wait E_0x5626c691ea30;
    %load/vec4 v0x5626c691aa70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %assign/vec4 v0x5626c690b9a0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5626c690e5f0;
T_11 ;
    %pushi/vec4 0, 0, 16384;
    %store/vec4 v0x5626c690fd10_0, 0, 16384;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5626c690fc30_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x5626c690fc30_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x5626c690fd10_0;
    %load/vec4 v0x5626c690fc30_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 511, 0, 34;
    %load/vec4 v0x5626c690fc30_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0x5626c690ec30, 4, 0;
    %load/vec4 v0x5626c690fc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5626c690fc30_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x5626c690e5f0;
T_12 ;
    %wait E_0x5626c690d630;
    %fork t_5, S_0x5626c690e8b0;
    %jmp t_4;
    .scope S_0x5626c690e8b0;
t_5 ;
    %load/vec4 v0x5626c690f7f0_0;
    %load/vec4 v0x5626c690edb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5626c690fb50_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x5626c690feb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5626c690ec30, 0, 4;
T_12.0 ;
    %load/vec4 v0x5626c690edb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/getv/s 4, v0x5626c690fdf0_0;
    %load/vec4a v0x5626c690ec30, 4;
    %assign/vec4 v0x5626c690eb70_0, 0;
T_12.2 ;
    %end;
    .scope S_0x5626c690e5f0;
t_4 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5626c68fd5f0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5626c69135f0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x5626c68fd5f0;
T_14 ;
    %wait E_0x5626c691d3f0;
    %load/vec4 v0x5626c69135f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5626c69135f0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5626c68fd5f0;
T_15 ;
    %wait E_0x5626c691d3f0;
    %load/vec4 v0x5626c69135f0_0;
    %assign/vec4 v0x5626c6913420_0, 0;
    %load/vec4 v0x5626c6912ec0_0;
    %assign/vec4 v0x5626c6912dd0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5626c68fd5f0;
T_16 ;
    %wait E_0x5626c691d3f0;
    %load/vec4 v0x5626c6913e20_0;
    %assign/vec4 v0x5626c6913ef0_0, 0;
    %load/vec4 v0x5626c6912f60_0;
    %assign/vec4 v0x5626c6913000_0, 0;
    %load/vec4 v0x5626c6913210_0;
    %assign/vec4 v0x5626c69132e0_0, 0;
    %load/vec4 v0x5626c6912710_0;
    %assign/vec4 v0x5626c69127e0_0, 0;
    %load/vec4 v0x5626c6911f40_0;
    %assign/vec4 v0x5626c6911fe0_0, 0;
    %load/vec4 v0x5626c6912340_0;
    %assign/vec4 v0x5626c6912410_0, 0;
    %load/vec4 v0x5626c6912570_0;
    %assign/vec4 v0x5626c6912640_0, 0;
    %load/vec4 v0x5626c6913c80_0;
    %assign/vec4 v0x5626c6913d50_0, 0;
    %load/vec4 v0x5626c6914150_0;
    %assign/vec4 v0x5626c69141f0_0, 0;
    %load/vec4 v0x5626c6914460_0;
    %assign/vec4 v0x5626c6914530_0, 0;
    %load/vec4 v0x5626c69147c0_0;
    %assign/vec4 v0x5626c6914860_0, 0;
    %load/vec4 v0x5626c69142c0_0;
    %assign/vec4 v0x5626c6914390_0, 0;
    %load/vec4 v0x5626c6914600_0;
    %assign/vec4 v0x5626c69146d0_0, 0;
    %load/vec4 v0x5626c6913940_0;
    %assign/vec4 v0x5626c6913a10_0, 0;
    %load/vec4 v0x5626c69129c0_0;
    %assign/vec4 v0x5626c6912d30_0, 0;
    %load/vec4 v0x5626c6913420_0;
    %assign/vec4 v0x5626c6913500_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5626c68fd5f0;
T_17 ;
    %wait E_0x5626c691d3f0;
    %load/vec4 v0x5626c6913ef0_0;
    %assign/vec4 v0x5626c6913f90_0, 0;
    %load/vec4 v0x5626c6913000_0;
    %assign/vec4 v0x5626c69130a0_0, 0;
    %load/vec4 v0x5626c69132e0_0;
    %assign/vec4 v0x5626c6913380_0, 0;
    %load/vec4 v0x5626c69127e0_0;
    %assign/vec4 v0x5626c6912880_0, 0;
    %load/vec4 v0x5626c6914df0_0;
    %assign/vec4 v0x5626c6914e90_0, 0;
    %load/vec4 v0x5626c69120b0_0;
    %assign/vec4 v0x5626c69121a0_0, 0;
    %load/vec4 v0x5626c6914930_0;
    %assign/vec4 v0x5626c6914a00_0, 0;
    %load/vec4 v0x5626c6914aa0_0;
    %assign/vec4 v0x5626c6914b70_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5626c68fd5f0;
T_18 ;
    %wait E_0x5626c691d3f0;
    %load/vec4 v0x5626c6913f90_0;
    %assign/vec4 v0x5626c6914060_0, 0;
    %load/vec4 v0x5626c69130a0_0;
    %assign/vec4 v0x5626c6913140_0, 0;
    %load/vec4 v0x5626c69121a0_0;
    %assign/vec4 v0x5626c6912270_0, 0;
    %load/vec4 v0x5626c6913ae0_0;
    %assign/vec4 v0x5626c6913bb0_0, 0;
    %load/vec4 v0x5626c6914b70_0;
    %assign/vec4 v0x5626c6914c40_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5626c68fb9e0;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626c6914f70_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x5626c68fb9e0;
T_20 ;
    %delay 10, 0;
    %load/vec4 v0x5626c6914f70_0;
    %inv;
    %assign/vec4 v0x5626c6914f70_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5626c68fb9e0;
T_21 ;
    %vpi_call 2 9 "$monitor", "%t,  %h,  %h,  %h,  %h,  %h,  %h,  %h,  %h,  %h", $realtime, v0x5626c6912ec0_0, v0x5626c69120b0_0, v0x5626c6912a90_0, v0x5626c6912c40_0, v0x5626c690ae60_0, v0x5626c690af40_0, v0x5626c690b1e0_0, v0x5626c6914b70_0, v0x5626c6914390_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "pipline_test.v";
    "pipline.v";
    "alu.v";
    "control.v";
    "hazard.v";
    "InstructionRAM.v";
    "MainMemory.v";
    "ID.v";
    "WB.v";
