<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="vector_add" language="c" hwCtrl="ap_ctrl_none" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="x" src_type="stream&lt;ap_fixed&lt;8, 8, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="x" hw_bitwidth="8" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="w" src_type="stream&lt;ap_fixed&lt;8, 8, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="w" hw_bitwidth="8" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="2" access_type="w" src_name="y" src_type="ap_fixed&lt;8, 8, AP_TRN, AP_WRAP, 0&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="16"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
