# Ripple_Carry_Adder_verilog
 Design a dynamically initialized ripple carry adder which is n bit wide.
