# Reading F:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
 do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:05:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:05:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:05:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:05:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:05:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:05:48 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:05:49 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:05:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:05:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:05:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:05:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:05:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 11:05:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 11:05:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 11:05:50 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 11:05:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:50 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 11:05:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:50 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 11:05:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:50 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 11:05:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 11:05:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:50 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 11:05:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:50 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 11:05:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:50 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 11:05:51 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:51 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 11:05:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:51 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 11:05:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:51 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 11:05:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:51 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 11:05:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:51 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 11:05:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:51 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 11:05:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:52 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 11:05:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:52 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 11:05:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:52 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 11:05:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work playAudio_testbench -Lf altera_mf_ver 
# Start time: 11:05:52 on Jun 08,2020
# Loading sv_std.std
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.musicRom
# Loading altera_mf_ver.altsyncram
# Loading work.counter3
# Loading work.counter
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3017) ./clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Error: Cannot open macro file: playAudio_wave.do
# Error in macro ./runlab.do line 48
# Cannot open macro file: playAudio_wave.do
#     while executing
# "do playAudio_wave.do"
add wave -position end  sim:/playAudio_testbench/reset
add wave -position end  sim:/playAudio_testbench/start
add wave -position 0  sim:/playAudio_testbench/CLOCK_50
add wave -position 1  sim:/playAudio_testbench/CLOCK2_50
add wave -position end  sim:/playAudio_testbench/dut/address
add wave -position end  sim:/playAudio_testbench/dut/data
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/playAudio_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:02 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:08:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:02 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:08:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:02 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:08:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:02 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:08:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:02 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:08:03 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:03 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:08:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:03 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:08:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:03 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:08:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:03 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:08:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:03 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:08:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:03 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:08:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:03 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:08:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:03 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 11:08:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:03 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 11:08:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:03 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 11:08:04 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:04 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 11:08:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:04 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 11:08:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:04 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 11:08:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:04 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 11:08:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:04 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 11:08:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:04 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 11:08:04 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:04 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 11:08:05 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:05 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 11:08:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:05 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 11:08:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:05 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 11:08:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:05 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 11:08:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:05 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 11:08:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:05 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 11:08:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:05 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 11:08:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:06 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 11:08:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:06 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 11:08:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:06 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 11:08:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:08:07 on Jun 08,2020, Elapsed time: 0:02:15
# Errors: 3, Warnings: 22
# vsim -voptargs=""+acc"" -t 1ps -lib work playAudio_testbench -Lf altera_mf_ver 
# Start time: 11:08:07 on Jun 08,2020
# Loading sv_std.std
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.musicRom
# Loading altera_mf_ver.altsyncram
# Loading work.counter3
# Loading work.counter
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3017) ./clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : ./playAudio.sv(166)
#    Time: 10000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at ./playAudio.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:09:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:09:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:09:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:09:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:09:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:09:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:09:18 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:09:19 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:09:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:09:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:09:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:09:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 11:09:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 11:09:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 11:09:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 11:09:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 11:09:19 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 11:09:20 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:20 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 11:09:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:20 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 11:09:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:20 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 11:09:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:20 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 11:09:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:20 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 11:09:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:20 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 11:09:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:20 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 11:09:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:20 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 11:09:20 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:20 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 11:09:21 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:21 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 11:09:21 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:21 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 11:09:21 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:21 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 11:09:21 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:21 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 11:09:21 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:21 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 11:09:21 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:09:22 on Jun 08,2020, Elapsed time: 0:01:15
# Errors: 0, Warnings: 22
# vsim -voptargs=""+acc"" -t 1ps -lib work testRomIns_testbench -Lf altera_mf_ver 
# Start time: 11:09:22 on Jun 08,2020
# Loading sv_std.std
# Loading work.testRomIns_testbench
# Loading work.testRomIns
# Loading work.musicRom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./testRomIns.sv(38)
#    Time: 950 ps  Iteration: 1  Instance: /testRomIns_testbench
# Break in Module testRomIns_testbench at ./testRomIns.sv line 38
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:38 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:12:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:38 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:12:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:38 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:12:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:38 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:12:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:38 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:12:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:38 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:12:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:38 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:12:38 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:38 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:12:39 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:12:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:12:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:12:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:12:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 11:12:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 11:12:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 11:12:39 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:39 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 11:12:40 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:40 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 11:12:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:40 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 11:12:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:40 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 11:12:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:40 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 11:12:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:40 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 11:12:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:40 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 11:12:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:40 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 11:12:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:40 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 11:12:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:40 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 11:12:41 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:41 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 11:12:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:41 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 11:12:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:41 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 11:12:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:41 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 11:12:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:41 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 11:12:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:41 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 11:12:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:42 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 11:12:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:12:42 on Jun 08,2020, Elapsed time: 0:03:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work playAudio_testbench -Lf altera_mf_ver 
# Start time: 11:12:42 on Jun 08,2020
# Loading sv_std.std
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.musicRom
# Loading altera_mf_ver.altsyncram
# Loading work.counter3
# Loading work.counter
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3017) ./clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : ./playAudio.sv(166)
#    Time: 10000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at ./playAudio.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:41 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:13:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 11:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 11:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 11:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 11:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 11:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 11:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 11:13:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:42 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 11:13:43 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 11:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 11:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 11:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 11:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 11:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 11:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 11:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:43 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 11:13:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:44 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 11:13:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:44 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 11:13:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:44 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 11:13:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:44 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 11:13:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:13:45 on Jun 08,2020, Elapsed time: 0:01:03
# Errors: 0, Warnings: 22
# vsim -voptargs=""+acc"" -t 1ps -lib work playAudio_testbench -Lf altera_mf_ver 
# Start time: 11:13:45 on Jun 08,2020
# Loading sv_std.std
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.musicRom
# Loading altera_mf_ver.altsyncram
# Loading work.counter3
# Loading work.counter
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3017) ./clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../testRom.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/dut/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../testRom.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../testRom.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/dut/altsyncram_component/m_default/altsyncram_inst
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : ./playAudio.sv(166)
#    Time: 10000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at ./playAudio.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:07 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:14:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:07 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:14:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:07 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:14:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:07 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:14:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:07 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:14:08 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:08 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:14:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:08 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:14:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:08 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:14:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:08 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:14:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:08 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:14:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:08 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:14:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:08 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:14:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:08 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 11:14:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:08 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 11:14:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:09 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 11:14:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:09 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 11:14:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:09 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 11:14:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:09 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 11:14:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:09 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 11:14:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:09 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 11:14:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:09 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 11:14:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:09 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 11:14:09 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:09 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 11:14:10 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:10 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 11:14:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:10 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 11:14:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:10 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 11:14:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:10 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 11:14:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:10 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 11:14:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:10 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 11:14:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:10 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 11:14:10 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:11 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 11:14:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:11 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 11:14:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:14:12 on Jun 08,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 24
# vsim -voptargs=""+acc"" -t 1ps -lib work playAudio_testbench -Lf altera_mf_ver 
# Start time: 11:14:12 on Jun 08,2020
# Loading sv_std.std
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.musicRom
# Loading altera_mf_ver.altsyncram
# Loading work.counter3
# Loading work.counter
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3017) ./clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : ./playAudio.sv(166)
#    Time: 10000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at ./playAudio.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:44 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:23:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:44 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:23:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:44 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:23:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:44 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:23:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:44 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:23:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:44 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:23:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:44 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:23:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:44 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:23:45 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:23:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:23:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:23:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:23:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 11:23:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 11:23:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 11:23:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 11:23:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 11:23:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 11:23:46 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:46 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 11:23:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:46 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 11:23:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:46 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 11:23:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:46 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 11:23:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:46 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 11:23:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:46 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 11:23:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:46 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 11:23:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:46 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 11:23:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:46 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 11:23:47 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:47 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 11:23:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:47 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 11:23:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:47 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 11:23:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:47 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 11:23:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:47 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 11:23:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:23:48 on Jun 08,2020, Elapsed time: 0:09:36
# Errors: 0, Warnings: 22
# vsim -voptargs=""+acc"" -t 1ps -lib work playAudio_testbench -Lf altera_mf_ver 
# Start time: 11:23:48 on Jun 08,2020
# Loading sv_std.std
# Loading work.playAudio_testbench
# Loading work.playAudio
# Loading work.musicRom
# Loading altera_mf_ver.altsyncram
# Loading work.counter3
# Loading work.counter
# Loading work.clock_generator
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.audio_and_video_config
# Loading work.Altera_UP_Slow_Clock_Generator
# Loading work.Altera_UP_I2C_AV_Auto_Initialize
# Loading work.Altera_UP_I2C
# Loading work.audio_codec
# Loading work.Altera_UP_Clock_Edge
# Loading work.Altera_UP_Audio_In_Deserializer
# Loading work.Altera_UP_Audio_Bit_Counter
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading work.Altera_UP_Audio_Out_Serializer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3017) ./clock_generator.v(29): [TFMPC] - Too few port connections. Expected 37, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) ./clock_generator.v(29): [PCDPC] - Port size (6) does not match connection size (1) for port 'clk'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(21851).
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/my_clock_gen/DE_Clock_Generator_Audio File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'scanclkena'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasecounterselect'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phaseupdown'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasestep'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'configupdate'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbmimicbidir'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'phasedone'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcooverrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'vcounderrange'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fbout'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'fref'.
# ** Warning: (vsim-3722) ./clock_generator.v(29): [TFMPC] - Missing connection for port 'icdrclk'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_In_Deserializer/Audio_In_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Left_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /playAudio_testbench/dut/codec/Audio_Out_Serializer/Audio_Out_Right_Channel_FIFO/Sync_FIFO File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) ./Altera_UP_SYNC_FIFO.v(42): [TFMPC] - Missing connection for port 'eccstatus'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: playAudio_testbench.dut.my_clock_gen.DE_Clock_Generator_Audio.stratixii_pll.pll1.n1
# ** Note: $stop    : ./playAudio.sv(166)
#    Time: 10000350 ps  Iteration: 1  Instance: /playAudio_testbench
# Break in Module playAudio_testbench at ./playAudio.sv line 166
