{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "20", "@year": "2019", "@timestamp": "2019-10-20T23:48:05.000005-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2007", "@month": "12"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics, IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Reuse technique in hardware design", "abstracts": "The paper presents a technique for the design of digital systems on the basis of reusable hardware templates, which are circuits with modifiable functionality that might be customized to satisfy requirements of target applications, such as a highly optimized implementation of the selected problem-specific operations. Reusability is provided at two levels that are the level of hardware circuits and the level of specifications. The paper demonstrates how hardware templates can be modeled in software and implemented in hardware. \u00a9 2007 IEEE.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics, IEETA"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "IEEE Int. Conf. Inf. Reuse Integr., IEEE IRI", "@country": "usa", "issuetitle": "2007 IEEE International Conference on Information Reuse and Integration, IEEE IRI-2007", "volisspag": {"pagerange": {"@first": "36", "@last": "41"}}, "@type": "p", "publicationyear": {"@first": "2007"}, "isbn": [{"$": "1424414997", "@length": "10"}, {"$": "9781424414994", "@length": "13"}], "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagecount": "var.pagings"}, "confevent": {"confname": "2007 IEEE International Conference on Information Reuse and Integration, IEEE IRI-2007", "confsponsors": {"confsponsor": "IEEE Systems, Man and Cybernetics Society (IEEE SMC)", "@complete": "y"}, "confcatnumber": "07EX1887", "conflocation": {"city-group": "Las Vegas, NV", "@country": "usa"}, "confcode": "72586", "confdate": {"enddate": {"@day": "15", "@year": "2007", "@month": "08"}, "startdate": {"@day": "13", "@year": "2007", "@month": "08"}}}}}, "sourcetitle": "2007 IEEE International Conference on Information Reuse and Integration, IEEE IRI-2007", "article-number": "4296594", "@srcid": "12000154436", "publicationdate": {"year": "2007", "date-text": {"@xfab-added": "true", "$": "2007"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1710"}, {"$": "1802"}, {"$": "2208"}]}, {"@type": "CPXCLASS", "classification": [{"$": "452.3"}, {"$": "605"}, {"$": "721.3"}, {"$": "902.2"}, {"$": "903.3"}]}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "DECI"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "30", "@year": "2008", "@month": "07"}}, "itemidlist": {"itemid": [{"$": "352042470", "@idtype": "PUI"}, {"$": "20083111416750", "@idtype": "CPX"}, {"$": "47949118773", "@idtype": "SCP"}, {"$": "47949118773", "@idtype": "SGR"}], "ce:doi": "10.1109/IRI.2007.4296594"}}, "tail": {"bibliography": {"@refcount": "16", "reference": [{"ref-fulltext": "G. Estrin, \"Organization of Computer Systems - The Fixed Plus Variable Structure Computer\", in Proc. Western Joint Computer Conf., New York, 1960, pp. 33-40.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1960"}, "ref-title": {"ref-titletext": "Organization of Computer Systems - The Fixed Plus Variable Structure Computer"}, "refd-itemidlist": {"itemid": {"$": "84959101495", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "40"}}, "ref-text": "New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Estrin", "ce:indexed-name": "Estrin G."}]}, "ref-sourcetitle": "Proc. Western Joint Computer Conf"}}, {"ref-fulltext": "EE Times (2006, May 30), \"Semiconductor FPGA/PLD market to grow 14% in '06\" [Online]. Available: http://www.eetasia.com/ ART_8800419580_499485_0e42dd84200605.HTM.", "@id": "2", "ref-info": {"refd-itemidlist": {"itemid": {"$": "47949114564", "@idtype": "SGR"}}, "ref-text": "EE Times (2006, May 30), Semiconductor FPGA/PLD market to grow 14% in '06 [Online]. Available: http://www.eetasia.com/ ART_8800419580_499485_0e42dd84200605.HTM."}}, {"ref-fulltext": "EE Times (2006, May 24), \"FPGA Market Will Reach $2.75 Billion by Decade's End\" [Online]. Available: http://www.us.design-reuse. com/news/news13441.html.", "@id": "3", "ref-info": {"refd-itemidlist": {"itemid": {"$": "47949121764", "@idtype": "SGR"}}, "ref-text": "EE Times (2006, May 24), FPGA Market Will Reach $2.75 Billion by Decade's End [Online]. Available: http://www.us.design-reuse. com/news/news13441.html."}}, {"ref-fulltext": "Virtex-5 LX Platform Overview (May, 2006) [Online]. Available: http://direct.xilinx.com/bvdocs/publications/dsl00.pdf.", "@id": "4", "ref-info": {"refd-itemidlist": {"itemid": {"$": "47949131120", "@idtype": "SGR"}}, "ref-text": "Virtex-5 LX Platform Overview (May, 2006) [Online]. Available: http://direct.xilinx.com/bvdocs/publications/dsl00.pdf."}}, {"ref-fulltext": "Altera Product Catalog. October 2006. Available at: http: //www.altera.co.jp/literaturc/sg/product-catalog.pdf.", "@id": "5", "ref-info": {"refd-itemidlist": {"itemid": {"$": "47949092965", "@idtype": "SGR"}}, "ref-text": "Altera Product Catalog. October 2006. Available at: http: //www.altera.co.jp/literaturc/sg/product-catalog.pdf."}}, {"ref-fulltext": "Available at: http://www.intel.com/technology/mooreslaw/index.htm.", "@id": "6", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.intel.com/technology/mooreslaw/index.htm", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "47949092448", "@idtype": "SGR"}}, "ref-text": "Available at"}}, {"ref-fulltext": "Available at: http://www.xilinx.com/.", "@id": "7", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "47949093990", "@idtype": "SGR"}}, "ref-text": "Available at"}}, {"ref-fulltext": "EE Times (2006, July 31), R. Goering, \"FPGA users rank challenges, tasks\".", "@id": "8", "ref-info": {"refd-itemidlist": {"itemid": {"$": "47949097636", "@idtype": "SGR"}}, "ref-text": "EE Times (2006, July 31), R. Goering, FPGA users rank challenges, tasks."}}, {"ref-fulltext": "International Technology Roadmap for Semiconductors, System Drivers, 2005.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "refd-itemidlist": {"itemid": {"$": "36849014883", "@idtype": "SGR"}}, "ref-text": "International Technology Roadmap for Semiconductors", "ref-sourcetitle": "System Drivers"}}, {"ref-fulltext": "International Technology Roadmap for Semiconductors, Design, 2005.", "@id": "10", "ref-info": {"refd-itemidlist": {"itemid": {"$": "47949128513", "@idtype": "SGR"}}, "ref-text": "International Technology Roadmap for Semiconductors, Design, 2005."}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova. \"Design of Digital Circuits on the Basis of Hardware Templates\". Proceedings of International Conference on Embedded Systems and Applications - ESA'03, Las Vegas, USA, CSREA Press, June, 2003, pp. 56-62.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Design of Digital Circuits on the Basis of Hardware Templates"}, "refd-itemidlist": {"itemid": {"$": "1642294944", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "56", "@last": "62"}}, "ref-text": "Las Vegas, USA, CSREA Press, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of International Conference on Embedded Systems and Applications - ESA'03"}}, {"ref-fulltext": "V. Sklyarov, \"Reconfigurable models of finite state machines and their implementation in FPGAs\", Journal of Systems Architecture, 2002, 47, pp. 1043-1064.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable models of finite state machines and their implementation in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, \"Design Methods for FPGA-based Implementation of Combinatorial Search Algorithms\", Proc. Int. Workshop on SoC and MCSoC Design -IWSOC'2006, 4th Int. Conference on Advances in Mobile Computing and Multimedia - MoMM'2006, Yogyakarta, Indonesia, December 2006, pp. 359-368.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Design Methods for FPGA-based Implementation of Combinatorial Search Algorithms"}, "refd-itemidlist": {"itemid": {"$": "36849012567", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "359", "@last": "368"}}, "ref-text": "Yogyakarta, Indonesia, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. Int. Workshop on SoC and MCSoC Design -IWSOC'2006, 4th Int. Conference on Advances in Mobile Computing and Multimedia - MoMM"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms\", Microprocessors and Microsystems, Special Issue on FPGAs: Applications and Designs, 2004, 28/5-6, pp. 197-211.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, B. Pimentel, \"Using Compression/ Decompression Technique for FPGA Targeted Matrix-Oriented SAT Solvers\", Proc. XX Conference on Design of Circuits and Integrated Systems - DCIS2005, Lisbon, Portugal, November 2005.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "Using Compression/ Decompression Technique for FPGA Targeted Matrix-Oriented SAT Solvers"}, "refd-itemidlist": {"itemid": {"$": "47949108011", "@idtype": "SGR"}}, "ref-text": "Lisbon, Portugal, November", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proc. XX Conference on Design of Circuits and Integrated Systems - DCIS2005"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and their Use for Digital Control\", IEEE Trans. on VLSI Systems, 1999, vol. 7, no 2, pp. 222-228.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical Finite-State Machines and their Use for Digital Control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Systems"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-47949118773", "dc:description": "The paper presents a technique for the design of digital systems on the basis of reusable hardware templates, which are circuits with modifiable functionality that might be customized to satisfy requirements of target applications, such as a highly optimized implementation of the selected problem-specific operations. Reusability is provided at two levels that are the level of hardware circuits and the level of specifications. The paper demonstrates how hardware templates can be modeled in software and implemented in hardware. \u00a9 2007 IEEE.", "prism:coverDate": "2007-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/47949118773", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/47949118773"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=47949118773&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=47949118773&origin=inward"}], "prism:isbn": [{"$": "1424414997"}, {"$": "9781424414994"}], "prism:publicationName": "2007 IEEE International Conference on Information Reuse and Integration, IEEE IRI-2007", "source-id": "12000154436", "citedby-count": "4", "subtype": "cp", "prism:pageRange": "36-41", "dc:title": "Reuse technique in hardware design", "prism:endingPage": "41", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/IRI.2007.4296594", "prism:startingPage": "36", "article-number": "4296594", "dc:identifier": "SCOPUS_ID:47949118773"}, "idxterms": {"mainterm": [{"$": "Digital systems", "@weight": "a", "@candidate": "n"}, {"$": "Hardware circuits", "@weight": "a", "@candidate": "n"}, {"$": "Hardware designs", "@weight": "a", "@candidate": "n"}, {"$": "Information re-use", "@weight": "a", "@candidate": "n"}, {"$": "International conferences", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Information Systems", "@code": "1710", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Information Systems and Management", "@code": "1802", "@abbrev": "DECI"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}