

================================================================
== Vivado HLS Report for 'karastuba_mul_MUL_st'
================================================================
* Date:           Fri Jun  5 20:51:55 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.616 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1913|     2167| 5.739 us | 6.501 us |  1913|  2167|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+----------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
        |              Instance             |         Module         |   min   |   max   |    min   |    max   |  min |  max |   Type   |
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+----------+
        |grp_karastuba_mul_templa_fu_462    |karastuba_mul_templa    |     1570|     1824| 4.710 us | 5.472 us |  1570|  1824|   none   |
        |grp_karastuba_mul_templa_4_fu_472  |karastuba_mul_templa_4  |     1435|     1689| 4.305 us | 5.067 us |   989|  1111| dataflow |
        |grp_karastuba_mul_templa_4_fu_484  |karastuba_mul_templa_4  |     1435|     1689| 4.305 us | 5.067 us |   989|  1111| dataflow |
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 2  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 3  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 4  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 5  |       65|       65|         3|          1|          1|    64|    yes   |
        |- Loop 6  |       65|       65|         3|          1|          1|    64|    yes   |
        |- Loop 7  |       65|       65|         3|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     236|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |      328|    117|    97206|  103677|    0|
|Memory           |       22|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|     749|    -|
|Register         |        -|      -|      699|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |      350|    117|    97905|  104662|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |       10|     15|        9|      19|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |grp_karastuba_mul_templa_fu_462    |karastuba_mul_templa    |      112|     39|  32792|  34995|    0|
    |grp_karastuba_mul_templa_4_fu_472  |karastuba_mul_templa_4  |      108|     39|  32207|  34341|    0|
    |grp_karastuba_mul_templa_4_fu_484  |karastuba_mul_templa_4  |      108|     39|  32207|  34341|    0|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |Total                              |                        |      328|    117|  97206| 103677|    0|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_z0_digits_data_V_U     |karastuba_mul_ADDNgs  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |p_z2_digits_data_V_U     |karastuba_mul_ADDNgs  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |p_cross_mul_digits_da_U  |karastuba_mul_ADDNgs  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |lhs0_digits_data_V_U     |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |lhs1_digits_data_V_U     |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |rhs0_digits_data_V_U     |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |rhs1_digits_data_V_U     |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |lhs0_tmp_digits_data_U   |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |lhs1_tmp_digits_data_U   |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |rhs0_tmp_digits_data_U   |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |rhs1_tmp_digits_data_U   |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    +-------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                      |       22|  0|   0|    0|   448|  704|    11|        28672|
    +-------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |i_17_fu_537_p2                                      |     +    |      0|  0|  15|           6|           1|
    |i_18_fu_566_p2                                      |     +    |      0|  0|  15|           6|           1|
    |i_19_fu_583_p2                                      |     +    |      0|  0|  15|           6|           1|
    |i_20_fu_627_p2                                      |     +    |      0|  0|  15|           7|           1|
    |i_21_fu_647_p2                                      |     +    |      0|  0|  15|           7|           1|
    |i_22_fu_667_p2                                      |     +    |      0|  0|  15|           7|           1|
    |i_fu_520_p2                                         |     +    |      0|  0|  15|           6|           1|
    |icmp_ln262_fu_514_p2                                |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln267_fu_531_p2                                |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln272_fu_560_p2                                |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln277_fu_577_p2                                |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln294_fu_621_p2                                |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln300_fu_641_p2                                |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln306_fu_661_p2                                |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state1                                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19_on_subcall_done                    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_karastuba_mul_templa_4_fu_472_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_karastuba_mul_templa_4_fu_472_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_karastuba_mul_templa_4_fu_484_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_karastuba_mul_templa_4_fu_484_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln270_fu_543_p2                                 |    xor   |      0|  0|   7|           6|           7|
    |xor_ln280_fu_589_p2                                 |    xor   |      0|  0|   7|           6|           7|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                               |          |      0|  0| 236|         129|         100|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  89|         18|    1|         18|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_i1_0_phi_fu_398_p4     |   9|          2|    6|         12|
    |ap_phi_mux_i3_0_phi_fu_421_p4     |   9|          2|    6|         12|
    |i1_0_reg_394                      |   9|          2|    6|         12|
    |i2_0_reg_406                      |   9|          2|    6|         12|
    |i3_0_reg_417                      |   9|          2|    6|         12|
    |i4_0_reg_429                      |   9|          2|    7|         14|
    |i5_0_reg_440                      |   9|          2|    7|         14|
    |i6_0_reg_451                      |   9|          2|    7|         14|
    |i_0_reg_383                       |   9|          2|    6|         12|
    |inter_lhs_digits_data_V_address0  |  15|          3|    6|         18|
    |inter_rhs_digits_data_V_address0  |  15|          3|    6|         18|
    |lhs0_digits_data_V_address0       |  15|          3|    5|         15|
    |lhs0_digits_data_V_ce0            |  15|          3|    1|          3|
    |lhs0_tmp_digits_data_address0     |  15|          3|    5|         15|
    |lhs0_tmp_digits_data_ce0          |  15|          3|    1|          3|
    |lhs1_digits_data_V_address0       |  15|          3|    5|         15|
    |lhs1_digits_data_V_ce0            |  15|          3|    1|          3|
    |lhs1_tmp_digits_data_address0     |  15|          3|    5|         15|
    |lhs1_tmp_digits_data_ce0          |  15|          3|    1|          3|
    |lhs_digits_data_V_address0        |  15|          3|    6|         18|
    |p_cross_mul_digits_da_address0    |  15|          3|    6|         18|
    |p_cross_mul_digits_da_ce0         |  15|          3|    1|          3|
    |p_cross_mul_digits_da_we0         |   9|          2|    1|          2|
    |p_cross_mul_tmp_bits_fu_120       |   9|          2|   32|         64|
    |p_z0_digits_data_V_address0       |  15|          3|    6|         18|
    |p_z0_digits_data_V_ce0            |  15|          3|    1|          3|
    |p_z0_digits_data_V_we0            |   9|          2|    1|          2|
    |p_z0_tmp_bits_fu_104              |   9|          2|   32|         64|
    |p_z2_digits_data_V_address0       |  15|          3|    6|         18|
    |p_z2_digits_data_V_ce0            |  15|          3|    1|          3|
    |p_z2_digits_data_V_we0            |   9|          2|    1|          2|
    |p_z2_tmp_bits_fu_112              |   9|          2|   32|         64|
    |rhs0_digits_data_V_address0       |  15|          3|    5|         15|
    |rhs0_digits_data_V_ce0            |  15|          3|    1|          3|
    |rhs0_tmp_digits_data_address0     |  15|          3|    5|         15|
    |rhs0_tmp_digits_data_ce0          |  15|          3|    1|          3|
    |rhs1_digits_data_V_address0       |  15|          3|    5|         15|
    |rhs1_digits_data_V_ce0            |  15|          3|    1|          3|
    |rhs1_tmp_digits_data_address0     |  15|          3|    5|         15|
    |rhs1_tmp_digits_data_ce0          |  15|          3|    1|          3|
    |rhs_digits_data_V_address0        |  15|          3|    6|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 749|        156|  265|        639|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |  17|   0|   17|          0|
    |ap_done_reg                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                                 |   1|   0|    1|          0|
    |ap_sync_reg_grp_karastuba_mul_templa_4_fu_472_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_karastuba_mul_templa_4_fu_472_ap_ready  |   1|   0|    1|          0|
    |ap_sync_reg_grp_karastuba_mul_templa_4_fu_484_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_karastuba_mul_templa_4_fu_484_ap_ready  |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_4_fu_472_ap_start_reg          |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_4_fu_484_ap_start_reg          |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_fu_462_ap_start_reg            |   1|   0|    1|          0|
    |i1_0_reg_394                                            |   6|   0|    6|          0|
    |i1_0_reg_394_pp1_iter1_reg                              |   6|   0|    6|          0|
    |i2_0_reg_406                                            |   6|   0|    6|          0|
    |i3_0_reg_417                                            |   6|   0|    6|          0|
    |i3_0_reg_417_pp3_iter1_reg                              |   6|   0|    6|          0|
    |i4_0_reg_429                                            |   7|   0|    7|          0|
    |i5_0_reg_440                                            |   7|   0|    7|          0|
    |i6_0_reg_451                                            |   7|   0|    7|          0|
    |i_0_reg_383                                             |   6|   0|    6|          0|
    |i_17_reg_743                                            |   6|   0|    6|          0|
    |i_19_reg_783                                            |   6|   0|    6|          0|
    |icmp_ln262_reg_718                                      |   1|   0|    1|          0|
    |icmp_ln262_reg_718_pp0_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln267_reg_739                                      |   1|   0|    1|          0|
    |icmp_ln267_reg_739_pp1_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln272_reg_758                                      |   1|   0|    1|          0|
    |icmp_ln272_reg_758_pp2_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln277_reg_779                                      |   1|   0|    1|          0|
    |icmp_ln277_reg_779_pp3_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln294_reg_798                                      |   1|   0|    1|          0|
    |icmp_ln294_reg_798_pp4_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln300_reg_827                                      |   1|   0|    1|          0|
    |icmp_ln300_reg_827_pp5_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln306_reg_856                                      |   1|   0|    1|          0|
    |icmp_ln306_reg_856_pp6_iter1_reg                        |   1|   0|    1|          0|
    |p_cross_mul_digits_da_6_reg_875                         |  64|   0|   64|          0|
    |p_cross_mul_tmp_bits_fu_120                             |  32|   0|   32|          0|
    |p_z0_digits_data_V_lo_reg_817                           |  64|   0|   64|          0|
    |p_z0_tmp_bits_fu_104                                    |  32|   0|   32|          0|
    |p_z0_tmp_bits_load_reg_822                              |  32|   0|   32|          0|
    |p_z2_digits_data_V_lo_reg_846                           |  64|   0|   64|          0|
    |p_z2_tmp_bits_fu_112                                    |  32|   0|   32|          0|
    |p_z2_tmp_bits_load_reg_851                              |  32|   0|   32|          0|
    |reg_496                                                 |  64|   0|   64|          0|
    |reg_505                                                 |  64|   0|   64|          0|
    |zext_ln265_reg_727                                      |   6|   0|   64|         58|
    |zext_ln265_reg_727_pp0_iter1_reg                        |   6|   0|   64|         58|
    |zext_ln270_1_reg_748                                    |   6|   0|   64|         58|
    |zext_ln270_1_reg_748_pp1_iter1_reg                      |   6|   0|   64|         58|
    |zext_ln275_reg_767                                      |   6|   0|   64|         58|
    |zext_ln275_reg_767_pp2_iter1_reg                        |   6|   0|   64|         58|
    |zext_ln280_1_reg_788                                    |   6|   0|   64|         58|
    |zext_ln280_1_reg_788_pp3_iter1_reg                      |   6|   0|   64|         58|
    |zext_ln297_reg_807                                      |   7|   0|   64|         57|
    |zext_ln297_reg_807_pp4_iter1_reg                        |   7|   0|   64|         57|
    |zext_ln303_reg_836                                      |   7|   0|   64|         57|
    |zext_ln303_reg_836_pp5_iter1_reg                        |   7|   0|   64|         57|
    |zext_ln309_reg_865                                      |   7|   0|   64|         57|
    |zext_ln309_reg_865_pp6_iter1_reg                        |   7|   0|   64|         57|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 699|   0| 1505|        806|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |   karastuba_mul_MUL_st  | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |   karastuba_mul_MUL_st  | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |   karastuba_mul_MUL_st  | return value |
|ap_done                           | out |    1| ap_ctrl_hs |   karastuba_mul_MUL_st  | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |   karastuba_mul_MUL_st  | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |   karastuba_mul_MUL_st  | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |   karastuba_mul_MUL_st  | return value |
|ap_return_0                       | out |   32| ap_ctrl_hs |   karastuba_mul_MUL_st  | return value |
|ap_return_1                       | out |   32| ap_ctrl_hs |   karastuba_mul_MUL_st  | return value |
|ap_return_2                       | out |   32| ap_ctrl_hs |   karastuba_mul_MUL_st  | return value |
|lhs_digits_data_V_address0        | out |    6|  ap_memory |    lhs_digits_data_V    |     array    |
|lhs_digits_data_V_ce0             | out |    1|  ap_memory |    lhs_digits_data_V    |     array    |
|lhs_digits_data_V_q0              |  in |   64|  ap_memory |    lhs_digits_data_V    |     array    |
|rhs_digits_data_V_address0        | out |    6|  ap_memory |    rhs_digits_data_V    |     array    |
|rhs_digits_data_V_ce0             | out |    1|  ap_memory |    rhs_digits_data_V    |     array    |
|rhs_digits_data_V_q0              |  in |   64|  ap_memory |    rhs_digits_data_V    |     array    |
|z0_digits_data_V_address0         | out |    6|  ap_memory |     z0_digits_data_V    |     array    |
|z0_digits_data_V_ce0              | out |    1|  ap_memory |     z0_digits_data_V    |     array    |
|z0_digits_data_V_we0              | out |    1|  ap_memory |     z0_digits_data_V    |     array    |
|z0_digits_data_V_d0               | out |   64|  ap_memory |     z0_digits_data_V    |     array    |
|z2_digits_data_V_address0         | out |    6|  ap_memory |     z2_digits_data_V    |     array    |
|z2_digits_data_V_ce0              | out |    1|  ap_memory |     z2_digits_data_V    |     array    |
|z2_digits_data_V_we0              | out |    1|  ap_memory |     z2_digits_data_V    |     array    |
|z2_digits_data_V_d0               | out |   64|  ap_memory |     z2_digits_data_V    |     array    |
|cross_mul_digits_data_V_address0  | out |    6|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_ce0       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_we0       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_d0        | out |   64|  ap_memory | cross_mul_digits_data_V |     array    |
|inter_lhs_digits_data_V_address0  | out |    6|  ap_memory | inter_lhs_digits_data_V |     array    |
|inter_lhs_digits_data_V_ce0       | out |    1|  ap_memory | inter_lhs_digits_data_V |     array    |
|inter_lhs_digits_data_V_we0       | out |    1|  ap_memory | inter_lhs_digits_data_V |     array    |
|inter_lhs_digits_data_V_d0        | out |   64|  ap_memory | inter_lhs_digits_data_V |     array    |
|inter_rhs_digits_data_V_address0  | out |    6|  ap_memory | inter_rhs_digits_data_V |     array    |
|inter_rhs_digits_data_V_ce0       | out |    1|  ap_memory | inter_rhs_digits_data_V |     array    |
|inter_rhs_digits_data_V_we0       | out |    1|  ap_memory | inter_rhs_digits_data_V |     array    |
|inter_rhs_digits_data_V_d0        | out |   64|  ap_memory | inter_rhs_digits_data_V |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

