#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 13 20:47:37 2025
# Process ID: 8884
# Current directory: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21788 D:\FPGA_Learning_Journey\Pro\SobelEdge____\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Operating_Mode_A {NO_CHANGE}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 12 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/impl_1/sobel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
