{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442365482836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442365482839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 15 18:04:42 2015 " "Processing started: Tue Sep 15 18:04:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442365482839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442365482839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442365482839 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442365483311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goodwin/documents/embedded systems/projects/mcdonald, homework2/library/fulladder/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goodwin/documents/embedded systems/projects/mcdonald, homework2/library/fulladder/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder-logicfunction " "Found design unit 1: Fulladder-logicfunction" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/FullAdder/FullAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442365491980 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/FullAdder/FullAdder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442365491980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442365491980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goodwin/documents/embedded systems/projects/mcdonald, homework2/library/mux2to1/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goodwin/documents/embedded systems/projects/mcdonald, homework2/library/mux2to1/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-logicFunction " "Found design unit 1: mux2to1-logicFunction" {  } { { "../mux2to1/mux2to1.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/mux2to1/mux2to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442365491997 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../mux2to1/mux2to1.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/mux2to1/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442365491997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442365491997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goodwin/documents/embedded systems/projects/mcdonald, homework2/library/mux1to1/mux1to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goodwin/documents/embedded systems/projects/mcdonald, homework2/library/mux1to1/mux1to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1to1-logicFunction " "Found design unit 1: mux1to1-logicFunction" {  } { { "../mux1to1/mux1to1.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/mux1to1/mux1to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442365491999 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1to1 " "Found entity 1: mux1to1" {  } { { "../mux1to1/mux1to1.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/mux1to1/mux1to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442365491999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442365491999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goodwin/documents/embedded systems/projects/mcdonald, homework2/library/logic_unit/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goodwin/documents/embedded systems/projects/mcdonald, homework2/library/logic_unit/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic_Unit-logicFunction " "Found design unit 1: Logic_Unit-logicFunction" {  } { { "../Logic_Unit/Logic_Unit.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/Logic_Unit/Logic_Unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442365492000 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic_Unit " "Found entity 1: Logic_Unit" {  } { { "../Logic_Unit/Logic_Unit.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/Logic_Unit/Logic_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442365492000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442365492000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goodwin/documents/embedded systems/projects/mcdonald, homework2/library/arithmetic_unit/arithmetic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goodwin/documents/embedded systems/projects/mcdonald, homework2/library/arithmetic_unit/arithmetic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_Unit-arithmetic " "Found design unit 1: Arithmetic_Unit-arithmetic" {  } { { "../Arithmetic_Unit/Arithmetic_Unit.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/Arithmetic_Unit/Arithmetic_Unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442365492003 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Unit " "Found entity 1: Arithmetic_Unit" {  } { { "../Arithmetic_Unit/Arithmetic_Unit.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/Arithmetic_Unit/Arithmetic_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442365492003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442365492003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-LogicFunction " "Found design unit 1: ALU-LogicFunction" {  } { { "ALU.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442365492005 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/ALU/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442365492005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442365492005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442365492045 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Asig ALU.vhd(16) " "VHDL Signal Declaration warning at ALU.vhd(16): used explicit default value for signal \"Asig\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/ALU/ALU.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1442365492140 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Bsig ALU.vhd(17) " "VHDL Signal Declaration warning at ALU.vhd(17): used explicit default value for signal \"Bsig\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/ALU/ALU.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1442365492140 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NotB ALU.vhd(18) " "VHDL Signal Declaration warning at ALU.vhd(18): used explicit default value for signal \"NotB\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/ALU/ALU.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1442365492140 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "OPsig ALU.vhd(19) " "VHDL Signal Declaration warning at ALU.vhd(19): used explicit default value for signal \"OPsig\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/ALU/ALU.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1442365492140 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux_1 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux_1\"" {  } { { "ALU.vhd" "mux_1" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/ALU/ALU.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442365492154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_Unit Arithmetic_Unit:Arithmetic_Unit_1 " "Elaborating entity \"Arithmetic_Unit\" for hierarchy \"Arithmetic_Unit:Arithmetic_Unit_1\"" {  } { { "ALU.vhd" "Arithmetic_Unit_1" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/ALU/ALU.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442365492277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Arithmetic_Unit:Arithmetic_Unit_1\|FullAdder:full_adder_1 " "Elaborating entity \"FullAdder\" for hierarchy \"Arithmetic_Unit:Arithmetic_Unit_1\|FullAdder:full_adder_1\"" {  } { { "../Arithmetic_Unit/Arithmetic_Unit.vhd" "full_adder_1" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/Arithmetic_Unit/Arithmetic_Unit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442365492287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_Unit Logic_Unit:Logic_Unit_1 " "Elaborating entity \"Logic_Unit\" for hierarchy \"Logic_Unit:Logic_Unit_1\"" {  } { { "ALU.vhd" "Logic_Unit_1" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/ALU/ALU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442365492306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1to1 mux1to1:MUX_2 " "Elaborating entity \"mux1to1\" for hierarchy \"mux1to1:MUX_2\"" {  } { { "ALU.vhd" "MUX_2" { Text "C:/Users/Goodwin/Documents/Embedded Systems/Projects/McDonald, Homework2/Library/ALU/ALU.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442365492315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1442365493662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442365494627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442365494627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442365495357 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442365495357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442365495357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442365495357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "761 " "Peak virtual memory: 761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442365495375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 15 18:04:55 2015 " "Processing ended: Tue Sep 15 18:04:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442365495375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442365495375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442365495375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442365495375 ""}
