# FSMDesignTestRTL
SystemVerilog Design For Testability (DFT) as applied to Finate State Machines (FSMs). Aims to show how DFT structures can be built into an integrated circuit (IC) to assist testing via a scan path..
