|SDRreceiver
clk => clk.IN2
rst_n => rst_n.IN1
adc_data[0] => adc_data[0].IN1
adc_data[1] => adc_data[1].IN1
adc_data[2] => adc_data[2].IN1
adc_data[3] => adc_data[3].IN1
adc_data[4] => adc_data[4].IN1
adc_data[5] => adc_data[5].IN1
adc_data[6] => adc_data[6].IN1
adc_data[7] => adc_data[7].IN1
adc_data[8] => adc_data[8].IN1
adc_data[9] => adc_data[9].IN1
serial_rx => serial_rx.IN1
serial_tx <= serial_send:u_serial_send.odata
clk_adc <= mpll:u_mpll.c0
debug_led[0] <= serial_recv:u_serial_recv.bits4
debug_led[1] <= serial_recv:u_serial_recv.bits4
debug_led[2] <= serial_recv:u_serial_recv.bits4
debug_led[3] <= serial_recv:u_serial_recv.bits4


|SDRreceiver|mpll:u_mpll
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|SDRreceiver|mpll:u_mpll|altpll:altpll_component
inclk[0] => mpll_altpll:auto_generated.inclk[0]
inclk[1] => mpll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|SDRreceiver|mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|SDRreceiver|serial_recv:u_serial_recv
sclk => tuner_freq[0]~reg0.CLK
sclk => tuner_freq[1]~reg0.CLK
sclk => tuner_freq[2]~reg0.CLK
sclk => tuner_freq[3]~reg0.CLK
sclk => tuner_freq[4]~reg0.CLK
sclk => tuner_freq[5]~reg0.CLK
sclk => tuner_freq[6]~reg0.CLK
sclk => tuner_freq[7]~reg0.CLK
sclk => tuner_freq[8]~reg0.CLK
sclk => tuner_freq[9]~reg0.CLK
sclk => tuner_freq[10]~reg0.CLK
sclk => tuner_freq[11]~reg0.CLK
sclk => tuner_freq[12]~reg0.CLK
sclk => tuner_freq[13]~reg0.CLK
sclk => tuner_freq[14]~reg0.CLK
sclk => tuner_freq[15]~reg0.CLK
sclk => tuner_freq[16]~reg0.CLK
sclk => tuner_freq[17]~reg0.CLK
sclk => tuner_freq[18]~reg0.CLK
sclk => tuner_freq[19]~reg0.CLK
sclk => tuner_freq[20]~reg0.CLK
sclk => tuner_freq[21]~reg0.CLK
sclk => tuner_freq[22]~reg0.CLK
sclk => tuner_freq[23]~reg0.CLK
sclk => tuner_freq[24]~reg0.CLK
sclk => tuner_freq[25]~reg0.CLK
sclk => tuner_freq[26]~reg0.CLK
sclk => tuner_freq[27]~reg0.CLK
sclk => tuner_freq[28]~reg0.CLK
sclk => tuner_freq[29]~reg0.CLK
sclk => tuner_freq[30]~reg0.CLK
sclk => tuner_freq[31]~reg0.CLK
sclk => rx_byte4[0].CLK
sclk => rx_byte4[1].CLK
sclk => rx_byte4[2].CLK
sclk => rx_byte4[3].CLK
sclk => rx_byte4[4].CLK
sclk => rx_byte4[5].CLK
sclk => rx_byte4[6].CLK
sclk => rx_byte4[7].CLK
sclk => rx_byte3[0].CLK
sclk => rx_byte3[1].CLK
sclk => rx_byte3[2].CLK
sclk => rx_byte3[3].CLK
sclk => rx_byte3[4].CLK
sclk => rx_byte3[5].CLK
sclk => rx_byte3[6].CLK
sclk => rx_byte3[7].CLK
sclk => rx_byte2[0].CLK
sclk => rx_byte2[1].CLK
sclk => rx_byte2[2].CLK
sclk => rx_byte2[3].CLK
sclk => rx_byte2[4].CLK
sclk => rx_byte2[5].CLK
sclk => rx_byte2[6].CLK
sclk => rx_byte2[7].CLK
sclk => rx_byte1[0].CLK
sclk => rx_byte1[1].CLK
sclk => rx_byte1[2].CLK
sclk => rx_byte1[3].CLK
sclk => rx_byte1[4].CLK
sclk => rx_byte1[5].CLK
sclk => rx_byte1[6].CLK
sclk => rx_byte1[7].CLK
sclk => rx_byte0[0].CLK
sclk => rx_byte0[1].CLK
sclk => rx_byte0[2].CLK
sclk => rx_byte0[4].CLK
sclk => rx_byte0[7].CLK
sclk => flag[0].CLK
sclk => flag[1].CLK
sclk => flag[2].CLK
sclk => shift_reg[0].CLK
sclk => shift_reg[1].CLK
sclk => shift_reg[2].CLK
sclk => shift_reg[3].CLK
sclk => shift_reg[4].CLK
sclk => shift_reg[5].CLK
sclk => shift_reg[6].CLK
sclk => shift_reg[7].CLK
sclk => num_bits[0].CLK
sclk => num_bits[1].CLK
sclk => num_bits[2].CLK
sclk => num_bits[3].CLK
sclk => cnt[0].CLK
sclk => cnt[1].CLK
sclk => cnt[2].CLK
sclk => cnt[3].CLK
sclk => shr[0].CLK
sclk => shr[1].CLK
sdata => shr[0].DATAIN
tuner_freq[0] <= tuner_freq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[1] <= tuner_freq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[2] <= tuner_freq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[3] <= tuner_freq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[4] <= tuner_freq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[5] <= tuner_freq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[6] <= tuner_freq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[7] <= tuner_freq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[8] <= tuner_freq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[9] <= tuner_freq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[10] <= tuner_freq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[11] <= tuner_freq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[12] <= tuner_freq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[13] <= tuner_freq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[14] <= tuner_freq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[15] <= tuner_freq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[16] <= tuner_freq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[17] <= tuner_freq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[18] <= tuner_freq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[19] <= tuner_freq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[20] <= tuner_freq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[21] <= tuner_freq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[22] <= tuner_freq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[23] <= tuner_freq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[24] <= tuner_freq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[25] <= tuner_freq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[26] <= tuner_freq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[27] <= tuner_freq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[28] <= tuner_freq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[29] <= tuner_freq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[30] <= tuner_freq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tuner_freq[31] <= tuner_freq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bits4[0] <= rx_byte4[0].DB_MAX_OUTPUT_PORT_TYPE
bits4[1] <= rx_byte4[1].DB_MAX_OUTPUT_PORT_TYPE
bits4[2] <= rx_byte4[2].DB_MAX_OUTPUT_PORT_TYPE
bits4[3] <= rx_byte4[3].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP
clk => clk.IN4
clk_fir => clk_fir.IN2
rst_n => rst_n.IN5
adc_data[0] => adc_data[0].IN1
adc_data[1] => adc_data[1].IN1
adc_data[2] => adc_data[2].IN1
adc_data[3] => adc_data[3].IN1
adc_data[4] => adc_data[4].IN1
adc_data[5] => adc_data[5].IN1
adc_data[6] => adc_data[6].IN1
adc_data[7] => adc_data[7].IN1
adc_data[8] => adc_data[8].IN1
adc_data[9] => adc_data[9].IN1
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
i_out[0] <= mfir:u_i_mfir.ast_source_data
i_out[1] <= mfir:u_i_mfir.ast_source_data
i_out[2] <= mfir:u_i_mfir.ast_source_data
i_out[3] <= mfir:u_i_mfir.ast_source_data
i_out[4] <= mfir:u_i_mfir.ast_source_data
i_out[5] <= mfir:u_i_mfir.ast_source_data
i_out[6] <= mfir:u_i_mfir.ast_source_data
i_out[7] <= mfir:u_i_mfir.ast_source_data
i_out[8] <= mfir:u_i_mfir.ast_source_data
i_out[9] <= mfir:u_i_mfir.ast_source_data
i_out[10] <= mfir:u_i_mfir.ast_source_data
i_out[11] <= mfir:u_i_mfir.ast_source_data
i_out[12] <= mfir:u_i_mfir.ast_source_data
i_out[13] <= mfir:u_i_mfir.ast_source_data
i_out[14] <= mfir:u_i_mfir.ast_source_data
i_out[15] <= mfir:u_i_mfir.ast_source_data
i_out[16] <= mfir:u_i_mfir.ast_source_data
i_out[17] <= mfir:u_i_mfir.ast_source_data
i_out[18] <= mfir:u_i_mfir.ast_source_data
i_out[19] <= mfir:u_i_mfir.ast_source_data
i_out[20] <= mfir:u_i_mfir.ast_source_data
i_out[21] <= mfir:u_i_mfir.ast_source_data
i_out[22] <= mfir:u_i_mfir.ast_source_data
i_out[23] <= mfir:u_i_mfir.ast_source_data
i_out[24] <= mfir:u_i_mfir.ast_source_data
i_out[25] <= mfir:u_i_mfir.ast_source_data
i_out[26] <= mfir:u_i_mfir.ast_source_data
i_out[27] <= mfir:u_i_mfir.ast_source_data
i_out[28] <= mfir:u_i_mfir.ast_source_data
i_out[29] <= mfir:u_i_mfir.ast_source_data
i_out[30] <= mfir:u_i_mfir.ast_source_data
i_out[31] <= mfir:u_i_mfir.ast_source_data
q_out[0] <= mfir:u_q_mfir.ast_source_data
q_out[1] <= mfir:u_q_mfir.ast_source_data
q_out[2] <= mfir:u_q_mfir.ast_source_data
q_out[3] <= mfir:u_q_mfir.ast_source_data
q_out[4] <= mfir:u_q_mfir.ast_source_data
q_out[5] <= mfir:u_q_mfir.ast_source_data
q_out[6] <= mfir:u_q_mfir.ast_source_data
q_out[7] <= mfir:u_q_mfir.ast_source_data
q_out[8] <= mfir:u_q_mfir.ast_source_data
q_out[9] <= mfir:u_q_mfir.ast_source_data
q_out[10] <= mfir:u_q_mfir.ast_source_data
q_out[11] <= mfir:u_q_mfir.ast_source_data
q_out[12] <= mfir:u_q_mfir.ast_source_data
q_out[13] <= mfir:u_q_mfir.ast_source_data
q_out[14] <= mfir:u_q_mfir.ast_source_data
q_out[15] <= mfir:u_q_mfir.ast_source_data
q_out[16] <= mfir:u_q_mfir.ast_source_data
q_out[17] <= mfir:u_q_mfir.ast_source_data
q_out[18] <= mfir:u_q_mfir.ast_source_data
q_out[19] <= mfir:u_q_mfir.ast_source_data
q_out[20] <= mfir:u_q_mfir.ast_source_data
q_out[21] <= mfir:u_q_mfir.ast_source_data
q_out[22] <= mfir:u_q_mfir.ast_source_data
q_out[23] <= mfir:u_q_mfir.ast_source_data
q_out[24] <= mfir:u_q_mfir.ast_source_data
q_out[25] <= mfir:u_q_mfir.ast_source_data
q_out[26] <= mfir:u_q_mfir.ast_source_data
q_out[27] <= mfir:u_q_mfir.ast_source_data
q_out[28] <= mfir:u_q_mfir.ast_source_data
q_out[29] <= mfir:u_q_mfir.ast_source_data
q_out[30] <= mfir:u_q_mfir.ast_source_data
q_out[31] <= mfir:u_q_mfir.ast_source_data


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
clk => clk.IN1
reset_n => reset_n.IN1
clken => clken.IN1
fsin_o[0] <= mnco_st:mnco_st_inst.fsin_o
fsin_o[1] <= mnco_st:mnco_st_inst.fsin_o
fsin_o[2] <= mnco_st:mnco_st_inst.fsin_o
fsin_o[3] <= mnco_st:mnco_st_inst.fsin_o
fsin_o[4] <= mnco_st:mnco_st_inst.fsin_o
fsin_o[5] <= mnco_st:mnco_st_inst.fsin_o
fsin_o[6] <= mnco_st:mnco_st_inst.fsin_o
fsin_o[7] <= mnco_st:mnco_st_inst.fsin_o
fsin_o[8] <= mnco_st:mnco_st_inst.fsin_o
fsin_o[9] <= mnco_st:mnco_st_inst.fsin_o
fcos_o[0] <= mnco_st:mnco_st_inst.fcos_o
fcos_o[1] <= mnco_st:mnco_st_inst.fcos_o
fcos_o[2] <= mnco_st:mnco_st_inst.fcos_o
fcos_o[3] <= mnco_st:mnco_st_inst.fcos_o
fcos_o[4] <= mnco_st:mnco_st_inst.fcos_o
fcos_o[5] <= mnco_st:mnco_st_inst.fcos_o
fcos_o[6] <= mnco_st:mnco_st_inst.fcos_o
fcos_o[7] <= mnco_st:mnco_st_inst.fcos_o
fcos_o[8] <= mnco_st:mnco_st_inst.fcos_o
fcos_o[9] <= mnco_st:mnco_st_inst.fcos_o
out_valid <= mnco_st:mnco_st_inst.out_valid


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst
clk => clk.IN37
reset_n => reset.IN37
clken => clken.IN37
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
phi_inc_i[20] => phi_inc_i_w[20].IN1
phi_inc_i[21] => phi_inc_i_w[21].IN1
phi_inc_i[22] => phi_inc_i_w[22].IN1
phi_inc_i[23] => phi_inc_i_w[23].IN1
phi_inc_i[24] => phi_inc_i_w[24].IN1
phi_inc_i[25] => phi_inc_i_w[25].IN1
phi_inc_i[26] => phi_inc_i_w[26].IN1
phi_inc_i[27] => phi_inc_i_w[27].IN1
phi_inc_i[28] => phi_inc_i_w[28].IN1
phi_inc_i[29] => phi_inc_i_w[29].IN1
phi_inc_i[30] => phi_inc_i_w[30].IN1
phi_inc_i[31] => phi_inc_i_w[31].IN1
fsin_o[0] <= dop_reg:dop.sin_o
fsin_o[1] <= dop_reg:dop.sin_o
fsin_o[2] <= dop_reg:dop.sin_o
fsin_o[3] <= dop_reg:dop.sin_o
fsin_o[4] <= dop_reg:dop.sin_o
fsin_o[5] <= dop_reg:dop.sin_o
fsin_o[6] <= dop_reg:dop.sin_o
fsin_o[7] <= dop_reg:dop.sin_o
fsin_o[8] <= dop_reg:dop.sin_o
fsin_o[9] <= dop_reg:dop.sin_o
fcos_o[0] <= dop_reg:dop.cos_o
fcos_o[1] <= dop_reg:dop.cos_o
fcos_o[2] <= dop_reg:dop.cos_o
fcos_o[3] <= dop_reg:dop.cos_o
fcos_o[4] <= dop_reg:dop.cos_o
fcos_o[5] <= dop_reg:dop.cos_o
fcos_o[6] <= dop_reg:dop.cos_o
fcos_o[7] <= dop_reg:dop.cos_o
fcos_o[8] <= dop_reg:dop.cos_o
fcos_o[9] <= dop_reg:dop.cos_o
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci
clk => corz[0]~reg0.CLK
clk => corz[1]~reg0.CLK
clk => corz[2]~reg0.CLK
clk => corz[3]~reg0.CLK
clk => corz[4]~reg0.CLK
clk => corz[5]~reg0.CLK
clk => corz[6]~reg0.CLK
clk => corz[7]~reg0.CLK
clk => corz[8]~reg0.CLK
clk => corz[9]~reg0.CLK
clk => cory[0]~reg0.CLK
clk => cory[1]~reg0.CLK
clk => cory[2]~reg0.CLK
clk => cory[3]~reg0.CLK
clk => cory[4]~reg0.CLK
clk => cory[5]~reg0.CLK
clk => cory[6]~reg0.CLK
clk => cory[7]~reg0.CLK
clk => cory[8]~reg0.CLK
clk => cory[9]~reg0.CLK
clk => corx[0]~reg0.CLK
clk => corx[1]~reg0.CLK
clk => corx[2]~reg0.CLK
clk => corx[3]~reg0.CLK
clk => corx[4]~reg0.CLK
clk => corx[5]~reg0.CLK
clk => corx[6]~reg0.CLK
clk => corx[7]~reg0.CLK
clk => corx[8]~reg0.CLK
clk => corx[9]~reg0.CLK
clken => corz[0]~reg0.ENA
clken => corx[9]~reg0.ENA
clken => corx[8]~reg0.ENA
clken => corx[7]~reg0.ENA
clken => corx[6]~reg0.ENA
clken => corx[5]~reg0.ENA
clken => corx[4]~reg0.ENA
clken => corx[3]~reg0.ENA
clken => corx[2]~reg0.ENA
clken => corx[1]~reg0.ENA
clken => corx[0]~reg0.ENA
clken => cory[9]~reg0.ENA
clken => cory[8]~reg0.ENA
clken => cory[7]~reg0.ENA
clken => cory[6]~reg0.ENA
clken => cory[5]~reg0.ENA
clken => cory[4]~reg0.ENA
clken => cory[3]~reg0.ENA
clken => cory[2]~reg0.ENA
clken => cory[1]~reg0.ENA
clken => cory[0]~reg0.ENA
clken => corz[9]~reg0.ENA
clken => corz[8]~reg0.ENA
clken => corz[7]~reg0.ENA
clken => corz[6]~reg0.ENA
clken => corz[5]~reg0.ENA
clken => corz[4]~reg0.ENA
clken => corz[3]~reg0.ENA
clken => corz[2]~reg0.ENA
clken => corz[1]~reg0.ENA
reset => corz[0]~reg0.ACLR
reset => corz[1]~reg0.ACLR
reset => corz[2]~reg0.ACLR
reset => corz[3]~reg0.ACLR
reset => corz[4]~reg0.ACLR
reset => corz[5]~reg0.ACLR
reset => corz[6]~reg0.ACLR
reset => corz[7]~reg0.ACLR
reset => corz[8]~reg0.ACLR
reset => corz[9]~reg0.ACLR
reset => cory[0]~reg0.ACLR
reset => cory[1]~reg0.ACLR
reset => cory[2]~reg0.ACLR
reset => cory[3]~reg0.ACLR
reset => cory[4]~reg0.ACLR
reset => cory[5]~reg0.ACLR
reset => cory[6]~reg0.ACLR
reset => cory[7]~reg0.ACLR
reset => cory[8]~reg0.ACLR
reset => cory[9]~reg0.ACLR
reset => corx[0]~reg0.ACLR
reset => corx[1]~reg0.ACLR
reset => corx[2]~reg0.ACLR
reset => corx[3]~reg0.ACLR
reset => corx[4]~reg0.ACLR
reset => corx[5]~reg0.ACLR
reset => corx[6]~reg0.ACLR
reset => corx[7]~reg0.ACLR
reset => corx[8]~reg0.ACLR
reset => corx[9]~reg0.ACLR
phi_acc_w[0] => ~NO_FANOUT~
phi_acc_w[1] => ~NO_FANOUT~
phi_acc_w[2] => ~NO_FANOUT~
phi_acc_w[3] => ~NO_FANOUT~
phi_acc_w[4] => corz[0]~reg0.DATAIN
phi_acc_w[5] => corz[1]~reg0.DATAIN
phi_acc_w[6] => corz[2]~reg0.DATAIN
phi_acc_w[7] => corz[3]~reg0.DATAIN
phi_acc_w[8] => corz[4]~reg0.DATAIN
phi_acc_w[9] => corz[5]~reg0.DATAIN
phi_acc_w[10] => corz[6]~reg0.DATAIN
phi_acc_w[11] => corz[7]~reg0.DATAIN
phi_acc_w[12] => corz[8]~reg0.DATAIN
phi_acc_w[13] => ~NO_FANOUT~
phi_acc_w[14] => ~NO_FANOUT~
corx[0] <= corx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[1] <= corx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[2] <= corx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[3] <= corx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[4] <= corx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[5] <= corx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[6] <= corx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[7] <= corx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[8] <= corx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[9] <= corx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[0] <= cory[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[1] <= cory[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[2] <= cory[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[3] <= cory[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[4] <= cory[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[5] <= cory[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[6] <= cory[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[7] <= cory[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[8] <= cory[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[9] <= cory[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[0] <= corz[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[1] <= corz[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[2] <= corz[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[3] <= corz[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[4] <= corz[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[5] <= corz[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[6] <= corz[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[7] <= corz[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[8] <= corz[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[9] <= corz[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs
clk => cor1y[0]~reg0.CLK
clk => cor1y[1]~reg0.CLK
clk => cor1y[2]~reg0.CLK
clk => cor1y[3]~reg0.CLK
clk => cor1y[4]~reg0.CLK
clk => cor1y[5]~reg0.CLK
clk => cor1y[6]~reg0.CLK
clk => cor1y[7]~reg0.CLK
clk => cor1y[8]~reg0.CLK
clk => cor1y[9]~reg0.CLK
clk => cor1x[0]~reg0.CLK
clk => cor1x[1]~reg0.CLK
clk => cor1x[2]~reg0.CLK
clk => cor1x[3]~reg0.CLK
clk => cor1x[4]~reg0.CLK
clk => cor1x[5]~reg0.CLK
clk => cor1x[6]~reg0.CLK
clk => cor1x[7]~reg0.CLK
clk => cor1x[8]~reg0.CLK
clk => cor1x[9]~reg0.CLK
reset => cor1y[0]~reg0.ACLR
reset => cor1y[1]~reg0.ACLR
reset => cor1y[2]~reg0.ACLR
reset => cor1y[3]~reg0.ACLR
reset => cor1y[4]~reg0.ACLR
reset => cor1y[5]~reg0.ACLR
reset => cor1y[6]~reg0.ACLR
reset => cor1y[7]~reg0.ACLR
reset => cor1y[8]~reg0.ACLR
reset => cor1y[9]~reg0.ACLR
reset => cor1x[0]~reg0.ACLR
reset => cor1x[1]~reg0.ACLR
reset => cor1x[2]~reg0.ACLR
reset => cor1x[3]~reg0.ACLR
reset => cor1x[4]~reg0.ACLR
reset => cor1x[5]~reg0.ACLR
reset => cor1x[6]~reg0.ACLR
reset => cor1x[7]~reg0.ACLR
reset => cor1x[8]~reg0.ACLR
reset => cor1x[9]~reg0.ACLR
clken => cor1y[0]~reg0.ENA
clken => cor1x[9]~reg0.ENA
clken => cor1x[8]~reg0.ENA
clken => cor1x[7]~reg0.ENA
clken => cor1x[6]~reg0.ENA
clken => cor1x[5]~reg0.ENA
clken => cor1x[4]~reg0.ENA
clken => cor1x[3]~reg0.ENA
clken => cor1x[2]~reg0.ENA
clken => cor1x[1]~reg0.ENA
clken => cor1x[0]~reg0.ENA
clken => cor1y[9]~reg0.ENA
clken => cor1y[8]~reg0.ENA
clken => cor1y[7]~reg0.ENA
clken => cor1y[6]~reg0.ENA
clken => cor1y[5]~reg0.ENA
clken => cor1y[4]~reg0.ENA
clken => cor1y[3]~reg0.ENA
clken => cor1y[2]~reg0.ENA
clken => cor1y[1]~reg0.ENA
cor0x[0] => Add0.IN20
cor0x[0] => cor1y.IN0
cor0x[1] => Add0.IN19
cor0x[1] => cor1y.IN0
cor0x[2] => Add0.IN18
cor0x[2] => cor1y.IN0
cor0x[3] => Add0.IN17
cor0x[3] => cor1y.IN0
cor0x[4] => Add0.IN16
cor0x[4] => cor1y.IN0
cor0x[5] => Add0.IN15
cor0x[5] => cor1y.IN0
cor0x[6] => Add0.IN14
cor0x[6] => cor1y.IN0
cor0x[7] => Add0.IN13
cor0x[7] => cor1y.IN0
cor0x[8] => Add0.IN12
cor0x[8] => cor1y.IN0
cor0x[9] => Add0.IN11
cor0x[9] => cor1y.IN0
cor0x[9] => Add3.IN20
cor0y[0] => cor1x.IN0
cor0y[0] => Add2.IN20
cor0y[1] => cor1x.IN0
cor0y[1] => Add2.IN19
cor0y[2] => cor1x.IN0
cor0y[2] => Add2.IN18
cor0y[3] => cor1x.IN0
cor0y[3] => Add2.IN17
cor0y[4] => cor1x.IN0
cor0y[4] => Add2.IN16
cor0y[5] => cor1x.IN0
cor0y[5] => Add2.IN15
cor0y[6] => cor1x.IN0
cor0y[6] => Add2.IN14
cor0y[7] => cor1x.IN0
cor0y[7] => Add2.IN13
cor0y[8] => cor1x.IN0
cor0y[8] => Add2.IN12
cor0y[9] => cor1x.IN0
cor0y[9] => Add1.IN20
cor0y[9] => Add2.IN11
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor1x[0] <= cor1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[1] <= cor1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[2] <= cor1x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[3] <= cor1x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[4] <= cor1x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[5] <= cor1x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[6] <= cor1x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[7] <= cor1x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[8] <= cor1x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[9] <= cor1x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[0] <= cor1y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[1] <= cor1y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[2] <= cor1y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[3] <= cor1y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[4] <= cor1y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[5] <= cor1y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[6] <= cor1y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[7] <= cor1y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[8] <= cor1y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[9] <= cor1y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_seg_sel:css
clk => seg_rot[0]~reg0.CLK
clk => seg_rot[1]~reg0.CLK
clk => zheld[0][0].CLK
clk => zheld[0][1].CLK
clk => zheld[1][0].CLK
clk => zheld[1][1].CLK
clk => zheld[2][0].CLK
clk => zheld[2][1].CLK
clk => zheld[3][0].CLK
clk => zheld[3][1].CLK
clk => zheld[4][0].CLK
clk => zheld[4][1].CLK
clk => zheld[5][0].CLK
clk => zheld[5][1].CLK
clk => zheld[6][0].CLK
clk => zheld[6][1].CLK
clk => zheld[7][0].CLK
clk => zheld[7][1].CLK
clk => zheld[8][0].CLK
clk => zheld[8][1].CLK
clk => zheld[9][0].CLK
clk => zheld[9][1].CLK
clk => zheld[10][0].CLK
clk => zheld[10][1].CLK
clk => zheld[11][0].CLK
clk => zheld[11][1].CLK
clk => zheld[12][0].CLK
clk => zheld[12][1].CLK
clk => zheld[13][0].CLK
clk => zheld[13][1].CLK
clk => zheld[14][0].CLK
clk => zheld[14][1].CLK
clk => zheld[15][0].CLK
clk => zheld[15][1].CLK
clk => zheld[16][0].CLK
clk => zheld[16][1].CLK
clk => zheld[17][0].CLK
clk => zheld[17][1].CLK
clk => zheld[18][0].CLK
clk => zheld[18][1].CLK
clk => zheld[19][0].CLK
clk => zheld[19][1].CLK
clk => zheld[20][0].CLK
clk => zheld[20][1].CLK
reset => seg_rot[0]~reg0.ACLR
reset => seg_rot[1]~reg0.ACLR
reset => zheld[0][0].ACLR
reset => zheld[0][1].ACLR
reset => zheld[1][0].ACLR
reset => zheld[1][1].ACLR
reset => zheld[2][0].ACLR
reset => zheld[2][1].ACLR
reset => zheld[3][0].ACLR
reset => zheld[3][1].ACLR
reset => zheld[4][0].ACLR
reset => zheld[4][1].ACLR
reset => zheld[5][0].ACLR
reset => zheld[5][1].ACLR
reset => zheld[6][0].ACLR
reset => zheld[6][1].ACLR
reset => zheld[7][0].ACLR
reset => zheld[7][1].ACLR
reset => zheld[8][0].ACLR
reset => zheld[8][1].ACLR
reset => zheld[9][0].ACLR
reset => zheld[9][1].ACLR
reset => zheld[10][0].ACLR
reset => zheld[10][1].ACLR
reset => zheld[11][0].ACLR
reset => zheld[11][1].ACLR
reset => zheld[12][0].ACLR
reset => zheld[12][1].ACLR
reset => zheld[13][0].ACLR
reset => zheld[13][1].ACLR
reset => zheld[14][0].ACLR
reset => zheld[14][1].ACLR
reset => zheld[15][0].ACLR
reset => zheld[15][1].ACLR
reset => zheld[16][0].ACLR
reset => zheld[16][1].ACLR
reset => zheld[17][0].ACLR
reset => zheld[17][1].ACLR
reset => zheld[18][0].ACLR
reset => zheld[18][1].ACLR
reset => zheld[19][0].ACLR
reset => zheld[19][1].ACLR
reset => zheld[20][0].ACLR
reset => zheld[20][1].ACLR
clken => seg_rot[0]~reg0.ENA
clken => zheld[20][1].ENA
clken => zheld[20][0].ENA
clken => zheld[19][1].ENA
clken => zheld[19][0].ENA
clken => zheld[18][1].ENA
clken => zheld[18][0].ENA
clken => zheld[17][1].ENA
clken => zheld[17][0].ENA
clken => zheld[16][1].ENA
clken => zheld[16][0].ENA
clken => zheld[15][1].ENA
clken => zheld[15][0].ENA
clken => zheld[14][1].ENA
clken => zheld[14][0].ENA
clken => zheld[13][1].ENA
clken => zheld[13][0].ENA
clken => zheld[12][1].ENA
clken => zheld[12][0].ENA
clken => zheld[11][1].ENA
clken => zheld[11][0].ENA
clken => zheld[10][1].ENA
clken => zheld[10][0].ENA
clken => zheld[9][1].ENA
clken => zheld[9][0].ENA
clken => zheld[8][1].ENA
clken => zheld[8][0].ENA
clken => zheld[7][1].ENA
clken => zheld[7][0].ENA
clken => zheld[6][1].ENA
clken => zheld[6][0].ENA
clken => zheld[5][1].ENA
clken => zheld[5][0].ENA
clken => zheld[4][1].ENA
clken => zheld[4][0].ENA
clken => zheld[3][1].ENA
clken => zheld[3][0].ENA
clken => zheld[2][1].ENA
clken => zheld[2][0].ENA
clken => zheld[1][1].ENA
clken => zheld[1][0].ENA
clken => zheld[0][1].ENA
clken => zheld[0][0].ENA
clken => seg_rot[1]~reg0.ENA
cur_seg[0] => zheld[0][0].DATAIN
cur_seg[1] => zheld[0][1].DATAIN
seg_rot[0] <= seg_rot[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_rot[1] <= seg_rot[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_v4i:auto_generated.dataa[0]
dataa[1] => add_sub_v4i:auto_generated.dataa[1]
dataa[2] => add_sub_v4i:auto_generated.dataa[2]
dataa[3] => add_sub_v4i:auto_generated.dataa[3]
dataa[4] => add_sub_v4i:auto_generated.dataa[4]
dataa[5] => add_sub_v4i:auto_generated.dataa[5]
dataa[6] => add_sub_v4i:auto_generated.dataa[6]
dataa[7] => add_sub_v4i:auto_generated.dataa[7]
dataa[8] => add_sub_v4i:auto_generated.dataa[8]
dataa[9] => add_sub_v4i:auto_generated.dataa[9]
dataa[10] => add_sub_v4i:auto_generated.dataa[10]
dataa[11] => add_sub_v4i:auto_generated.dataa[11]
dataa[12] => add_sub_v4i:auto_generated.dataa[12]
dataa[13] => add_sub_v4i:auto_generated.dataa[13]
dataa[14] => add_sub_v4i:auto_generated.dataa[14]
dataa[15] => add_sub_v4i:auto_generated.dataa[15]
dataa[16] => add_sub_v4i:auto_generated.dataa[16]
dataa[17] => add_sub_v4i:auto_generated.dataa[17]
dataa[18] => add_sub_v4i:auto_generated.dataa[18]
dataa[19] => add_sub_v4i:auto_generated.dataa[19]
dataa[20] => add_sub_v4i:auto_generated.dataa[20]
dataa[21] => add_sub_v4i:auto_generated.dataa[21]
dataa[22] => add_sub_v4i:auto_generated.dataa[22]
dataa[23] => add_sub_v4i:auto_generated.dataa[23]
dataa[24] => add_sub_v4i:auto_generated.dataa[24]
dataa[25] => add_sub_v4i:auto_generated.dataa[25]
dataa[26] => add_sub_v4i:auto_generated.dataa[26]
dataa[27] => add_sub_v4i:auto_generated.dataa[27]
dataa[28] => add_sub_v4i:auto_generated.dataa[28]
dataa[29] => add_sub_v4i:auto_generated.dataa[29]
dataa[30] => add_sub_v4i:auto_generated.dataa[30]
dataa[31] => add_sub_v4i:auto_generated.dataa[31]
datab[0] => add_sub_v4i:auto_generated.datab[0]
datab[1] => add_sub_v4i:auto_generated.datab[1]
datab[2] => add_sub_v4i:auto_generated.datab[2]
datab[3] => add_sub_v4i:auto_generated.datab[3]
datab[4] => add_sub_v4i:auto_generated.datab[4]
datab[5] => add_sub_v4i:auto_generated.datab[5]
datab[6] => add_sub_v4i:auto_generated.datab[6]
datab[7] => add_sub_v4i:auto_generated.datab[7]
datab[8] => add_sub_v4i:auto_generated.datab[8]
datab[9] => add_sub_v4i:auto_generated.datab[9]
datab[10] => add_sub_v4i:auto_generated.datab[10]
datab[11] => add_sub_v4i:auto_generated.datab[11]
datab[12] => add_sub_v4i:auto_generated.datab[12]
datab[13] => add_sub_v4i:auto_generated.datab[13]
datab[14] => add_sub_v4i:auto_generated.datab[14]
datab[15] => add_sub_v4i:auto_generated.datab[15]
datab[16] => add_sub_v4i:auto_generated.datab[16]
datab[17] => add_sub_v4i:auto_generated.datab[17]
datab[18] => add_sub_v4i:auto_generated.datab[18]
datab[19] => add_sub_v4i:auto_generated.datab[19]
datab[20] => add_sub_v4i:auto_generated.datab[20]
datab[21] => add_sub_v4i:auto_generated.datab[21]
datab[22] => add_sub_v4i:auto_generated.datab[22]
datab[23] => add_sub_v4i:auto_generated.datab[23]
datab[24] => add_sub_v4i:auto_generated.datab[24]
datab[25] => add_sub_v4i:auto_generated.datab[25]
datab[26] => add_sub_v4i:auto_generated.datab[26]
datab[27] => add_sub_v4i:auto_generated.datab[27]
datab[28] => add_sub_v4i:auto_generated.datab[28]
datab[29] => add_sub_v4i:auto_generated.datab[29]
datab[30] => add_sub_v4i:auto_generated.datab[30]
datab[31] => add_sub_v4i:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_v4i:auto_generated.clock
aclr => add_sub_v4i:auto_generated.aclr
clken => add_sub_v4i:auto_generated.clken
result[0] <= add_sub_v4i:auto_generated.result[0]
result[1] <= add_sub_v4i:auto_generated.result[1]
result[2] <= add_sub_v4i:auto_generated.result[2]
result[3] <= add_sub_v4i:auto_generated.result[3]
result[4] <= add_sub_v4i:auto_generated.result[4]
result[5] <= add_sub_v4i:auto_generated.result[5]
result[6] <= add_sub_v4i:auto_generated.result[6]
result[7] <= add_sub_v4i:auto_generated.result[7]
result[8] <= add_sub_v4i:auto_generated.result[8]
result[9] <= add_sub_v4i:auto_generated.result[9]
result[10] <= add_sub_v4i:auto_generated.result[10]
result[11] <= add_sub_v4i:auto_generated.result[11]
result[12] <= add_sub_v4i:auto_generated.result[12]
result[13] <= add_sub_v4i:auto_generated.result[13]
result[14] <= add_sub_v4i:auto_generated.result[14]
result[15] <= add_sub_v4i:auto_generated.result[15]
result[16] <= add_sub_v4i:auto_generated.result[16]
result[17] <= add_sub_v4i:auto_generated.result[17]
result[18] <= add_sub_v4i:auto_generated.result[18]
result[19] <= add_sub_v4i:auto_generated.result[19]
result[20] <= add_sub_v4i:auto_generated.result[20]
result[21] <= add_sub_v4i:auto_generated.result[21]
result[22] <= add_sub_v4i:auto_generated.result[22]
result[23] <= add_sub_v4i:auto_generated.result[23]
result[24] <= add_sub_v4i:auto_generated.result[24]
result[25] <= add_sub_v4i:auto_generated.result[25]
result[26] <= add_sub_v4i:auto_generated.result[26]
result[27] <= add_sub_v4i:auto_generated.result[27]
result[28] <= add_sub_v4i:auto_generated.result[28]
result[29] <= add_sub_v4i:auto_generated.result[29]
result[30] <= add_sub_v4i:auto_generated.result[30]
result[31] <= add_sub_v4i:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => dxxrv[4]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => dxxrv[0]~reg0.ENA
clken => lsfr_reg[15].ENA
clken => lsfr_reg[14].ENA
clken => lsfr_reg[13].ENA
clken => lsfr_reg[12].ENA
clken => lsfr_reg[11].ENA
clken => lsfr_reg[10].ENA
clken => lsfr_reg[9].ENA
clken => lsfr_reg[8].ENA
clken => lsfr_reg[7].ENA
clken => lsfr_reg[6].ENA
clken => lsfr_reg[5].ENA
clken => lsfr_reg[4].ENA
clken => lsfr_reg[3].ENA
clken => lsfr_reg[2].ENA
clken => lsfr_reg[1].ENA
clken => lsfr_reg[0].ENA
clken => dxxrv[4]~reg0.ENA
clken => dxxrv[3]~reg0.ENA
clken => dxxrv[2]~reg0.ENA
clken => dxxrv[1]~reg0.ENA
reset => dxxrv[0]~reg0.ACLR
reset => dxxrv[1]~reg0.ACLR
reset => dxxrv[2]~reg0.ACLR
reset => dxxrv[3]~reg0.ACLR
reset => dxxrv[4]~reg0.ACLR
reset => lsfr_reg[0].PRESET
reset => lsfr_reg[1].ACLR
reset => lsfr_reg[2].PRESET
reset => lsfr_reg[3].PRESET
reset => lsfr_reg[4].PRESET
reset => lsfr_reg[5].ACLR
reset => lsfr_reg[6].PRESET
reset => lsfr_reg[7].PRESET
reset => lsfr_reg[8].ACLR
reset => lsfr_reg[9].PRESET
reset => lsfr_reg[10].ACLR
reset => lsfr_reg[11].PRESET
reset => lsfr_reg[12].PRESET
reset => lsfr_reg[13].ACLR
reset => lsfr_reg[14].ACLR
reset => lsfr_reg[15].PRESET
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[4] <= dxxrv[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dxxpdi[0] => phi_dither_in_w[0].IN1
dxxpdi[1] => phi_dither_in_w[1].IN1
dxxpdi[2] => phi_dither_in_w[2].IN1
dxxpdi[3] => phi_dither_in_w[3].IN1
dxxpdi[4] => phi_dither_in_w[4].IN1
dxxpdi[5] => phi_dither_in_w[5].IN1
dxxpdi[6] => phi_dither_in_w[6].IN1
dxxpdi[7] => phi_dither_in_w[7].IN1
dxxpdi[8] => phi_dither_in_w[8].IN1
dxxpdi[9] => phi_dither_in_w[9].IN1
dxxpdi[10] => phi_dither_in_w[10].IN1
dxxpdi[11] => phi_dither_in_w[11].IN1
dxxpdi[12] => phi_dither_in_w[12].IN1
dxxpdi[13] => phi_dither_in_w[13].IN1
dxxpdi[14] => phi_dither_in_w[14].IN1
rval[0] => rval_w[0].IN1
rval[1] => rval_w[1].IN1
rval[2] => rval_w[2].IN1
rval[3] => rval_w[3].IN1
rval[4] => rval_w[4].IN11
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014
dataa[0] => add_sub_tth:auto_generated.dataa[0]
dataa[1] => add_sub_tth:auto_generated.dataa[1]
dataa[2] => add_sub_tth:auto_generated.dataa[2]
dataa[3] => add_sub_tth:auto_generated.dataa[3]
dataa[4] => add_sub_tth:auto_generated.dataa[4]
dataa[5] => add_sub_tth:auto_generated.dataa[5]
dataa[6] => add_sub_tth:auto_generated.dataa[6]
dataa[7] => add_sub_tth:auto_generated.dataa[7]
dataa[8] => add_sub_tth:auto_generated.dataa[8]
dataa[9] => add_sub_tth:auto_generated.dataa[9]
dataa[10] => add_sub_tth:auto_generated.dataa[10]
dataa[11] => add_sub_tth:auto_generated.dataa[11]
dataa[12] => add_sub_tth:auto_generated.dataa[12]
dataa[13] => add_sub_tth:auto_generated.dataa[13]
dataa[14] => add_sub_tth:auto_generated.dataa[14]
datab[0] => add_sub_tth:auto_generated.datab[0]
datab[1] => add_sub_tth:auto_generated.datab[1]
datab[2] => add_sub_tth:auto_generated.datab[2]
datab[3] => add_sub_tth:auto_generated.datab[3]
datab[4] => add_sub_tth:auto_generated.datab[4]
datab[5] => add_sub_tth:auto_generated.datab[5]
datab[6] => add_sub_tth:auto_generated.datab[6]
datab[7] => add_sub_tth:auto_generated.datab[7]
datab[8] => add_sub_tth:auto_generated.datab[8]
datab[9] => add_sub_tth:auto_generated.datab[9]
datab[10] => add_sub_tth:auto_generated.datab[10]
datab[11] => add_sub_tth:auto_generated.datab[11]
datab[12] => add_sub_tth:auto_generated.datab[12]
datab[13] => add_sub_tth:auto_generated.datab[13]
datab[14] => add_sub_tth:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_tth:auto_generated.clock
aclr => add_sub_tth:auto_generated.aclr
clken => add_sub_tth:auto_generated.clken
result[0] <= add_sub_tth:auto_generated.result[0]
result[1] <= add_sub_tth:auto_generated.result[1]
result[2] <= add_sub_tth:auto_generated.result[2]
result[3] <= add_sub_tth:auto_generated.result[3]
result[4] <= add_sub_tth:auto_generated.result[4]
result[5] <= add_sub_tth:auto_generated.result[5]
result[6] <= add_sub_tth:auto_generated.result[6]
result[7] <= add_sub_tth:auto_generated.result[7]
result[8] <= add_sub_tth:auto_generated.result[8]
result[9] <= add_sub_tth:auto_generated.result[9]
result[10] <= add_sub_tth:auto_generated.result[10]
result[11] <= add_sub_tth:auto_generated.result[11]
result[12] <= add_sub_tth:auto_generated.result[12]
result[13] <= add_sub_tth:auto_generated.result[13]
result[14] <= add_sub_tth:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated
aclr => pipeline_dffe[14].IN0
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => op_1.IN29
datab[1] => op_1.IN27
datab[2] => op_1.IN25
datab[3] => op_1.IN23
datab[4] => op_1.IN21
datab[5] => op_1.IN19
datab[6] => op_1.IN17
datab[7] => op_1.IN15
datab[8] => op_1.IN13
datab[9] => op_1.IN11
datab[10] => op_1.IN9
datab[11] => op_1.IN7
datab[12] => op_1.IN5
datab[13] => op_1.IN3
datab[14] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_apr_dxx:ux0219
pcc_w[0] => ~NO_FANOUT~
pcc_w[1] => ~NO_FANOUT~
pcc_w[2] => ~NO_FANOUT~
pcc_w[3] => ~NO_FANOUT~
pcc_w[4] => ~NO_FANOUT~
pcc_w[5] => ~NO_FANOUT~
pcc_w[6] => ~NO_FANOUT~
pcc_w[7] => ~NO_FANOUT~
pcc_w[8] => ~NO_FANOUT~
pcc_w[9] => ~NO_FANOUT~
pcc_w[10] => ~NO_FANOUT~
pcc_w[11] => ~NO_FANOUT~
pcc_w[12] => ~NO_FANOUT~
pcc_w[13] => ~NO_FANOUT~
pcc_w[14] => ~NO_FANOUT~
pcc_w[15] => ~NO_FANOUT~
pcc_w[16] => ~NO_FANOUT~
pcc_w[17] => pcc_d[0].DATAIN
pcc_w[18] => pcc_d[1].DATAIN
pcc_w[19] => pcc_d[2].DATAIN
pcc_w[20] => pcc_d[3].DATAIN
pcc_w[21] => pcc_d[4].DATAIN
pcc_w[22] => pcc_d[5].DATAIN
pcc_w[23] => pcc_d[6].DATAIN
pcc_w[24] => pcc_d[7].DATAIN
pcc_w[25] => pcc_d[8].DATAIN
pcc_w[26] => pcc_d[9].DATAIN
pcc_w[27] => pcc_d[10].DATAIN
pcc_w[28] => pcc_d[11].DATAIN
pcc_w[29] => pcc_d[12].DATAIN
pcc_w[30] => pcc_d[13].DATAIN
pcc_w[31] => pcc_d[14].DATAIN
pcc_d[0] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[20].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[21].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[22].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[23].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[24].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[25].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[26].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[27].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[28].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[29].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[30].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[31].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN10
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
datab[0] => ~NO_FANOUT~
datab[1] => xordvalue.IN0
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN10
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN19
dataa[1] => Add0.IN18
dataa[2] => Add0.IN17
dataa[3] => Add0.IN16
dataa[4] => Add0.IN15
dataa[5] => Add0.IN14
dataa[6] => Add0.IN13
dataa[7] => Add0.IN12
dataa[8] => Add0.IN11
dataa[9] => Add0.IN10
datab[0] => ~NO_FANOUT~
datab[1] => xordvalue.IN0
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN20
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0
dataa[0] => add_sub_48h:auto_generated.dataa[0]
dataa[1] => add_sub_48h:auto_generated.dataa[1]
dataa[2] => add_sub_48h:auto_generated.dataa[2]
dataa[3] => add_sub_48h:auto_generated.dataa[3]
dataa[4] => add_sub_48h:auto_generated.dataa[4]
dataa[5] => add_sub_48h:auto_generated.dataa[5]
dataa[6] => add_sub_48h:auto_generated.dataa[6]
dataa[7] => add_sub_48h:auto_generated.dataa[7]
dataa[8] => add_sub_48h:auto_generated.dataa[8]
dataa[9] => add_sub_48h:auto_generated.dataa[9]
datab[0] => add_sub_48h:auto_generated.datab[0]
datab[1] => add_sub_48h:auto_generated.datab[1]
datab[2] => add_sub_48h:auto_generated.datab[2]
datab[3] => add_sub_48h:auto_generated.datab[3]
datab[4] => add_sub_48h:auto_generated.datab[4]
datab[5] => add_sub_48h:auto_generated.datab[5]
datab[6] => add_sub_48h:auto_generated.datab[6]
datab[7] => add_sub_48h:auto_generated.datab[7]
datab[8] => add_sub_48h:auto_generated.datab[8]
datab[9] => add_sub_48h:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_48h:auto_generated.add_sub
clock => add_sub_48h:auto_generated.clock
aclr => add_sub_48h:auto_generated.aclr
clken => add_sub_48h:auto_generated.clken
result[0] <= add_sub_48h:auto_generated.result[0]
result[1] <= add_sub_48h:auto_generated.result[1]
result[2] <= add_sub_48h:auto_generated.result[2]
result[3] <= add_sub_48h:auto_generated.result[3]
result[4] <= add_sub_48h:auto_generated.result[4]
result[5] <= add_sub_48h:auto_generated.result[5]
result[6] <= add_sub_48h:auto_generated.result[6]
result[7] <= add_sub_48h:auto_generated.result[7]
result[8] <= add_sub_48h:auto_generated.result[8]
result[9] <= add_sub_48h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN10
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN10
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN19
dataa[1] => Add0.IN18
dataa[2] => Add0.IN17
dataa[3] => Add0.IN16
dataa[4] => Add0.IN15
dataa[5] => Add0.IN14
dataa[6] => Add0.IN13
dataa[7] => Add0.IN12
dataa[8] => Add0.IN11
dataa[9] => Add0.IN10
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN20
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0
dataa[0] => add_sub_48h:auto_generated.dataa[0]
dataa[1] => add_sub_48h:auto_generated.dataa[1]
dataa[2] => add_sub_48h:auto_generated.dataa[2]
dataa[3] => add_sub_48h:auto_generated.dataa[3]
dataa[4] => add_sub_48h:auto_generated.dataa[4]
dataa[5] => add_sub_48h:auto_generated.dataa[5]
dataa[6] => add_sub_48h:auto_generated.dataa[6]
dataa[7] => add_sub_48h:auto_generated.dataa[7]
dataa[8] => add_sub_48h:auto_generated.dataa[8]
dataa[9] => add_sub_48h:auto_generated.dataa[9]
datab[0] => add_sub_48h:auto_generated.datab[0]
datab[1] => add_sub_48h:auto_generated.datab[1]
datab[2] => add_sub_48h:auto_generated.datab[2]
datab[3] => add_sub_48h:auto_generated.datab[3]
datab[4] => add_sub_48h:auto_generated.datab[4]
datab[5] => add_sub_48h:auto_generated.datab[5]
datab[6] => add_sub_48h:auto_generated.datab[6]
datab[7] => add_sub_48h:auto_generated.datab[7]
datab[8] => add_sub_48h:auto_generated.datab[8]
datab[9] => add_sub_48h:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_48h:auto_generated.add_sub
clock => add_sub_48h:auto_generated.clock
aclr => add_sub_48h:auto_generated.aclr
clken => add_sub_48h:auto_generated.clken
result[0] <= add_sub_48h:auto_generated.result[0]
result[1] <= add_sub_48h:auto_generated.result[1]
result[2] <= add_sub_48h:auto_generated.result[2]
result[3] <= add_sub_48h:auto_generated.result[3]
result[4] <= add_sub_48h:auto_generated.result[4]
result[5] <= add_sub_48h:auto_generated.result[5]
result[6] <= add_sub_48h:auto_generated.result[6]
result[7] <= add_sub_48h:auto_generated.result[7]
result[8] <= add_sub_48h:auto_generated.result[8]
result[9] <= add_sub_48h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_48h:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN10
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN10
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN19
dataa[1] => Add0.IN18
dataa[2] => Add0.IN17
dataa[3] => Add0.IN16
dataa[4] => Add0.IN15
dataa[5] => Add0.IN14
dataa[6] => Add0.IN13
dataa[7] => Add0.IN12
dataa[8] => Add0.IN11
dataa[9] => Add0.IN10
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN20
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0
dataa[0] => add_sub_48h:auto_generated.dataa[0]
dataa[1] => add_sub_48h:auto_generated.dataa[1]
dataa[2] => add_sub_48h:auto_generated.dataa[2]
dataa[3] => add_sub_48h:auto_generated.dataa[3]
dataa[4] => add_sub_48h:auto_generated.dataa[4]
dataa[5] => add_sub_48h:auto_generated.dataa[5]
dataa[6] => add_sub_48h:auto_generated.dataa[6]
dataa[7] => add_sub_48h:auto_generated.dataa[7]
dataa[8] => add_sub_48h:auto_generated.dataa[8]
dataa[9] => add_sub_48h:auto_generated.dataa[9]
datab[0] => add_sub_48h:auto_generated.datab[0]
datab[1] => add_sub_48h:auto_generated.datab[1]
datab[2] => add_sub_48h:auto_generated.datab[2]
datab[3] => add_sub_48h:auto_generated.datab[3]
datab[4] => add_sub_48h:auto_generated.datab[4]
datab[5] => add_sub_48h:auto_generated.datab[5]
datab[6] => add_sub_48h:auto_generated.datab[6]
datab[7] => add_sub_48h:auto_generated.datab[7]
datab[8] => add_sub_48h:auto_generated.datab[8]
datab[9] => add_sub_48h:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_48h:auto_generated.add_sub
clock => add_sub_48h:auto_generated.clock
aclr => add_sub_48h:auto_generated.aclr
clken => add_sub_48h:auto_generated.clken
result[0] <= add_sub_48h:auto_generated.result[0]
result[1] <= add_sub_48h:auto_generated.result[1]
result[2] <= add_sub_48h:auto_generated.result[2]
result[3] <= add_sub_48h:auto_generated.result[3]
result[4] <= add_sub_48h:auto_generated.result[4]
result[5] <= add_sub_48h:auto_generated.result[5]
result[6] <= add_sub_48h:auto_generated.result[6]
result[7] <= add_sub_48h:auto_generated.result[7]
result[8] <= add_sub_48h:auto_generated.result[8]
result[9] <= add_sub_48h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_48h:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN10
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN10
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN19
dataa[1] => Add0.IN18
dataa[2] => Add0.IN17
dataa[3] => Add0.IN16
dataa[4] => Add0.IN15
dataa[5] => Add0.IN14
dataa[6] => Add0.IN13
dataa[7] => Add0.IN12
dataa[8] => Add0.IN11
dataa[9] => Add0.IN10
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN20
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0
dataa[0] => add_sub_48h:auto_generated.dataa[0]
dataa[1] => add_sub_48h:auto_generated.dataa[1]
dataa[2] => add_sub_48h:auto_generated.dataa[2]
dataa[3] => add_sub_48h:auto_generated.dataa[3]
dataa[4] => add_sub_48h:auto_generated.dataa[4]
dataa[5] => add_sub_48h:auto_generated.dataa[5]
dataa[6] => add_sub_48h:auto_generated.dataa[6]
dataa[7] => add_sub_48h:auto_generated.dataa[7]
dataa[8] => add_sub_48h:auto_generated.dataa[8]
dataa[9] => add_sub_48h:auto_generated.dataa[9]
datab[0] => add_sub_48h:auto_generated.datab[0]
datab[1] => add_sub_48h:auto_generated.datab[1]
datab[2] => add_sub_48h:auto_generated.datab[2]
datab[3] => add_sub_48h:auto_generated.datab[3]
datab[4] => add_sub_48h:auto_generated.datab[4]
datab[5] => add_sub_48h:auto_generated.datab[5]
datab[6] => add_sub_48h:auto_generated.datab[6]
datab[7] => add_sub_48h:auto_generated.datab[7]
datab[8] => add_sub_48h:auto_generated.datab[8]
datab[9] => add_sub_48h:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_48h:auto_generated.add_sub
clock => add_sub_48h:auto_generated.clock
aclr => add_sub_48h:auto_generated.aclr
clken => add_sub_48h:auto_generated.clken
result[0] <= add_sub_48h:auto_generated.result[0]
result[1] <= add_sub_48h:auto_generated.result[1]
result[2] <= add_sub_48h:auto_generated.result[2]
result[3] <= add_sub_48h:auto_generated.result[3]
result[4] <= add_sub_48h:auto_generated.result[4]
result[5] <= add_sub_48h:auto_generated.result[5]
result[6] <= add_sub_48h:auto_generated.result[6]
result[7] <= add_sub_48h:auto_generated.result[7]
result[8] <= add_sub_48h:auto_generated.result[8]
result[9] <= add_sub_48h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_48h:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN10
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN10
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN19
dataa[1] => Add0.IN18
dataa[2] => Add0.IN17
dataa[3] => Add0.IN16
dataa[4] => Add0.IN15
dataa[5] => Add0.IN14
dataa[6] => Add0.IN13
dataa[7] => Add0.IN12
dataa[8] => Add0.IN11
dataa[9] => Add0.IN10
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN20
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0
dataa[0] => add_sub_48h:auto_generated.dataa[0]
dataa[1] => add_sub_48h:auto_generated.dataa[1]
dataa[2] => add_sub_48h:auto_generated.dataa[2]
dataa[3] => add_sub_48h:auto_generated.dataa[3]
dataa[4] => add_sub_48h:auto_generated.dataa[4]
dataa[5] => add_sub_48h:auto_generated.dataa[5]
dataa[6] => add_sub_48h:auto_generated.dataa[6]
dataa[7] => add_sub_48h:auto_generated.dataa[7]
dataa[8] => add_sub_48h:auto_generated.dataa[8]
dataa[9] => add_sub_48h:auto_generated.dataa[9]
datab[0] => add_sub_48h:auto_generated.datab[0]
datab[1] => add_sub_48h:auto_generated.datab[1]
datab[2] => add_sub_48h:auto_generated.datab[2]
datab[3] => add_sub_48h:auto_generated.datab[3]
datab[4] => add_sub_48h:auto_generated.datab[4]
datab[5] => add_sub_48h:auto_generated.datab[5]
datab[6] => add_sub_48h:auto_generated.datab[6]
datab[7] => add_sub_48h:auto_generated.datab[7]
datab[8] => add_sub_48h:auto_generated.datab[8]
datab[9] => add_sub_48h:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_48h:auto_generated.add_sub
clock => add_sub_48h:auto_generated.clock
aclr => add_sub_48h:auto_generated.aclr
clken => add_sub_48h:auto_generated.clken
result[0] <= add_sub_48h:auto_generated.result[0]
result[1] <= add_sub_48h:auto_generated.result[1]
result[2] <= add_sub_48h:auto_generated.result[2]
result[3] <= add_sub_48h:auto_generated.result[3]
result[4] <= add_sub_48h:auto_generated.result[4]
result[5] <= add_sub_48h:auto_generated.result[5]
result[6] <= add_sub_48h:auto_generated.result[6]
result[7] <= add_sub_48h:auto_generated.result[7]
result[8] <= add_sub_48h:auto_generated.result[8]
result[9] <= add_sub_48h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_48h:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN10
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN10
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN19
dataa[1] => Add0.IN18
dataa[2] => Add0.IN17
dataa[3] => Add0.IN16
dataa[4] => Add0.IN15
dataa[5] => Add0.IN14
dataa[6] => Add0.IN13
dataa[7] => Add0.IN12
dataa[8] => Add0.IN11
dataa[9] => Add0.IN10
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN20
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0
dataa[0] => add_sub_48h:auto_generated.dataa[0]
dataa[1] => add_sub_48h:auto_generated.dataa[1]
dataa[2] => add_sub_48h:auto_generated.dataa[2]
dataa[3] => add_sub_48h:auto_generated.dataa[3]
dataa[4] => add_sub_48h:auto_generated.dataa[4]
dataa[5] => add_sub_48h:auto_generated.dataa[5]
dataa[6] => add_sub_48h:auto_generated.dataa[6]
dataa[7] => add_sub_48h:auto_generated.dataa[7]
dataa[8] => add_sub_48h:auto_generated.dataa[8]
dataa[9] => add_sub_48h:auto_generated.dataa[9]
datab[0] => add_sub_48h:auto_generated.datab[0]
datab[1] => add_sub_48h:auto_generated.datab[1]
datab[2] => add_sub_48h:auto_generated.datab[2]
datab[3] => add_sub_48h:auto_generated.datab[3]
datab[4] => add_sub_48h:auto_generated.datab[4]
datab[5] => add_sub_48h:auto_generated.datab[5]
datab[6] => add_sub_48h:auto_generated.datab[6]
datab[7] => add_sub_48h:auto_generated.datab[7]
datab[8] => add_sub_48h:auto_generated.datab[8]
datab[9] => add_sub_48h:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_48h:auto_generated.add_sub
clock => add_sub_48h:auto_generated.clock
aclr => add_sub_48h:auto_generated.aclr
clken => add_sub_48h:auto_generated.clken
result[0] <= add_sub_48h:auto_generated.result[0]
result[1] <= add_sub_48h:auto_generated.result[1]
result[2] <= add_sub_48h:auto_generated.result[2]
result[3] <= add_sub_48h:auto_generated.result[3]
result[4] <= add_sub_48h:auto_generated.result[4]
result[5] <= add_sub_48h:auto_generated.result[5]
result[6] <= add_sub_48h:auto_generated.result[6]
result[7] <= add_sub_48h:auto_generated.result[7]
result[8] <= add_sub_48h:auto_generated.result[8]
result[9] <= add_sub_48h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_48h:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN10
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN10
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN19
dataa[1] => Add0.IN18
dataa[2] => Add0.IN17
dataa[3] => Add0.IN16
dataa[4] => Add0.IN15
dataa[5] => Add0.IN14
dataa[6] => Add0.IN13
dataa[7] => Add0.IN12
dataa[8] => Add0.IN11
dataa[9] => Add0.IN10
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN20
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0
dataa[0] => add_sub_48h:auto_generated.dataa[0]
dataa[1] => add_sub_48h:auto_generated.dataa[1]
dataa[2] => add_sub_48h:auto_generated.dataa[2]
dataa[3] => add_sub_48h:auto_generated.dataa[3]
dataa[4] => add_sub_48h:auto_generated.dataa[4]
dataa[5] => add_sub_48h:auto_generated.dataa[5]
dataa[6] => add_sub_48h:auto_generated.dataa[6]
dataa[7] => add_sub_48h:auto_generated.dataa[7]
dataa[8] => add_sub_48h:auto_generated.dataa[8]
dataa[9] => add_sub_48h:auto_generated.dataa[9]
datab[0] => add_sub_48h:auto_generated.datab[0]
datab[1] => add_sub_48h:auto_generated.datab[1]
datab[2] => add_sub_48h:auto_generated.datab[2]
datab[3] => add_sub_48h:auto_generated.datab[3]
datab[4] => add_sub_48h:auto_generated.datab[4]
datab[5] => add_sub_48h:auto_generated.datab[5]
datab[6] => add_sub_48h:auto_generated.datab[6]
datab[7] => add_sub_48h:auto_generated.datab[7]
datab[8] => add_sub_48h:auto_generated.datab[8]
datab[9] => add_sub_48h:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_48h:auto_generated.add_sub
clock => add_sub_48h:auto_generated.clock
aclr => add_sub_48h:auto_generated.aclr
clken => add_sub_48h:auto_generated.clken
result[0] <= add_sub_48h:auto_generated.result[0]
result[1] <= add_sub_48h:auto_generated.result[1]
result[2] <= add_sub_48h:auto_generated.result[2]
result[3] <= add_sub_48h:auto_generated.result[3]
result[4] <= add_sub_48h:auto_generated.result[4]
result[5] <= add_sub_48h:auto_generated.result[5]
result[6] <= add_sub_48h:auto_generated.result[6]
result[7] <= add_sub_48h:auto_generated.result[7]
result[8] <= add_sub_48h:auto_generated.result[8]
result[9] <= add_sub_48h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_48h:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN10
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN10
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN19
dataa[1] => Add0.IN18
dataa[2] => Add0.IN17
dataa[3] => Add0.IN16
dataa[4] => Add0.IN15
dataa[5] => Add0.IN14
dataa[6] => Add0.IN13
dataa[7] => Add0.IN12
dataa[8] => Add0.IN11
dataa[9] => Add0.IN10
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN20
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0
dataa[0] => add_sub_48h:auto_generated.dataa[0]
dataa[1] => add_sub_48h:auto_generated.dataa[1]
dataa[2] => add_sub_48h:auto_generated.dataa[2]
dataa[3] => add_sub_48h:auto_generated.dataa[3]
dataa[4] => add_sub_48h:auto_generated.dataa[4]
dataa[5] => add_sub_48h:auto_generated.dataa[5]
dataa[6] => add_sub_48h:auto_generated.dataa[6]
dataa[7] => add_sub_48h:auto_generated.dataa[7]
dataa[8] => add_sub_48h:auto_generated.dataa[8]
dataa[9] => add_sub_48h:auto_generated.dataa[9]
datab[0] => add_sub_48h:auto_generated.datab[0]
datab[1] => add_sub_48h:auto_generated.datab[1]
datab[2] => add_sub_48h:auto_generated.datab[2]
datab[3] => add_sub_48h:auto_generated.datab[3]
datab[4] => add_sub_48h:auto_generated.datab[4]
datab[5] => add_sub_48h:auto_generated.datab[5]
datab[6] => add_sub_48h:auto_generated.datab[6]
datab[7] => add_sub_48h:auto_generated.datab[7]
datab[8] => add_sub_48h:auto_generated.datab[8]
datab[9] => add_sub_48h:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_48h:auto_generated.add_sub
clock => add_sub_48h:auto_generated.clock
aclr => add_sub_48h:auto_generated.aclr
clken => add_sub_48h:auto_generated.clken
result[0] <= add_sub_48h:auto_generated.result[0]
result[1] <= add_sub_48h:auto_generated.result[1]
result[2] <= add_sub_48h:auto_generated.result[2]
result[3] <= add_sub_48h:auto_generated.result[3]
result[4] <= add_sub_48h:auto_generated.result[4]
result[5] <= add_sub_48h:auto_generated.result[5]
result[6] <= add_sub_48h:auto_generated.result[6]
result[7] <= add_sub_48h:auto_generated.result[7]
result[8] <= add_sub_48h:auto_generated.result[8]
result[9] <= add_sub_48h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_48h:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN10
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN20
dataa[1] => Add0.IN19
dataa[2] => Add0.IN18
dataa[3] => Add0.IN17
dataa[4] => Add0.IN16
dataa[5] => Add0.IN15
dataa[6] => Add0.IN14
dataa[7] => Add0.IN13
dataa[8] => Add0.IN12
dataa[9] => Add0.IN11
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => Add0.IN10
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0
dataa[0] => add_sub_nrg:auto_generated.dataa[0]
dataa[1] => add_sub_nrg:auto_generated.dataa[1]
dataa[2] => add_sub_nrg:auto_generated.dataa[2]
dataa[3] => add_sub_nrg:auto_generated.dataa[3]
dataa[4] => add_sub_nrg:auto_generated.dataa[4]
dataa[5] => add_sub_nrg:auto_generated.dataa[5]
dataa[6] => add_sub_nrg:auto_generated.dataa[6]
dataa[7] => add_sub_nrg:auto_generated.dataa[7]
dataa[8] => add_sub_nrg:auto_generated.dataa[8]
dataa[9] => add_sub_nrg:auto_generated.dataa[9]
datab[0] => add_sub_nrg:auto_generated.datab[0]
datab[1] => add_sub_nrg:auto_generated.datab[1]
datab[2] => add_sub_nrg:auto_generated.datab[2]
datab[3] => add_sub_nrg:auto_generated.datab[3]
datab[4] => add_sub_nrg:auto_generated.datab[4]
datab[5] => add_sub_nrg:auto_generated.datab[5]
datab[6] => add_sub_nrg:auto_generated.datab[6]
datab[7] => add_sub_nrg:auto_generated.datab[7]
datab[8] => add_sub_nrg:auto_generated.datab[8]
datab[9] => add_sub_nrg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_nrg:auto_generated.add_sub
clock => add_sub_nrg:auto_generated.clock
aclr => add_sub_nrg:auto_generated.aclr
clken => add_sub_nrg:auto_generated.clken
result[0] <= add_sub_nrg:auto_generated.result[0]
result[1] <= add_sub_nrg:auto_generated.result[1]
result[2] <= add_sub_nrg:auto_generated.result[2]
result[3] <= add_sub_nrg:auto_generated.result[3]
result[4] <= add_sub_nrg:auto_generated.result[4]
result[5] <= add_sub_nrg:auto_generated.result[5]
result[6] <= add_sub_nrg:auto_generated.result[6]
result[7] <= add_sub_nrg:auto_generated.result[7]
result[8] <= add_sub_nrg:auto_generated.result[8]
result[9] <= add_sub_nrg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_nrg:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN19
dataa[1] => Add0.IN18
dataa[2] => Add0.IN17
dataa[3] => Add0.IN16
dataa[4] => Add0.IN15
dataa[5] => Add0.IN14
dataa[6] => Add0.IN13
dataa[7] => Add0.IN12
dataa[8] => Add0.IN11
dataa[9] => Add0.IN10
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => Add0.IN20
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0
dataa[0] => add_sub_48h:auto_generated.dataa[0]
dataa[1] => add_sub_48h:auto_generated.dataa[1]
dataa[2] => add_sub_48h:auto_generated.dataa[2]
dataa[3] => add_sub_48h:auto_generated.dataa[3]
dataa[4] => add_sub_48h:auto_generated.dataa[4]
dataa[5] => add_sub_48h:auto_generated.dataa[5]
dataa[6] => add_sub_48h:auto_generated.dataa[6]
dataa[7] => add_sub_48h:auto_generated.dataa[7]
dataa[8] => add_sub_48h:auto_generated.dataa[8]
dataa[9] => add_sub_48h:auto_generated.dataa[9]
datab[0] => add_sub_48h:auto_generated.datab[0]
datab[1] => add_sub_48h:auto_generated.datab[1]
datab[2] => add_sub_48h:auto_generated.datab[2]
datab[3] => add_sub_48h:auto_generated.datab[3]
datab[4] => add_sub_48h:auto_generated.datab[4]
datab[5] => add_sub_48h:auto_generated.datab[5]
datab[6] => add_sub_48h:auto_generated.datab[6]
datab[7] => add_sub_48h:auto_generated.datab[7]
datab[8] => add_sub_48h:auto_generated.datab[8]
datab[9] => add_sub_48h:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => add_sub_48h:auto_generated.add_sub
clock => add_sub_48h:auto_generated.clock
aclr => add_sub_48h:auto_generated.aclr
clken => add_sub_48h:auto_generated.clken
result[0] <= add_sub_48h:auto_generated.result[0]
result[1] <= add_sub_48h:auto_generated.result[1]
result[2] <= add_sub_48h:auto_generated.result[2]
result[3] <= add_sub_48h:auto_generated.result[3]
result[4] <= add_sub_48h:auto_generated.result[4]
result[5] <= add_sub_48h:auto_generated.result[5]
result[6] <= add_sub_48h:auto_generated.result[6]
result[7] <= add_sub_48h:auto_generated.result[7]
result[8] <= add_sub_48h:auto_generated.result[8]
result[9] <= add_sub_48h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_48h:auto_generated
aclr => pipeline_dffe[9].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv
clk => cordic_y_res_2c[0]~reg0.CLK
clk => cordic_y_res_2c[1]~reg0.CLK
clk => cordic_y_res_2c[2]~reg0.CLK
clk => cordic_y_res_2c[3]~reg0.CLK
clk => cordic_y_res_2c[4]~reg0.CLK
clk => cordic_y_res_2c[5]~reg0.CLK
clk => cordic_y_res_2c[6]~reg0.CLK
clk => cordic_y_res_2c[7]~reg0.CLK
clk => cordic_y_res_2c[8]~reg0.CLK
clk => cordic_y_res_2c[9]~reg0.CLK
clk => cordic_x_res_2c[0]~reg0.CLK
clk => cordic_x_res_2c[1]~reg0.CLK
clk => cordic_x_res_2c[2]~reg0.CLK
clk => cordic_x_res_2c[3]~reg0.CLK
clk => cordic_x_res_2c[4]~reg0.CLK
clk => cordic_x_res_2c[5]~reg0.CLK
clk => cordic_x_res_2c[6]~reg0.CLK
clk => cordic_x_res_2c[7]~reg0.CLK
clk => cordic_x_res_2c[8]~reg0.CLK
clk => cordic_x_res_2c[9]~reg0.CLK
clk => cordic_y_res_d[0]~reg0.CLK
clk => cordic_y_res_d[1]~reg0.CLK
clk => cordic_y_res_d[2]~reg0.CLK
clk => cordic_y_res_d[3]~reg0.CLK
clk => cordic_y_res_d[4]~reg0.CLK
clk => cordic_y_res_d[5]~reg0.CLK
clk => cordic_y_res_d[6]~reg0.CLK
clk => cordic_y_res_d[7]~reg0.CLK
clk => cordic_y_res_d[8]~reg0.CLK
clk => cordic_y_res_d[9]~reg0.CLK
clk => cordic_x_res_d[0]~reg0.CLK
clk => cordic_x_res_d[1]~reg0.CLK
clk => cordic_x_res_d[2]~reg0.CLK
clk => cordic_x_res_d[3]~reg0.CLK
clk => cordic_x_res_d[4]~reg0.CLK
clk => cordic_x_res_d[5]~reg0.CLK
clk => cordic_x_res_d[6]~reg0.CLK
clk => cordic_x_res_d[7]~reg0.CLK
clk => cordic_x_res_d[8]~reg0.CLK
clk => cordic_x_res_d[9]~reg0.CLK
reset => cordic_y_res_2c[0]~reg0.ACLR
reset => cordic_y_res_2c[1]~reg0.ACLR
reset => cordic_y_res_2c[2]~reg0.ACLR
reset => cordic_y_res_2c[3]~reg0.ACLR
reset => cordic_y_res_2c[4]~reg0.ACLR
reset => cordic_y_res_2c[5]~reg0.ACLR
reset => cordic_y_res_2c[6]~reg0.ACLR
reset => cordic_y_res_2c[7]~reg0.ACLR
reset => cordic_y_res_2c[8]~reg0.ACLR
reset => cordic_y_res_2c[9]~reg0.ACLR
reset => cordic_x_res_2c[0]~reg0.ACLR
reset => cordic_x_res_2c[1]~reg0.ACLR
reset => cordic_x_res_2c[2]~reg0.ACLR
reset => cordic_x_res_2c[3]~reg0.ACLR
reset => cordic_x_res_2c[4]~reg0.ACLR
reset => cordic_x_res_2c[5]~reg0.ACLR
reset => cordic_x_res_2c[6]~reg0.ACLR
reset => cordic_x_res_2c[7]~reg0.ACLR
reset => cordic_x_res_2c[8]~reg0.ACLR
reset => cordic_x_res_2c[9]~reg0.ACLR
reset => cordic_y_res_d[0]~reg0.ACLR
reset => cordic_y_res_d[1]~reg0.ACLR
reset => cordic_y_res_d[2]~reg0.ACLR
reset => cordic_y_res_d[3]~reg0.ACLR
reset => cordic_y_res_d[4]~reg0.ACLR
reset => cordic_y_res_d[5]~reg0.ACLR
reset => cordic_y_res_d[6]~reg0.ACLR
reset => cordic_y_res_d[7]~reg0.ACLR
reset => cordic_y_res_d[8]~reg0.ACLR
reset => cordic_y_res_d[9]~reg0.ACLR
reset => cordic_x_res_d[0]~reg0.ACLR
reset => cordic_x_res_d[1]~reg0.ACLR
reset => cordic_x_res_d[2]~reg0.ACLR
reset => cordic_x_res_d[3]~reg0.ACLR
reset => cordic_x_res_d[4]~reg0.ACLR
reset => cordic_x_res_d[5]~reg0.ACLR
reset => cordic_x_res_d[6]~reg0.ACLR
reset => cordic_x_res_d[7]~reg0.ACLR
reset => cordic_x_res_d[8]~reg0.ACLR
reset => cordic_x_res_d[9]~reg0.ACLR
clken => cordic_y_res_2c[0]~reg0.ENA
clken => cordic_x_res_d[9]~reg0.ENA
clken => cordic_x_res_d[8]~reg0.ENA
clken => cordic_x_res_d[7]~reg0.ENA
clken => cordic_x_res_d[6]~reg0.ENA
clken => cordic_x_res_d[5]~reg0.ENA
clken => cordic_x_res_d[4]~reg0.ENA
clken => cordic_x_res_d[3]~reg0.ENA
clken => cordic_x_res_d[2]~reg0.ENA
clken => cordic_x_res_d[1]~reg0.ENA
clken => cordic_x_res_d[0]~reg0.ENA
clken => cordic_y_res_d[9]~reg0.ENA
clken => cordic_y_res_d[8]~reg0.ENA
clken => cordic_y_res_d[7]~reg0.ENA
clken => cordic_y_res_d[6]~reg0.ENA
clken => cordic_y_res_d[5]~reg0.ENA
clken => cordic_y_res_d[4]~reg0.ENA
clken => cordic_y_res_d[3]~reg0.ENA
clken => cordic_y_res_d[2]~reg0.ENA
clken => cordic_y_res_d[1]~reg0.ENA
clken => cordic_y_res_d[0]~reg0.ENA
clken => cordic_x_res_2c[9]~reg0.ENA
clken => cordic_x_res_2c[8]~reg0.ENA
clken => cordic_x_res_2c[7]~reg0.ENA
clken => cordic_x_res_2c[6]~reg0.ENA
clken => cordic_x_res_2c[5]~reg0.ENA
clken => cordic_x_res_2c[4]~reg0.ENA
clken => cordic_x_res_2c[3]~reg0.ENA
clken => cordic_x_res_2c[2]~reg0.ENA
clken => cordic_x_res_2c[1]~reg0.ENA
clken => cordic_x_res_2c[0]~reg0.ENA
clken => cordic_y_res_2c[9]~reg0.ENA
clken => cordic_y_res_2c[8]~reg0.ENA
clken => cordic_y_res_2c[7]~reg0.ENA
clken => cordic_y_res_2c[6]~reg0.ENA
clken => cordic_y_res_2c[5]~reg0.ENA
clken => cordic_y_res_2c[4]~reg0.ENA
clken => cordic_y_res_2c[3]~reg0.ENA
clken => cordic_y_res_2c[2]~reg0.ENA
clken => cordic_y_res_2c[1]~reg0.ENA
cordic_x_res[0] => Add0.IN20
cordic_x_res[0] => cordic_x_res_d[0]~reg0.DATAIN
cordic_x_res[1] => Add0.IN19
cordic_x_res[1] => cordic_x_res_d[1]~reg0.DATAIN
cordic_x_res[2] => Add0.IN18
cordic_x_res[2] => cordic_x_res_d[2]~reg0.DATAIN
cordic_x_res[3] => Add0.IN17
cordic_x_res[3] => cordic_x_res_d[3]~reg0.DATAIN
cordic_x_res[4] => Add0.IN16
cordic_x_res[4] => cordic_x_res_d[4]~reg0.DATAIN
cordic_x_res[5] => Add0.IN15
cordic_x_res[5] => cordic_x_res_d[5]~reg0.DATAIN
cordic_x_res[6] => Add0.IN14
cordic_x_res[6] => cordic_x_res_d[6]~reg0.DATAIN
cordic_x_res[7] => Add0.IN13
cordic_x_res[7] => cordic_x_res_d[7]~reg0.DATAIN
cordic_x_res[8] => Add0.IN12
cordic_x_res[8] => cordic_x_res_d[8]~reg0.DATAIN
cordic_x_res[9] => Add0.IN11
cordic_x_res[9] => cordic_x_res_d[9]~reg0.DATAIN
cordic_y_res[0] => Add1.IN20
cordic_y_res[0] => cordic_y_res_d[0]~reg0.DATAIN
cordic_y_res[1] => Add1.IN19
cordic_y_res[1] => cordic_y_res_d[1]~reg0.DATAIN
cordic_y_res[2] => Add1.IN18
cordic_y_res[2] => cordic_y_res_d[2]~reg0.DATAIN
cordic_y_res[3] => Add1.IN17
cordic_y_res[3] => cordic_y_res_d[3]~reg0.DATAIN
cordic_y_res[4] => Add1.IN16
cordic_y_res[4] => cordic_y_res_d[4]~reg0.DATAIN
cordic_y_res[5] => Add1.IN15
cordic_y_res[5] => cordic_y_res_d[5]~reg0.DATAIN
cordic_y_res[6] => Add1.IN14
cordic_y_res[6] => cordic_y_res_d[6]~reg0.DATAIN
cordic_y_res[7] => Add1.IN13
cordic_y_res[7] => cordic_y_res_d[7]~reg0.DATAIN
cordic_y_res[8] => Add1.IN12
cordic_y_res[8] => cordic_y_res_d[8]~reg0.DATAIN
cordic_y_res[9] => Add1.IN11
cordic_y_res[9] => cordic_y_res_d[9]~reg0.DATAIN
cordic_x_res_d[0] <= cordic_x_res_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[1] <= cordic_x_res_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[2] <= cordic_x_res_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[3] <= cordic_x_res_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[4] <= cordic_x_res_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[5] <= cordic_x_res_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[6] <= cordic_x_res_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[7] <= cordic_x_res_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[8] <= cordic_x_res_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[9] <= cordic_x_res_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[0] <= cordic_y_res_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[1] <= cordic_y_res_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[2] <= cordic_y_res_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[3] <= cordic_y_res_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[4] <= cordic_y_res_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[5] <= cordic_y_res_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[6] <= cordic_y_res_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[7] <= cordic_y_res_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[8] <= cordic_y_res_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[9] <= cordic_y_res_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[0] <= cordic_x_res_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[1] <= cordic_x_res_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[2] <= cordic_x_res_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[3] <= cordic_x_res_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[4] <= cordic_x_res_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[5] <= cordic_x_res_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[6] <= cordic_x_res_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[7] <= cordic_x_res_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[8] <= cordic_x_res_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[9] <= cordic_x_res_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[0] <= cordic_y_res_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[1] <= cordic_y_res_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[2] <= cordic_y_res_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[3] <= cordic_y_res_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[4] <= cordic_y_res_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[5] <= cordic_y_res_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[6] <= cordic_y_res_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[7] <= cordic_y_res_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[8] <= cordic_y_res_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[9] <= cordic_y_res_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
clk => cos_o[0]~reg0.CLK
clk => cos_o[1]~reg0.CLK
clk => cos_o[2]~reg0.CLK
clk => cos_o[3]~reg0.CLK
clk => cos_o[4]~reg0.CLK
clk => cos_o[5]~reg0.CLK
clk => cos_o[6]~reg0.CLK
clk => cos_o[7]~reg0.CLK
clk => cos_o[8]~reg0.CLK
clk => cos_o[9]~reg0.CLK
reset => sin_o[0]~reg0.ACLR
reset => sin_o[1]~reg0.ACLR
reset => sin_o[2]~reg0.ACLR
reset => sin_o[3]~reg0.ACLR
reset => sin_o[4]~reg0.ACLR
reset => sin_o[5]~reg0.ACLR
reset => sin_o[6]~reg0.ACLR
reset => sin_o[7]~reg0.ACLR
reset => sin_o[8]~reg0.ACLR
reset => sin_o[9]~reg0.ACLR
reset => cos_o[0]~reg0.ACLR
reset => cos_o[1]~reg0.ACLR
reset => cos_o[2]~reg0.ACLR
reset => cos_o[3]~reg0.ACLR
reset => cos_o[4]~reg0.ACLR
reset => cos_o[5]~reg0.ACLR
reset => cos_o[6]~reg0.ACLR
reset => cos_o[7]~reg0.ACLR
reset => cos_o[8]~reg0.ACLR
reset => cos_o[9]~reg0.ACLR
clken => sin_o[0]~reg0.ENA
clken => cos_o[9]~reg0.ENA
clken => cos_o[8]~reg0.ENA
clken => cos_o[7]~reg0.ENA
clken => cos_o[6]~reg0.ENA
clken => cos_o[5]~reg0.ENA
clken => cos_o[4]~reg0.ENA
clken => cos_o[3]~reg0.ENA
clken => cos_o[2]~reg0.ENA
clken => cos_o[1]~reg0.ENA
clken => cos_o[0]~reg0.ENA
clken => sin_o[9]~reg0.ENA
clken => sin_o[8]~reg0.ENA
clken => sin_o[7]~reg0.ENA
clken => sin_o[6]~reg0.ENA
clken => sin_o[5]~reg0.ENA
clken => sin_o[4]~reg0.ENA
clken => sin_o[3]~reg0.ENA
clken => sin_o[2]~reg0.ENA
clken => sin_o[1]~reg0.ENA
qd[0] => Mux0.IN1
qd[0] => Mux1.IN1
qd[0] => Mux2.IN1
qd[0] => Mux3.IN1
qd[0] => Mux4.IN1
qd[0] => Mux5.IN1
qd[0] => Mux6.IN1
qd[0] => Mux7.IN1
qd[0] => Mux8.IN1
qd[0] => Mux9.IN1
qd[0] => Mux10.IN1
qd[0] => Mux11.IN1
qd[0] => Mux12.IN1
qd[0] => Mux13.IN1
qd[0] => Mux14.IN1
qd[0] => Mux15.IN1
qd[0] => Mux16.IN1
qd[0] => Mux17.IN1
qd[0] => Mux18.IN1
qd[0] => Mux19.IN1
qd[1] => Mux0.IN0
qd[1] => Mux1.IN0
qd[1] => Mux2.IN0
qd[1] => Mux3.IN0
qd[1] => Mux4.IN0
qd[1] => Mux5.IN0
qd[1] => Mux6.IN0
qd[1] => Mux7.IN0
qd[1] => Mux8.IN0
qd[1] => Mux9.IN0
qd[1] => Mux10.IN0
qd[1] => Mux11.IN0
qd[1] => Mux12.IN0
qd[1] => Mux13.IN0
qd[1] => Mux14.IN0
qd[1] => Mux15.IN0
qd[1] => Mux16.IN0
qd[1] => Mux17.IN0
qd[1] => Mux18.IN0
qd[1] => Mux19.IN0
cordic_x_res_d[0] => Mux9.IN2
cordic_x_res_d[0] => Mux19.IN2
cordic_x_res_d[1] => Mux8.IN2
cordic_x_res_d[1] => Mux18.IN2
cordic_x_res_d[2] => Mux7.IN2
cordic_x_res_d[2] => Mux17.IN2
cordic_x_res_d[3] => Mux6.IN2
cordic_x_res_d[3] => Mux16.IN2
cordic_x_res_d[4] => Mux5.IN2
cordic_x_res_d[4] => Mux15.IN2
cordic_x_res_d[5] => Mux4.IN2
cordic_x_res_d[5] => Mux14.IN2
cordic_x_res_d[6] => Mux3.IN2
cordic_x_res_d[6] => Mux13.IN2
cordic_x_res_d[7] => Mux2.IN2
cordic_x_res_d[7] => Mux12.IN2
cordic_x_res_d[8] => Mux1.IN2
cordic_x_res_d[8] => Mux11.IN2
cordic_x_res_d[9] => Mux0.IN2
cordic_x_res_d[9] => Mux10.IN2
cordic_y_res_d[0] => Mux9.IN3
cordic_y_res_d[0] => Mux19.IN3
cordic_y_res_d[1] => Mux8.IN3
cordic_y_res_d[1] => Mux18.IN3
cordic_y_res_d[2] => Mux7.IN3
cordic_y_res_d[2] => Mux17.IN3
cordic_y_res_d[3] => Mux6.IN3
cordic_y_res_d[3] => Mux16.IN3
cordic_y_res_d[4] => Mux5.IN3
cordic_y_res_d[4] => Mux15.IN3
cordic_y_res_d[5] => Mux4.IN3
cordic_y_res_d[5] => Mux14.IN3
cordic_y_res_d[6] => Mux3.IN3
cordic_y_res_d[6] => Mux13.IN3
cordic_y_res_d[7] => Mux2.IN3
cordic_y_res_d[7] => Mux12.IN3
cordic_y_res_d[8] => Mux1.IN3
cordic_y_res_d[8] => Mux11.IN3
cordic_y_res_d[9] => Mux0.IN3
cordic_y_res_d[9] => Mux10.IN3
cordic_x_res_2c[0] => Mux9.IN4
cordic_x_res_2c[0] => Mux19.IN4
cordic_x_res_2c[1] => Mux8.IN4
cordic_x_res_2c[1] => Mux18.IN4
cordic_x_res_2c[2] => Mux7.IN4
cordic_x_res_2c[2] => Mux17.IN4
cordic_x_res_2c[3] => Mux6.IN4
cordic_x_res_2c[3] => Mux16.IN4
cordic_x_res_2c[4] => Mux5.IN4
cordic_x_res_2c[4] => Mux15.IN4
cordic_x_res_2c[5] => Mux4.IN4
cordic_x_res_2c[5] => Mux14.IN4
cordic_x_res_2c[6] => Mux3.IN4
cordic_x_res_2c[6] => Mux13.IN4
cordic_x_res_2c[7] => Mux2.IN4
cordic_x_res_2c[7] => Mux12.IN4
cordic_x_res_2c[8] => Mux1.IN4
cordic_x_res_2c[8] => Mux11.IN4
cordic_x_res_2c[9] => Mux0.IN4
cordic_x_res_2c[9] => Mux10.IN4
cordic_y_res_2c[0] => Mux9.IN5
cordic_y_res_2c[0] => Mux19.IN5
cordic_y_res_2c[1] => Mux8.IN5
cordic_y_res_2c[1] => Mux18.IN5
cordic_y_res_2c[2] => Mux7.IN5
cordic_y_res_2c[2] => Mux17.IN5
cordic_y_res_2c[3] => Mux6.IN5
cordic_y_res_2c[3] => Mux16.IN5
cordic_y_res_2c[4] => Mux5.IN5
cordic_y_res_2c[4] => Mux15.IN5
cordic_y_res_2c[5] => Mux4.IN5
cordic_y_res_2c[5] => Mux14.IN5
cordic_y_res_2c[6] => Mux3.IN5
cordic_y_res_2c[6] => Mux13.IN5
cordic_y_res_2c[7] => Mux2.IN5
cordic_y_res_2c[7] => Mux12.IN5
cordic_y_res_2c[8] => Mux1.IN5
cordic_y_res_2c[8] => Mux11.IN5
cordic_y_res_2c[9] => Mux0.IN5
cordic_y_res_2c[9] => Mux10.IN5
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[0] <= cos_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[1] <= cos_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[2] <= cos_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[3] <= cos_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[4] <= cos_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[5] <= cos_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[6] <= cos_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[7] <= cos_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[8] <= cos_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[9] <= cos_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop
clk => cos_o[0]~reg0.CLK
clk => cos_o[1]~reg0.CLK
clk => cos_o[2]~reg0.CLK
clk => cos_o[3]~reg0.CLK
clk => cos_o[4]~reg0.CLK
clk => cos_o[5]~reg0.CLK
clk => cos_o[6]~reg0.CLK
clk => cos_o[7]~reg0.CLK
clk => cos_o[8]~reg0.CLK
clk => cos_o[9]~reg0.CLK
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
reset => cos_o[0]~reg0.ACLR
reset => cos_o[1]~reg0.ACLR
reset => cos_o[2]~reg0.ACLR
reset => cos_o[3]~reg0.ACLR
reset => cos_o[4]~reg0.ACLR
reset => cos_o[5]~reg0.ACLR
reset => cos_o[6]~reg0.ACLR
reset => cos_o[7]~reg0.ACLR
reset => cos_o[8]~reg0.ACLR
reset => cos_o[9]~reg0.ACLR
reset => sin_o[0]~reg0.ACLR
reset => sin_o[1]~reg0.ACLR
reset => sin_o[2]~reg0.ACLR
reset => sin_o[3]~reg0.ACLR
reset => sin_o[4]~reg0.ACLR
reset => sin_o[5]~reg0.ACLR
reset => sin_o[6]~reg0.ACLR
reset => sin_o[7]~reg0.ACLR
reset => sin_o[8]~reg0.ACLR
reset => sin_o[9]~reg0.ACLR
clken => cos_o[0]~reg0.ENA
clken => sin_o[9]~reg0.ENA
clken => sin_o[8]~reg0.ENA
clken => sin_o[7]~reg0.ENA
clken => sin_o[6]~reg0.ENA
clken => sin_o[5]~reg0.ENA
clken => sin_o[4]~reg0.ENA
clken => sin_o[3]~reg0.ENA
clken => sin_o[2]~reg0.ENA
clken => sin_o[1]~reg0.ENA
clken => sin_o[0]~reg0.ENA
clken => cos_o[9]~reg0.ENA
clken => cos_o[8]~reg0.ENA
clken => cos_o[7]~reg0.ENA
clken => cos_o[6]~reg0.ENA
clken => cos_o[5]~reg0.ENA
clken => cos_o[4]~reg0.ENA
clken => cos_o[3]~reg0.ENA
clken => cos_o[2]~reg0.ENA
clken => cos_o[1]~reg0.ENA
sin_i[0] => sin_o[0]~reg0.DATAIN
sin_i[1] => sin_o[1]~reg0.DATAIN
sin_i[2] => sin_o[2]~reg0.DATAIN
sin_i[3] => sin_o[3]~reg0.DATAIN
sin_i[4] => sin_o[4]~reg0.DATAIN
sin_i[5] => sin_o[5]~reg0.DATAIN
sin_i[6] => sin_o[6]~reg0.DATAIN
sin_i[7] => sin_o[7]~reg0.DATAIN
sin_i[8] => sin_o[8]~reg0.DATAIN
sin_i[9] => sin_o[9]~reg0.DATAIN
cos_i[0] => cos_o[0]~reg0.DATAIN
cos_i[1] => cos_o[1]~reg0.DATAIN
cos_i[2] => cos_o[2]~reg0.DATAIN
cos_i[3] => cos_o[3]~reg0.DATAIN
cos_i[4] => cos_o[4]~reg0.DATAIN
cos_i[5] => cos_o[5]~reg0.DATAIN
cos_i[6] => cos_o[6]~reg0.DATAIN
cos_i[7] => cos_o[7]~reg0.DATAIN
cos_i[8] => cos_o[8]~reg0.DATAIN
cos_i[9] => cos_o[9]~reg0.DATAIN
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[0] <= cos_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[1] <= cos_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[2] <= cos_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[3] <= cos_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[4] <= cos_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[5] <= cos_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[6] <= cos_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[7] <= cos_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[8] <= cos_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[9] <= cos_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_pri:auto_generated.clock
clk_en => cntr_pri:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_pri:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_pri:auto_generated.q[0]
q[1] <= cntr_pri:auto_generated.q[1]
q[2] <= cntr_pri:auto_generated.q[2]
q[3] <= cntr_pri:auto_generated.q[3]
q[4] <= cntr_pri:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_pri:auto_generated
aclr => counter_reg_bit[4].IN0
clk_en => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|multiply:u_multiply
clk => q_o_mixer[0]~reg0.CLK
clk => q_o_mixer[1]~reg0.CLK
clk => q_o_mixer[2]~reg0.CLK
clk => q_o_mixer[3]~reg0.CLK
clk => q_o_mixer[4]~reg0.CLK
clk => q_o_mixer[5]~reg0.CLK
clk => q_o_mixer[6]~reg0.CLK
clk => q_o_mixer[7]~reg0.CLK
clk => q_o_mixer[8]~reg0.CLK
clk => q_o_mixer[9]~reg0.CLK
clk => q_o_mixer[10]~reg0.CLK
clk => q_o_mixer[11]~reg0.CLK
clk => q_o_mixer[12]~reg0.CLK
clk => q_o_mixer[13]~reg0.CLK
clk => q_o_mixer[14]~reg0.CLK
clk => q_o_mixer[15]~reg0.CLK
clk => q_o_mixer[16]~reg0.CLK
clk => q_o_mixer[17]~reg0.CLK
clk => q_o_mixer[18]~reg0.CLK
clk => q_o_mixer[19]~reg0.CLK
clk => i_o_mixer[0]~reg0.CLK
clk => i_o_mixer[1]~reg0.CLK
clk => i_o_mixer[2]~reg0.CLK
clk => i_o_mixer[3]~reg0.CLK
clk => i_o_mixer[4]~reg0.CLK
clk => i_o_mixer[5]~reg0.CLK
clk => i_o_mixer[6]~reg0.CLK
clk => i_o_mixer[7]~reg0.CLK
clk => i_o_mixer[8]~reg0.CLK
clk => i_o_mixer[9]~reg0.CLK
clk => i_o_mixer[10]~reg0.CLK
clk => i_o_mixer[11]~reg0.CLK
clk => i_o_mixer[12]~reg0.CLK
clk => i_o_mixer[13]~reg0.CLK
clk => i_o_mixer[14]~reg0.CLK
clk => i_o_mixer[15]~reg0.CLK
clk => i_o_mixer[16]~reg0.CLK
clk => i_o_mixer[17]~reg0.CLK
clk => i_o_mixer[18]~reg0.CLK
clk => i_o_mixer[19]~reg0.CLK
clk => fcos10[0].CLK
clk => fcos10[1].CLK
clk => fcos10[2].CLK
clk => fcos10[3].CLK
clk => fcos10[4].CLK
clk => fcos10[5].CLK
clk => fcos10[6].CLK
clk => fcos10[7].CLK
clk => fcos10[8].CLK
clk => fcos10[9].CLK
clk => fsin10[0].CLK
clk => fsin10[1].CLK
clk => fsin10[2].CLK
clk => fsin10[3].CLK
clk => fsin10[4].CLK
clk => fsin10[5].CLK
clk => fsin10[6].CLK
clk => fsin10[7].CLK
clk => fsin10[8].CLK
clk => fsin10[9].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
adc_data[0] => data[0].DATAIN
adc_data[1] => data[1].DATAIN
adc_data[2] => data[2].DATAIN
adc_data[3] => data[3].DATAIN
adc_data[4] => data[4].DATAIN
adc_data[5] => data[5].DATAIN
adc_data[6] => data[6].DATAIN
adc_data[7] => data[7].DATAIN
adc_data[8] => data[8].DATAIN
adc_data[9] => Add0.IN2
fsin[0] => fsin10[0].DATAIN
fsin[1] => fsin10[1].DATAIN
fsin[2] => fsin10[2].DATAIN
fsin[3] => fsin10[3].DATAIN
fsin[4] => fsin10[4].DATAIN
fsin[5] => fsin10[5].DATAIN
fsin[6] => fsin10[6].DATAIN
fsin[7] => fsin10[7].DATAIN
fsin[8] => fsin10[8].DATAIN
fsin[9] => fsin10[9].DATAIN
fcos[0] => fcos10[0].DATAIN
fcos[1] => fcos10[1].DATAIN
fcos[2] => fcos10[2].DATAIN
fcos[3] => fcos10[3].DATAIN
fcos[4] => fcos10[4].DATAIN
fcos[5] => fcos10[5].DATAIN
fcos[6] => fcos10[6].DATAIN
fcos[7] => fcos10[7].DATAIN
fcos[8] => fcos10[8].DATAIN
fcos[9] => fcos10[9].DATAIN
i_o_mixer[0] <= i_o_mixer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[1] <= i_o_mixer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[2] <= i_o_mixer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[3] <= i_o_mixer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[4] <= i_o_mixer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[5] <= i_o_mixer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[6] <= i_o_mixer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[7] <= i_o_mixer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[8] <= i_o_mixer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[9] <= i_o_mixer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[10] <= i_o_mixer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[11] <= i_o_mixer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[12] <= i_o_mixer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[13] <= i_o_mixer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[14] <= i_o_mixer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[15] <= i_o_mixer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[16] <= i_o_mixer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[17] <= i_o_mixer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[18] <= i_o_mixer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_o_mixer[19] <= i_o_mixer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[0] <= q_o_mixer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[1] <= q_o_mixer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[2] <= q_o_mixer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[3] <= q_o_mixer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[4] <= q_o_mixer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[5] <= q_o_mixer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[6] <= q_o_mixer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[7] <= q_o_mixer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[8] <= q_o_mixer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[9] <= q_o_mixer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[10] <= q_o_mixer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[11] <= q_o_mixer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[12] <= q_o_mixer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[13] <= q_o_mixer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[14] <= q_o_mixer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[15] <= q_o_mixer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[16] <= q_o_mixer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[17] <= q_o_mixer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[18] <= q_o_mixer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_o_mixer[19] <= q_o_mixer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_data[8] => in_data[8].IN1
in_data[9] => in_data[9].IN1
in_data[10] => in_data[10].IN1
in_data[11] => in_data[11].IN1
in_data[12] => in_data[12].IN1
in_data[13] => in_data[13].IN1
in_data[14] => in_data[14].IN1
in_data[15] => in_data[15].IN1
in_data[16] => in_data[16].IN1
in_data[17] => in_data[17].IN1
in_data[18] => in_data[18].IN1
in_data[19] => in_data[19].IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= mcic_cic:mcic_cic_inst.out_data
out_data[1] <= mcic_cic:mcic_cic_inst.out_data
out_data[2] <= mcic_cic:mcic_cic_inst.out_data
out_data[3] <= mcic_cic:mcic_cic_inst.out_data
out_data[4] <= mcic_cic:mcic_cic_inst.out_data
out_data[5] <= mcic_cic:mcic_cic_inst.out_data
out_data[6] <= mcic_cic:mcic_cic_inst.out_data
out_data[7] <= mcic_cic:mcic_cic_inst.out_data
out_data[8] <= mcic_cic:mcic_cic_inst.out_data
out_data[9] <= mcic_cic:mcic_cic_inst.out_data
out_data[10] <= mcic_cic:mcic_cic_inst.out_data
out_data[11] <= mcic_cic:mcic_cic_inst.out_data
out_data[12] <= mcic_cic:mcic_cic_inst.out_data
out_data[13] <= mcic_cic:mcic_cic_inst.out_data
out_data[14] <= mcic_cic:mcic_cic_inst.out_data
out_data[15] <= mcic_cic:mcic_cic_inst.out_data
in_ready <= mcic_cic:mcic_cic_inst.in_ready
out_valid <= mcic_cic:mcic_cic_inst.out_valid
out_error[0] <= mcic_cic:mcic_cic_inst.out_error
out_error[1] <= mcic_cic:mcic_cic_inst.out_error


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[0]
in_data[1] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[1]
in_data[2] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[2]
in_data[3] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[3]
in_data[4] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[4]
in_data[5] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[5]
in_data[6] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[6]
in_data[7] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[7]
in_data[8] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[8]
in_data[9] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[9]
in_data[10] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[10]
in_data[11] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[11]
in_data[12] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[12]
in_data[13] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[13]
in_data[14] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[14]
in_data[15] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[15]
in_data[16] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[16]
in_data[17] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[17]
in_data[18] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[18]
in_data[19] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[19]
in_valid => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_131:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_131:aii_controller.clk
clk => mcic_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_131:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_131:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_131:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_valid


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_data_int[16].CLK
clk => at_sink_data_int[17].CLK
clk => at_sink_data_int[18].CLK
clk => at_sink_data_int[19].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => at_sink_data_int[16].ACLR
reset_n => at_sink_data_int[17].ACLR
reset_n => at_sink_data_int[18].ACLR
reset_n => at_sink_data_int[19].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
data[16] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[16]
data[17] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[17]
data[18] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[18]
data[19] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[19]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[20]
send_eop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[21]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_data[16] => at_sink_data_int[16].DATAIN
at_sink_data[17] => at_sink_data_int[17].DATAIN
at_sink_data[18] => at_sink_data_int[18].DATAIN
at_sink_data[19] => at_sink_data_int[19].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_bhh1:auto_generated.data[0]
data[1] => scfifo_bhh1:auto_generated.data[1]
data[2] => scfifo_bhh1:auto_generated.data[2]
data[3] => scfifo_bhh1:auto_generated.data[3]
data[4] => scfifo_bhh1:auto_generated.data[4]
data[5] => scfifo_bhh1:auto_generated.data[5]
data[6] => scfifo_bhh1:auto_generated.data[6]
data[7] => scfifo_bhh1:auto_generated.data[7]
data[8] => scfifo_bhh1:auto_generated.data[8]
data[9] => scfifo_bhh1:auto_generated.data[9]
data[10] => scfifo_bhh1:auto_generated.data[10]
data[11] => scfifo_bhh1:auto_generated.data[11]
data[12] => scfifo_bhh1:auto_generated.data[12]
data[13] => scfifo_bhh1:auto_generated.data[13]
data[14] => scfifo_bhh1:auto_generated.data[14]
data[15] => scfifo_bhh1:auto_generated.data[15]
data[16] => scfifo_bhh1:auto_generated.data[16]
data[17] => scfifo_bhh1:auto_generated.data[17]
data[18] => scfifo_bhh1:auto_generated.data[18]
data[19] => scfifo_bhh1:auto_generated.data[19]
data[20] => scfifo_bhh1:auto_generated.data[20]
data[21] => scfifo_bhh1:auto_generated.data[21]
q[0] <= scfifo_bhh1:auto_generated.q[0]
q[1] <= scfifo_bhh1:auto_generated.q[1]
q[2] <= scfifo_bhh1:auto_generated.q[2]
q[3] <= scfifo_bhh1:auto_generated.q[3]
q[4] <= scfifo_bhh1:auto_generated.q[4]
q[5] <= scfifo_bhh1:auto_generated.q[5]
q[6] <= scfifo_bhh1:auto_generated.q[6]
q[7] <= scfifo_bhh1:auto_generated.q[7]
q[8] <= scfifo_bhh1:auto_generated.q[8]
q[9] <= scfifo_bhh1:auto_generated.q[9]
q[10] <= scfifo_bhh1:auto_generated.q[10]
q[11] <= scfifo_bhh1:auto_generated.q[11]
q[12] <= scfifo_bhh1:auto_generated.q[12]
q[13] <= scfifo_bhh1:auto_generated.q[13]
q[14] <= scfifo_bhh1:auto_generated.q[14]
q[15] <= scfifo_bhh1:auto_generated.q[15]
q[16] <= scfifo_bhh1:auto_generated.q[16]
q[17] <= scfifo_bhh1:auto_generated.q[17]
q[18] <= scfifo_bhh1:auto_generated.q[18]
q[19] <= scfifo_bhh1:auto_generated.q[19]
q[20] <= scfifo_bhh1:auto_generated.q[20]
q[21] <= scfifo_bhh1:auto_generated.q[21]
wrreq => scfifo_bhh1:auto_generated.wrreq
rdreq => scfifo_bhh1:auto_generated.rdreq
clock => scfifo_bhh1:auto_generated.clock
aclr => scfifo_bhh1:auto_generated.aclr
sclr => scfifo_bhh1:auto_generated.sclr
empty <= scfifo_bhh1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_bhh1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_bhh1:auto_generated.usedw[0]
usedw[1] <= scfifo_bhh1:auto_generated.usedw[1]
usedw[2] <= scfifo_bhh1:auto_generated.usedw[2]


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated
aclr => a_dpfifo_4s81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_4s81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_4s81:dpfifo.data[0]
data[1] => a_dpfifo_4s81:dpfifo.data[1]
data[2] => a_dpfifo_4s81:dpfifo.data[2]
data[3] => a_dpfifo_4s81:dpfifo.data[3]
data[4] => a_dpfifo_4s81:dpfifo.data[4]
data[5] => a_dpfifo_4s81:dpfifo.data[5]
data[6] => a_dpfifo_4s81:dpfifo.data[6]
data[7] => a_dpfifo_4s81:dpfifo.data[7]
data[8] => a_dpfifo_4s81:dpfifo.data[8]
data[9] => a_dpfifo_4s81:dpfifo.data[9]
data[10] => a_dpfifo_4s81:dpfifo.data[10]
data[11] => a_dpfifo_4s81:dpfifo.data[11]
data[12] => a_dpfifo_4s81:dpfifo.data[12]
data[13] => a_dpfifo_4s81:dpfifo.data[13]
data[14] => a_dpfifo_4s81:dpfifo.data[14]
data[15] => a_dpfifo_4s81:dpfifo.data[15]
data[16] => a_dpfifo_4s81:dpfifo.data[16]
data[17] => a_dpfifo_4s81:dpfifo.data[17]
data[18] => a_dpfifo_4s81:dpfifo.data[18]
data[19] => a_dpfifo_4s81:dpfifo.data[19]
data[20] => a_dpfifo_4s81:dpfifo.data[20]
data[21] => a_dpfifo_4s81:dpfifo.data[21]
empty <= a_dpfifo_4s81:dpfifo.empty
q[0] <= a_dpfifo_4s81:dpfifo.q[0]
q[1] <= a_dpfifo_4s81:dpfifo.q[1]
q[2] <= a_dpfifo_4s81:dpfifo.q[2]
q[3] <= a_dpfifo_4s81:dpfifo.q[3]
q[4] <= a_dpfifo_4s81:dpfifo.q[4]
q[5] <= a_dpfifo_4s81:dpfifo.q[5]
q[6] <= a_dpfifo_4s81:dpfifo.q[6]
q[7] <= a_dpfifo_4s81:dpfifo.q[7]
q[8] <= a_dpfifo_4s81:dpfifo.q[8]
q[9] <= a_dpfifo_4s81:dpfifo.q[9]
q[10] <= a_dpfifo_4s81:dpfifo.q[10]
q[11] <= a_dpfifo_4s81:dpfifo.q[11]
q[12] <= a_dpfifo_4s81:dpfifo.q[12]
q[13] <= a_dpfifo_4s81:dpfifo.q[13]
q[14] <= a_dpfifo_4s81:dpfifo.q[14]
q[15] <= a_dpfifo_4s81:dpfifo.q[15]
q[16] <= a_dpfifo_4s81:dpfifo.q[16]
q[17] <= a_dpfifo_4s81:dpfifo.q[17]
q[18] <= a_dpfifo_4s81:dpfifo.q[18]
q[19] <= a_dpfifo_4s81:dpfifo.q[19]
q[20] <= a_dpfifo_4s81:dpfifo.q[20]
q[21] <= a_dpfifo_4s81:dpfifo.q[21]
rdreq => a_dpfifo_4s81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_4s81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_4s81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_4s81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_4s81:dpfifo.usedw[2]
wrreq => a_dpfifo_4s81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_msf1:FIFOram.clock0
clock => altsyncram_msf1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_msf1:FIFOram.data_a[0]
data[1] => altsyncram_msf1:FIFOram.data_a[1]
data[2] => altsyncram_msf1:FIFOram.data_a[2]
data[3] => altsyncram_msf1:FIFOram.data_a[3]
data[4] => altsyncram_msf1:FIFOram.data_a[4]
data[5] => altsyncram_msf1:FIFOram.data_a[5]
data[6] => altsyncram_msf1:FIFOram.data_a[6]
data[7] => altsyncram_msf1:FIFOram.data_a[7]
data[8] => altsyncram_msf1:FIFOram.data_a[8]
data[9] => altsyncram_msf1:FIFOram.data_a[9]
data[10] => altsyncram_msf1:FIFOram.data_a[10]
data[11] => altsyncram_msf1:FIFOram.data_a[11]
data[12] => altsyncram_msf1:FIFOram.data_a[12]
data[13] => altsyncram_msf1:FIFOram.data_a[13]
data[14] => altsyncram_msf1:FIFOram.data_a[14]
data[15] => altsyncram_msf1:FIFOram.data_a[15]
data[16] => altsyncram_msf1:FIFOram.data_a[16]
data[17] => altsyncram_msf1:FIFOram.data_a[17]
data[18] => altsyncram_msf1:FIFOram.data_a[18]
data[19] => altsyncram_msf1:FIFOram.data_a[19]
data[20] => altsyncram_msf1:FIFOram.data_a[20]
data[21] => altsyncram_msf1:FIFOram.data_a[21]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_msf1:FIFOram.q_b[0]
q[1] <= altsyncram_msf1:FIFOram.q_b[1]
q[2] <= altsyncram_msf1:FIFOram.q_b[2]
q[3] <= altsyncram_msf1:FIFOram.q_b[3]
q[4] <= altsyncram_msf1:FIFOram.q_b[4]
q[5] <= altsyncram_msf1:FIFOram.q_b[5]
q[6] <= altsyncram_msf1:FIFOram.q_b[6]
q[7] <= altsyncram_msf1:FIFOram.q_b[7]
q[8] <= altsyncram_msf1:FIFOram.q_b[8]
q[9] <= altsyncram_msf1:FIFOram.q_b[9]
q[10] <= altsyncram_msf1:FIFOram.q_b[10]
q[11] <= altsyncram_msf1:FIFOram.q_b[11]
q[12] <= altsyncram_msf1:FIFOram.q_b[12]
q[13] <= altsyncram_msf1:FIFOram.q_b[13]
q[14] <= altsyncram_msf1:FIFOram.q_b[14]
q[15] <= altsyncram_msf1:FIFOram.q_b[15]
q[16] <= altsyncram_msf1:FIFOram.q_b[16]
q[17] <= altsyncram_msf1:FIFOram.q_b[17]
q[18] <= altsyncram_msf1:FIFOram.q_b[18]
q[19] <= altsyncram_msf1:FIFOram.q_b[19]
q[20] <= altsyncram_msf1:FIFOram.q_b[20]
q[21] <= altsyncram_msf1:FIFOram.q_b[21]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_msf1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_msf1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core
clk => auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => latency_cnt[3].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => ena_diff[6].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => rate_cnt[4].CLK
clk => rate_cnt[5].CLK
clk => rate_cnt[6].CLK
clk => rate_cnt[7].CLK
clk => out_valid_int.CLK
clk => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.clk
clk => auk_dspip_integrator_cic_131:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_131:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_131:auk_dspip_integrator_3.clk
clk => auk_dspip_integrator_cic_131:auk_dspip_integrator_4.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_131:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3.clk
clk => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4.clk
reset => auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => latency_cnt[3].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => ena_diff[6].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => rate_cnt[4].ACLR
reset => rate_cnt[5].ACLR
reset => rate_cnt[6].ACLR
reset => rate_cnt[7].ACLR
reset => out_valid_int.ACLR
reset => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.reset
reset => auk_dspip_integrator_cic_131:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_131:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_131:auk_dspip_integrator_3.reset
reset => auk_dspip_integrator_cic_131:auk_dspip_integrator_4.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_131:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3.reset
reset => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_diff_s[6].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.enable
ena => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_131:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_131:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_131:auk_dspip_integrator_3.ena
ena => auk_dspip_integrator_cic_131:auk_dspip_integrator_4.ena
ena => out_valid_int.ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[3].ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
ena => latency_cnt[0].ENA
din[0] => ~NO_FANOUT~
din[1] => ~NO_FANOUT~
din[2] => ~NO_FANOUT~
din[3] => ~NO_FANOUT~
din[4] => ~NO_FANOUT~
din[5] => ~NO_FANOUT~
din[6] => ~NO_FANOUT~
din[7] => ~NO_FANOUT~
din[8] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[0]
din[9] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[1]
din[10] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[2]
din[11] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[3]
din[12] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[4]
din[13] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[5]
din[14] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[6]
din[15] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[7]
din[16] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[8]
din[17] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[9]
din[18] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[10]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[55]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[54]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[53]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[52]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[51]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[50]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[49]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[48]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[47]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[46]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[45]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[44]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[43]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[42]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[41]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[40]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[39]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[38]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[37]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[36]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[35]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[34]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[33]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[32]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[31]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[30]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[29]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[28]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[27]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[26]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[25]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[24]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[23]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[22]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[21]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[20]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[19]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[18]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[17]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[16]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[15]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[14]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[13]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[12]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[11]
dout_valid <= out_valid_int.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[0]
dout[1] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[1]
dout[2] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[2]
dout[3] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[3]
dout[4] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[4]
dout[5] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[5]
dout[6] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[6]
dout[7] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[7]
dout[8] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[8]
dout[9] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[9]
dout[10] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[10]
dout[11] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[11]
dout[12] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[12]
dout[13] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[13]
dout[14] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[14]
dout[15] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[15]
din_ready <= <VCC>


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
reset => dataout[0]~reg0.ACLR
reset => dataout[1]~reg0.ACLR
reset => dataout[2]~reg0.ACLR
reset => dataout[3]~reg0.ACLR
reset => dataout[4]~reg0.ACLR
reset => dataout[5]~reg0.ACLR
reset => dataout[6]~reg0.ACLR
reset => dataout[7]~reg0.ACLR
reset => dataout[8]~reg0.ACLR
reset => dataout[9]~reg0.ACLR
reset => dataout[10]~reg0.ACLR
reset => dataout[11]~reg0.ACLR
reset => dataout[12]~reg0.ACLR
reset => dataout[13]~reg0.ACLR
reset => dataout[14]~reg0.ACLR
reset => dataout[15]~reg0.ACLR
enable => dataout[0]~reg0.ENA
enable => dataout[15]~reg0.ENA
enable => dataout[14]~reg0.ENA
enable => dataout[13]~reg0.ENA
enable => dataout[12]~reg0.ENA
enable => dataout[11]~reg0.ENA
enable => dataout[10]~reg0.ENA
enable => dataout[9]~reg0.ENA
enable => dataout[8]~reg0.ENA
enable => dataout[7]~reg0.ENA
enable => dataout[6]~reg0.ENA
enable => dataout[5]~reg0.ENA
enable => dataout[4]~reg0.ENA
enable => dataout[3]~reg0.ENA
enable => dataout[2]~reg0.ENA
enable => dataout[1]~reg0.ENA
datain[0] => OR_accu.IN0
datain[1] => OR_accu.IN1
datain[2] => conv_round_p.IN1
datain[3] => Add0.IN32
datain[3] => dataout.DATAA
datain[3] => conv_round_p.IN1
datain[4] => Add0.IN31
datain[4] => dataout.DATAA
datain[5] => Add0.IN30
datain[5] => dataout.DATAA
datain[6] => Add0.IN29
datain[6] => dataout.DATAA
datain[7] => Add0.IN28
datain[7] => dataout.DATAA
datain[8] => Add0.IN27
datain[8] => dataout.DATAA
datain[9] => Add0.IN26
datain[9] => dataout.DATAA
datain[10] => Add0.IN25
datain[10] => dataout.DATAA
datain[11] => Add0.IN24
datain[11] => dataout.DATAA
datain[12] => Add0.IN23
datain[12] => dataout.DATAA
datain[13] => Add0.IN22
datain[13] => dataout.DATAA
datain[14] => Add0.IN21
datain[14] => dataout.DATAA
datain[15] => Add0.IN20
datain[15] => dataout.DATAA
datain[16] => Add0.IN19
datain[16] => dataout.DATAA
datain[17] => Add0.IN18
datain[17] => dataout.DATAA
datain[18] => Add0.IN17
datain[18] => dataout.DATAA
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
din[17] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[17]
din[18] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[18]
din[19] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[19]
din[20] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[20]
din[21] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[21]
din[22] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[22]
din[23] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[23]
din[24] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[24]
din[25] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[25]
din[26] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[26]
din[27] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[27]
din[28] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[28]
din[29] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[29]
din[30] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[30]
din[31] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[31]
din[32] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[32]
din[33] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[33]
din[34] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[34]
din[35] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[35]
din[36] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[36]
din[37] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[37]
din[38] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[38]
din[39] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[39]
din[40] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[40]
din[41] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[41]
din[42] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[42]
din[43] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[43]
din[44] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[44]
din[45] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[45]
din[46] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[46]
din[47] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[47]
din[48] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[48]
din[49] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[49]
din[50] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[50]
din[51] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[51]
din[52] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[52]
din[53] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[53]
din[54] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[54]
din[55] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[55]
dout[0] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[55]


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_pvi:auto_generated.dataa[0]
dataa[1] => add_sub_pvi:auto_generated.dataa[1]
dataa[2] => add_sub_pvi:auto_generated.dataa[2]
dataa[3] => add_sub_pvi:auto_generated.dataa[3]
dataa[4] => add_sub_pvi:auto_generated.dataa[4]
dataa[5] => add_sub_pvi:auto_generated.dataa[5]
dataa[6] => add_sub_pvi:auto_generated.dataa[6]
dataa[7] => add_sub_pvi:auto_generated.dataa[7]
dataa[8] => add_sub_pvi:auto_generated.dataa[8]
dataa[9] => add_sub_pvi:auto_generated.dataa[9]
dataa[10] => add_sub_pvi:auto_generated.dataa[10]
dataa[11] => add_sub_pvi:auto_generated.dataa[11]
dataa[12] => add_sub_pvi:auto_generated.dataa[12]
dataa[13] => add_sub_pvi:auto_generated.dataa[13]
dataa[14] => add_sub_pvi:auto_generated.dataa[14]
dataa[15] => add_sub_pvi:auto_generated.dataa[15]
dataa[16] => add_sub_pvi:auto_generated.dataa[16]
dataa[17] => add_sub_pvi:auto_generated.dataa[17]
dataa[18] => add_sub_pvi:auto_generated.dataa[18]
dataa[19] => add_sub_pvi:auto_generated.dataa[19]
dataa[20] => add_sub_pvi:auto_generated.dataa[20]
dataa[21] => add_sub_pvi:auto_generated.dataa[21]
dataa[22] => add_sub_pvi:auto_generated.dataa[22]
dataa[23] => add_sub_pvi:auto_generated.dataa[23]
dataa[24] => add_sub_pvi:auto_generated.dataa[24]
dataa[25] => add_sub_pvi:auto_generated.dataa[25]
dataa[26] => add_sub_pvi:auto_generated.dataa[26]
dataa[27] => add_sub_pvi:auto_generated.dataa[27]
dataa[28] => add_sub_pvi:auto_generated.dataa[28]
dataa[29] => add_sub_pvi:auto_generated.dataa[29]
dataa[30] => add_sub_pvi:auto_generated.dataa[30]
dataa[31] => add_sub_pvi:auto_generated.dataa[31]
dataa[32] => add_sub_pvi:auto_generated.dataa[32]
dataa[33] => add_sub_pvi:auto_generated.dataa[33]
dataa[34] => add_sub_pvi:auto_generated.dataa[34]
dataa[35] => add_sub_pvi:auto_generated.dataa[35]
dataa[36] => add_sub_pvi:auto_generated.dataa[36]
dataa[37] => add_sub_pvi:auto_generated.dataa[37]
dataa[38] => add_sub_pvi:auto_generated.dataa[38]
dataa[39] => add_sub_pvi:auto_generated.dataa[39]
dataa[40] => add_sub_pvi:auto_generated.dataa[40]
dataa[41] => add_sub_pvi:auto_generated.dataa[41]
dataa[42] => add_sub_pvi:auto_generated.dataa[42]
dataa[43] => add_sub_pvi:auto_generated.dataa[43]
dataa[44] => add_sub_pvi:auto_generated.dataa[44]
dataa[45] => add_sub_pvi:auto_generated.dataa[45]
dataa[46] => add_sub_pvi:auto_generated.dataa[46]
dataa[47] => add_sub_pvi:auto_generated.dataa[47]
dataa[48] => add_sub_pvi:auto_generated.dataa[48]
dataa[49] => add_sub_pvi:auto_generated.dataa[49]
dataa[50] => add_sub_pvi:auto_generated.dataa[50]
dataa[51] => add_sub_pvi:auto_generated.dataa[51]
dataa[52] => add_sub_pvi:auto_generated.dataa[52]
dataa[53] => add_sub_pvi:auto_generated.dataa[53]
dataa[54] => add_sub_pvi:auto_generated.dataa[54]
dataa[55] => add_sub_pvi:auto_generated.dataa[55]
datab[0] => add_sub_pvi:auto_generated.datab[0]
datab[1] => add_sub_pvi:auto_generated.datab[1]
datab[2] => add_sub_pvi:auto_generated.datab[2]
datab[3] => add_sub_pvi:auto_generated.datab[3]
datab[4] => add_sub_pvi:auto_generated.datab[4]
datab[5] => add_sub_pvi:auto_generated.datab[5]
datab[6] => add_sub_pvi:auto_generated.datab[6]
datab[7] => add_sub_pvi:auto_generated.datab[7]
datab[8] => add_sub_pvi:auto_generated.datab[8]
datab[9] => add_sub_pvi:auto_generated.datab[9]
datab[10] => add_sub_pvi:auto_generated.datab[10]
datab[11] => add_sub_pvi:auto_generated.datab[11]
datab[12] => add_sub_pvi:auto_generated.datab[12]
datab[13] => add_sub_pvi:auto_generated.datab[13]
datab[14] => add_sub_pvi:auto_generated.datab[14]
datab[15] => add_sub_pvi:auto_generated.datab[15]
datab[16] => add_sub_pvi:auto_generated.datab[16]
datab[17] => add_sub_pvi:auto_generated.datab[17]
datab[18] => add_sub_pvi:auto_generated.datab[18]
datab[19] => add_sub_pvi:auto_generated.datab[19]
datab[20] => add_sub_pvi:auto_generated.datab[20]
datab[21] => add_sub_pvi:auto_generated.datab[21]
datab[22] => add_sub_pvi:auto_generated.datab[22]
datab[23] => add_sub_pvi:auto_generated.datab[23]
datab[24] => add_sub_pvi:auto_generated.datab[24]
datab[25] => add_sub_pvi:auto_generated.datab[25]
datab[26] => add_sub_pvi:auto_generated.datab[26]
datab[27] => add_sub_pvi:auto_generated.datab[27]
datab[28] => add_sub_pvi:auto_generated.datab[28]
datab[29] => add_sub_pvi:auto_generated.datab[29]
datab[30] => add_sub_pvi:auto_generated.datab[30]
datab[31] => add_sub_pvi:auto_generated.datab[31]
datab[32] => add_sub_pvi:auto_generated.datab[32]
datab[33] => add_sub_pvi:auto_generated.datab[33]
datab[34] => add_sub_pvi:auto_generated.datab[34]
datab[35] => add_sub_pvi:auto_generated.datab[35]
datab[36] => add_sub_pvi:auto_generated.datab[36]
datab[37] => add_sub_pvi:auto_generated.datab[37]
datab[38] => add_sub_pvi:auto_generated.datab[38]
datab[39] => add_sub_pvi:auto_generated.datab[39]
datab[40] => add_sub_pvi:auto_generated.datab[40]
datab[41] => add_sub_pvi:auto_generated.datab[41]
datab[42] => add_sub_pvi:auto_generated.datab[42]
datab[43] => add_sub_pvi:auto_generated.datab[43]
datab[44] => add_sub_pvi:auto_generated.datab[44]
datab[45] => add_sub_pvi:auto_generated.datab[45]
datab[46] => add_sub_pvi:auto_generated.datab[46]
datab[47] => add_sub_pvi:auto_generated.datab[47]
datab[48] => add_sub_pvi:auto_generated.datab[48]
datab[49] => add_sub_pvi:auto_generated.datab[49]
datab[50] => add_sub_pvi:auto_generated.datab[50]
datab[51] => add_sub_pvi:auto_generated.datab[51]
datab[52] => add_sub_pvi:auto_generated.datab[52]
datab[53] => add_sub_pvi:auto_generated.datab[53]
datab[54] => add_sub_pvi:auto_generated.datab[54]
datab[55] => add_sub_pvi:auto_generated.datab[55]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pvi:auto_generated.result[0]
result[1] <= add_sub_pvi:auto_generated.result[1]
result[2] <= add_sub_pvi:auto_generated.result[2]
result[3] <= add_sub_pvi:auto_generated.result[3]
result[4] <= add_sub_pvi:auto_generated.result[4]
result[5] <= add_sub_pvi:auto_generated.result[5]
result[6] <= add_sub_pvi:auto_generated.result[6]
result[7] <= add_sub_pvi:auto_generated.result[7]
result[8] <= add_sub_pvi:auto_generated.result[8]
result[9] <= add_sub_pvi:auto_generated.result[9]
result[10] <= add_sub_pvi:auto_generated.result[10]
result[11] <= add_sub_pvi:auto_generated.result[11]
result[12] <= add_sub_pvi:auto_generated.result[12]
result[13] <= add_sub_pvi:auto_generated.result[13]
result[14] <= add_sub_pvi:auto_generated.result[14]
result[15] <= add_sub_pvi:auto_generated.result[15]
result[16] <= add_sub_pvi:auto_generated.result[16]
result[17] <= add_sub_pvi:auto_generated.result[17]
result[18] <= add_sub_pvi:auto_generated.result[18]
result[19] <= add_sub_pvi:auto_generated.result[19]
result[20] <= add_sub_pvi:auto_generated.result[20]
result[21] <= add_sub_pvi:auto_generated.result[21]
result[22] <= add_sub_pvi:auto_generated.result[22]
result[23] <= add_sub_pvi:auto_generated.result[23]
result[24] <= add_sub_pvi:auto_generated.result[24]
result[25] <= add_sub_pvi:auto_generated.result[25]
result[26] <= add_sub_pvi:auto_generated.result[26]
result[27] <= add_sub_pvi:auto_generated.result[27]
result[28] <= add_sub_pvi:auto_generated.result[28]
result[29] <= add_sub_pvi:auto_generated.result[29]
result[30] <= add_sub_pvi:auto_generated.result[30]
result[31] <= add_sub_pvi:auto_generated.result[31]
result[32] <= add_sub_pvi:auto_generated.result[32]
result[33] <= add_sub_pvi:auto_generated.result[33]
result[34] <= add_sub_pvi:auto_generated.result[34]
result[35] <= add_sub_pvi:auto_generated.result[35]
result[36] <= add_sub_pvi:auto_generated.result[36]
result[37] <= add_sub_pvi:auto_generated.result[37]
result[38] <= add_sub_pvi:auto_generated.result[38]
result[39] <= add_sub_pvi:auto_generated.result[39]
result[40] <= add_sub_pvi:auto_generated.result[40]
result[41] <= add_sub_pvi:auto_generated.result[41]
result[42] <= add_sub_pvi:auto_generated.result[42]
result[43] <= add_sub_pvi:auto_generated.result[43]
result[44] <= add_sub_pvi:auto_generated.result[44]
result[45] <= add_sub_pvi:auto_generated.result[45]
result[46] <= add_sub_pvi:auto_generated.result[46]
result[47] <= add_sub_pvi:auto_generated.result[47]
result[48] <= add_sub_pvi:auto_generated.result[48]
result[49] <= add_sub_pvi:auto_generated.result[49]
result[50] <= add_sub_pvi:auto_generated.result[50]
result[51] <= add_sub_pvi:auto_generated.result[51]
result[52] <= add_sub_pvi:auto_generated.result[52]
result[53] <= add_sub_pvi:auto_generated.result[53]
result[54] <= add_sub_pvi:auto_generated.result[54]
result[55] <= add_sub_pvi:auto_generated.result[55]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_pvi:auto_generated
dataa[0] => op_1.IN110
dataa[1] => op_1.IN108
dataa[2] => op_1.IN106
dataa[3] => op_1.IN104
dataa[4] => op_1.IN102
dataa[5] => op_1.IN100
dataa[6] => op_1.IN98
dataa[7] => op_1.IN96
dataa[8] => op_1.IN94
dataa[9] => op_1.IN92
dataa[10] => op_1.IN90
dataa[11] => op_1.IN88
dataa[12] => op_1.IN86
dataa[13] => op_1.IN84
dataa[14] => op_1.IN82
dataa[15] => op_1.IN80
dataa[16] => op_1.IN78
dataa[17] => op_1.IN76
dataa[18] => op_1.IN74
dataa[19] => op_1.IN72
dataa[20] => op_1.IN70
dataa[21] => op_1.IN68
dataa[22] => op_1.IN66
dataa[23] => op_1.IN64
dataa[24] => op_1.IN62
dataa[25] => op_1.IN60
dataa[26] => op_1.IN58
dataa[27] => op_1.IN56
dataa[28] => op_1.IN54
dataa[29] => op_1.IN52
dataa[30] => op_1.IN50
dataa[31] => op_1.IN48
dataa[32] => op_1.IN46
dataa[33] => op_1.IN44
dataa[34] => op_1.IN42
dataa[35] => op_1.IN40
dataa[36] => op_1.IN38
dataa[37] => op_1.IN36
dataa[38] => op_1.IN34
dataa[39] => op_1.IN32
dataa[40] => op_1.IN30
dataa[41] => op_1.IN28
dataa[42] => op_1.IN26
dataa[43] => op_1.IN24
dataa[44] => op_1.IN22
dataa[45] => op_1.IN20
dataa[46] => op_1.IN18
dataa[47] => op_1.IN16
dataa[48] => op_1.IN14
dataa[49] => op_1.IN12
dataa[50] => op_1.IN10
dataa[51] => op_1.IN8
dataa[52] => op_1.IN6
dataa[53] => op_1.IN4
dataa[54] => op_1.IN2
dataa[55] => op_1.IN0
datab[0] => op_1.IN111
datab[1] => op_1.IN109
datab[2] => op_1.IN107
datab[3] => op_1.IN105
datab[4] => op_1.IN103
datab[5] => op_1.IN101
datab[6] => op_1.IN99
datab[7] => op_1.IN97
datab[8] => op_1.IN95
datab[9] => op_1.IN93
datab[10] => op_1.IN91
datab[11] => op_1.IN89
datab[12] => op_1.IN87
datab[13] => op_1.IN85
datab[14] => op_1.IN83
datab[15] => op_1.IN81
datab[16] => op_1.IN79
datab[17] => op_1.IN77
datab[18] => op_1.IN75
datab[19] => op_1.IN73
datab[20] => op_1.IN71
datab[21] => op_1.IN69
datab[22] => op_1.IN67
datab[23] => op_1.IN65
datab[24] => op_1.IN63
datab[25] => op_1.IN61
datab[26] => op_1.IN59
datab[27] => op_1.IN57
datab[28] => op_1.IN55
datab[29] => op_1.IN53
datab[30] => op_1.IN51
datab[31] => op_1.IN49
datab[32] => op_1.IN47
datab[33] => op_1.IN45
datab[34] => op_1.IN43
datab[35] => op_1.IN41
datab[36] => op_1.IN39
datab[37] => op_1.IN37
datab[38] => op_1.IN35
datab[39] => op_1.IN33
datab[40] => op_1.IN31
datab[41] => op_1.IN29
datab[42] => op_1.IN27
datab[43] => op_1.IN25
datab[44] => op_1.IN23
datab[45] => op_1.IN21
datab[46] => op_1.IN19
datab[47] => op_1.IN17
datab[48] => op_1.IN15
datab[49] => op_1.IN13
datab[50] => op_1.IN11
datab[51] => op_1.IN9
datab[52] => op_1.IN7
datab[53] => op_1.IN5
datab[54] => op_1.IN3
datab[55] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
reset => \register_fifo:fifo_data[0][31].ACLR
reset => \register_fifo:fifo_data[0][32].ACLR
reset => \register_fifo:fifo_data[0][33].ACLR
reset => \register_fifo:fifo_data[0][34].ACLR
reset => \register_fifo:fifo_data[0][35].ACLR
reset => \register_fifo:fifo_data[0][36].ACLR
reset => \register_fifo:fifo_data[0][37].ACLR
reset => \register_fifo:fifo_data[0][38].ACLR
reset => \register_fifo:fifo_data[0][39].ACLR
reset => \register_fifo:fifo_data[0][40].ACLR
reset => \register_fifo:fifo_data[0][41].ACLR
reset => \register_fifo:fifo_data[0][42].ACLR
reset => \register_fifo:fifo_data[0][43].ACLR
reset => \register_fifo:fifo_data[0][44].ACLR
reset => \register_fifo:fifo_data[0][45].ACLR
reset => \register_fifo:fifo_data[0][46].ACLR
reset => \register_fifo:fifo_data[0][47].ACLR
reset => \register_fifo:fifo_data[0][48].ACLR
reset => \register_fifo:fifo_data[0][49].ACLR
reset => \register_fifo:fifo_data[0][50].ACLR
reset => \register_fifo:fifo_data[0][51].ACLR
reset => \register_fifo:fifo_data[0][52].ACLR
reset => \register_fifo:fifo_data[0][53].ACLR
reset => \register_fifo:fifo_data[0][54].ACLR
reset => \register_fifo:fifo_data[0][55].ACLR
enable => \register_fifo:fifo_data[0][55].ENA
enable => \register_fifo:fifo_data[0][54].ENA
enable => \register_fifo:fifo_data[0][53].ENA
enable => \register_fifo:fifo_data[0][52].ENA
enable => \register_fifo:fifo_data[0][51].ENA
enable => \register_fifo:fifo_data[0][50].ENA
enable => \register_fifo:fifo_data[0][49].ENA
enable => \register_fifo:fifo_data[0][48].ENA
enable => \register_fifo:fifo_data[0][47].ENA
enable => \register_fifo:fifo_data[0][46].ENA
enable => \register_fifo:fifo_data[0][45].ENA
enable => \register_fifo:fifo_data[0][44].ENA
enable => \register_fifo:fifo_data[0][43].ENA
enable => \register_fifo:fifo_data[0][42].ENA
enable => \register_fifo:fifo_data[0][41].ENA
enable => \register_fifo:fifo_data[0][40].ENA
enable => \register_fifo:fifo_data[0][39].ENA
enable => \register_fifo:fifo_data[0][38].ENA
enable => \register_fifo:fifo_data[0][37].ENA
enable => \register_fifo:fifo_data[0][36].ENA
enable => \register_fifo:fifo_data[0][35].ENA
enable => \register_fifo:fifo_data[0][34].ENA
enable => \register_fifo:fifo_data[0][33].ENA
enable => \register_fifo:fifo_data[0][32].ENA
enable => \register_fifo:fifo_data[0][31].ENA
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
datain[31] => \register_fifo:fifo_data[0][31].DATAIN
datain[32] => \register_fifo:fifo_data[0][32].DATAIN
datain[33] => \register_fifo:fifo_data[0][33].DATAIN
datain[34] => \register_fifo:fifo_data[0][34].DATAIN
datain[35] => \register_fifo:fifo_data[0][35].DATAIN
datain[36] => \register_fifo:fifo_data[0][36].DATAIN
datain[37] => \register_fifo:fifo_data[0][37].DATAIN
datain[38] => \register_fifo:fifo_data[0][38].DATAIN
datain[39] => \register_fifo:fifo_data[0][39].DATAIN
datain[40] => \register_fifo:fifo_data[0][40].DATAIN
datain[41] => \register_fifo:fifo_data[0][41].DATAIN
datain[42] => \register_fifo:fifo_data[0][42].DATAIN
datain[43] => \register_fifo:fifo_data[0][43].DATAIN
datain[44] => \register_fifo:fifo_data[0][44].DATAIN
datain[45] => \register_fifo:fifo_data[0][45].DATAIN
datain[46] => \register_fifo:fifo_data[0][46].DATAIN
datain[47] => \register_fifo:fifo_data[0][47].DATAIN
datain[48] => \register_fifo:fifo_data[0][48].DATAIN
datain[49] => \register_fifo:fifo_data[0][49].DATAIN
datain[50] => \register_fifo:fifo_data[0][50].DATAIN
datain[51] => \register_fifo:fifo_data[0][51].DATAIN
datain[52] => \register_fifo:fifo_data[0][52].DATAIN
datain[53] => \register_fifo:fifo_data[0][53].DATAIN
datain[54] => \register_fifo:fifo_data[0][54].DATAIN
datain[55] => \register_fifo:fifo_data[0][55].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
din[17] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[17]
din[18] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[18]
din[19] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[19]
din[20] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[20]
din[21] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[21]
din[22] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[22]
din[23] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[23]
din[24] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[24]
din[25] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[25]
din[26] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[26]
din[27] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[27]
din[28] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[28]
din[29] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[29]
din[30] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[30]
din[31] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[31]
din[32] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[32]
din[33] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[33]
din[34] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[34]
din[35] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[35]
din[36] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[36]
din[37] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[37]
din[38] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[38]
din[39] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[39]
din[40] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[40]
din[41] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[41]
din[42] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[42]
din[43] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[43]
din[44] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[44]
din[45] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[45]
din[46] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[46]
din[47] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[47]
dout[0] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[47]


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_qvi:auto_generated.dataa[0]
dataa[1] => add_sub_qvi:auto_generated.dataa[1]
dataa[2] => add_sub_qvi:auto_generated.dataa[2]
dataa[3] => add_sub_qvi:auto_generated.dataa[3]
dataa[4] => add_sub_qvi:auto_generated.dataa[4]
dataa[5] => add_sub_qvi:auto_generated.dataa[5]
dataa[6] => add_sub_qvi:auto_generated.dataa[6]
dataa[7] => add_sub_qvi:auto_generated.dataa[7]
dataa[8] => add_sub_qvi:auto_generated.dataa[8]
dataa[9] => add_sub_qvi:auto_generated.dataa[9]
dataa[10] => add_sub_qvi:auto_generated.dataa[10]
dataa[11] => add_sub_qvi:auto_generated.dataa[11]
dataa[12] => add_sub_qvi:auto_generated.dataa[12]
dataa[13] => add_sub_qvi:auto_generated.dataa[13]
dataa[14] => add_sub_qvi:auto_generated.dataa[14]
dataa[15] => add_sub_qvi:auto_generated.dataa[15]
dataa[16] => add_sub_qvi:auto_generated.dataa[16]
dataa[17] => add_sub_qvi:auto_generated.dataa[17]
dataa[18] => add_sub_qvi:auto_generated.dataa[18]
dataa[19] => add_sub_qvi:auto_generated.dataa[19]
dataa[20] => add_sub_qvi:auto_generated.dataa[20]
dataa[21] => add_sub_qvi:auto_generated.dataa[21]
dataa[22] => add_sub_qvi:auto_generated.dataa[22]
dataa[23] => add_sub_qvi:auto_generated.dataa[23]
dataa[24] => add_sub_qvi:auto_generated.dataa[24]
dataa[25] => add_sub_qvi:auto_generated.dataa[25]
dataa[26] => add_sub_qvi:auto_generated.dataa[26]
dataa[27] => add_sub_qvi:auto_generated.dataa[27]
dataa[28] => add_sub_qvi:auto_generated.dataa[28]
dataa[29] => add_sub_qvi:auto_generated.dataa[29]
dataa[30] => add_sub_qvi:auto_generated.dataa[30]
dataa[31] => add_sub_qvi:auto_generated.dataa[31]
dataa[32] => add_sub_qvi:auto_generated.dataa[32]
dataa[33] => add_sub_qvi:auto_generated.dataa[33]
dataa[34] => add_sub_qvi:auto_generated.dataa[34]
dataa[35] => add_sub_qvi:auto_generated.dataa[35]
dataa[36] => add_sub_qvi:auto_generated.dataa[36]
dataa[37] => add_sub_qvi:auto_generated.dataa[37]
dataa[38] => add_sub_qvi:auto_generated.dataa[38]
dataa[39] => add_sub_qvi:auto_generated.dataa[39]
dataa[40] => add_sub_qvi:auto_generated.dataa[40]
dataa[41] => add_sub_qvi:auto_generated.dataa[41]
dataa[42] => add_sub_qvi:auto_generated.dataa[42]
dataa[43] => add_sub_qvi:auto_generated.dataa[43]
dataa[44] => add_sub_qvi:auto_generated.dataa[44]
dataa[45] => add_sub_qvi:auto_generated.dataa[45]
dataa[46] => add_sub_qvi:auto_generated.dataa[46]
dataa[47] => add_sub_qvi:auto_generated.dataa[47]
datab[0] => add_sub_qvi:auto_generated.datab[0]
datab[1] => add_sub_qvi:auto_generated.datab[1]
datab[2] => add_sub_qvi:auto_generated.datab[2]
datab[3] => add_sub_qvi:auto_generated.datab[3]
datab[4] => add_sub_qvi:auto_generated.datab[4]
datab[5] => add_sub_qvi:auto_generated.datab[5]
datab[6] => add_sub_qvi:auto_generated.datab[6]
datab[7] => add_sub_qvi:auto_generated.datab[7]
datab[8] => add_sub_qvi:auto_generated.datab[8]
datab[9] => add_sub_qvi:auto_generated.datab[9]
datab[10] => add_sub_qvi:auto_generated.datab[10]
datab[11] => add_sub_qvi:auto_generated.datab[11]
datab[12] => add_sub_qvi:auto_generated.datab[12]
datab[13] => add_sub_qvi:auto_generated.datab[13]
datab[14] => add_sub_qvi:auto_generated.datab[14]
datab[15] => add_sub_qvi:auto_generated.datab[15]
datab[16] => add_sub_qvi:auto_generated.datab[16]
datab[17] => add_sub_qvi:auto_generated.datab[17]
datab[18] => add_sub_qvi:auto_generated.datab[18]
datab[19] => add_sub_qvi:auto_generated.datab[19]
datab[20] => add_sub_qvi:auto_generated.datab[20]
datab[21] => add_sub_qvi:auto_generated.datab[21]
datab[22] => add_sub_qvi:auto_generated.datab[22]
datab[23] => add_sub_qvi:auto_generated.datab[23]
datab[24] => add_sub_qvi:auto_generated.datab[24]
datab[25] => add_sub_qvi:auto_generated.datab[25]
datab[26] => add_sub_qvi:auto_generated.datab[26]
datab[27] => add_sub_qvi:auto_generated.datab[27]
datab[28] => add_sub_qvi:auto_generated.datab[28]
datab[29] => add_sub_qvi:auto_generated.datab[29]
datab[30] => add_sub_qvi:auto_generated.datab[30]
datab[31] => add_sub_qvi:auto_generated.datab[31]
datab[32] => add_sub_qvi:auto_generated.datab[32]
datab[33] => add_sub_qvi:auto_generated.datab[33]
datab[34] => add_sub_qvi:auto_generated.datab[34]
datab[35] => add_sub_qvi:auto_generated.datab[35]
datab[36] => add_sub_qvi:auto_generated.datab[36]
datab[37] => add_sub_qvi:auto_generated.datab[37]
datab[38] => add_sub_qvi:auto_generated.datab[38]
datab[39] => add_sub_qvi:auto_generated.datab[39]
datab[40] => add_sub_qvi:auto_generated.datab[40]
datab[41] => add_sub_qvi:auto_generated.datab[41]
datab[42] => add_sub_qvi:auto_generated.datab[42]
datab[43] => add_sub_qvi:auto_generated.datab[43]
datab[44] => add_sub_qvi:auto_generated.datab[44]
datab[45] => add_sub_qvi:auto_generated.datab[45]
datab[46] => add_sub_qvi:auto_generated.datab[46]
datab[47] => add_sub_qvi:auto_generated.datab[47]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qvi:auto_generated.result[0]
result[1] <= add_sub_qvi:auto_generated.result[1]
result[2] <= add_sub_qvi:auto_generated.result[2]
result[3] <= add_sub_qvi:auto_generated.result[3]
result[4] <= add_sub_qvi:auto_generated.result[4]
result[5] <= add_sub_qvi:auto_generated.result[5]
result[6] <= add_sub_qvi:auto_generated.result[6]
result[7] <= add_sub_qvi:auto_generated.result[7]
result[8] <= add_sub_qvi:auto_generated.result[8]
result[9] <= add_sub_qvi:auto_generated.result[9]
result[10] <= add_sub_qvi:auto_generated.result[10]
result[11] <= add_sub_qvi:auto_generated.result[11]
result[12] <= add_sub_qvi:auto_generated.result[12]
result[13] <= add_sub_qvi:auto_generated.result[13]
result[14] <= add_sub_qvi:auto_generated.result[14]
result[15] <= add_sub_qvi:auto_generated.result[15]
result[16] <= add_sub_qvi:auto_generated.result[16]
result[17] <= add_sub_qvi:auto_generated.result[17]
result[18] <= add_sub_qvi:auto_generated.result[18]
result[19] <= add_sub_qvi:auto_generated.result[19]
result[20] <= add_sub_qvi:auto_generated.result[20]
result[21] <= add_sub_qvi:auto_generated.result[21]
result[22] <= add_sub_qvi:auto_generated.result[22]
result[23] <= add_sub_qvi:auto_generated.result[23]
result[24] <= add_sub_qvi:auto_generated.result[24]
result[25] <= add_sub_qvi:auto_generated.result[25]
result[26] <= add_sub_qvi:auto_generated.result[26]
result[27] <= add_sub_qvi:auto_generated.result[27]
result[28] <= add_sub_qvi:auto_generated.result[28]
result[29] <= add_sub_qvi:auto_generated.result[29]
result[30] <= add_sub_qvi:auto_generated.result[30]
result[31] <= add_sub_qvi:auto_generated.result[31]
result[32] <= add_sub_qvi:auto_generated.result[32]
result[33] <= add_sub_qvi:auto_generated.result[33]
result[34] <= add_sub_qvi:auto_generated.result[34]
result[35] <= add_sub_qvi:auto_generated.result[35]
result[36] <= add_sub_qvi:auto_generated.result[36]
result[37] <= add_sub_qvi:auto_generated.result[37]
result[38] <= add_sub_qvi:auto_generated.result[38]
result[39] <= add_sub_qvi:auto_generated.result[39]
result[40] <= add_sub_qvi:auto_generated.result[40]
result[41] <= add_sub_qvi:auto_generated.result[41]
result[42] <= add_sub_qvi:auto_generated.result[42]
result[43] <= add_sub_qvi:auto_generated.result[43]
result[44] <= add_sub_qvi:auto_generated.result[44]
result[45] <= add_sub_qvi:auto_generated.result[45]
result[46] <= add_sub_qvi:auto_generated.result[46]
result[47] <= add_sub_qvi:auto_generated.result[47]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_qvi:auto_generated
dataa[0] => op_1.IN94
dataa[1] => op_1.IN92
dataa[2] => op_1.IN90
dataa[3] => op_1.IN88
dataa[4] => op_1.IN86
dataa[5] => op_1.IN84
dataa[6] => op_1.IN82
dataa[7] => op_1.IN80
dataa[8] => op_1.IN78
dataa[9] => op_1.IN76
dataa[10] => op_1.IN74
dataa[11] => op_1.IN72
dataa[12] => op_1.IN70
dataa[13] => op_1.IN68
dataa[14] => op_1.IN66
dataa[15] => op_1.IN64
dataa[16] => op_1.IN62
dataa[17] => op_1.IN60
dataa[18] => op_1.IN58
dataa[19] => op_1.IN56
dataa[20] => op_1.IN54
dataa[21] => op_1.IN52
dataa[22] => op_1.IN50
dataa[23] => op_1.IN48
dataa[24] => op_1.IN46
dataa[25] => op_1.IN44
dataa[26] => op_1.IN42
dataa[27] => op_1.IN40
dataa[28] => op_1.IN38
dataa[29] => op_1.IN36
dataa[30] => op_1.IN34
dataa[31] => op_1.IN32
dataa[32] => op_1.IN30
dataa[33] => op_1.IN28
dataa[34] => op_1.IN26
dataa[35] => op_1.IN24
dataa[36] => op_1.IN22
dataa[37] => op_1.IN20
dataa[38] => op_1.IN18
dataa[39] => op_1.IN16
dataa[40] => op_1.IN14
dataa[41] => op_1.IN12
dataa[42] => op_1.IN10
dataa[43] => op_1.IN8
dataa[44] => op_1.IN6
dataa[45] => op_1.IN4
dataa[46] => op_1.IN2
dataa[47] => op_1.IN0
datab[0] => op_1.IN95
datab[1] => op_1.IN93
datab[2] => op_1.IN91
datab[3] => op_1.IN89
datab[4] => op_1.IN87
datab[5] => op_1.IN85
datab[6] => op_1.IN83
datab[7] => op_1.IN81
datab[8] => op_1.IN79
datab[9] => op_1.IN77
datab[10] => op_1.IN75
datab[11] => op_1.IN73
datab[12] => op_1.IN71
datab[13] => op_1.IN69
datab[14] => op_1.IN67
datab[15] => op_1.IN65
datab[16] => op_1.IN63
datab[17] => op_1.IN61
datab[18] => op_1.IN59
datab[19] => op_1.IN57
datab[20] => op_1.IN55
datab[21] => op_1.IN53
datab[22] => op_1.IN51
datab[23] => op_1.IN49
datab[24] => op_1.IN47
datab[25] => op_1.IN45
datab[26] => op_1.IN43
datab[27] => op_1.IN41
datab[28] => op_1.IN39
datab[29] => op_1.IN37
datab[30] => op_1.IN35
datab[31] => op_1.IN33
datab[32] => op_1.IN31
datab[33] => op_1.IN29
datab[34] => op_1.IN27
datab[35] => op_1.IN25
datab[36] => op_1.IN23
datab[37] => op_1.IN21
datab[38] => op_1.IN19
datab[39] => op_1.IN17
datab[40] => op_1.IN15
datab[41] => op_1.IN13
datab[42] => op_1.IN11
datab[43] => op_1.IN9
datab[44] => op_1.IN7
datab[45] => op_1.IN5
datab[46] => op_1.IN3
datab[47] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
reset => \register_fifo:fifo_data[0][31].ACLR
reset => \register_fifo:fifo_data[0][32].ACLR
reset => \register_fifo:fifo_data[0][33].ACLR
reset => \register_fifo:fifo_data[0][34].ACLR
reset => \register_fifo:fifo_data[0][35].ACLR
reset => \register_fifo:fifo_data[0][36].ACLR
reset => \register_fifo:fifo_data[0][37].ACLR
reset => \register_fifo:fifo_data[0][38].ACLR
reset => \register_fifo:fifo_data[0][39].ACLR
reset => \register_fifo:fifo_data[0][40].ACLR
reset => \register_fifo:fifo_data[0][41].ACLR
reset => \register_fifo:fifo_data[0][42].ACLR
reset => \register_fifo:fifo_data[0][43].ACLR
reset => \register_fifo:fifo_data[0][44].ACLR
reset => \register_fifo:fifo_data[0][45].ACLR
reset => \register_fifo:fifo_data[0][46].ACLR
reset => \register_fifo:fifo_data[0][47].ACLR
enable => \register_fifo:fifo_data[0][47].ENA
enable => \register_fifo:fifo_data[0][46].ENA
enable => \register_fifo:fifo_data[0][45].ENA
enable => \register_fifo:fifo_data[0][44].ENA
enable => \register_fifo:fifo_data[0][43].ENA
enable => \register_fifo:fifo_data[0][42].ENA
enable => \register_fifo:fifo_data[0][41].ENA
enable => \register_fifo:fifo_data[0][40].ENA
enable => \register_fifo:fifo_data[0][39].ENA
enable => \register_fifo:fifo_data[0][38].ENA
enable => \register_fifo:fifo_data[0][37].ENA
enable => \register_fifo:fifo_data[0][36].ENA
enable => \register_fifo:fifo_data[0][35].ENA
enable => \register_fifo:fifo_data[0][34].ENA
enable => \register_fifo:fifo_data[0][33].ENA
enable => \register_fifo:fifo_data[0][32].ENA
enable => \register_fifo:fifo_data[0][31].ENA
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
datain[31] => \register_fifo:fifo_data[0][31].DATAIN
datain[32] => \register_fifo:fifo_data[0][32].DATAIN
datain[33] => \register_fifo:fifo_data[0][33].DATAIN
datain[34] => \register_fifo:fifo_data[0][34].DATAIN
datain[35] => \register_fifo:fifo_data[0][35].DATAIN
datain[36] => \register_fifo:fifo_data[0][36].DATAIN
datain[37] => \register_fifo:fifo_data[0][37].DATAIN
datain[38] => \register_fifo:fifo_data[0][38].DATAIN
datain[39] => \register_fifo:fifo_data[0][39].DATAIN
datain[40] => \register_fifo:fifo_data[0][40].DATAIN
datain[41] => \register_fifo:fifo_data[0][41].DATAIN
datain[42] => \register_fifo:fifo_data[0][42].DATAIN
datain[43] => \register_fifo:fifo_data[0][43].DATAIN
datain[44] => \register_fifo:fifo_data[0][44].DATAIN
datain[45] => \register_fifo:fifo_data[0][45].DATAIN
datain[46] => \register_fifo:fifo_data[0][46].DATAIN
datain[47] => \register_fifo:fifo_data[0][47].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
din[17] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[17]
din[18] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[18]
din[19] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[19]
din[20] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[20]
din[21] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[21]
din[22] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[22]
din[23] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[23]
din[24] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[24]
din[25] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[25]
din[26] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[26]
din[27] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[27]
din[28] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[28]
din[29] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[29]
din[30] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[30]
din[31] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[31]
din[32] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[32]
din[33] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[33]
din[34] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[34]
din[35] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[35]
din[36] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[36]
din[37] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[37]
din[38] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[38]
din[39] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[39]
dout[0] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[39]


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_ivi:auto_generated.dataa[0]
dataa[1] => add_sub_ivi:auto_generated.dataa[1]
dataa[2] => add_sub_ivi:auto_generated.dataa[2]
dataa[3] => add_sub_ivi:auto_generated.dataa[3]
dataa[4] => add_sub_ivi:auto_generated.dataa[4]
dataa[5] => add_sub_ivi:auto_generated.dataa[5]
dataa[6] => add_sub_ivi:auto_generated.dataa[6]
dataa[7] => add_sub_ivi:auto_generated.dataa[7]
dataa[8] => add_sub_ivi:auto_generated.dataa[8]
dataa[9] => add_sub_ivi:auto_generated.dataa[9]
dataa[10] => add_sub_ivi:auto_generated.dataa[10]
dataa[11] => add_sub_ivi:auto_generated.dataa[11]
dataa[12] => add_sub_ivi:auto_generated.dataa[12]
dataa[13] => add_sub_ivi:auto_generated.dataa[13]
dataa[14] => add_sub_ivi:auto_generated.dataa[14]
dataa[15] => add_sub_ivi:auto_generated.dataa[15]
dataa[16] => add_sub_ivi:auto_generated.dataa[16]
dataa[17] => add_sub_ivi:auto_generated.dataa[17]
dataa[18] => add_sub_ivi:auto_generated.dataa[18]
dataa[19] => add_sub_ivi:auto_generated.dataa[19]
dataa[20] => add_sub_ivi:auto_generated.dataa[20]
dataa[21] => add_sub_ivi:auto_generated.dataa[21]
dataa[22] => add_sub_ivi:auto_generated.dataa[22]
dataa[23] => add_sub_ivi:auto_generated.dataa[23]
dataa[24] => add_sub_ivi:auto_generated.dataa[24]
dataa[25] => add_sub_ivi:auto_generated.dataa[25]
dataa[26] => add_sub_ivi:auto_generated.dataa[26]
dataa[27] => add_sub_ivi:auto_generated.dataa[27]
dataa[28] => add_sub_ivi:auto_generated.dataa[28]
dataa[29] => add_sub_ivi:auto_generated.dataa[29]
dataa[30] => add_sub_ivi:auto_generated.dataa[30]
dataa[31] => add_sub_ivi:auto_generated.dataa[31]
dataa[32] => add_sub_ivi:auto_generated.dataa[32]
dataa[33] => add_sub_ivi:auto_generated.dataa[33]
dataa[34] => add_sub_ivi:auto_generated.dataa[34]
dataa[35] => add_sub_ivi:auto_generated.dataa[35]
dataa[36] => add_sub_ivi:auto_generated.dataa[36]
dataa[37] => add_sub_ivi:auto_generated.dataa[37]
dataa[38] => add_sub_ivi:auto_generated.dataa[38]
dataa[39] => add_sub_ivi:auto_generated.dataa[39]
datab[0] => add_sub_ivi:auto_generated.datab[0]
datab[1] => add_sub_ivi:auto_generated.datab[1]
datab[2] => add_sub_ivi:auto_generated.datab[2]
datab[3] => add_sub_ivi:auto_generated.datab[3]
datab[4] => add_sub_ivi:auto_generated.datab[4]
datab[5] => add_sub_ivi:auto_generated.datab[5]
datab[6] => add_sub_ivi:auto_generated.datab[6]
datab[7] => add_sub_ivi:auto_generated.datab[7]
datab[8] => add_sub_ivi:auto_generated.datab[8]
datab[9] => add_sub_ivi:auto_generated.datab[9]
datab[10] => add_sub_ivi:auto_generated.datab[10]
datab[11] => add_sub_ivi:auto_generated.datab[11]
datab[12] => add_sub_ivi:auto_generated.datab[12]
datab[13] => add_sub_ivi:auto_generated.datab[13]
datab[14] => add_sub_ivi:auto_generated.datab[14]
datab[15] => add_sub_ivi:auto_generated.datab[15]
datab[16] => add_sub_ivi:auto_generated.datab[16]
datab[17] => add_sub_ivi:auto_generated.datab[17]
datab[18] => add_sub_ivi:auto_generated.datab[18]
datab[19] => add_sub_ivi:auto_generated.datab[19]
datab[20] => add_sub_ivi:auto_generated.datab[20]
datab[21] => add_sub_ivi:auto_generated.datab[21]
datab[22] => add_sub_ivi:auto_generated.datab[22]
datab[23] => add_sub_ivi:auto_generated.datab[23]
datab[24] => add_sub_ivi:auto_generated.datab[24]
datab[25] => add_sub_ivi:auto_generated.datab[25]
datab[26] => add_sub_ivi:auto_generated.datab[26]
datab[27] => add_sub_ivi:auto_generated.datab[27]
datab[28] => add_sub_ivi:auto_generated.datab[28]
datab[29] => add_sub_ivi:auto_generated.datab[29]
datab[30] => add_sub_ivi:auto_generated.datab[30]
datab[31] => add_sub_ivi:auto_generated.datab[31]
datab[32] => add_sub_ivi:auto_generated.datab[32]
datab[33] => add_sub_ivi:auto_generated.datab[33]
datab[34] => add_sub_ivi:auto_generated.datab[34]
datab[35] => add_sub_ivi:auto_generated.datab[35]
datab[36] => add_sub_ivi:auto_generated.datab[36]
datab[37] => add_sub_ivi:auto_generated.datab[37]
datab[38] => add_sub_ivi:auto_generated.datab[38]
datab[39] => add_sub_ivi:auto_generated.datab[39]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ivi:auto_generated.result[0]
result[1] <= add_sub_ivi:auto_generated.result[1]
result[2] <= add_sub_ivi:auto_generated.result[2]
result[3] <= add_sub_ivi:auto_generated.result[3]
result[4] <= add_sub_ivi:auto_generated.result[4]
result[5] <= add_sub_ivi:auto_generated.result[5]
result[6] <= add_sub_ivi:auto_generated.result[6]
result[7] <= add_sub_ivi:auto_generated.result[7]
result[8] <= add_sub_ivi:auto_generated.result[8]
result[9] <= add_sub_ivi:auto_generated.result[9]
result[10] <= add_sub_ivi:auto_generated.result[10]
result[11] <= add_sub_ivi:auto_generated.result[11]
result[12] <= add_sub_ivi:auto_generated.result[12]
result[13] <= add_sub_ivi:auto_generated.result[13]
result[14] <= add_sub_ivi:auto_generated.result[14]
result[15] <= add_sub_ivi:auto_generated.result[15]
result[16] <= add_sub_ivi:auto_generated.result[16]
result[17] <= add_sub_ivi:auto_generated.result[17]
result[18] <= add_sub_ivi:auto_generated.result[18]
result[19] <= add_sub_ivi:auto_generated.result[19]
result[20] <= add_sub_ivi:auto_generated.result[20]
result[21] <= add_sub_ivi:auto_generated.result[21]
result[22] <= add_sub_ivi:auto_generated.result[22]
result[23] <= add_sub_ivi:auto_generated.result[23]
result[24] <= add_sub_ivi:auto_generated.result[24]
result[25] <= add_sub_ivi:auto_generated.result[25]
result[26] <= add_sub_ivi:auto_generated.result[26]
result[27] <= add_sub_ivi:auto_generated.result[27]
result[28] <= add_sub_ivi:auto_generated.result[28]
result[29] <= add_sub_ivi:auto_generated.result[29]
result[30] <= add_sub_ivi:auto_generated.result[30]
result[31] <= add_sub_ivi:auto_generated.result[31]
result[32] <= add_sub_ivi:auto_generated.result[32]
result[33] <= add_sub_ivi:auto_generated.result[33]
result[34] <= add_sub_ivi:auto_generated.result[34]
result[35] <= add_sub_ivi:auto_generated.result[35]
result[36] <= add_sub_ivi:auto_generated.result[36]
result[37] <= add_sub_ivi:auto_generated.result[37]
result[38] <= add_sub_ivi:auto_generated.result[38]
result[39] <= add_sub_ivi:auto_generated.result[39]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_ivi:auto_generated
dataa[0] => op_1.IN78
dataa[1] => op_1.IN76
dataa[2] => op_1.IN74
dataa[3] => op_1.IN72
dataa[4] => op_1.IN70
dataa[5] => op_1.IN68
dataa[6] => op_1.IN66
dataa[7] => op_1.IN64
dataa[8] => op_1.IN62
dataa[9] => op_1.IN60
dataa[10] => op_1.IN58
dataa[11] => op_1.IN56
dataa[12] => op_1.IN54
dataa[13] => op_1.IN52
dataa[14] => op_1.IN50
dataa[15] => op_1.IN48
dataa[16] => op_1.IN46
dataa[17] => op_1.IN44
dataa[18] => op_1.IN42
dataa[19] => op_1.IN40
dataa[20] => op_1.IN38
dataa[21] => op_1.IN36
dataa[22] => op_1.IN34
dataa[23] => op_1.IN32
dataa[24] => op_1.IN30
dataa[25] => op_1.IN28
dataa[26] => op_1.IN26
dataa[27] => op_1.IN24
dataa[28] => op_1.IN22
dataa[29] => op_1.IN20
dataa[30] => op_1.IN18
dataa[31] => op_1.IN16
dataa[32] => op_1.IN14
dataa[33] => op_1.IN12
dataa[34] => op_1.IN10
dataa[35] => op_1.IN8
dataa[36] => op_1.IN6
dataa[37] => op_1.IN4
dataa[38] => op_1.IN2
dataa[39] => op_1.IN0
datab[0] => op_1.IN79
datab[1] => op_1.IN77
datab[2] => op_1.IN75
datab[3] => op_1.IN73
datab[4] => op_1.IN71
datab[5] => op_1.IN69
datab[6] => op_1.IN67
datab[7] => op_1.IN65
datab[8] => op_1.IN63
datab[9] => op_1.IN61
datab[10] => op_1.IN59
datab[11] => op_1.IN57
datab[12] => op_1.IN55
datab[13] => op_1.IN53
datab[14] => op_1.IN51
datab[15] => op_1.IN49
datab[16] => op_1.IN47
datab[17] => op_1.IN45
datab[18] => op_1.IN43
datab[19] => op_1.IN41
datab[20] => op_1.IN39
datab[21] => op_1.IN37
datab[22] => op_1.IN35
datab[23] => op_1.IN33
datab[24] => op_1.IN31
datab[25] => op_1.IN29
datab[26] => op_1.IN27
datab[27] => op_1.IN25
datab[28] => op_1.IN23
datab[29] => op_1.IN21
datab[30] => op_1.IN19
datab[31] => op_1.IN17
datab[32] => op_1.IN15
datab[33] => op_1.IN13
datab[34] => op_1.IN11
datab[35] => op_1.IN9
datab[36] => op_1.IN7
datab[37] => op_1.IN5
datab[38] => op_1.IN3
datab[39] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
reset => \register_fifo:fifo_data[0][31].ACLR
reset => \register_fifo:fifo_data[0][32].ACLR
reset => \register_fifo:fifo_data[0][33].ACLR
reset => \register_fifo:fifo_data[0][34].ACLR
reset => \register_fifo:fifo_data[0][35].ACLR
reset => \register_fifo:fifo_data[0][36].ACLR
reset => \register_fifo:fifo_data[0][37].ACLR
reset => \register_fifo:fifo_data[0][38].ACLR
reset => \register_fifo:fifo_data[0][39].ACLR
enable => \register_fifo:fifo_data[0][39].ENA
enable => \register_fifo:fifo_data[0][38].ENA
enable => \register_fifo:fifo_data[0][37].ENA
enable => \register_fifo:fifo_data[0][36].ENA
enable => \register_fifo:fifo_data[0][35].ENA
enable => \register_fifo:fifo_data[0][34].ENA
enable => \register_fifo:fifo_data[0][33].ENA
enable => \register_fifo:fifo_data[0][32].ENA
enable => \register_fifo:fifo_data[0][31].ENA
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
datain[31] => \register_fifo:fifo_data[0][31].DATAIN
datain[32] => \register_fifo:fifo_data[0][32].DATAIN
datain[33] => \register_fifo:fifo_data[0][33].DATAIN
datain[34] => \register_fifo:fifo_data[0][34].DATAIN
datain[35] => \register_fifo:fifo_data[0][35].DATAIN
datain[36] => \register_fifo:fifo_data[0][36].DATAIN
datain[37] => \register_fifo:fifo_data[0][37].DATAIN
datain[38] => \register_fifo:fifo_data[0][38].DATAIN
datain[39] => \register_fifo:fifo_data[0][39].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
din[17] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[17]
din[18] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[18]
din[19] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[19]
din[20] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[20]
din[21] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[21]
din[22] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[22]
din[23] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[23]
din[24] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[24]
din[25] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[25]
din[26] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[26]
din[27] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[27]
din[28] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[28]
din[29] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[29]
din[30] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[30]
din[31] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[31]
din[32] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[32]
dout[0] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[32]


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_kvi:auto_generated.dataa[0]
dataa[1] => add_sub_kvi:auto_generated.dataa[1]
dataa[2] => add_sub_kvi:auto_generated.dataa[2]
dataa[3] => add_sub_kvi:auto_generated.dataa[3]
dataa[4] => add_sub_kvi:auto_generated.dataa[4]
dataa[5] => add_sub_kvi:auto_generated.dataa[5]
dataa[6] => add_sub_kvi:auto_generated.dataa[6]
dataa[7] => add_sub_kvi:auto_generated.dataa[7]
dataa[8] => add_sub_kvi:auto_generated.dataa[8]
dataa[9] => add_sub_kvi:auto_generated.dataa[9]
dataa[10] => add_sub_kvi:auto_generated.dataa[10]
dataa[11] => add_sub_kvi:auto_generated.dataa[11]
dataa[12] => add_sub_kvi:auto_generated.dataa[12]
dataa[13] => add_sub_kvi:auto_generated.dataa[13]
dataa[14] => add_sub_kvi:auto_generated.dataa[14]
dataa[15] => add_sub_kvi:auto_generated.dataa[15]
dataa[16] => add_sub_kvi:auto_generated.dataa[16]
dataa[17] => add_sub_kvi:auto_generated.dataa[17]
dataa[18] => add_sub_kvi:auto_generated.dataa[18]
dataa[19] => add_sub_kvi:auto_generated.dataa[19]
dataa[20] => add_sub_kvi:auto_generated.dataa[20]
dataa[21] => add_sub_kvi:auto_generated.dataa[21]
dataa[22] => add_sub_kvi:auto_generated.dataa[22]
dataa[23] => add_sub_kvi:auto_generated.dataa[23]
dataa[24] => add_sub_kvi:auto_generated.dataa[24]
dataa[25] => add_sub_kvi:auto_generated.dataa[25]
dataa[26] => add_sub_kvi:auto_generated.dataa[26]
dataa[27] => add_sub_kvi:auto_generated.dataa[27]
dataa[28] => add_sub_kvi:auto_generated.dataa[28]
dataa[29] => add_sub_kvi:auto_generated.dataa[29]
dataa[30] => add_sub_kvi:auto_generated.dataa[30]
dataa[31] => add_sub_kvi:auto_generated.dataa[31]
dataa[32] => add_sub_kvi:auto_generated.dataa[32]
datab[0] => add_sub_kvi:auto_generated.datab[0]
datab[1] => add_sub_kvi:auto_generated.datab[1]
datab[2] => add_sub_kvi:auto_generated.datab[2]
datab[3] => add_sub_kvi:auto_generated.datab[3]
datab[4] => add_sub_kvi:auto_generated.datab[4]
datab[5] => add_sub_kvi:auto_generated.datab[5]
datab[6] => add_sub_kvi:auto_generated.datab[6]
datab[7] => add_sub_kvi:auto_generated.datab[7]
datab[8] => add_sub_kvi:auto_generated.datab[8]
datab[9] => add_sub_kvi:auto_generated.datab[9]
datab[10] => add_sub_kvi:auto_generated.datab[10]
datab[11] => add_sub_kvi:auto_generated.datab[11]
datab[12] => add_sub_kvi:auto_generated.datab[12]
datab[13] => add_sub_kvi:auto_generated.datab[13]
datab[14] => add_sub_kvi:auto_generated.datab[14]
datab[15] => add_sub_kvi:auto_generated.datab[15]
datab[16] => add_sub_kvi:auto_generated.datab[16]
datab[17] => add_sub_kvi:auto_generated.datab[17]
datab[18] => add_sub_kvi:auto_generated.datab[18]
datab[19] => add_sub_kvi:auto_generated.datab[19]
datab[20] => add_sub_kvi:auto_generated.datab[20]
datab[21] => add_sub_kvi:auto_generated.datab[21]
datab[22] => add_sub_kvi:auto_generated.datab[22]
datab[23] => add_sub_kvi:auto_generated.datab[23]
datab[24] => add_sub_kvi:auto_generated.datab[24]
datab[25] => add_sub_kvi:auto_generated.datab[25]
datab[26] => add_sub_kvi:auto_generated.datab[26]
datab[27] => add_sub_kvi:auto_generated.datab[27]
datab[28] => add_sub_kvi:auto_generated.datab[28]
datab[29] => add_sub_kvi:auto_generated.datab[29]
datab[30] => add_sub_kvi:auto_generated.datab[30]
datab[31] => add_sub_kvi:auto_generated.datab[31]
datab[32] => add_sub_kvi:auto_generated.datab[32]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kvi:auto_generated.result[0]
result[1] <= add_sub_kvi:auto_generated.result[1]
result[2] <= add_sub_kvi:auto_generated.result[2]
result[3] <= add_sub_kvi:auto_generated.result[3]
result[4] <= add_sub_kvi:auto_generated.result[4]
result[5] <= add_sub_kvi:auto_generated.result[5]
result[6] <= add_sub_kvi:auto_generated.result[6]
result[7] <= add_sub_kvi:auto_generated.result[7]
result[8] <= add_sub_kvi:auto_generated.result[8]
result[9] <= add_sub_kvi:auto_generated.result[9]
result[10] <= add_sub_kvi:auto_generated.result[10]
result[11] <= add_sub_kvi:auto_generated.result[11]
result[12] <= add_sub_kvi:auto_generated.result[12]
result[13] <= add_sub_kvi:auto_generated.result[13]
result[14] <= add_sub_kvi:auto_generated.result[14]
result[15] <= add_sub_kvi:auto_generated.result[15]
result[16] <= add_sub_kvi:auto_generated.result[16]
result[17] <= add_sub_kvi:auto_generated.result[17]
result[18] <= add_sub_kvi:auto_generated.result[18]
result[19] <= add_sub_kvi:auto_generated.result[19]
result[20] <= add_sub_kvi:auto_generated.result[20]
result[21] <= add_sub_kvi:auto_generated.result[21]
result[22] <= add_sub_kvi:auto_generated.result[22]
result[23] <= add_sub_kvi:auto_generated.result[23]
result[24] <= add_sub_kvi:auto_generated.result[24]
result[25] <= add_sub_kvi:auto_generated.result[25]
result[26] <= add_sub_kvi:auto_generated.result[26]
result[27] <= add_sub_kvi:auto_generated.result[27]
result[28] <= add_sub_kvi:auto_generated.result[28]
result[29] <= add_sub_kvi:auto_generated.result[29]
result[30] <= add_sub_kvi:auto_generated.result[30]
result[31] <= add_sub_kvi:auto_generated.result[31]
result[32] <= add_sub_kvi:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_kvi:auto_generated
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
reset => \register_fifo:fifo_data[0][31].ACLR
reset => \register_fifo:fifo_data[0][32].ACLR
enable => \register_fifo:fifo_data[0][32].ENA
enable => \register_fifo:fifo_data[0][31].ENA
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
datain[31] => \register_fifo:fifo_data[0][31].DATAIN
datain[32] => \register_fifo:fifo_data[0][32].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4
clk => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
din[17] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[17]
din[18] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[18]
din[19] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[19]
din[20] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[20]
din[21] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[21]
din[22] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[22]
din[23] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[23]
din[24] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[24]
din[25] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[25]
dout[0] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[25]


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_mvi:auto_generated.dataa[0]
dataa[1] => add_sub_mvi:auto_generated.dataa[1]
dataa[2] => add_sub_mvi:auto_generated.dataa[2]
dataa[3] => add_sub_mvi:auto_generated.dataa[3]
dataa[4] => add_sub_mvi:auto_generated.dataa[4]
dataa[5] => add_sub_mvi:auto_generated.dataa[5]
dataa[6] => add_sub_mvi:auto_generated.dataa[6]
dataa[7] => add_sub_mvi:auto_generated.dataa[7]
dataa[8] => add_sub_mvi:auto_generated.dataa[8]
dataa[9] => add_sub_mvi:auto_generated.dataa[9]
dataa[10] => add_sub_mvi:auto_generated.dataa[10]
dataa[11] => add_sub_mvi:auto_generated.dataa[11]
dataa[12] => add_sub_mvi:auto_generated.dataa[12]
dataa[13] => add_sub_mvi:auto_generated.dataa[13]
dataa[14] => add_sub_mvi:auto_generated.dataa[14]
dataa[15] => add_sub_mvi:auto_generated.dataa[15]
dataa[16] => add_sub_mvi:auto_generated.dataa[16]
dataa[17] => add_sub_mvi:auto_generated.dataa[17]
dataa[18] => add_sub_mvi:auto_generated.dataa[18]
dataa[19] => add_sub_mvi:auto_generated.dataa[19]
dataa[20] => add_sub_mvi:auto_generated.dataa[20]
dataa[21] => add_sub_mvi:auto_generated.dataa[21]
dataa[22] => add_sub_mvi:auto_generated.dataa[22]
dataa[23] => add_sub_mvi:auto_generated.dataa[23]
dataa[24] => add_sub_mvi:auto_generated.dataa[24]
dataa[25] => add_sub_mvi:auto_generated.dataa[25]
datab[0] => add_sub_mvi:auto_generated.datab[0]
datab[1] => add_sub_mvi:auto_generated.datab[1]
datab[2] => add_sub_mvi:auto_generated.datab[2]
datab[3] => add_sub_mvi:auto_generated.datab[3]
datab[4] => add_sub_mvi:auto_generated.datab[4]
datab[5] => add_sub_mvi:auto_generated.datab[5]
datab[6] => add_sub_mvi:auto_generated.datab[6]
datab[7] => add_sub_mvi:auto_generated.datab[7]
datab[8] => add_sub_mvi:auto_generated.datab[8]
datab[9] => add_sub_mvi:auto_generated.datab[9]
datab[10] => add_sub_mvi:auto_generated.datab[10]
datab[11] => add_sub_mvi:auto_generated.datab[11]
datab[12] => add_sub_mvi:auto_generated.datab[12]
datab[13] => add_sub_mvi:auto_generated.datab[13]
datab[14] => add_sub_mvi:auto_generated.datab[14]
datab[15] => add_sub_mvi:auto_generated.datab[15]
datab[16] => add_sub_mvi:auto_generated.datab[16]
datab[17] => add_sub_mvi:auto_generated.datab[17]
datab[18] => add_sub_mvi:auto_generated.datab[18]
datab[19] => add_sub_mvi:auto_generated.datab[19]
datab[20] => add_sub_mvi:auto_generated.datab[20]
datab[21] => add_sub_mvi:auto_generated.datab[21]
datab[22] => add_sub_mvi:auto_generated.datab[22]
datab[23] => add_sub_mvi:auto_generated.datab[23]
datab[24] => add_sub_mvi:auto_generated.datab[24]
datab[25] => add_sub_mvi:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_mvi:auto_generated.result[0]
result[1] <= add_sub_mvi:auto_generated.result[1]
result[2] <= add_sub_mvi:auto_generated.result[2]
result[3] <= add_sub_mvi:auto_generated.result[3]
result[4] <= add_sub_mvi:auto_generated.result[4]
result[5] <= add_sub_mvi:auto_generated.result[5]
result[6] <= add_sub_mvi:auto_generated.result[6]
result[7] <= add_sub_mvi:auto_generated.result[7]
result[8] <= add_sub_mvi:auto_generated.result[8]
result[9] <= add_sub_mvi:auto_generated.result[9]
result[10] <= add_sub_mvi:auto_generated.result[10]
result[11] <= add_sub_mvi:auto_generated.result[11]
result[12] <= add_sub_mvi:auto_generated.result[12]
result[13] <= add_sub_mvi:auto_generated.result[13]
result[14] <= add_sub_mvi:auto_generated.result[14]
result[15] <= add_sub_mvi:auto_generated.result[15]
result[16] <= add_sub_mvi:auto_generated.result[16]
result[17] <= add_sub_mvi:auto_generated.result[17]
result[18] <= add_sub_mvi:auto_generated.result[18]
result[19] <= add_sub_mvi:auto_generated.result[19]
result[20] <= add_sub_mvi:auto_generated.result[20]
result[21] <= add_sub_mvi:auto_generated.result[21]
result[22] <= add_sub_mvi:auto_generated.result[22]
result[23] <= add_sub_mvi:auto_generated.result[23]
result[24] <= add_sub_mvi:auto_generated.result[24]
result[25] <= add_sub_mvi:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_mvi:auto_generated
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => op_1.IN51
datab[1] => op_1.IN49
datab[2] => op_1.IN47
datab[3] => op_1.IN45
datab[4] => op_1.IN43
datab[5] => op_1.IN41
datab[6] => op_1.IN39
datab[7] => op_1.IN37
datab[8] => op_1.IN35
datab[9] => op_1.IN33
datab[10] => op_1.IN31
datab[11] => op_1.IN29
datab[12] => op_1.IN27
datab[13] => op_1.IN25
datab[14] => op_1.IN23
datab[15] => op_1.IN21
datab[16] => op_1.IN19
datab[17] => op_1.IN17
datab[18] => op_1.IN15
datab[19] => op_1.IN13
datab[20] => op_1.IN11
datab[21] => op_1.IN9
datab[22] => op_1.IN7
datab[23] => op_1.IN5
datab[24] => op_1.IN3
datab[25] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
data[17] => a_regfifo:subfifo.data[17]
data[18] => a_regfifo:subfifo.data[18]
data[19] => a_regfifo:subfifo.data[19]
data[20] => a_regfifo:subfifo.data[20]
data[21] => a_regfifo:subfifo.data[21]
data[22] => a_regfifo:subfifo.data[22]
data[23] => a_regfifo:subfifo.data[23]
data[24] => a_regfifo:subfifo.data[24]
data[25] => a_regfifo:subfifo.data[25]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
q[17] <= a_regfifo:subfifo.q[17]
q[18] <= a_regfifo:subfifo.q[18]
q[19] <= a_regfifo:subfifo.q[19]
q[20] <= a_regfifo:subfifo.q[20]
q[21] <= a_regfifo:subfifo.q[21]
q[22] <= a_regfifo:subfifo.q[22]
q[23] <= a_regfifo:subfifo.q[23]
q[24] <= a_regfifo:subfifo.q[24]
q[25] <= a_regfifo:subfifo.q[25]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
data[17] => dff_fifo[17].DATAIN
data[18] => dff_fifo[18].DATAIN
data[19] => dff_fifo[19].DATAIN
data[20] => dff_fifo[20].DATAIN
data[21] => dff_fifo[21].DATAIN
data[22] => dff_fifo[22].DATAIN
data[23] => dff_fifo[23].DATAIN
data[24] => dff_fifo[24].DATAIN
data[25] => dff_fifo[25].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dff_ra[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dff_ra[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dff_ra[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dff_ra[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dff_ra[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dff_ra[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dff_ra[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dff_ra[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dff_ra[25].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[25].CLK
clock => dff_fifo[24].CLK
clock => dff_fifo[23].CLK
clock => dff_fifo[22].CLK
clock => dff_fifo[21].CLK
clock => dff_fifo[20].CLK
clock => dff_fifo[19].CLK
clock => dff_fifo[18].CLK
clock => dff_fifo[17].CLK
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[25].CLK
clock => dff_ra[24].CLK
clock => dff_ra[23].CLK
clock => dff_ra[22].CLK
clock => dff_ra[21].CLK
clock => dff_ra[20].CLK
clock => dff_ra[19].CLK
clock => dff_ra[18].CLK
clock => dff_ra[17].CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[25].IN0
aclr => dff_fifo[25].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
clk => counter_fs[4].CLK
clk => counter_fs[5].CLK
clk => counter_fs[6].CLK
clk => counter_fs[7].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
reset => counter_fs[4].ACLR
reset => counter_fs[5].ACLR
reset => counter_fs[6].ACLR
reset => counter_fs[7].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
din[22] => dout[22].DATAIN
din[23] => dout[23].DATAIN
din[24] => dout[24].DATAIN
din[25] => dout[25].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= din[22].DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= din[23].DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= din[24].DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= din[25].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_131:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => auk_dspip_delay_cic_131:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
reset => dout[17]~reg0.ACLR
reset => dout[18]~reg0.ACLR
reset => dout[19]~reg0.ACLR
reset => dout[20]~reg0.ACLR
reset => dout[21]~reg0.ACLR
ena => auk_dspip_delay_cic_131:glogic:u0.enable
ena => dout[21]~reg0.ENA
ena => dout[20]~reg0.ENA
ena => dout[19]~reg0.ENA
ena => dout[18]~reg0.ENA
ena => dout[17]~reg0.ENA
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_131:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_131:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_131:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_131:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_131:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_131:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_131:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_131:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_131:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_131:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_131:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_131:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_131:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_131:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_131:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_131:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_131:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
din[17] => auk_dspip_delay_cic_131:glogic:u0.datain[17]
din[17] => LPM_ADD_SUB:u0.DATAA[17]
din[18] => auk_dspip_delay_cic_131:glogic:u0.datain[18]
din[18] => LPM_ADD_SUB:u0.DATAA[18]
din[19] => auk_dspip_delay_cic_131:glogic:u0.datain[19]
din[19] => LPM_ADD_SUB:u0.DATAA[19]
din[20] => auk_dspip_delay_cic_131:glogic:u0.datain[20]
din[20] => LPM_ADD_SUB:u0.DATAA[20]
din[21] => auk_dspip_delay_cic_131:glogic:u0.datain[21]
din[21] => LPM_ADD_SUB:u0.DATAA[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[1][17].CLK
clk => \register_fifo:fifo_data[1][18].CLK
clk => \register_fifo:fifo_data[1][19].CLK
clk => \register_fifo:fifo_data[1][20].CLK
clk => \register_fifo:fifo_data[1][21].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[1][0].ACLR
reset => \register_fifo:fifo_data[1][1].ACLR
reset => \register_fifo:fifo_data[1][2].ACLR
reset => \register_fifo:fifo_data[1][3].ACLR
reset => \register_fifo:fifo_data[1][4].ACLR
reset => \register_fifo:fifo_data[1][5].ACLR
reset => \register_fifo:fifo_data[1][6].ACLR
reset => \register_fifo:fifo_data[1][7].ACLR
reset => \register_fifo:fifo_data[1][8].ACLR
reset => \register_fifo:fifo_data[1][9].ACLR
reset => \register_fifo:fifo_data[1][10].ACLR
reset => \register_fifo:fifo_data[1][11].ACLR
reset => \register_fifo:fifo_data[1][12].ACLR
reset => \register_fifo:fifo_data[1][13].ACLR
reset => \register_fifo:fifo_data[1][14].ACLR
reset => \register_fifo:fifo_data[1][15].ACLR
reset => \register_fifo:fifo_data[1][16].ACLR
reset => \register_fifo:fifo_data[1][17].ACLR
reset => \register_fifo:fifo_data[1][18].ACLR
reset => \register_fifo:fifo_data[1][19].ACLR
reset => \register_fifo:fifo_data[1][20].ACLR
reset => \register_fifo:fifo_data[1][21].ACLR
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
enable => \register_fifo:fifo_data[1][21].ENA
enable => \register_fifo:fifo_data[1][20].ENA
enable => \register_fifo:fifo_data[1][19].ENA
enable => \register_fifo:fifo_data[1][18].ENA
enable => \register_fifo:fifo_data[1][17].ENA
enable => \register_fifo:fifo_data[1][16].ENA
enable => \register_fifo:fifo_data[1][15].ENA
enable => \register_fifo:fifo_data[1][14].ENA
enable => \register_fifo:fifo_data[1][13].ENA
enable => \register_fifo:fifo_data[1][12].ENA
enable => \register_fifo:fifo_data[1][11].ENA
enable => \register_fifo:fifo_data[1][10].ENA
enable => \register_fifo:fifo_data[1][9].ENA
enable => \register_fifo:fifo_data[1][8].ENA
enable => \register_fifo:fifo_data[1][7].ENA
enable => \register_fifo:fifo_data[1][6].ENA
enable => \register_fifo:fifo_data[1][5].ENA
enable => \register_fifo:fifo_data[1][4].ENA
enable => \register_fifo:fifo_data[1][3].ENA
enable => \register_fifo:fifo_data[1][2].ENA
enable => \register_fifo:fifo_data[1][1].ENA
enable => \register_fifo:fifo_data[1][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[1][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[1][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[1][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[1][21].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|lpm_add_sub:u0
dataa[0] => add_sub_j0j:auto_generated.dataa[0]
dataa[1] => add_sub_j0j:auto_generated.dataa[1]
dataa[2] => add_sub_j0j:auto_generated.dataa[2]
dataa[3] => add_sub_j0j:auto_generated.dataa[3]
dataa[4] => add_sub_j0j:auto_generated.dataa[4]
dataa[5] => add_sub_j0j:auto_generated.dataa[5]
dataa[6] => add_sub_j0j:auto_generated.dataa[6]
dataa[7] => add_sub_j0j:auto_generated.dataa[7]
dataa[8] => add_sub_j0j:auto_generated.dataa[8]
dataa[9] => add_sub_j0j:auto_generated.dataa[9]
dataa[10] => add_sub_j0j:auto_generated.dataa[10]
dataa[11] => add_sub_j0j:auto_generated.dataa[11]
dataa[12] => add_sub_j0j:auto_generated.dataa[12]
dataa[13] => add_sub_j0j:auto_generated.dataa[13]
dataa[14] => add_sub_j0j:auto_generated.dataa[14]
dataa[15] => add_sub_j0j:auto_generated.dataa[15]
dataa[16] => add_sub_j0j:auto_generated.dataa[16]
dataa[17] => add_sub_j0j:auto_generated.dataa[17]
dataa[18] => add_sub_j0j:auto_generated.dataa[18]
dataa[19] => add_sub_j0j:auto_generated.dataa[19]
dataa[20] => add_sub_j0j:auto_generated.dataa[20]
dataa[21] => add_sub_j0j:auto_generated.dataa[21]
datab[0] => add_sub_j0j:auto_generated.datab[0]
datab[1] => add_sub_j0j:auto_generated.datab[1]
datab[2] => add_sub_j0j:auto_generated.datab[2]
datab[3] => add_sub_j0j:auto_generated.datab[3]
datab[4] => add_sub_j0j:auto_generated.datab[4]
datab[5] => add_sub_j0j:auto_generated.datab[5]
datab[6] => add_sub_j0j:auto_generated.datab[6]
datab[7] => add_sub_j0j:auto_generated.datab[7]
datab[8] => add_sub_j0j:auto_generated.datab[8]
datab[9] => add_sub_j0j:auto_generated.datab[9]
datab[10] => add_sub_j0j:auto_generated.datab[10]
datab[11] => add_sub_j0j:auto_generated.datab[11]
datab[12] => add_sub_j0j:auto_generated.datab[12]
datab[13] => add_sub_j0j:auto_generated.datab[13]
datab[14] => add_sub_j0j:auto_generated.datab[14]
datab[15] => add_sub_j0j:auto_generated.datab[15]
datab[16] => add_sub_j0j:auto_generated.datab[16]
datab[17] => add_sub_j0j:auto_generated.datab[17]
datab[18] => add_sub_j0j:auto_generated.datab[18]
datab[19] => add_sub_j0j:auto_generated.datab[19]
datab[20] => add_sub_j0j:auto_generated.datab[20]
datab[21] => add_sub_j0j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_j0j:auto_generated.result[0]
result[1] <= add_sub_j0j:auto_generated.result[1]
result[2] <= add_sub_j0j:auto_generated.result[2]
result[3] <= add_sub_j0j:auto_generated.result[3]
result[4] <= add_sub_j0j:auto_generated.result[4]
result[5] <= add_sub_j0j:auto_generated.result[5]
result[6] <= add_sub_j0j:auto_generated.result[6]
result[7] <= add_sub_j0j:auto_generated.result[7]
result[8] <= add_sub_j0j:auto_generated.result[8]
result[9] <= add_sub_j0j:auto_generated.result[9]
result[10] <= add_sub_j0j:auto_generated.result[10]
result[11] <= add_sub_j0j:auto_generated.result[11]
result[12] <= add_sub_j0j:auto_generated.result[12]
result[13] <= add_sub_j0j:auto_generated.result[13]
result[14] <= add_sub_j0j:auto_generated.result[14]
result[15] <= add_sub_j0j:auto_generated.result[15]
result[16] <= add_sub_j0j:auto_generated.result[16]
result[17] <= add_sub_j0j:auto_generated.result[17]
result[18] <= add_sub_j0j:auto_generated.result[18]
result[19] <= add_sub_j0j:auto_generated.result[19]
result[20] <= add_sub_j0j:auto_generated.result[20]
result[21] <= add_sub_j0j:auto_generated.result[21]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|lpm_add_sub:u0|add_sub_j0j:auto_generated
dataa[0] => op_1.IN43
dataa[1] => op_1.IN41
dataa[2] => op_1.IN39
dataa[3] => op_1.IN37
dataa[4] => op_1.IN35
dataa[5] => op_1.IN33
dataa[6] => op_1.IN31
dataa[7] => op_1.IN29
dataa[8] => op_1.IN27
dataa[9] => op_1.IN25
dataa[10] => op_1.IN23
dataa[11] => op_1.IN21
dataa[12] => op_1.IN19
dataa[13] => op_1.IN17
dataa[14] => op_1.IN15
dataa[15] => op_1.IN13
dataa[16] => op_1.IN11
dataa[17] => op_1.IN9
dataa[18] => op_1.IN7
dataa[19] => op_1.IN5
dataa[20] => op_1.IN3
dataa[21] => op_1.IN1
datab[0] => op_1.IN44
datab[1] => op_1.IN42
datab[2] => op_1.IN40
datab[3] => op_1.IN38
datab[4] => op_1.IN36
datab[5] => op_1.IN34
datab[6] => op_1.IN32
datab[7] => op_1.IN30
datab[8] => op_1.IN28
datab[9] => op_1.IN26
datab[10] => op_1.IN24
datab[11] => op_1.IN22
datab[12] => op_1.IN20
datab[13] => op_1.IN18
datab[14] => op_1.IN16
datab[15] => op_1.IN14
datab[16] => op_1.IN12
datab[17] => op_1.IN10
datab[18] => op_1.IN8
datab[19] => op_1.IN6
datab[20] => op_1.IN4
datab[21] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_131:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
reset => auk_dspip_delay_cic_131:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
reset => dout[17]~reg0.ACLR
reset => dout[18]~reg0.ACLR
reset => dout[19]~reg0.ACLR
reset => dout[20]~reg0.ACLR
ena => auk_dspip_delay_cic_131:glogic:u0.enable
ena => dout[20]~reg0.ENA
ena => dout[19]~reg0.ENA
ena => dout[18]~reg0.ENA
ena => dout[17]~reg0.ENA
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_131:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_131:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_131:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_131:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_131:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_131:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_131:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_131:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_131:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_131:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_131:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_131:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_131:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_131:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_131:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_131:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_131:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
din[17] => auk_dspip_delay_cic_131:glogic:u0.datain[17]
din[17] => LPM_ADD_SUB:u0.DATAA[17]
din[18] => auk_dspip_delay_cic_131:glogic:u0.datain[18]
din[18] => LPM_ADD_SUB:u0.DATAA[18]
din[19] => auk_dspip_delay_cic_131:glogic:u0.datain[19]
din[19] => LPM_ADD_SUB:u0.DATAA[19]
din[20] => auk_dspip_delay_cic_131:glogic:u0.datain[20]
din[20] => LPM_ADD_SUB:u0.DATAA[20]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[1][17].CLK
clk => \register_fifo:fifo_data[1][18].CLK
clk => \register_fifo:fifo_data[1][19].CLK
clk => \register_fifo:fifo_data[1][20].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
reset => \register_fifo:fifo_data[1][0].ACLR
reset => \register_fifo:fifo_data[1][1].ACLR
reset => \register_fifo:fifo_data[1][2].ACLR
reset => \register_fifo:fifo_data[1][3].ACLR
reset => \register_fifo:fifo_data[1][4].ACLR
reset => \register_fifo:fifo_data[1][5].ACLR
reset => \register_fifo:fifo_data[1][6].ACLR
reset => \register_fifo:fifo_data[1][7].ACLR
reset => \register_fifo:fifo_data[1][8].ACLR
reset => \register_fifo:fifo_data[1][9].ACLR
reset => \register_fifo:fifo_data[1][10].ACLR
reset => \register_fifo:fifo_data[1][11].ACLR
reset => \register_fifo:fifo_data[1][12].ACLR
reset => \register_fifo:fifo_data[1][13].ACLR
reset => \register_fifo:fifo_data[1][14].ACLR
reset => \register_fifo:fifo_data[1][15].ACLR
reset => \register_fifo:fifo_data[1][16].ACLR
reset => \register_fifo:fifo_data[1][17].ACLR
reset => \register_fifo:fifo_data[1][18].ACLR
reset => \register_fifo:fifo_data[1][19].ACLR
reset => \register_fifo:fifo_data[1][20].ACLR
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
enable => \register_fifo:fifo_data[1][20].ENA
enable => \register_fifo:fifo_data[1][19].ENA
enable => \register_fifo:fifo_data[1][18].ENA
enable => \register_fifo:fifo_data[1][17].ENA
enable => \register_fifo:fifo_data[1][16].ENA
enable => \register_fifo:fifo_data[1][15].ENA
enable => \register_fifo:fifo_data[1][14].ENA
enable => \register_fifo:fifo_data[1][13].ENA
enable => \register_fifo:fifo_data[1][12].ENA
enable => \register_fifo:fifo_data[1][11].ENA
enable => \register_fifo:fifo_data[1][10].ENA
enable => \register_fifo:fifo_data[1][9].ENA
enable => \register_fifo:fifo_data[1][8].ENA
enable => \register_fifo:fifo_data[1][7].ENA
enable => \register_fifo:fifo_data[1][6].ENA
enable => \register_fifo:fifo_data[1][5].ENA
enable => \register_fifo:fifo_data[1][4].ENA
enable => \register_fifo:fifo_data[1][3].ENA
enable => \register_fifo:fifo_data[1][2].ENA
enable => \register_fifo:fifo_data[1][1].ENA
enable => \register_fifo:fifo_data[1][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
dataout[0] <= \register_fifo:fifo_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[1][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[1][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[1][20].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|lpm_add_sub:u0
dataa[0] => add_sub_i0j:auto_generated.dataa[0]
dataa[1] => add_sub_i0j:auto_generated.dataa[1]
dataa[2] => add_sub_i0j:auto_generated.dataa[2]
dataa[3] => add_sub_i0j:auto_generated.dataa[3]
dataa[4] => add_sub_i0j:auto_generated.dataa[4]
dataa[5] => add_sub_i0j:auto_generated.dataa[5]
dataa[6] => add_sub_i0j:auto_generated.dataa[6]
dataa[7] => add_sub_i0j:auto_generated.dataa[7]
dataa[8] => add_sub_i0j:auto_generated.dataa[8]
dataa[9] => add_sub_i0j:auto_generated.dataa[9]
dataa[10] => add_sub_i0j:auto_generated.dataa[10]
dataa[11] => add_sub_i0j:auto_generated.dataa[11]
dataa[12] => add_sub_i0j:auto_generated.dataa[12]
dataa[13] => add_sub_i0j:auto_generated.dataa[13]
dataa[14] => add_sub_i0j:auto_generated.dataa[14]
dataa[15] => add_sub_i0j:auto_generated.dataa[15]
dataa[16] => add_sub_i0j:auto_generated.dataa[16]
dataa[17] => add_sub_i0j:auto_generated.dataa[17]
dataa[18] => add_sub_i0j:auto_generated.dataa[18]
dataa[19] => add_sub_i0j:auto_generated.dataa[19]
dataa[20] => add_sub_i0j:auto_generated.dataa[20]
datab[0] => add_sub_i0j:auto_generated.datab[0]
datab[1] => add_sub_i0j:auto_generated.datab[1]
datab[2] => add_sub_i0j:auto_generated.datab[2]
datab[3] => add_sub_i0j:auto_generated.datab[3]
datab[4] => add_sub_i0j:auto_generated.datab[4]
datab[5] => add_sub_i0j:auto_generated.datab[5]
datab[6] => add_sub_i0j:auto_generated.datab[6]
datab[7] => add_sub_i0j:auto_generated.datab[7]
datab[8] => add_sub_i0j:auto_generated.datab[8]
datab[9] => add_sub_i0j:auto_generated.datab[9]
datab[10] => add_sub_i0j:auto_generated.datab[10]
datab[11] => add_sub_i0j:auto_generated.datab[11]
datab[12] => add_sub_i0j:auto_generated.datab[12]
datab[13] => add_sub_i0j:auto_generated.datab[13]
datab[14] => add_sub_i0j:auto_generated.datab[14]
datab[15] => add_sub_i0j:auto_generated.datab[15]
datab[16] => add_sub_i0j:auto_generated.datab[16]
datab[17] => add_sub_i0j:auto_generated.datab[17]
datab[18] => add_sub_i0j:auto_generated.datab[18]
datab[19] => add_sub_i0j:auto_generated.datab[19]
datab[20] => add_sub_i0j:auto_generated.datab[20]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i0j:auto_generated.result[0]
result[1] <= add_sub_i0j:auto_generated.result[1]
result[2] <= add_sub_i0j:auto_generated.result[2]
result[3] <= add_sub_i0j:auto_generated.result[3]
result[4] <= add_sub_i0j:auto_generated.result[4]
result[5] <= add_sub_i0j:auto_generated.result[5]
result[6] <= add_sub_i0j:auto_generated.result[6]
result[7] <= add_sub_i0j:auto_generated.result[7]
result[8] <= add_sub_i0j:auto_generated.result[8]
result[9] <= add_sub_i0j:auto_generated.result[9]
result[10] <= add_sub_i0j:auto_generated.result[10]
result[11] <= add_sub_i0j:auto_generated.result[11]
result[12] <= add_sub_i0j:auto_generated.result[12]
result[13] <= add_sub_i0j:auto_generated.result[13]
result[14] <= add_sub_i0j:auto_generated.result[14]
result[15] <= add_sub_i0j:auto_generated.result[15]
result[16] <= add_sub_i0j:auto_generated.result[16]
result[17] <= add_sub_i0j:auto_generated.result[17]
result[18] <= add_sub_i0j:auto_generated.result[18]
result[19] <= add_sub_i0j:auto_generated.result[19]
result[20] <= add_sub_i0j:auto_generated.result[20]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|lpm_add_sub:u0|add_sub_i0j:auto_generated
dataa[0] => op_1.IN41
dataa[1] => op_1.IN39
dataa[2] => op_1.IN37
dataa[3] => op_1.IN35
dataa[4] => op_1.IN33
dataa[5] => op_1.IN31
dataa[6] => op_1.IN29
dataa[7] => op_1.IN27
dataa[8] => op_1.IN25
dataa[9] => op_1.IN23
dataa[10] => op_1.IN21
dataa[11] => op_1.IN19
dataa[12] => op_1.IN17
dataa[13] => op_1.IN15
dataa[14] => op_1.IN13
dataa[15] => op_1.IN11
dataa[16] => op_1.IN9
dataa[17] => op_1.IN7
dataa[18] => op_1.IN5
dataa[19] => op_1.IN3
dataa[20] => op_1.IN1
datab[0] => op_1.IN42
datab[1] => op_1.IN40
datab[2] => op_1.IN38
datab[3] => op_1.IN36
datab[4] => op_1.IN34
datab[5] => op_1.IN32
datab[6] => op_1.IN30
datab[7] => op_1.IN28
datab[8] => op_1.IN26
datab[9] => op_1.IN24
datab[10] => op_1.IN22
datab[11] => op_1.IN20
datab[12] => op_1.IN18
datab[13] => op_1.IN16
datab[14] => op_1.IN14
datab[15] => op_1.IN12
datab[16] => op_1.IN10
datab[17] => op_1.IN8
datab[18] => op_1.IN6
datab[19] => op_1.IN4
datab[20] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_131:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
reset => auk_dspip_delay_cic_131:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
reset => dout[17]~reg0.ACLR
reset => dout[18]~reg0.ACLR
reset => dout[19]~reg0.ACLR
ena => auk_dspip_delay_cic_131:glogic:u0.enable
ena => dout[19]~reg0.ENA
ena => dout[18]~reg0.ENA
ena => dout[17]~reg0.ENA
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_131:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_131:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_131:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_131:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_131:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_131:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_131:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_131:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_131:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_131:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_131:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_131:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_131:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_131:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_131:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_131:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_131:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
din[17] => auk_dspip_delay_cic_131:glogic:u0.datain[17]
din[17] => LPM_ADD_SUB:u0.DATAA[17]
din[18] => auk_dspip_delay_cic_131:glogic:u0.datain[18]
din[18] => LPM_ADD_SUB:u0.DATAA[18]
din[19] => auk_dspip_delay_cic_131:glogic:u0.datain[19]
din[19] => LPM_ADD_SUB:u0.DATAA[19]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[1][17].CLK
clk => \register_fifo:fifo_data[1][18].CLK
clk => \register_fifo:fifo_data[1][19].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
reset => \register_fifo:fifo_data[1][0].ACLR
reset => \register_fifo:fifo_data[1][1].ACLR
reset => \register_fifo:fifo_data[1][2].ACLR
reset => \register_fifo:fifo_data[1][3].ACLR
reset => \register_fifo:fifo_data[1][4].ACLR
reset => \register_fifo:fifo_data[1][5].ACLR
reset => \register_fifo:fifo_data[1][6].ACLR
reset => \register_fifo:fifo_data[1][7].ACLR
reset => \register_fifo:fifo_data[1][8].ACLR
reset => \register_fifo:fifo_data[1][9].ACLR
reset => \register_fifo:fifo_data[1][10].ACLR
reset => \register_fifo:fifo_data[1][11].ACLR
reset => \register_fifo:fifo_data[1][12].ACLR
reset => \register_fifo:fifo_data[1][13].ACLR
reset => \register_fifo:fifo_data[1][14].ACLR
reset => \register_fifo:fifo_data[1][15].ACLR
reset => \register_fifo:fifo_data[1][16].ACLR
reset => \register_fifo:fifo_data[1][17].ACLR
reset => \register_fifo:fifo_data[1][18].ACLR
reset => \register_fifo:fifo_data[1][19].ACLR
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
enable => \register_fifo:fifo_data[1][19].ENA
enable => \register_fifo:fifo_data[1][18].ENA
enable => \register_fifo:fifo_data[1][17].ENA
enable => \register_fifo:fifo_data[1][16].ENA
enable => \register_fifo:fifo_data[1][15].ENA
enable => \register_fifo:fifo_data[1][14].ENA
enable => \register_fifo:fifo_data[1][13].ENA
enable => \register_fifo:fifo_data[1][12].ENA
enable => \register_fifo:fifo_data[1][11].ENA
enable => \register_fifo:fifo_data[1][10].ENA
enable => \register_fifo:fifo_data[1][9].ENA
enable => \register_fifo:fifo_data[1][8].ENA
enable => \register_fifo:fifo_data[1][7].ENA
enable => \register_fifo:fifo_data[1][6].ENA
enable => \register_fifo:fifo_data[1][5].ENA
enable => \register_fifo:fifo_data[1][4].ENA
enable => \register_fifo:fifo_data[1][3].ENA
enable => \register_fifo:fifo_data[1][2].ENA
enable => \register_fifo:fifo_data[1][1].ENA
enable => \register_fifo:fifo_data[1][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
dataout[0] <= \register_fifo:fifo_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[1][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[1][19].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|lpm_add_sub:u0
dataa[0] => add_sub_h0j:auto_generated.dataa[0]
dataa[1] => add_sub_h0j:auto_generated.dataa[1]
dataa[2] => add_sub_h0j:auto_generated.dataa[2]
dataa[3] => add_sub_h0j:auto_generated.dataa[3]
dataa[4] => add_sub_h0j:auto_generated.dataa[4]
dataa[5] => add_sub_h0j:auto_generated.dataa[5]
dataa[6] => add_sub_h0j:auto_generated.dataa[6]
dataa[7] => add_sub_h0j:auto_generated.dataa[7]
dataa[8] => add_sub_h0j:auto_generated.dataa[8]
dataa[9] => add_sub_h0j:auto_generated.dataa[9]
dataa[10] => add_sub_h0j:auto_generated.dataa[10]
dataa[11] => add_sub_h0j:auto_generated.dataa[11]
dataa[12] => add_sub_h0j:auto_generated.dataa[12]
dataa[13] => add_sub_h0j:auto_generated.dataa[13]
dataa[14] => add_sub_h0j:auto_generated.dataa[14]
dataa[15] => add_sub_h0j:auto_generated.dataa[15]
dataa[16] => add_sub_h0j:auto_generated.dataa[16]
dataa[17] => add_sub_h0j:auto_generated.dataa[17]
dataa[18] => add_sub_h0j:auto_generated.dataa[18]
dataa[19] => add_sub_h0j:auto_generated.dataa[19]
datab[0] => add_sub_h0j:auto_generated.datab[0]
datab[1] => add_sub_h0j:auto_generated.datab[1]
datab[2] => add_sub_h0j:auto_generated.datab[2]
datab[3] => add_sub_h0j:auto_generated.datab[3]
datab[4] => add_sub_h0j:auto_generated.datab[4]
datab[5] => add_sub_h0j:auto_generated.datab[5]
datab[6] => add_sub_h0j:auto_generated.datab[6]
datab[7] => add_sub_h0j:auto_generated.datab[7]
datab[8] => add_sub_h0j:auto_generated.datab[8]
datab[9] => add_sub_h0j:auto_generated.datab[9]
datab[10] => add_sub_h0j:auto_generated.datab[10]
datab[11] => add_sub_h0j:auto_generated.datab[11]
datab[12] => add_sub_h0j:auto_generated.datab[12]
datab[13] => add_sub_h0j:auto_generated.datab[13]
datab[14] => add_sub_h0j:auto_generated.datab[14]
datab[15] => add_sub_h0j:auto_generated.datab[15]
datab[16] => add_sub_h0j:auto_generated.datab[16]
datab[17] => add_sub_h0j:auto_generated.datab[17]
datab[18] => add_sub_h0j:auto_generated.datab[18]
datab[19] => add_sub_h0j:auto_generated.datab[19]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_h0j:auto_generated.result[0]
result[1] <= add_sub_h0j:auto_generated.result[1]
result[2] <= add_sub_h0j:auto_generated.result[2]
result[3] <= add_sub_h0j:auto_generated.result[3]
result[4] <= add_sub_h0j:auto_generated.result[4]
result[5] <= add_sub_h0j:auto_generated.result[5]
result[6] <= add_sub_h0j:auto_generated.result[6]
result[7] <= add_sub_h0j:auto_generated.result[7]
result[8] <= add_sub_h0j:auto_generated.result[8]
result[9] <= add_sub_h0j:auto_generated.result[9]
result[10] <= add_sub_h0j:auto_generated.result[10]
result[11] <= add_sub_h0j:auto_generated.result[11]
result[12] <= add_sub_h0j:auto_generated.result[12]
result[13] <= add_sub_h0j:auto_generated.result[13]
result[14] <= add_sub_h0j:auto_generated.result[14]
result[15] <= add_sub_h0j:auto_generated.result[15]
result[16] <= add_sub_h0j:auto_generated.result[16]
result[17] <= add_sub_h0j:auto_generated.result[17]
result[18] <= add_sub_h0j:auto_generated.result[18]
result[19] <= add_sub_h0j:auto_generated.result[19]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|lpm_add_sub:u0|add_sub_h0j:auto_generated
dataa[0] => op_1.IN39
dataa[1] => op_1.IN37
dataa[2] => op_1.IN35
dataa[3] => op_1.IN33
dataa[4] => op_1.IN31
dataa[5] => op_1.IN29
dataa[6] => op_1.IN27
dataa[7] => op_1.IN25
dataa[8] => op_1.IN23
dataa[9] => op_1.IN21
dataa[10] => op_1.IN19
dataa[11] => op_1.IN17
dataa[12] => op_1.IN15
dataa[13] => op_1.IN13
dataa[14] => op_1.IN11
dataa[15] => op_1.IN9
dataa[16] => op_1.IN7
dataa[17] => op_1.IN5
dataa[18] => op_1.IN3
dataa[19] => op_1.IN1
datab[0] => op_1.IN40
datab[1] => op_1.IN38
datab[2] => op_1.IN36
datab[3] => op_1.IN34
datab[4] => op_1.IN32
datab[5] => op_1.IN30
datab[6] => op_1.IN28
datab[7] => op_1.IN26
datab[8] => op_1.IN24
datab[9] => op_1.IN22
datab[10] => op_1.IN20
datab[11] => op_1.IN18
datab[12] => op_1.IN16
datab[13] => op_1.IN14
datab[14] => op_1.IN12
datab[15] => op_1.IN10
datab[16] => op_1.IN8
datab[17] => op_1.IN6
datab[18] => op_1.IN4
datab[19] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_131:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
reset => auk_dspip_delay_cic_131:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
reset => dout[17]~reg0.ACLR
reset => dout[18]~reg0.ACLR
ena => auk_dspip_delay_cic_131:glogic:u0.enable
ena => dout[18]~reg0.ENA
ena => dout[17]~reg0.ENA
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_131:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_131:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_131:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_131:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_131:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_131:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_131:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_131:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_131:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_131:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_131:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_131:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_131:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_131:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_131:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_131:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_131:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
din[17] => auk_dspip_delay_cic_131:glogic:u0.datain[17]
din[17] => LPM_ADD_SUB:u0.DATAA[17]
din[18] => auk_dspip_delay_cic_131:glogic:u0.datain[18]
din[18] => LPM_ADD_SUB:u0.DATAA[18]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[1][17].CLK
clk => \register_fifo:fifo_data[1][18].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[1][0].ACLR
reset => \register_fifo:fifo_data[1][1].ACLR
reset => \register_fifo:fifo_data[1][2].ACLR
reset => \register_fifo:fifo_data[1][3].ACLR
reset => \register_fifo:fifo_data[1][4].ACLR
reset => \register_fifo:fifo_data[1][5].ACLR
reset => \register_fifo:fifo_data[1][6].ACLR
reset => \register_fifo:fifo_data[1][7].ACLR
reset => \register_fifo:fifo_data[1][8].ACLR
reset => \register_fifo:fifo_data[1][9].ACLR
reset => \register_fifo:fifo_data[1][10].ACLR
reset => \register_fifo:fifo_data[1][11].ACLR
reset => \register_fifo:fifo_data[1][12].ACLR
reset => \register_fifo:fifo_data[1][13].ACLR
reset => \register_fifo:fifo_data[1][14].ACLR
reset => \register_fifo:fifo_data[1][15].ACLR
reset => \register_fifo:fifo_data[1][16].ACLR
reset => \register_fifo:fifo_data[1][17].ACLR
reset => \register_fifo:fifo_data[1][18].ACLR
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
enable => \register_fifo:fifo_data[1][18].ENA
enable => \register_fifo:fifo_data[1][17].ENA
enable => \register_fifo:fifo_data[1][16].ENA
enable => \register_fifo:fifo_data[1][15].ENA
enable => \register_fifo:fifo_data[1][14].ENA
enable => \register_fifo:fifo_data[1][13].ENA
enable => \register_fifo:fifo_data[1][12].ENA
enable => \register_fifo:fifo_data[1][11].ENA
enable => \register_fifo:fifo_data[1][10].ENA
enable => \register_fifo:fifo_data[1][9].ENA
enable => \register_fifo:fifo_data[1][8].ENA
enable => \register_fifo:fifo_data[1][7].ENA
enable => \register_fifo:fifo_data[1][6].ENA
enable => \register_fifo:fifo_data[1][5].ENA
enable => \register_fifo:fifo_data[1][4].ENA
enable => \register_fifo:fifo_data[1][3].ENA
enable => \register_fifo:fifo_data[1][2].ENA
enable => \register_fifo:fifo_data[1][1].ENA
enable => \register_fifo:fifo_data[1][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[1][18].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|lpm_add_sub:u0
dataa[0] => add_sub_p0j:auto_generated.dataa[0]
dataa[1] => add_sub_p0j:auto_generated.dataa[1]
dataa[2] => add_sub_p0j:auto_generated.dataa[2]
dataa[3] => add_sub_p0j:auto_generated.dataa[3]
dataa[4] => add_sub_p0j:auto_generated.dataa[4]
dataa[5] => add_sub_p0j:auto_generated.dataa[5]
dataa[6] => add_sub_p0j:auto_generated.dataa[6]
dataa[7] => add_sub_p0j:auto_generated.dataa[7]
dataa[8] => add_sub_p0j:auto_generated.dataa[8]
dataa[9] => add_sub_p0j:auto_generated.dataa[9]
dataa[10] => add_sub_p0j:auto_generated.dataa[10]
dataa[11] => add_sub_p0j:auto_generated.dataa[11]
dataa[12] => add_sub_p0j:auto_generated.dataa[12]
dataa[13] => add_sub_p0j:auto_generated.dataa[13]
dataa[14] => add_sub_p0j:auto_generated.dataa[14]
dataa[15] => add_sub_p0j:auto_generated.dataa[15]
dataa[16] => add_sub_p0j:auto_generated.dataa[16]
dataa[17] => add_sub_p0j:auto_generated.dataa[17]
dataa[18] => add_sub_p0j:auto_generated.dataa[18]
datab[0] => add_sub_p0j:auto_generated.datab[0]
datab[1] => add_sub_p0j:auto_generated.datab[1]
datab[2] => add_sub_p0j:auto_generated.datab[2]
datab[3] => add_sub_p0j:auto_generated.datab[3]
datab[4] => add_sub_p0j:auto_generated.datab[4]
datab[5] => add_sub_p0j:auto_generated.datab[5]
datab[6] => add_sub_p0j:auto_generated.datab[6]
datab[7] => add_sub_p0j:auto_generated.datab[7]
datab[8] => add_sub_p0j:auto_generated.datab[8]
datab[9] => add_sub_p0j:auto_generated.datab[9]
datab[10] => add_sub_p0j:auto_generated.datab[10]
datab[11] => add_sub_p0j:auto_generated.datab[11]
datab[12] => add_sub_p0j:auto_generated.datab[12]
datab[13] => add_sub_p0j:auto_generated.datab[13]
datab[14] => add_sub_p0j:auto_generated.datab[14]
datab[15] => add_sub_p0j:auto_generated.datab[15]
datab[16] => add_sub_p0j:auto_generated.datab[16]
datab[17] => add_sub_p0j:auto_generated.datab[17]
datab[18] => add_sub_p0j:auto_generated.datab[18]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_p0j:auto_generated.result[0]
result[1] <= add_sub_p0j:auto_generated.result[1]
result[2] <= add_sub_p0j:auto_generated.result[2]
result[3] <= add_sub_p0j:auto_generated.result[3]
result[4] <= add_sub_p0j:auto_generated.result[4]
result[5] <= add_sub_p0j:auto_generated.result[5]
result[6] <= add_sub_p0j:auto_generated.result[6]
result[7] <= add_sub_p0j:auto_generated.result[7]
result[8] <= add_sub_p0j:auto_generated.result[8]
result[9] <= add_sub_p0j:auto_generated.result[9]
result[10] <= add_sub_p0j:auto_generated.result[10]
result[11] <= add_sub_p0j:auto_generated.result[11]
result[12] <= add_sub_p0j:auto_generated.result[12]
result[13] <= add_sub_p0j:auto_generated.result[13]
result[14] <= add_sub_p0j:auto_generated.result[14]
result[15] <= add_sub_p0j:auto_generated.result[15]
result[16] <= add_sub_p0j:auto_generated.result[16]
result[17] <= add_sub_p0j:auto_generated.result[17]
result[18] <= add_sub_p0j:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|lpm_add_sub:u0|add_sub_p0j:auto_generated
dataa[0] => op_1.IN37
dataa[1] => op_1.IN35
dataa[2] => op_1.IN33
dataa[3] => op_1.IN31
dataa[4] => op_1.IN29
dataa[5] => op_1.IN27
dataa[6] => op_1.IN25
dataa[7] => op_1.IN23
dataa[8] => op_1.IN21
dataa[9] => op_1.IN19
dataa[10] => op_1.IN17
dataa[11] => op_1.IN15
dataa[12] => op_1.IN13
dataa[13] => op_1.IN11
dataa[14] => op_1.IN9
dataa[15] => op_1.IN7
dataa[16] => op_1.IN5
dataa[17] => op_1.IN3
dataa[18] => op_1.IN1
datab[0] => op_1.IN38
datab[1] => op_1.IN36
datab[2] => op_1.IN34
datab[3] => op_1.IN32
datab[4] => op_1.IN30
datab[5] => op_1.IN28
datab[6] => op_1.IN26
datab[7] => op_1.IN24
datab[8] => op_1.IN22
datab[9] => op_1.IN20
datab[10] => op_1.IN18
datab[11] => op_1.IN16
datab[12] => op_1.IN14
datab[13] => op_1.IN12
datab[14] => op_1.IN10
datab[15] => op_1.IN8
datab[16] => op_1.IN6
datab[17] => op_1.IN4
datab[18] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4
clk => auk_dspip_delay_cic_131:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
reset => auk_dspip_delay_cic_131:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
reset => dout[17]~reg0.ACLR
reset => dout[18]~reg0.ACLR
ena => auk_dspip_delay_cic_131:glogic:u0.enable
ena => dout[18]~reg0.ENA
ena => dout[17]~reg0.ENA
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_131:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_131:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_131:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_131:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_131:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_131:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_131:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_131:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_131:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_131:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_131:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_131:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_131:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_131:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_131:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_131:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_131:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
din[17] => auk_dspip_delay_cic_131:glogic:u0.datain[17]
din[17] => LPM_ADD_SUB:u0.DATAA[17]
din[18] => auk_dspip_delay_cic_131:glogic:u0.datain[18]
din[18] => LPM_ADD_SUB:u0.DATAA[18]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[1][17].CLK
clk => \register_fifo:fifo_data[1][18].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[1][0].ACLR
reset => \register_fifo:fifo_data[1][1].ACLR
reset => \register_fifo:fifo_data[1][2].ACLR
reset => \register_fifo:fifo_data[1][3].ACLR
reset => \register_fifo:fifo_data[1][4].ACLR
reset => \register_fifo:fifo_data[1][5].ACLR
reset => \register_fifo:fifo_data[1][6].ACLR
reset => \register_fifo:fifo_data[1][7].ACLR
reset => \register_fifo:fifo_data[1][8].ACLR
reset => \register_fifo:fifo_data[1][9].ACLR
reset => \register_fifo:fifo_data[1][10].ACLR
reset => \register_fifo:fifo_data[1][11].ACLR
reset => \register_fifo:fifo_data[1][12].ACLR
reset => \register_fifo:fifo_data[1][13].ACLR
reset => \register_fifo:fifo_data[1][14].ACLR
reset => \register_fifo:fifo_data[1][15].ACLR
reset => \register_fifo:fifo_data[1][16].ACLR
reset => \register_fifo:fifo_data[1][17].ACLR
reset => \register_fifo:fifo_data[1][18].ACLR
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
enable => \register_fifo:fifo_data[1][18].ENA
enable => \register_fifo:fifo_data[1][17].ENA
enable => \register_fifo:fifo_data[1][16].ENA
enable => \register_fifo:fifo_data[1][15].ENA
enable => \register_fifo:fifo_data[1][14].ENA
enable => \register_fifo:fifo_data[1][13].ENA
enable => \register_fifo:fifo_data[1][12].ENA
enable => \register_fifo:fifo_data[1][11].ENA
enable => \register_fifo:fifo_data[1][10].ENA
enable => \register_fifo:fifo_data[1][9].ENA
enable => \register_fifo:fifo_data[1][8].ENA
enable => \register_fifo:fifo_data[1][7].ENA
enable => \register_fifo:fifo_data[1][6].ENA
enable => \register_fifo:fifo_data[1][5].ENA
enable => \register_fifo:fifo_data[1][4].ENA
enable => \register_fifo:fifo_data[1][3].ENA
enable => \register_fifo:fifo_data[1][2].ENA
enable => \register_fifo:fifo_data[1][1].ENA
enable => \register_fifo:fifo_data[1][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[1][18].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|lpm_add_sub:u0
dataa[0] => add_sub_p0j:auto_generated.dataa[0]
dataa[1] => add_sub_p0j:auto_generated.dataa[1]
dataa[2] => add_sub_p0j:auto_generated.dataa[2]
dataa[3] => add_sub_p0j:auto_generated.dataa[3]
dataa[4] => add_sub_p0j:auto_generated.dataa[4]
dataa[5] => add_sub_p0j:auto_generated.dataa[5]
dataa[6] => add_sub_p0j:auto_generated.dataa[6]
dataa[7] => add_sub_p0j:auto_generated.dataa[7]
dataa[8] => add_sub_p0j:auto_generated.dataa[8]
dataa[9] => add_sub_p0j:auto_generated.dataa[9]
dataa[10] => add_sub_p0j:auto_generated.dataa[10]
dataa[11] => add_sub_p0j:auto_generated.dataa[11]
dataa[12] => add_sub_p0j:auto_generated.dataa[12]
dataa[13] => add_sub_p0j:auto_generated.dataa[13]
dataa[14] => add_sub_p0j:auto_generated.dataa[14]
dataa[15] => add_sub_p0j:auto_generated.dataa[15]
dataa[16] => add_sub_p0j:auto_generated.dataa[16]
dataa[17] => add_sub_p0j:auto_generated.dataa[17]
dataa[18] => add_sub_p0j:auto_generated.dataa[18]
datab[0] => add_sub_p0j:auto_generated.datab[0]
datab[1] => add_sub_p0j:auto_generated.datab[1]
datab[2] => add_sub_p0j:auto_generated.datab[2]
datab[3] => add_sub_p0j:auto_generated.datab[3]
datab[4] => add_sub_p0j:auto_generated.datab[4]
datab[5] => add_sub_p0j:auto_generated.datab[5]
datab[6] => add_sub_p0j:auto_generated.datab[6]
datab[7] => add_sub_p0j:auto_generated.datab[7]
datab[8] => add_sub_p0j:auto_generated.datab[8]
datab[9] => add_sub_p0j:auto_generated.datab[9]
datab[10] => add_sub_p0j:auto_generated.datab[10]
datab[11] => add_sub_p0j:auto_generated.datab[11]
datab[12] => add_sub_p0j:auto_generated.datab[12]
datab[13] => add_sub_p0j:auto_generated.datab[13]
datab[14] => add_sub_p0j:auto_generated.datab[14]
datab[15] => add_sub_p0j:auto_generated.datab[15]
datab[16] => add_sub_p0j:auto_generated.datab[16]
datab[17] => add_sub_p0j:auto_generated.datab[17]
datab[18] => add_sub_p0j:auto_generated.datab[18]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_p0j:auto_generated.result[0]
result[1] <= add_sub_p0j:auto_generated.result[1]
result[2] <= add_sub_p0j:auto_generated.result[2]
result[3] <= add_sub_p0j:auto_generated.result[3]
result[4] <= add_sub_p0j:auto_generated.result[4]
result[5] <= add_sub_p0j:auto_generated.result[5]
result[6] <= add_sub_p0j:auto_generated.result[6]
result[7] <= add_sub_p0j:auto_generated.result[7]
result[8] <= add_sub_p0j:auto_generated.result[8]
result[9] <= add_sub_p0j:auto_generated.result[9]
result[10] <= add_sub_p0j:auto_generated.result[10]
result[11] <= add_sub_p0j:auto_generated.result[11]
result[12] <= add_sub_p0j:auto_generated.result[12]
result[13] <= add_sub_p0j:auto_generated.result[13]
result[14] <= add_sub_p0j:auto_generated.result[14]
result[15] <= add_sub_p0j:auto_generated.result[15]
result[16] <= add_sub_p0j:auto_generated.result[16]
result[17] <= add_sub_p0j:auto_generated.result[17]
result[18] <= add_sub_p0j:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|lpm_add_sub:u0|add_sub_p0j:auto_generated
dataa[0] => op_1.IN37
dataa[1] => op_1.IN35
dataa[2] => op_1.IN33
dataa[3] => op_1.IN31
dataa[4] => op_1.IN29
dataa[5] => op_1.IN27
dataa[6] => op_1.IN25
dataa[7] => op_1.IN23
dataa[8] => op_1.IN21
dataa[9] => op_1.IN19
dataa[10] => op_1.IN17
dataa[11] => op_1.IN15
dataa[12] => op_1.IN13
dataa[13] => op_1.IN11
dataa[14] => op_1.IN9
dataa[15] => op_1.IN7
dataa[16] => op_1.IN5
dataa[17] => op_1.IN3
dataa[18] => op_1.IN1
datab[0] => op_1.IN38
datab[1] => op_1.IN36
datab[2] => op_1.IN34
datab[3] => op_1.IN32
datab[4] => op_1.IN30
datab[5] => op_1.IN28
datab[6] => op_1.IN26
datab[7] => op_1.IN24
datab[8] => op_1.IN22
datab[9] => op_1.IN20
datab[10] => op_1.IN18
datab[11] => op_1.IN16
datab[12] => op_1.IN14
datab[13] => op_1.IN12
datab[14] => op_1.IN10
datab[15] => op_1.IN8
datab[16] => op_1.IN6
datab[17] => op_1.IN4
datab[18] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_data[8] => in_data[8].IN1
in_data[9] => in_data[9].IN1
in_data[10] => in_data[10].IN1
in_data[11] => in_data[11].IN1
in_data[12] => in_data[12].IN1
in_data[13] => in_data[13].IN1
in_data[14] => in_data[14].IN1
in_data[15] => in_data[15].IN1
in_data[16] => in_data[16].IN1
in_data[17] => in_data[17].IN1
in_data[18] => in_data[18].IN1
in_data[19] => in_data[19].IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= mcic_cic:mcic_cic_inst.out_data
out_data[1] <= mcic_cic:mcic_cic_inst.out_data
out_data[2] <= mcic_cic:mcic_cic_inst.out_data
out_data[3] <= mcic_cic:mcic_cic_inst.out_data
out_data[4] <= mcic_cic:mcic_cic_inst.out_data
out_data[5] <= mcic_cic:mcic_cic_inst.out_data
out_data[6] <= mcic_cic:mcic_cic_inst.out_data
out_data[7] <= mcic_cic:mcic_cic_inst.out_data
out_data[8] <= mcic_cic:mcic_cic_inst.out_data
out_data[9] <= mcic_cic:mcic_cic_inst.out_data
out_data[10] <= mcic_cic:mcic_cic_inst.out_data
out_data[11] <= mcic_cic:mcic_cic_inst.out_data
out_data[12] <= mcic_cic:mcic_cic_inst.out_data
out_data[13] <= mcic_cic:mcic_cic_inst.out_data
out_data[14] <= mcic_cic:mcic_cic_inst.out_data
out_data[15] <= mcic_cic:mcic_cic_inst.out_data
in_ready <= mcic_cic:mcic_cic_inst.in_ready
out_valid <= mcic_cic:mcic_cic_inst.out_valid
out_error[0] <= mcic_cic:mcic_cic_inst.out_error
out_error[1] <= mcic_cic:mcic_cic_inst.out_error


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[0]
in_data[1] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[1]
in_data[2] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[2]
in_data[3] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[3]
in_data[4] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[4]
in_data[5] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[5]
in_data[6] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[6]
in_data[7] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[7]
in_data[8] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[8]
in_data[9] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[9]
in_data[10] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[10]
in_data[11] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[11]
in_data[12] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[12]
in_data[13] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[13]
in_data[14] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[14]
in_data[15] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[15]
in_data[16] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[16]
in_data[17] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[17]
in_data[18] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[18]
in_data[19] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_data[19]
in_valid => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_131:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_131:aii_controller.clk
clk => mcic_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_131:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_131:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_131:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_131:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_131:aii_source.at_source_valid


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_data_int[16].CLK
clk => at_sink_data_int[17].CLK
clk => at_sink_data_int[18].CLK
clk => at_sink_data_int[19].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => at_sink_data_int[16].ACLR
reset_n => at_sink_data_int[17].ACLR
reset_n => at_sink_data_int[18].ACLR
reset_n => at_sink_data_int[19].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
data[16] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[16]
data[17] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[17]
data[18] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[18]
data[19] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[19]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[20]
send_eop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[21]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_data[16] => at_sink_data_int[16].DATAIN
at_sink_data[17] => at_sink_data_int[17].DATAIN
at_sink_data[18] => at_sink_data_int[18].DATAIN
at_sink_data[19] => at_sink_data_int[19].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_bhh1:auto_generated.data[0]
data[1] => scfifo_bhh1:auto_generated.data[1]
data[2] => scfifo_bhh1:auto_generated.data[2]
data[3] => scfifo_bhh1:auto_generated.data[3]
data[4] => scfifo_bhh1:auto_generated.data[4]
data[5] => scfifo_bhh1:auto_generated.data[5]
data[6] => scfifo_bhh1:auto_generated.data[6]
data[7] => scfifo_bhh1:auto_generated.data[7]
data[8] => scfifo_bhh1:auto_generated.data[8]
data[9] => scfifo_bhh1:auto_generated.data[9]
data[10] => scfifo_bhh1:auto_generated.data[10]
data[11] => scfifo_bhh1:auto_generated.data[11]
data[12] => scfifo_bhh1:auto_generated.data[12]
data[13] => scfifo_bhh1:auto_generated.data[13]
data[14] => scfifo_bhh1:auto_generated.data[14]
data[15] => scfifo_bhh1:auto_generated.data[15]
data[16] => scfifo_bhh1:auto_generated.data[16]
data[17] => scfifo_bhh1:auto_generated.data[17]
data[18] => scfifo_bhh1:auto_generated.data[18]
data[19] => scfifo_bhh1:auto_generated.data[19]
data[20] => scfifo_bhh1:auto_generated.data[20]
data[21] => scfifo_bhh1:auto_generated.data[21]
q[0] <= scfifo_bhh1:auto_generated.q[0]
q[1] <= scfifo_bhh1:auto_generated.q[1]
q[2] <= scfifo_bhh1:auto_generated.q[2]
q[3] <= scfifo_bhh1:auto_generated.q[3]
q[4] <= scfifo_bhh1:auto_generated.q[4]
q[5] <= scfifo_bhh1:auto_generated.q[5]
q[6] <= scfifo_bhh1:auto_generated.q[6]
q[7] <= scfifo_bhh1:auto_generated.q[7]
q[8] <= scfifo_bhh1:auto_generated.q[8]
q[9] <= scfifo_bhh1:auto_generated.q[9]
q[10] <= scfifo_bhh1:auto_generated.q[10]
q[11] <= scfifo_bhh1:auto_generated.q[11]
q[12] <= scfifo_bhh1:auto_generated.q[12]
q[13] <= scfifo_bhh1:auto_generated.q[13]
q[14] <= scfifo_bhh1:auto_generated.q[14]
q[15] <= scfifo_bhh1:auto_generated.q[15]
q[16] <= scfifo_bhh1:auto_generated.q[16]
q[17] <= scfifo_bhh1:auto_generated.q[17]
q[18] <= scfifo_bhh1:auto_generated.q[18]
q[19] <= scfifo_bhh1:auto_generated.q[19]
q[20] <= scfifo_bhh1:auto_generated.q[20]
q[21] <= scfifo_bhh1:auto_generated.q[21]
wrreq => scfifo_bhh1:auto_generated.wrreq
rdreq => scfifo_bhh1:auto_generated.rdreq
clock => scfifo_bhh1:auto_generated.clock
aclr => scfifo_bhh1:auto_generated.aclr
sclr => scfifo_bhh1:auto_generated.sclr
empty <= scfifo_bhh1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_bhh1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_bhh1:auto_generated.usedw[0]
usedw[1] <= scfifo_bhh1:auto_generated.usedw[1]
usedw[2] <= scfifo_bhh1:auto_generated.usedw[2]


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated
aclr => a_dpfifo_4s81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_4s81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_4s81:dpfifo.data[0]
data[1] => a_dpfifo_4s81:dpfifo.data[1]
data[2] => a_dpfifo_4s81:dpfifo.data[2]
data[3] => a_dpfifo_4s81:dpfifo.data[3]
data[4] => a_dpfifo_4s81:dpfifo.data[4]
data[5] => a_dpfifo_4s81:dpfifo.data[5]
data[6] => a_dpfifo_4s81:dpfifo.data[6]
data[7] => a_dpfifo_4s81:dpfifo.data[7]
data[8] => a_dpfifo_4s81:dpfifo.data[8]
data[9] => a_dpfifo_4s81:dpfifo.data[9]
data[10] => a_dpfifo_4s81:dpfifo.data[10]
data[11] => a_dpfifo_4s81:dpfifo.data[11]
data[12] => a_dpfifo_4s81:dpfifo.data[12]
data[13] => a_dpfifo_4s81:dpfifo.data[13]
data[14] => a_dpfifo_4s81:dpfifo.data[14]
data[15] => a_dpfifo_4s81:dpfifo.data[15]
data[16] => a_dpfifo_4s81:dpfifo.data[16]
data[17] => a_dpfifo_4s81:dpfifo.data[17]
data[18] => a_dpfifo_4s81:dpfifo.data[18]
data[19] => a_dpfifo_4s81:dpfifo.data[19]
data[20] => a_dpfifo_4s81:dpfifo.data[20]
data[21] => a_dpfifo_4s81:dpfifo.data[21]
empty <= a_dpfifo_4s81:dpfifo.empty
q[0] <= a_dpfifo_4s81:dpfifo.q[0]
q[1] <= a_dpfifo_4s81:dpfifo.q[1]
q[2] <= a_dpfifo_4s81:dpfifo.q[2]
q[3] <= a_dpfifo_4s81:dpfifo.q[3]
q[4] <= a_dpfifo_4s81:dpfifo.q[4]
q[5] <= a_dpfifo_4s81:dpfifo.q[5]
q[6] <= a_dpfifo_4s81:dpfifo.q[6]
q[7] <= a_dpfifo_4s81:dpfifo.q[7]
q[8] <= a_dpfifo_4s81:dpfifo.q[8]
q[9] <= a_dpfifo_4s81:dpfifo.q[9]
q[10] <= a_dpfifo_4s81:dpfifo.q[10]
q[11] <= a_dpfifo_4s81:dpfifo.q[11]
q[12] <= a_dpfifo_4s81:dpfifo.q[12]
q[13] <= a_dpfifo_4s81:dpfifo.q[13]
q[14] <= a_dpfifo_4s81:dpfifo.q[14]
q[15] <= a_dpfifo_4s81:dpfifo.q[15]
q[16] <= a_dpfifo_4s81:dpfifo.q[16]
q[17] <= a_dpfifo_4s81:dpfifo.q[17]
q[18] <= a_dpfifo_4s81:dpfifo.q[18]
q[19] <= a_dpfifo_4s81:dpfifo.q[19]
q[20] <= a_dpfifo_4s81:dpfifo.q[20]
q[21] <= a_dpfifo_4s81:dpfifo.q[21]
rdreq => a_dpfifo_4s81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_4s81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_4s81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_4s81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_4s81:dpfifo.usedw[2]
wrreq => a_dpfifo_4s81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_msf1:FIFOram.clock0
clock => altsyncram_msf1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_msf1:FIFOram.data_a[0]
data[1] => altsyncram_msf1:FIFOram.data_a[1]
data[2] => altsyncram_msf1:FIFOram.data_a[2]
data[3] => altsyncram_msf1:FIFOram.data_a[3]
data[4] => altsyncram_msf1:FIFOram.data_a[4]
data[5] => altsyncram_msf1:FIFOram.data_a[5]
data[6] => altsyncram_msf1:FIFOram.data_a[6]
data[7] => altsyncram_msf1:FIFOram.data_a[7]
data[8] => altsyncram_msf1:FIFOram.data_a[8]
data[9] => altsyncram_msf1:FIFOram.data_a[9]
data[10] => altsyncram_msf1:FIFOram.data_a[10]
data[11] => altsyncram_msf1:FIFOram.data_a[11]
data[12] => altsyncram_msf1:FIFOram.data_a[12]
data[13] => altsyncram_msf1:FIFOram.data_a[13]
data[14] => altsyncram_msf1:FIFOram.data_a[14]
data[15] => altsyncram_msf1:FIFOram.data_a[15]
data[16] => altsyncram_msf1:FIFOram.data_a[16]
data[17] => altsyncram_msf1:FIFOram.data_a[17]
data[18] => altsyncram_msf1:FIFOram.data_a[18]
data[19] => altsyncram_msf1:FIFOram.data_a[19]
data[20] => altsyncram_msf1:FIFOram.data_a[20]
data[21] => altsyncram_msf1:FIFOram.data_a[21]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_msf1:FIFOram.q_b[0]
q[1] <= altsyncram_msf1:FIFOram.q_b[1]
q[2] <= altsyncram_msf1:FIFOram.q_b[2]
q[3] <= altsyncram_msf1:FIFOram.q_b[3]
q[4] <= altsyncram_msf1:FIFOram.q_b[4]
q[5] <= altsyncram_msf1:FIFOram.q_b[5]
q[6] <= altsyncram_msf1:FIFOram.q_b[6]
q[7] <= altsyncram_msf1:FIFOram.q_b[7]
q[8] <= altsyncram_msf1:FIFOram.q_b[8]
q[9] <= altsyncram_msf1:FIFOram.q_b[9]
q[10] <= altsyncram_msf1:FIFOram.q_b[10]
q[11] <= altsyncram_msf1:FIFOram.q_b[11]
q[12] <= altsyncram_msf1:FIFOram.q_b[12]
q[13] <= altsyncram_msf1:FIFOram.q_b[13]
q[14] <= altsyncram_msf1:FIFOram.q_b[14]
q[15] <= altsyncram_msf1:FIFOram.q_b[15]
q[16] <= altsyncram_msf1:FIFOram.q_b[16]
q[17] <= altsyncram_msf1:FIFOram.q_b[17]
q[18] <= altsyncram_msf1:FIFOram.q_b[18]
q[19] <= altsyncram_msf1:FIFOram.q_b[19]
q[20] <= altsyncram_msf1:FIFOram.q_b[20]
q[21] <= altsyncram_msf1:FIFOram.q_b[21]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_msf1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_msf1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core
clk => auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => latency_cnt[3].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => ena_diff[6].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => rate_cnt[4].CLK
clk => rate_cnt[5].CLK
clk => rate_cnt[6].CLK
clk => rate_cnt[7].CLK
clk => out_valid_int.CLK
clk => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.clk
clk => auk_dspip_integrator_cic_131:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_131:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_131:auk_dspip_integrator_3.clk
clk => auk_dspip_integrator_cic_131:auk_dspip_integrator_4.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_131:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3.clk
clk => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4.clk
reset => auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => latency_cnt[3].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => ena_diff[6].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => rate_cnt[4].ACLR
reset => rate_cnt[5].ACLR
reset => rate_cnt[6].ACLR
reset => rate_cnt[7].ACLR
reset => out_valid_int.ACLR
reset => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.reset
reset => auk_dspip_integrator_cic_131:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_131:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_131:auk_dspip_integrator_3.reset
reset => auk_dspip_integrator_cic_131:auk_dspip_integrator_4.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_131:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3.reset
reset => auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_diff_s[6].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.enable
ena => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_131:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_131:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_131:auk_dspip_integrator_3.ena
ena => auk_dspip_integrator_cic_131:auk_dspip_integrator_4.ena
ena => out_valid_int.ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[3].ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
ena => latency_cnt[0].ENA
din[0] => ~NO_FANOUT~
din[1] => ~NO_FANOUT~
din[2] => ~NO_FANOUT~
din[3] => ~NO_FANOUT~
din[4] => ~NO_FANOUT~
din[5] => ~NO_FANOUT~
din[6] => ~NO_FANOUT~
din[7] => ~NO_FANOUT~
din[8] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[0]
din[9] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[1]
din[10] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[2]
din[11] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[3]
din[12] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[4]
din[13] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[5]
din[14] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[6]
din[15] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[7]
din[16] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[8]
din[17] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[9]
din[18] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[10]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[55]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[54]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[53]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[52]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[51]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[50]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[49]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[48]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[47]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[46]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[45]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[44]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[43]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[42]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[41]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[40]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[39]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[38]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[37]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[36]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[35]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[34]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[33]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[32]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[31]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[30]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[29]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[28]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[27]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[26]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[25]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[24]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[23]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[22]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[21]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[20]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[19]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[18]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[17]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[16]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[15]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[14]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[13]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[12]
din[19] => auk_dspip_integrator_cic_131:auk_dspip_integrator_0.din[11]
dout_valid <= out_valid_int.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[0]
dout[1] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[1]
dout[2] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[2]
dout[3] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[3]
dout[4] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[4]
dout[5] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[5]
dout[6] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[6]
dout[7] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[7]
dout[8] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[8]
dout[9] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[9]
dout[10] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[10]
dout[11] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[11]
dout[12] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[12]
dout[13] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[13]
dout[14] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[14]
dout[15] <= auk_dspip_roundsat_cic_131:auk_dspip_output_rounding.dataout[15]
din_ready <= <VCC>


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
reset => dataout[0]~reg0.ACLR
reset => dataout[1]~reg0.ACLR
reset => dataout[2]~reg0.ACLR
reset => dataout[3]~reg0.ACLR
reset => dataout[4]~reg0.ACLR
reset => dataout[5]~reg0.ACLR
reset => dataout[6]~reg0.ACLR
reset => dataout[7]~reg0.ACLR
reset => dataout[8]~reg0.ACLR
reset => dataout[9]~reg0.ACLR
reset => dataout[10]~reg0.ACLR
reset => dataout[11]~reg0.ACLR
reset => dataout[12]~reg0.ACLR
reset => dataout[13]~reg0.ACLR
reset => dataout[14]~reg0.ACLR
reset => dataout[15]~reg0.ACLR
enable => dataout[0]~reg0.ENA
enable => dataout[15]~reg0.ENA
enable => dataout[14]~reg0.ENA
enable => dataout[13]~reg0.ENA
enable => dataout[12]~reg0.ENA
enable => dataout[11]~reg0.ENA
enable => dataout[10]~reg0.ENA
enable => dataout[9]~reg0.ENA
enable => dataout[8]~reg0.ENA
enable => dataout[7]~reg0.ENA
enable => dataout[6]~reg0.ENA
enable => dataout[5]~reg0.ENA
enable => dataout[4]~reg0.ENA
enable => dataout[3]~reg0.ENA
enable => dataout[2]~reg0.ENA
enable => dataout[1]~reg0.ENA
datain[0] => OR_accu.IN0
datain[1] => OR_accu.IN1
datain[2] => conv_round_p.IN1
datain[3] => Add0.IN32
datain[3] => dataout.DATAA
datain[3] => conv_round_p.IN1
datain[4] => Add0.IN31
datain[4] => dataout.DATAA
datain[5] => Add0.IN30
datain[5] => dataout.DATAA
datain[6] => Add0.IN29
datain[6] => dataout.DATAA
datain[7] => Add0.IN28
datain[7] => dataout.DATAA
datain[8] => Add0.IN27
datain[8] => dataout.DATAA
datain[9] => Add0.IN26
datain[9] => dataout.DATAA
datain[10] => Add0.IN25
datain[10] => dataout.DATAA
datain[11] => Add0.IN24
datain[11] => dataout.DATAA
datain[12] => Add0.IN23
datain[12] => dataout.DATAA
datain[13] => Add0.IN22
datain[13] => dataout.DATAA
datain[14] => Add0.IN21
datain[14] => dataout.DATAA
datain[15] => Add0.IN20
datain[15] => dataout.DATAA
datain[16] => Add0.IN19
datain[16] => dataout.DATAA
datain[17] => Add0.IN18
datain[17] => dataout.DATAA
datain[18] => Add0.IN17
datain[18] => dataout.DATAA
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
din[17] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[17]
din[18] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[18]
din[19] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[19]
din[20] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[20]
din[21] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[21]
din[22] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[22]
din[23] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[23]
din[24] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[24]
din[25] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[25]
din[26] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[26]
din[27] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[27]
din[28] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[28]
din[29] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[29]
din[30] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[30]
din[31] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[31]
din[32] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[32]
din[33] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[33]
din[34] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[34]
din[35] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[35]
din[36] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[36]
din[37] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[37]
din[38] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[38]
din[39] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[39]
din[40] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[40]
din[41] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[41]
din[42] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[42]
din[43] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[43]
din[44] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[44]
din[45] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[45]
din[46] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[46]
din[47] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[47]
din[48] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[48]
din[49] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[49]
din[50] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[50]
din[51] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[51]
din[52] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[52]
din[53] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[53]
din[54] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[54]
din[55] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[55]
dout[0] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[55]


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_pvi:auto_generated.dataa[0]
dataa[1] => add_sub_pvi:auto_generated.dataa[1]
dataa[2] => add_sub_pvi:auto_generated.dataa[2]
dataa[3] => add_sub_pvi:auto_generated.dataa[3]
dataa[4] => add_sub_pvi:auto_generated.dataa[4]
dataa[5] => add_sub_pvi:auto_generated.dataa[5]
dataa[6] => add_sub_pvi:auto_generated.dataa[6]
dataa[7] => add_sub_pvi:auto_generated.dataa[7]
dataa[8] => add_sub_pvi:auto_generated.dataa[8]
dataa[9] => add_sub_pvi:auto_generated.dataa[9]
dataa[10] => add_sub_pvi:auto_generated.dataa[10]
dataa[11] => add_sub_pvi:auto_generated.dataa[11]
dataa[12] => add_sub_pvi:auto_generated.dataa[12]
dataa[13] => add_sub_pvi:auto_generated.dataa[13]
dataa[14] => add_sub_pvi:auto_generated.dataa[14]
dataa[15] => add_sub_pvi:auto_generated.dataa[15]
dataa[16] => add_sub_pvi:auto_generated.dataa[16]
dataa[17] => add_sub_pvi:auto_generated.dataa[17]
dataa[18] => add_sub_pvi:auto_generated.dataa[18]
dataa[19] => add_sub_pvi:auto_generated.dataa[19]
dataa[20] => add_sub_pvi:auto_generated.dataa[20]
dataa[21] => add_sub_pvi:auto_generated.dataa[21]
dataa[22] => add_sub_pvi:auto_generated.dataa[22]
dataa[23] => add_sub_pvi:auto_generated.dataa[23]
dataa[24] => add_sub_pvi:auto_generated.dataa[24]
dataa[25] => add_sub_pvi:auto_generated.dataa[25]
dataa[26] => add_sub_pvi:auto_generated.dataa[26]
dataa[27] => add_sub_pvi:auto_generated.dataa[27]
dataa[28] => add_sub_pvi:auto_generated.dataa[28]
dataa[29] => add_sub_pvi:auto_generated.dataa[29]
dataa[30] => add_sub_pvi:auto_generated.dataa[30]
dataa[31] => add_sub_pvi:auto_generated.dataa[31]
dataa[32] => add_sub_pvi:auto_generated.dataa[32]
dataa[33] => add_sub_pvi:auto_generated.dataa[33]
dataa[34] => add_sub_pvi:auto_generated.dataa[34]
dataa[35] => add_sub_pvi:auto_generated.dataa[35]
dataa[36] => add_sub_pvi:auto_generated.dataa[36]
dataa[37] => add_sub_pvi:auto_generated.dataa[37]
dataa[38] => add_sub_pvi:auto_generated.dataa[38]
dataa[39] => add_sub_pvi:auto_generated.dataa[39]
dataa[40] => add_sub_pvi:auto_generated.dataa[40]
dataa[41] => add_sub_pvi:auto_generated.dataa[41]
dataa[42] => add_sub_pvi:auto_generated.dataa[42]
dataa[43] => add_sub_pvi:auto_generated.dataa[43]
dataa[44] => add_sub_pvi:auto_generated.dataa[44]
dataa[45] => add_sub_pvi:auto_generated.dataa[45]
dataa[46] => add_sub_pvi:auto_generated.dataa[46]
dataa[47] => add_sub_pvi:auto_generated.dataa[47]
dataa[48] => add_sub_pvi:auto_generated.dataa[48]
dataa[49] => add_sub_pvi:auto_generated.dataa[49]
dataa[50] => add_sub_pvi:auto_generated.dataa[50]
dataa[51] => add_sub_pvi:auto_generated.dataa[51]
dataa[52] => add_sub_pvi:auto_generated.dataa[52]
dataa[53] => add_sub_pvi:auto_generated.dataa[53]
dataa[54] => add_sub_pvi:auto_generated.dataa[54]
dataa[55] => add_sub_pvi:auto_generated.dataa[55]
datab[0] => add_sub_pvi:auto_generated.datab[0]
datab[1] => add_sub_pvi:auto_generated.datab[1]
datab[2] => add_sub_pvi:auto_generated.datab[2]
datab[3] => add_sub_pvi:auto_generated.datab[3]
datab[4] => add_sub_pvi:auto_generated.datab[4]
datab[5] => add_sub_pvi:auto_generated.datab[5]
datab[6] => add_sub_pvi:auto_generated.datab[6]
datab[7] => add_sub_pvi:auto_generated.datab[7]
datab[8] => add_sub_pvi:auto_generated.datab[8]
datab[9] => add_sub_pvi:auto_generated.datab[9]
datab[10] => add_sub_pvi:auto_generated.datab[10]
datab[11] => add_sub_pvi:auto_generated.datab[11]
datab[12] => add_sub_pvi:auto_generated.datab[12]
datab[13] => add_sub_pvi:auto_generated.datab[13]
datab[14] => add_sub_pvi:auto_generated.datab[14]
datab[15] => add_sub_pvi:auto_generated.datab[15]
datab[16] => add_sub_pvi:auto_generated.datab[16]
datab[17] => add_sub_pvi:auto_generated.datab[17]
datab[18] => add_sub_pvi:auto_generated.datab[18]
datab[19] => add_sub_pvi:auto_generated.datab[19]
datab[20] => add_sub_pvi:auto_generated.datab[20]
datab[21] => add_sub_pvi:auto_generated.datab[21]
datab[22] => add_sub_pvi:auto_generated.datab[22]
datab[23] => add_sub_pvi:auto_generated.datab[23]
datab[24] => add_sub_pvi:auto_generated.datab[24]
datab[25] => add_sub_pvi:auto_generated.datab[25]
datab[26] => add_sub_pvi:auto_generated.datab[26]
datab[27] => add_sub_pvi:auto_generated.datab[27]
datab[28] => add_sub_pvi:auto_generated.datab[28]
datab[29] => add_sub_pvi:auto_generated.datab[29]
datab[30] => add_sub_pvi:auto_generated.datab[30]
datab[31] => add_sub_pvi:auto_generated.datab[31]
datab[32] => add_sub_pvi:auto_generated.datab[32]
datab[33] => add_sub_pvi:auto_generated.datab[33]
datab[34] => add_sub_pvi:auto_generated.datab[34]
datab[35] => add_sub_pvi:auto_generated.datab[35]
datab[36] => add_sub_pvi:auto_generated.datab[36]
datab[37] => add_sub_pvi:auto_generated.datab[37]
datab[38] => add_sub_pvi:auto_generated.datab[38]
datab[39] => add_sub_pvi:auto_generated.datab[39]
datab[40] => add_sub_pvi:auto_generated.datab[40]
datab[41] => add_sub_pvi:auto_generated.datab[41]
datab[42] => add_sub_pvi:auto_generated.datab[42]
datab[43] => add_sub_pvi:auto_generated.datab[43]
datab[44] => add_sub_pvi:auto_generated.datab[44]
datab[45] => add_sub_pvi:auto_generated.datab[45]
datab[46] => add_sub_pvi:auto_generated.datab[46]
datab[47] => add_sub_pvi:auto_generated.datab[47]
datab[48] => add_sub_pvi:auto_generated.datab[48]
datab[49] => add_sub_pvi:auto_generated.datab[49]
datab[50] => add_sub_pvi:auto_generated.datab[50]
datab[51] => add_sub_pvi:auto_generated.datab[51]
datab[52] => add_sub_pvi:auto_generated.datab[52]
datab[53] => add_sub_pvi:auto_generated.datab[53]
datab[54] => add_sub_pvi:auto_generated.datab[54]
datab[55] => add_sub_pvi:auto_generated.datab[55]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pvi:auto_generated.result[0]
result[1] <= add_sub_pvi:auto_generated.result[1]
result[2] <= add_sub_pvi:auto_generated.result[2]
result[3] <= add_sub_pvi:auto_generated.result[3]
result[4] <= add_sub_pvi:auto_generated.result[4]
result[5] <= add_sub_pvi:auto_generated.result[5]
result[6] <= add_sub_pvi:auto_generated.result[6]
result[7] <= add_sub_pvi:auto_generated.result[7]
result[8] <= add_sub_pvi:auto_generated.result[8]
result[9] <= add_sub_pvi:auto_generated.result[9]
result[10] <= add_sub_pvi:auto_generated.result[10]
result[11] <= add_sub_pvi:auto_generated.result[11]
result[12] <= add_sub_pvi:auto_generated.result[12]
result[13] <= add_sub_pvi:auto_generated.result[13]
result[14] <= add_sub_pvi:auto_generated.result[14]
result[15] <= add_sub_pvi:auto_generated.result[15]
result[16] <= add_sub_pvi:auto_generated.result[16]
result[17] <= add_sub_pvi:auto_generated.result[17]
result[18] <= add_sub_pvi:auto_generated.result[18]
result[19] <= add_sub_pvi:auto_generated.result[19]
result[20] <= add_sub_pvi:auto_generated.result[20]
result[21] <= add_sub_pvi:auto_generated.result[21]
result[22] <= add_sub_pvi:auto_generated.result[22]
result[23] <= add_sub_pvi:auto_generated.result[23]
result[24] <= add_sub_pvi:auto_generated.result[24]
result[25] <= add_sub_pvi:auto_generated.result[25]
result[26] <= add_sub_pvi:auto_generated.result[26]
result[27] <= add_sub_pvi:auto_generated.result[27]
result[28] <= add_sub_pvi:auto_generated.result[28]
result[29] <= add_sub_pvi:auto_generated.result[29]
result[30] <= add_sub_pvi:auto_generated.result[30]
result[31] <= add_sub_pvi:auto_generated.result[31]
result[32] <= add_sub_pvi:auto_generated.result[32]
result[33] <= add_sub_pvi:auto_generated.result[33]
result[34] <= add_sub_pvi:auto_generated.result[34]
result[35] <= add_sub_pvi:auto_generated.result[35]
result[36] <= add_sub_pvi:auto_generated.result[36]
result[37] <= add_sub_pvi:auto_generated.result[37]
result[38] <= add_sub_pvi:auto_generated.result[38]
result[39] <= add_sub_pvi:auto_generated.result[39]
result[40] <= add_sub_pvi:auto_generated.result[40]
result[41] <= add_sub_pvi:auto_generated.result[41]
result[42] <= add_sub_pvi:auto_generated.result[42]
result[43] <= add_sub_pvi:auto_generated.result[43]
result[44] <= add_sub_pvi:auto_generated.result[44]
result[45] <= add_sub_pvi:auto_generated.result[45]
result[46] <= add_sub_pvi:auto_generated.result[46]
result[47] <= add_sub_pvi:auto_generated.result[47]
result[48] <= add_sub_pvi:auto_generated.result[48]
result[49] <= add_sub_pvi:auto_generated.result[49]
result[50] <= add_sub_pvi:auto_generated.result[50]
result[51] <= add_sub_pvi:auto_generated.result[51]
result[52] <= add_sub_pvi:auto_generated.result[52]
result[53] <= add_sub_pvi:auto_generated.result[53]
result[54] <= add_sub_pvi:auto_generated.result[54]
result[55] <= add_sub_pvi:auto_generated.result[55]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_pvi:auto_generated
dataa[0] => op_1.IN110
dataa[1] => op_1.IN108
dataa[2] => op_1.IN106
dataa[3] => op_1.IN104
dataa[4] => op_1.IN102
dataa[5] => op_1.IN100
dataa[6] => op_1.IN98
dataa[7] => op_1.IN96
dataa[8] => op_1.IN94
dataa[9] => op_1.IN92
dataa[10] => op_1.IN90
dataa[11] => op_1.IN88
dataa[12] => op_1.IN86
dataa[13] => op_1.IN84
dataa[14] => op_1.IN82
dataa[15] => op_1.IN80
dataa[16] => op_1.IN78
dataa[17] => op_1.IN76
dataa[18] => op_1.IN74
dataa[19] => op_1.IN72
dataa[20] => op_1.IN70
dataa[21] => op_1.IN68
dataa[22] => op_1.IN66
dataa[23] => op_1.IN64
dataa[24] => op_1.IN62
dataa[25] => op_1.IN60
dataa[26] => op_1.IN58
dataa[27] => op_1.IN56
dataa[28] => op_1.IN54
dataa[29] => op_1.IN52
dataa[30] => op_1.IN50
dataa[31] => op_1.IN48
dataa[32] => op_1.IN46
dataa[33] => op_1.IN44
dataa[34] => op_1.IN42
dataa[35] => op_1.IN40
dataa[36] => op_1.IN38
dataa[37] => op_1.IN36
dataa[38] => op_1.IN34
dataa[39] => op_1.IN32
dataa[40] => op_1.IN30
dataa[41] => op_1.IN28
dataa[42] => op_1.IN26
dataa[43] => op_1.IN24
dataa[44] => op_1.IN22
dataa[45] => op_1.IN20
dataa[46] => op_1.IN18
dataa[47] => op_1.IN16
dataa[48] => op_1.IN14
dataa[49] => op_1.IN12
dataa[50] => op_1.IN10
dataa[51] => op_1.IN8
dataa[52] => op_1.IN6
dataa[53] => op_1.IN4
dataa[54] => op_1.IN2
dataa[55] => op_1.IN0
datab[0] => op_1.IN111
datab[1] => op_1.IN109
datab[2] => op_1.IN107
datab[3] => op_1.IN105
datab[4] => op_1.IN103
datab[5] => op_1.IN101
datab[6] => op_1.IN99
datab[7] => op_1.IN97
datab[8] => op_1.IN95
datab[9] => op_1.IN93
datab[10] => op_1.IN91
datab[11] => op_1.IN89
datab[12] => op_1.IN87
datab[13] => op_1.IN85
datab[14] => op_1.IN83
datab[15] => op_1.IN81
datab[16] => op_1.IN79
datab[17] => op_1.IN77
datab[18] => op_1.IN75
datab[19] => op_1.IN73
datab[20] => op_1.IN71
datab[21] => op_1.IN69
datab[22] => op_1.IN67
datab[23] => op_1.IN65
datab[24] => op_1.IN63
datab[25] => op_1.IN61
datab[26] => op_1.IN59
datab[27] => op_1.IN57
datab[28] => op_1.IN55
datab[29] => op_1.IN53
datab[30] => op_1.IN51
datab[31] => op_1.IN49
datab[32] => op_1.IN47
datab[33] => op_1.IN45
datab[34] => op_1.IN43
datab[35] => op_1.IN41
datab[36] => op_1.IN39
datab[37] => op_1.IN37
datab[38] => op_1.IN35
datab[39] => op_1.IN33
datab[40] => op_1.IN31
datab[41] => op_1.IN29
datab[42] => op_1.IN27
datab[43] => op_1.IN25
datab[44] => op_1.IN23
datab[45] => op_1.IN21
datab[46] => op_1.IN19
datab[47] => op_1.IN17
datab[48] => op_1.IN15
datab[49] => op_1.IN13
datab[50] => op_1.IN11
datab[51] => op_1.IN9
datab[52] => op_1.IN7
datab[53] => op_1.IN5
datab[54] => op_1.IN3
datab[55] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
reset => \register_fifo:fifo_data[0][31].ACLR
reset => \register_fifo:fifo_data[0][32].ACLR
reset => \register_fifo:fifo_data[0][33].ACLR
reset => \register_fifo:fifo_data[0][34].ACLR
reset => \register_fifo:fifo_data[0][35].ACLR
reset => \register_fifo:fifo_data[0][36].ACLR
reset => \register_fifo:fifo_data[0][37].ACLR
reset => \register_fifo:fifo_data[0][38].ACLR
reset => \register_fifo:fifo_data[0][39].ACLR
reset => \register_fifo:fifo_data[0][40].ACLR
reset => \register_fifo:fifo_data[0][41].ACLR
reset => \register_fifo:fifo_data[0][42].ACLR
reset => \register_fifo:fifo_data[0][43].ACLR
reset => \register_fifo:fifo_data[0][44].ACLR
reset => \register_fifo:fifo_data[0][45].ACLR
reset => \register_fifo:fifo_data[0][46].ACLR
reset => \register_fifo:fifo_data[0][47].ACLR
reset => \register_fifo:fifo_data[0][48].ACLR
reset => \register_fifo:fifo_data[0][49].ACLR
reset => \register_fifo:fifo_data[0][50].ACLR
reset => \register_fifo:fifo_data[0][51].ACLR
reset => \register_fifo:fifo_data[0][52].ACLR
reset => \register_fifo:fifo_data[0][53].ACLR
reset => \register_fifo:fifo_data[0][54].ACLR
reset => \register_fifo:fifo_data[0][55].ACLR
enable => \register_fifo:fifo_data[0][55].ENA
enable => \register_fifo:fifo_data[0][54].ENA
enable => \register_fifo:fifo_data[0][53].ENA
enable => \register_fifo:fifo_data[0][52].ENA
enable => \register_fifo:fifo_data[0][51].ENA
enable => \register_fifo:fifo_data[0][50].ENA
enable => \register_fifo:fifo_data[0][49].ENA
enable => \register_fifo:fifo_data[0][48].ENA
enable => \register_fifo:fifo_data[0][47].ENA
enable => \register_fifo:fifo_data[0][46].ENA
enable => \register_fifo:fifo_data[0][45].ENA
enable => \register_fifo:fifo_data[0][44].ENA
enable => \register_fifo:fifo_data[0][43].ENA
enable => \register_fifo:fifo_data[0][42].ENA
enable => \register_fifo:fifo_data[0][41].ENA
enable => \register_fifo:fifo_data[0][40].ENA
enable => \register_fifo:fifo_data[0][39].ENA
enable => \register_fifo:fifo_data[0][38].ENA
enable => \register_fifo:fifo_data[0][37].ENA
enable => \register_fifo:fifo_data[0][36].ENA
enable => \register_fifo:fifo_data[0][35].ENA
enable => \register_fifo:fifo_data[0][34].ENA
enable => \register_fifo:fifo_data[0][33].ENA
enable => \register_fifo:fifo_data[0][32].ENA
enable => \register_fifo:fifo_data[0][31].ENA
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
datain[31] => \register_fifo:fifo_data[0][31].DATAIN
datain[32] => \register_fifo:fifo_data[0][32].DATAIN
datain[33] => \register_fifo:fifo_data[0][33].DATAIN
datain[34] => \register_fifo:fifo_data[0][34].DATAIN
datain[35] => \register_fifo:fifo_data[0][35].DATAIN
datain[36] => \register_fifo:fifo_data[0][36].DATAIN
datain[37] => \register_fifo:fifo_data[0][37].DATAIN
datain[38] => \register_fifo:fifo_data[0][38].DATAIN
datain[39] => \register_fifo:fifo_data[0][39].DATAIN
datain[40] => \register_fifo:fifo_data[0][40].DATAIN
datain[41] => \register_fifo:fifo_data[0][41].DATAIN
datain[42] => \register_fifo:fifo_data[0][42].DATAIN
datain[43] => \register_fifo:fifo_data[0][43].DATAIN
datain[44] => \register_fifo:fifo_data[0][44].DATAIN
datain[45] => \register_fifo:fifo_data[0][45].DATAIN
datain[46] => \register_fifo:fifo_data[0][46].DATAIN
datain[47] => \register_fifo:fifo_data[0][47].DATAIN
datain[48] => \register_fifo:fifo_data[0][48].DATAIN
datain[49] => \register_fifo:fifo_data[0][49].DATAIN
datain[50] => \register_fifo:fifo_data[0][50].DATAIN
datain[51] => \register_fifo:fifo_data[0][51].DATAIN
datain[52] => \register_fifo:fifo_data[0][52].DATAIN
datain[53] => \register_fifo:fifo_data[0][53].DATAIN
datain[54] => \register_fifo:fifo_data[0][54].DATAIN
datain[55] => \register_fifo:fifo_data[0][55].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
din[17] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[17]
din[18] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[18]
din[19] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[19]
din[20] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[20]
din[21] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[21]
din[22] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[22]
din[23] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[23]
din[24] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[24]
din[25] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[25]
din[26] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[26]
din[27] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[27]
din[28] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[28]
din[29] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[29]
din[30] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[30]
din[31] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[31]
din[32] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[32]
din[33] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[33]
din[34] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[34]
din[35] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[35]
din[36] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[36]
din[37] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[37]
din[38] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[38]
din[39] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[39]
din[40] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[40]
din[41] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[41]
din[42] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[42]
din[43] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[43]
din[44] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[44]
din[45] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[45]
din[46] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[46]
din[47] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[47]
dout[0] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[47]


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_qvi:auto_generated.dataa[0]
dataa[1] => add_sub_qvi:auto_generated.dataa[1]
dataa[2] => add_sub_qvi:auto_generated.dataa[2]
dataa[3] => add_sub_qvi:auto_generated.dataa[3]
dataa[4] => add_sub_qvi:auto_generated.dataa[4]
dataa[5] => add_sub_qvi:auto_generated.dataa[5]
dataa[6] => add_sub_qvi:auto_generated.dataa[6]
dataa[7] => add_sub_qvi:auto_generated.dataa[7]
dataa[8] => add_sub_qvi:auto_generated.dataa[8]
dataa[9] => add_sub_qvi:auto_generated.dataa[9]
dataa[10] => add_sub_qvi:auto_generated.dataa[10]
dataa[11] => add_sub_qvi:auto_generated.dataa[11]
dataa[12] => add_sub_qvi:auto_generated.dataa[12]
dataa[13] => add_sub_qvi:auto_generated.dataa[13]
dataa[14] => add_sub_qvi:auto_generated.dataa[14]
dataa[15] => add_sub_qvi:auto_generated.dataa[15]
dataa[16] => add_sub_qvi:auto_generated.dataa[16]
dataa[17] => add_sub_qvi:auto_generated.dataa[17]
dataa[18] => add_sub_qvi:auto_generated.dataa[18]
dataa[19] => add_sub_qvi:auto_generated.dataa[19]
dataa[20] => add_sub_qvi:auto_generated.dataa[20]
dataa[21] => add_sub_qvi:auto_generated.dataa[21]
dataa[22] => add_sub_qvi:auto_generated.dataa[22]
dataa[23] => add_sub_qvi:auto_generated.dataa[23]
dataa[24] => add_sub_qvi:auto_generated.dataa[24]
dataa[25] => add_sub_qvi:auto_generated.dataa[25]
dataa[26] => add_sub_qvi:auto_generated.dataa[26]
dataa[27] => add_sub_qvi:auto_generated.dataa[27]
dataa[28] => add_sub_qvi:auto_generated.dataa[28]
dataa[29] => add_sub_qvi:auto_generated.dataa[29]
dataa[30] => add_sub_qvi:auto_generated.dataa[30]
dataa[31] => add_sub_qvi:auto_generated.dataa[31]
dataa[32] => add_sub_qvi:auto_generated.dataa[32]
dataa[33] => add_sub_qvi:auto_generated.dataa[33]
dataa[34] => add_sub_qvi:auto_generated.dataa[34]
dataa[35] => add_sub_qvi:auto_generated.dataa[35]
dataa[36] => add_sub_qvi:auto_generated.dataa[36]
dataa[37] => add_sub_qvi:auto_generated.dataa[37]
dataa[38] => add_sub_qvi:auto_generated.dataa[38]
dataa[39] => add_sub_qvi:auto_generated.dataa[39]
dataa[40] => add_sub_qvi:auto_generated.dataa[40]
dataa[41] => add_sub_qvi:auto_generated.dataa[41]
dataa[42] => add_sub_qvi:auto_generated.dataa[42]
dataa[43] => add_sub_qvi:auto_generated.dataa[43]
dataa[44] => add_sub_qvi:auto_generated.dataa[44]
dataa[45] => add_sub_qvi:auto_generated.dataa[45]
dataa[46] => add_sub_qvi:auto_generated.dataa[46]
dataa[47] => add_sub_qvi:auto_generated.dataa[47]
datab[0] => add_sub_qvi:auto_generated.datab[0]
datab[1] => add_sub_qvi:auto_generated.datab[1]
datab[2] => add_sub_qvi:auto_generated.datab[2]
datab[3] => add_sub_qvi:auto_generated.datab[3]
datab[4] => add_sub_qvi:auto_generated.datab[4]
datab[5] => add_sub_qvi:auto_generated.datab[5]
datab[6] => add_sub_qvi:auto_generated.datab[6]
datab[7] => add_sub_qvi:auto_generated.datab[7]
datab[8] => add_sub_qvi:auto_generated.datab[8]
datab[9] => add_sub_qvi:auto_generated.datab[9]
datab[10] => add_sub_qvi:auto_generated.datab[10]
datab[11] => add_sub_qvi:auto_generated.datab[11]
datab[12] => add_sub_qvi:auto_generated.datab[12]
datab[13] => add_sub_qvi:auto_generated.datab[13]
datab[14] => add_sub_qvi:auto_generated.datab[14]
datab[15] => add_sub_qvi:auto_generated.datab[15]
datab[16] => add_sub_qvi:auto_generated.datab[16]
datab[17] => add_sub_qvi:auto_generated.datab[17]
datab[18] => add_sub_qvi:auto_generated.datab[18]
datab[19] => add_sub_qvi:auto_generated.datab[19]
datab[20] => add_sub_qvi:auto_generated.datab[20]
datab[21] => add_sub_qvi:auto_generated.datab[21]
datab[22] => add_sub_qvi:auto_generated.datab[22]
datab[23] => add_sub_qvi:auto_generated.datab[23]
datab[24] => add_sub_qvi:auto_generated.datab[24]
datab[25] => add_sub_qvi:auto_generated.datab[25]
datab[26] => add_sub_qvi:auto_generated.datab[26]
datab[27] => add_sub_qvi:auto_generated.datab[27]
datab[28] => add_sub_qvi:auto_generated.datab[28]
datab[29] => add_sub_qvi:auto_generated.datab[29]
datab[30] => add_sub_qvi:auto_generated.datab[30]
datab[31] => add_sub_qvi:auto_generated.datab[31]
datab[32] => add_sub_qvi:auto_generated.datab[32]
datab[33] => add_sub_qvi:auto_generated.datab[33]
datab[34] => add_sub_qvi:auto_generated.datab[34]
datab[35] => add_sub_qvi:auto_generated.datab[35]
datab[36] => add_sub_qvi:auto_generated.datab[36]
datab[37] => add_sub_qvi:auto_generated.datab[37]
datab[38] => add_sub_qvi:auto_generated.datab[38]
datab[39] => add_sub_qvi:auto_generated.datab[39]
datab[40] => add_sub_qvi:auto_generated.datab[40]
datab[41] => add_sub_qvi:auto_generated.datab[41]
datab[42] => add_sub_qvi:auto_generated.datab[42]
datab[43] => add_sub_qvi:auto_generated.datab[43]
datab[44] => add_sub_qvi:auto_generated.datab[44]
datab[45] => add_sub_qvi:auto_generated.datab[45]
datab[46] => add_sub_qvi:auto_generated.datab[46]
datab[47] => add_sub_qvi:auto_generated.datab[47]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qvi:auto_generated.result[0]
result[1] <= add_sub_qvi:auto_generated.result[1]
result[2] <= add_sub_qvi:auto_generated.result[2]
result[3] <= add_sub_qvi:auto_generated.result[3]
result[4] <= add_sub_qvi:auto_generated.result[4]
result[5] <= add_sub_qvi:auto_generated.result[5]
result[6] <= add_sub_qvi:auto_generated.result[6]
result[7] <= add_sub_qvi:auto_generated.result[7]
result[8] <= add_sub_qvi:auto_generated.result[8]
result[9] <= add_sub_qvi:auto_generated.result[9]
result[10] <= add_sub_qvi:auto_generated.result[10]
result[11] <= add_sub_qvi:auto_generated.result[11]
result[12] <= add_sub_qvi:auto_generated.result[12]
result[13] <= add_sub_qvi:auto_generated.result[13]
result[14] <= add_sub_qvi:auto_generated.result[14]
result[15] <= add_sub_qvi:auto_generated.result[15]
result[16] <= add_sub_qvi:auto_generated.result[16]
result[17] <= add_sub_qvi:auto_generated.result[17]
result[18] <= add_sub_qvi:auto_generated.result[18]
result[19] <= add_sub_qvi:auto_generated.result[19]
result[20] <= add_sub_qvi:auto_generated.result[20]
result[21] <= add_sub_qvi:auto_generated.result[21]
result[22] <= add_sub_qvi:auto_generated.result[22]
result[23] <= add_sub_qvi:auto_generated.result[23]
result[24] <= add_sub_qvi:auto_generated.result[24]
result[25] <= add_sub_qvi:auto_generated.result[25]
result[26] <= add_sub_qvi:auto_generated.result[26]
result[27] <= add_sub_qvi:auto_generated.result[27]
result[28] <= add_sub_qvi:auto_generated.result[28]
result[29] <= add_sub_qvi:auto_generated.result[29]
result[30] <= add_sub_qvi:auto_generated.result[30]
result[31] <= add_sub_qvi:auto_generated.result[31]
result[32] <= add_sub_qvi:auto_generated.result[32]
result[33] <= add_sub_qvi:auto_generated.result[33]
result[34] <= add_sub_qvi:auto_generated.result[34]
result[35] <= add_sub_qvi:auto_generated.result[35]
result[36] <= add_sub_qvi:auto_generated.result[36]
result[37] <= add_sub_qvi:auto_generated.result[37]
result[38] <= add_sub_qvi:auto_generated.result[38]
result[39] <= add_sub_qvi:auto_generated.result[39]
result[40] <= add_sub_qvi:auto_generated.result[40]
result[41] <= add_sub_qvi:auto_generated.result[41]
result[42] <= add_sub_qvi:auto_generated.result[42]
result[43] <= add_sub_qvi:auto_generated.result[43]
result[44] <= add_sub_qvi:auto_generated.result[44]
result[45] <= add_sub_qvi:auto_generated.result[45]
result[46] <= add_sub_qvi:auto_generated.result[46]
result[47] <= add_sub_qvi:auto_generated.result[47]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_qvi:auto_generated
dataa[0] => op_1.IN94
dataa[1] => op_1.IN92
dataa[2] => op_1.IN90
dataa[3] => op_1.IN88
dataa[4] => op_1.IN86
dataa[5] => op_1.IN84
dataa[6] => op_1.IN82
dataa[7] => op_1.IN80
dataa[8] => op_1.IN78
dataa[9] => op_1.IN76
dataa[10] => op_1.IN74
dataa[11] => op_1.IN72
dataa[12] => op_1.IN70
dataa[13] => op_1.IN68
dataa[14] => op_1.IN66
dataa[15] => op_1.IN64
dataa[16] => op_1.IN62
dataa[17] => op_1.IN60
dataa[18] => op_1.IN58
dataa[19] => op_1.IN56
dataa[20] => op_1.IN54
dataa[21] => op_1.IN52
dataa[22] => op_1.IN50
dataa[23] => op_1.IN48
dataa[24] => op_1.IN46
dataa[25] => op_1.IN44
dataa[26] => op_1.IN42
dataa[27] => op_1.IN40
dataa[28] => op_1.IN38
dataa[29] => op_1.IN36
dataa[30] => op_1.IN34
dataa[31] => op_1.IN32
dataa[32] => op_1.IN30
dataa[33] => op_1.IN28
dataa[34] => op_1.IN26
dataa[35] => op_1.IN24
dataa[36] => op_1.IN22
dataa[37] => op_1.IN20
dataa[38] => op_1.IN18
dataa[39] => op_1.IN16
dataa[40] => op_1.IN14
dataa[41] => op_1.IN12
dataa[42] => op_1.IN10
dataa[43] => op_1.IN8
dataa[44] => op_1.IN6
dataa[45] => op_1.IN4
dataa[46] => op_1.IN2
dataa[47] => op_1.IN0
datab[0] => op_1.IN95
datab[1] => op_1.IN93
datab[2] => op_1.IN91
datab[3] => op_1.IN89
datab[4] => op_1.IN87
datab[5] => op_1.IN85
datab[6] => op_1.IN83
datab[7] => op_1.IN81
datab[8] => op_1.IN79
datab[9] => op_1.IN77
datab[10] => op_1.IN75
datab[11] => op_1.IN73
datab[12] => op_1.IN71
datab[13] => op_1.IN69
datab[14] => op_1.IN67
datab[15] => op_1.IN65
datab[16] => op_1.IN63
datab[17] => op_1.IN61
datab[18] => op_1.IN59
datab[19] => op_1.IN57
datab[20] => op_1.IN55
datab[21] => op_1.IN53
datab[22] => op_1.IN51
datab[23] => op_1.IN49
datab[24] => op_1.IN47
datab[25] => op_1.IN45
datab[26] => op_1.IN43
datab[27] => op_1.IN41
datab[28] => op_1.IN39
datab[29] => op_1.IN37
datab[30] => op_1.IN35
datab[31] => op_1.IN33
datab[32] => op_1.IN31
datab[33] => op_1.IN29
datab[34] => op_1.IN27
datab[35] => op_1.IN25
datab[36] => op_1.IN23
datab[37] => op_1.IN21
datab[38] => op_1.IN19
datab[39] => op_1.IN17
datab[40] => op_1.IN15
datab[41] => op_1.IN13
datab[42] => op_1.IN11
datab[43] => op_1.IN9
datab[44] => op_1.IN7
datab[45] => op_1.IN5
datab[46] => op_1.IN3
datab[47] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
reset => \register_fifo:fifo_data[0][31].ACLR
reset => \register_fifo:fifo_data[0][32].ACLR
reset => \register_fifo:fifo_data[0][33].ACLR
reset => \register_fifo:fifo_data[0][34].ACLR
reset => \register_fifo:fifo_data[0][35].ACLR
reset => \register_fifo:fifo_data[0][36].ACLR
reset => \register_fifo:fifo_data[0][37].ACLR
reset => \register_fifo:fifo_data[0][38].ACLR
reset => \register_fifo:fifo_data[0][39].ACLR
reset => \register_fifo:fifo_data[0][40].ACLR
reset => \register_fifo:fifo_data[0][41].ACLR
reset => \register_fifo:fifo_data[0][42].ACLR
reset => \register_fifo:fifo_data[0][43].ACLR
reset => \register_fifo:fifo_data[0][44].ACLR
reset => \register_fifo:fifo_data[0][45].ACLR
reset => \register_fifo:fifo_data[0][46].ACLR
reset => \register_fifo:fifo_data[0][47].ACLR
enable => \register_fifo:fifo_data[0][47].ENA
enable => \register_fifo:fifo_data[0][46].ENA
enable => \register_fifo:fifo_data[0][45].ENA
enable => \register_fifo:fifo_data[0][44].ENA
enable => \register_fifo:fifo_data[0][43].ENA
enable => \register_fifo:fifo_data[0][42].ENA
enable => \register_fifo:fifo_data[0][41].ENA
enable => \register_fifo:fifo_data[0][40].ENA
enable => \register_fifo:fifo_data[0][39].ENA
enable => \register_fifo:fifo_data[0][38].ENA
enable => \register_fifo:fifo_data[0][37].ENA
enable => \register_fifo:fifo_data[0][36].ENA
enable => \register_fifo:fifo_data[0][35].ENA
enable => \register_fifo:fifo_data[0][34].ENA
enable => \register_fifo:fifo_data[0][33].ENA
enable => \register_fifo:fifo_data[0][32].ENA
enable => \register_fifo:fifo_data[0][31].ENA
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
datain[31] => \register_fifo:fifo_data[0][31].DATAIN
datain[32] => \register_fifo:fifo_data[0][32].DATAIN
datain[33] => \register_fifo:fifo_data[0][33].DATAIN
datain[34] => \register_fifo:fifo_data[0][34].DATAIN
datain[35] => \register_fifo:fifo_data[0][35].DATAIN
datain[36] => \register_fifo:fifo_data[0][36].DATAIN
datain[37] => \register_fifo:fifo_data[0][37].DATAIN
datain[38] => \register_fifo:fifo_data[0][38].DATAIN
datain[39] => \register_fifo:fifo_data[0][39].DATAIN
datain[40] => \register_fifo:fifo_data[0][40].DATAIN
datain[41] => \register_fifo:fifo_data[0][41].DATAIN
datain[42] => \register_fifo:fifo_data[0][42].DATAIN
datain[43] => \register_fifo:fifo_data[0][43].DATAIN
datain[44] => \register_fifo:fifo_data[0][44].DATAIN
datain[45] => \register_fifo:fifo_data[0][45].DATAIN
datain[46] => \register_fifo:fifo_data[0][46].DATAIN
datain[47] => \register_fifo:fifo_data[0][47].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
din[17] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[17]
din[18] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[18]
din[19] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[19]
din[20] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[20]
din[21] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[21]
din[22] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[22]
din[23] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[23]
din[24] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[24]
din[25] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[25]
din[26] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[26]
din[27] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[27]
din[28] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[28]
din[29] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[29]
din[30] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[30]
din[31] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[31]
din[32] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[32]
din[33] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[33]
din[34] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[34]
din[35] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[35]
din[36] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[36]
din[37] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[37]
din[38] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[38]
din[39] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[39]
dout[0] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[39]


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_ivi:auto_generated.dataa[0]
dataa[1] => add_sub_ivi:auto_generated.dataa[1]
dataa[2] => add_sub_ivi:auto_generated.dataa[2]
dataa[3] => add_sub_ivi:auto_generated.dataa[3]
dataa[4] => add_sub_ivi:auto_generated.dataa[4]
dataa[5] => add_sub_ivi:auto_generated.dataa[5]
dataa[6] => add_sub_ivi:auto_generated.dataa[6]
dataa[7] => add_sub_ivi:auto_generated.dataa[7]
dataa[8] => add_sub_ivi:auto_generated.dataa[8]
dataa[9] => add_sub_ivi:auto_generated.dataa[9]
dataa[10] => add_sub_ivi:auto_generated.dataa[10]
dataa[11] => add_sub_ivi:auto_generated.dataa[11]
dataa[12] => add_sub_ivi:auto_generated.dataa[12]
dataa[13] => add_sub_ivi:auto_generated.dataa[13]
dataa[14] => add_sub_ivi:auto_generated.dataa[14]
dataa[15] => add_sub_ivi:auto_generated.dataa[15]
dataa[16] => add_sub_ivi:auto_generated.dataa[16]
dataa[17] => add_sub_ivi:auto_generated.dataa[17]
dataa[18] => add_sub_ivi:auto_generated.dataa[18]
dataa[19] => add_sub_ivi:auto_generated.dataa[19]
dataa[20] => add_sub_ivi:auto_generated.dataa[20]
dataa[21] => add_sub_ivi:auto_generated.dataa[21]
dataa[22] => add_sub_ivi:auto_generated.dataa[22]
dataa[23] => add_sub_ivi:auto_generated.dataa[23]
dataa[24] => add_sub_ivi:auto_generated.dataa[24]
dataa[25] => add_sub_ivi:auto_generated.dataa[25]
dataa[26] => add_sub_ivi:auto_generated.dataa[26]
dataa[27] => add_sub_ivi:auto_generated.dataa[27]
dataa[28] => add_sub_ivi:auto_generated.dataa[28]
dataa[29] => add_sub_ivi:auto_generated.dataa[29]
dataa[30] => add_sub_ivi:auto_generated.dataa[30]
dataa[31] => add_sub_ivi:auto_generated.dataa[31]
dataa[32] => add_sub_ivi:auto_generated.dataa[32]
dataa[33] => add_sub_ivi:auto_generated.dataa[33]
dataa[34] => add_sub_ivi:auto_generated.dataa[34]
dataa[35] => add_sub_ivi:auto_generated.dataa[35]
dataa[36] => add_sub_ivi:auto_generated.dataa[36]
dataa[37] => add_sub_ivi:auto_generated.dataa[37]
dataa[38] => add_sub_ivi:auto_generated.dataa[38]
dataa[39] => add_sub_ivi:auto_generated.dataa[39]
datab[0] => add_sub_ivi:auto_generated.datab[0]
datab[1] => add_sub_ivi:auto_generated.datab[1]
datab[2] => add_sub_ivi:auto_generated.datab[2]
datab[3] => add_sub_ivi:auto_generated.datab[3]
datab[4] => add_sub_ivi:auto_generated.datab[4]
datab[5] => add_sub_ivi:auto_generated.datab[5]
datab[6] => add_sub_ivi:auto_generated.datab[6]
datab[7] => add_sub_ivi:auto_generated.datab[7]
datab[8] => add_sub_ivi:auto_generated.datab[8]
datab[9] => add_sub_ivi:auto_generated.datab[9]
datab[10] => add_sub_ivi:auto_generated.datab[10]
datab[11] => add_sub_ivi:auto_generated.datab[11]
datab[12] => add_sub_ivi:auto_generated.datab[12]
datab[13] => add_sub_ivi:auto_generated.datab[13]
datab[14] => add_sub_ivi:auto_generated.datab[14]
datab[15] => add_sub_ivi:auto_generated.datab[15]
datab[16] => add_sub_ivi:auto_generated.datab[16]
datab[17] => add_sub_ivi:auto_generated.datab[17]
datab[18] => add_sub_ivi:auto_generated.datab[18]
datab[19] => add_sub_ivi:auto_generated.datab[19]
datab[20] => add_sub_ivi:auto_generated.datab[20]
datab[21] => add_sub_ivi:auto_generated.datab[21]
datab[22] => add_sub_ivi:auto_generated.datab[22]
datab[23] => add_sub_ivi:auto_generated.datab[23]
datab[24] => add_sub_ivi:auto_generated.datab[24]
datab[25] => add_sub_ivi:auto_generated.datab[25]
datab[26] => add_sub_ivi:auto_generated.datab[26]
datab[27] => add_sub_ivi:auto_generated.datab[27]
datab[28] => add_sub_ivi:auto_generated.datab[28]
datab[29] => add_sub_ivi:auto_generated.datab[29]
datab[30] => add_sub_ivi:auto_generated.datab[30]
datab[31] => add_sub_ivi:auto_generated.datab[31]
datab[32] => add_sub_ivi:auto_generated.datab[32]
datab[33] => add_sub_ivi:auto_generated.datab[33]
datab[34] => add_sub_ivi:auto_generated.datab[34]
datab[35] => add_sub_ivi:auto_generated.datab[35]
datab[36] => add_sub_ivi:auto_generated.datab[36]
datab[37] => add_sub_ivi:auto_generated.datab[37]
datab[38] => add_sub_ivi:auto_generated.datab[38]
datab[39] => add_sub_ivi:auto_generated.datab[39]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ivi:auto_generated.result[0]
result[1] <= add_sub_ivi:auto_generated.result[1]
result[2] <= add_sub_ivi:auto_generated.result[2]
result[3] <= add_sub_ivi:auto_generated.result[3]
result[4] <= add_sub_ivi:auto_generated.result[4]
result[5] <= add_sub_ivi:auto_generated.result[5]
result[6] <= add_sub_ivi:auto_generated.result[6]
result[7] <= add_sub_ivi:auto_generated.result[7]
result[8] <= add_sub_ivi:auto_generated.result[8]
result[9] <= add_sub_ivi:auto_generated.result[9]
result[10] <= add_sub_ivi:auto_generated.result[10]
result[11] <= add_sub_ivi:auto_generated.result[11]
result[12] <= add_sub_ivi:auto_generated.result[12]
result[13] <= add_sub_ivi:auto_generated.result[13]
result[14] <= add_sub_ivi:auto_generated.result[14]
result[15] <= add_sub_ivi:auto_generated.result[15]
result[16] <= add_sub_ivi:auto_generated.result[16]
result[17] <= add_sub_ivi:auto_generated.result[17]
result[18] <= add_sub_ivi:auto_generated.result[18]
result[19] <= add_sub_ivi:auto_generated.result[19]
result[20] <= add_sub_ivi:auto_generated.result[20]
result[21] <= add_sub_ivi:auto_generated.result[21]
result[22] <= add_sub_ivi:auto_generated.result[22]
result[23] <= add_sub_ivi:auto_generated.result[23]
result[24] <= add_sub_ivi:auto_generated.result[24]
result[25] <= add_sub_ivi:auto_generated.result[25]
result[26] <= add_sub_ivi:auto_generated.result[26]
result[27] <= add_sub_ivi:auto_generated.result[27]
result[28] <= add_sub_ivi:auto_generated.result[28]
result[29] <= add_sub_ivi:auto_generated.result[29]
result[30] <= add_sub_ivi:auto_generated.result[30]
result[31] <= add_sub_ivi:auto_generated.result[31]
result[32] <= add_sub_ivi:auto_generated.result[32]
result[33] <= add_sub_ivi:auto_generated.result[33]
result[34] <= add_sub_ivi:auto_generated.result[34]
result[35] <= add_sub_ivi:auto_generated.result[35]
result[36] <= add_sub_ivi:auto_generated.result[36]
result[37] <= add_sub_ivi:auto_generated.result[37]
result[38] <= add_sub_ivi:auto_generated.result[38]
result[39] <= add_sub_ivi:auto_generated.result[39]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_ivi:auto_generated
dataa[0] => op_1.IN78
dataa[1] => op_1.IN76
dataa[2] => op_1.IN74
dataa[3] => op_1.IN72
dataa[4] => op_1.IN70
dataa[5] => op_1.IN68
dataa[6] => op_1.IN66
dataa[7] => op_1.IN64
dataa[8] => op_1.IN62
dataa[9] => op_1.IN60
dataa[10] => op_1.IN58
dataa[11] => op_1.IN56
dataa[12] => op_1.IN54
dataa[13] => op_1.IN52
dataa[14] => op_1.IN50
dataa[15] => op_1.IN48
dataa[16] => op_1.IN46
dataa[17] => op_1.IN44
dataa[18] => op_1.IN42
dataa[19] => op_1.IN40
dataa[20] => op_1.IN38
dataa[21] => op_1.IN36
dataa[22] => op_1.IN34
dataa[23] => op_1.IN32
dataa[24] => op_1.IN30
dataa[25] => op_1.IN28
dataa[26] => op_1.IN26
dataa[27] => op_1.IN24
dataa[28] => op_1.IN22
dataa[29] => op_1.IN20
dataa[30] => op_1.IN18
dataa[31] => op_1.IN16
dataa[32] => op_1.IN14
dataa[33] => op_1.IN12
dataa[34] => op_1.IN10
dataa[35] => op_1.IN8
dataa[36] => op_1.IN6
dataa[37] => op_1.IN4
dataa[38] => op_1.IN2
dataa[39] => op_1.IN0
datab[0] => op_1.IN79
datab[1] => op_1.IN77
datab[2] => op_1.IN75
datab[3] => op_1.IN73
datab[4] => op_1.IN71
datab[5] => op_1.IN69
datab[6] => op_1.IN67
datab[7] => op_1.IN65
datab[8] => op_1.IN63
datab[9] => op_1.IN61
datab[10] => op_1.IN59
datab[11] => op_1.IN57
datab[12] => op_1.IN55
datab[13] => op_1.IN53
datab[14] => op_1.IN51
datab[15] => op_1.IN49
datab[16] => op_1.IN47
datab[17] => op_1.IN45
datab[18] => op_1.IN43
datab[19] => op_1.IN41
datab[20] => op_1.IN39
datab[21] => op_1.IN37
datab[22] => op_1.IN35
datab[23] => op_1.IN33
datab[24] => op_1.IN31
datab[25] => op_1.IN29
datab[26] => op_1.IN27
datab[27] => op_1.IN25
datab[28] => op_1.IN23
datab[29] => op_1.IN21
datab[30] => op_1.IN19
datab[31] => op_1.IN17
datab[32] => op_1.IN15
datab[33] => op_1.IN13
datab[34] => op_1.IN11
datab[35] => op_1.IN9
datab[36] => op_1.IN7
datab[37] => op_1.IN5
datab[38] => op_1.IN3
datab[39] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
reset => \register_fifo:fifo_data[0][31].ACLR
reset => \register_fifo:fifo_data[0][32].ACLR
reset => \register_fifo:fifo_data[0][33].ACLR
reset => \register_fifo:fifo_data[0][34].ACLR
reset => \register_fifo:fifo_data[0][35].ACLR
reset => \register_fifo:fifo_data[0][36].ACLR
reset => \register_fifo:fifo_data[0][37].ACLR
reset => \register_fifo:fifo_data[0][38].ACLR
reset => \register_fifo:fifo_data[0][39].ACLR
enable => \register_fifo:fifo_data[0][39].ENA
enable => \register_fifo:fifo_data[0][38].ENA
enable => \register_fifo:fifo_data[0][37].ENA
enable => \register_fifo:fifo_data[0][36].ENA
enable => \register_fifo:fifo_data[0][35].ENA
enable => \register_fifo:fifo_data[0][34].ENA
enable => \register_fifo:fifo_data[0][33].ENA
enable => \register_fifo:fifo_data[0][32].ENA
enable => \register_fifo:fifo_data[0][31].ENA
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
datain[31] => \register_fifo:fifo_data[0][31].DATAIN
datain[32] => \register_fifo:fifo_data[0][32].DATAIN
datain[33] => \register_fifo:fifo_data[0][33].DATAIN
datain[34] => \register_fifo:fifo_data[0][34].DATAIN
datain[35] => \register_fifo:fifo_data[0][35].DATAIN
datain[36] => \register_fifo:fifo_data[0][36].DATAIN
datain[37] => \register_fifo:fifo_data[0][37].DATAIN
datain[38] => \register_fifo:fifo_data[0][38].DATAIN
datain[39] => \register_fifo:fifo_data[0][39].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
din[17] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[17]
din[18] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[18]
din[19] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[19]
din[20] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[20]
din[21] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[21]
din[22] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[22]
din[23] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[23]
din[24] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[24]
din[25] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[25]
din[26] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[26]
din[27] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[27]
din[28] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[28]
din[29] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[29]
din[30] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[30]
din[31] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[31]
din[32] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[32]
dout[0] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[32]


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_kvi:auto_generated.dataa[0]
dataa[1] => add_sub_kvi:auto_generated.dataa[1]
dataa[2] => add_sub_kvi:auto_generated.dataa[2]
dataa[3] => add_sub_kvi:auto_generated.dataa[3]
dataa[4] => add_sub_kvi:auto_generated.dataa[4]
dataa[5] => add_sub_kvi:auto_generated.dataa[5]
dataa[6] => add_sub_kvi:auto_generated.dataa[6]
dataa[7] => add_sub_kvi:auto_generated.dataa[7]
dataa[8] => add_sub_kvi:auto_generated.dataa[8]
dataa[9] => add_sub_kvi:auto_generated.dataa[9]
dataa[10] => add_sub_kvi:auto_generated.dataa[10]
dataa[11] => add_sub_kvi:auto_generated.dataa[11]
dataa[12] => add_sub_kvi:auto_generated.dataa[12]
dataa[13] => add_sub_kvi:auto_generated.dataa[13]
dataa[14] => add_sub_kvi:auto_generated.dataa[14]
dataa[15] => add_sub_kvi:auto_generated.dataa[15]
dataa[16] => add_sub_kvi:auto_generated.dataa[16]
dataa[17] => add_sub_kvi:auto_generated.dataa[17]
dataa[18] => add_sub_kvi:auto_generated.dataa[18]
dataa[19] => add_sub_kvi:auto_generated.dataa[19]
dataa[20] => add_sub_kvi:auto_generated.dataa[20]
dataa[21] => add_sub_kvi:auto_generated.dataa[21]
dataa[22] => add_sub_kvi:auto_generated.dataa[22]
dataa[23] => add_sub_kvi:auto_generated.dataa[23]
dataa[24] => add_sub_kvi:auto_generated.dataa[24]
dataa[25] => add_sub_kvi:auto_generated.dataa[25]
dataa[26] => add_sub_kvi:auto_generated.dataa[26]
dataa[27] => add_sub_kvi:auto_generated.dataa[27]
dataa[28] => add_sub_kvi:auto_generated.dataa[28]
dataa[29] => add_sub_kvi:auto_generated.dataa[29]
dataa[30] => add_sub_kvi:auto_generated.dataa[30]
dataa[31] => add_sub_kvi:auto_generated.dataa[31]
dataa[32] => add_sub_kvi:auto_generated.dataa[32]
datab[0] => add_sub_kvi:auto_generated.datab[0]
datab[1] => add_sub_kvi:auto_generated.datab[1]
datab[2] => add_sub_kvi:auto_generated.datab[2]
datab[3] => add_sub_kvi:auto_generated.datab[3]
datab[4] => add_sub_kvi:auto_generated.datab[4]
datab[5] => add_sub_kvi:auto_generated.datab[5]
datab[6] => add_sub_kvi:auto_generated.datab[6]
datab[7] => add_sub_kvi:auto_generated.datab[7]
datab[8] => add_sub_kvi:auto_generated.datab[8]
datab[9] => add_sub_kvi:auto_generated.datab[9]
datab[10] => add_sub_kvi:auto_generated.datab[10]
datab[11] => add_sub_kvi:auto_generated.datab[11]
datab[12] => add_sub_kvi:auto_generated.datab[12]
datab[13] => add_sub_kvi:auto_generated.datab[13]
datab[14] => add_sub_kvi:auto_generated.datab[14]
datab[15] => add_sub_kvi:auto_generated.datab[15]
datab[16] => add_sub_kvi:auto_generated.datab[16]
datab[17] => add_sub_kvi:auto_generated.datab[17]
datab[18] => add_sub_kvi:auto_generated.datab[18]
datab[19] => add_sub_kvi:auto_generated.datab[19]
datab[20] => add_sub_kvi:auto_generated.datab[20]
datab[21] => add_sub_kvi:auto_generated.datab[21]
datab[22] => add_sub_kvi:auto_generated.datab[22]
datab[23] => add_sub_kvi:auto_generated.datab[23]
datab[24] => add_sub_kvi:auto_generated.datab[24]
datab[25] => add_sub_kvi:auto_generated.datab[25]
datab[26] => add_sub_kvi:auto_generated.datab[26]
datab[27] => add_sub_kvi:auto_generated.datab[27]
datab[28] => add_sub_kvi:auto_generated.datab[28]
datab[29] => add_sub_kvi:auto_generated.datab[29]
datab[30] => add_sub_kvi:auto_generated.datab[30]
datab[31] => add_sub_kvi:auto_generated.datab[31]
datab[32] => add_sub_kvi:auto_generated.datab[32]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kvi:auto_generated.result[0]
result[1] <= add_sub_kvi:auto_generated.result[1]
result[2] <= add_sub_kvi:auto_generated.result[2]
result[3] <= add_sub_kvi:auto_generated.result[3]
result[4] <= add_sub_kvi:auto_generated.result[4]
result[5] <= add_sub_kvi:auto_generated.result[5]
result[6] <= add_sub_kvi:auto_generated.result[6]
result[7] <= add_sub_kvi:auto_generated.result[7]
result[8] <= add_sub_kvi:auto_generated.result[8]
result[9] <= add_sub_kvi:auto_generated.result[9]
result[10] <= add_sub_kvi:auto_generated.result[10]
result[11] <= add_sub_kvi:auto_generated.result[11]
result[12] <= add_sub_kvi:auto_generated.result[12]
result[13] <= add_sub_kvi:auto_generated.result[13]
result[14] <= add_sub_kvi:auto_generated.result[14]
result[15] <= add_sub_kvi:auto_generated.result[15]
result[16] <= add_sub_kvi:auto_generated.result[16]
result[17] <= add_sub_kvi:auto_generated.result[17]
result[18] <= add_sub_kvi:auto_generated.result[18]
result[19] <= add_sub_kvi:auto_generated.result[19]
result[20] <= add_sub_kvi:auto_generated.result[20]
result[21] <= add_sub_kvi:auto_generated.result[21]
result[22] <= add_sub_kvi:auto_generated.result[22]
result[23] <= add_sub_kvi:auto_generated.result[23]
result[24] <= add_sub_kvi:auto_generated.result[24]
result[25] <= add_sub_kvi:auto_generated.result[25]
result[26] <= add_sub_kvi:auto_generated.result[26]
result[27] <= add_sub_kvi:auto_generated.result[27]
result[28] <= add_sub_kvi:auto_generated.result[28]
result[29] <= add_sub_kvi:auto_generated.result[29]
result[30] <= add_sub_kvi:auto_generated.result[30]
result[31] <= add_sub_kvi:auto_generated.result[31]
result[32] <= add_sub_kvi:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_kvi:auto_generated
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
reset => \register_fifo:fifo_data[0][26].ACLR
reset => \register_fifo:fifo_data[0][27].ACLR
reset => \register_fifo:fifo_data[0][28].ACLR
reset => \register_fifo:fifo_data[0][29].ACLR
reset => \register_fifo:fifo_data[0][30].ACLR
reset => \register_fifo:fifo_data[0][31].ACLR
reset => \register_fifo:fifo_data[0][32].ACLR
enable => \register_fifo:fifo_data[0][32].ENA
enable => \register_fifo:fifo_data[0][31].ENA
enable => \register_fifo:fifo_data[0][30].ENA
enable => \register_fifo:fifo_data[0][29].ENA
enable => \register_fifo:fifo_data[0][28].ENA
enable => \register_fifo:fifo_data[0][27].ENA
enable => \register_fifo:fifo_data[0][26].ENA
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
datain[26] => \register_fifo:fifo_data[0][26].DATAIN
datain[27] => \register_fifo:fifo_data[0][27].DATAIN
datain[28] => \register_fifo:fifo_data[0][28].DATAIN
datain[29] => \register_fifo:fifo_data[0][29].DATAIN
datain[30] => \register_fifo:fifo_data[0][30].DATAIN
datain[31] => \register_fifo:fifo_data[0][31].DATAIN
datain[32] => \register_fifo:fifo_data[0][32].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4
clk => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
din[17] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[17]
din[18] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[18]
din[19] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[19]
din[20] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[20]
din[21] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[21]
din[22] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[22]
din[23] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[23]
din[24] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[24]
din[25] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[25]
dout[0] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay_cic_131:glogic:integrator_pipeline_0_generate:u1.dataout[25]


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_mvi:auto_generated.dataa[0]
dataa[1] => add_sub_mvi:auto_generated.dataa[1]
dataa[2] => add_sub_mvi:auto_generated.dataa[2]
dataa[3] => add_sub_mvi:auto_generated.dataa[3]
dataa[4] => add_sub_mvi:auto_generated.dataa[4]
dataa[5] => add_sub_mvi:auto_generated.dataa[5]
dataa[6] => add_sub_mvi:auto_generated.dataa[6]
dataa[7] => add_sub_mvi:auto_generated.dataa[7]
dataa[8] => add_sub_mvi:auto_generated.dataa[8]
dataa[9] => add_sub_mvi:auto_generated.dataa[9]
dataa[10] => add_sub_mvi:auto_generated.dataa[10]
dataa[11] => add_sub_mvi:auto_generated.dataa[11]
dataa[12] => add_sub_mvi:auto_generated.dataa[12]
dataa[13] => add_sub_mvi:auto_generated.dataa[13]
dataa[14] => add_sub_mvi:auto_generated.dataa[14]
dataa[15] => add_sub_mvi:auto_generated.dataa[15]
dataa[16] => add_sub_mvi:auto_generated.dataa[16]
dataa[17] => add_sub_mvi:auto_generated.dataa[17]
dataa[18] => add_sub_mvi:auto_generated.dataa[18]
dataa[19] => add_sub_mvi:auto_generated.dataa[19]
dataa[20] => add_sub_mvi:auto_generated.dataa[20]
dataa[21] => add_sub_mvi:auto_generated.dataa[21]
dataa[22] => add_sub_mvi:auto_generated.dataa[22]
dataa[23] => add_sub_mvi:auto_generated.dataa[23]
dataa[24] => add_sub_mvi:auto_generated.dataa[24]
dataa[25] => add_sub_mvi:auto_generated.dataa[25]
datab[0] => add_sub_mvi:auto_generated.datab[0]
datab[1] => add_sub_mvi:auto_generated.datab[1]
datab[2] => add_sub_mvi:auto_generated.datab[2]
datab[3] => add_sub_mvi:auto_generated.datab[3]
datab[4] => add_sub_mvi:auto_generated.datab[4]
datab[5] => add_sub_mvi:auto_generated.datab[5]
datab[6] => add_sub_mvi:auto_generated.datab[6]
datab[7] => add_sub_mvi:auto_generated.datab[7]
datab[8] => add_sub_mvi:auto_generated.datab[8]
datab[9] => add_sub_mvi:auto_generated.datab[9]
datab[10] => add_sub_mvi:auto_generated.datab[10]
datab[11] => add_sub_mvi:auto_generated.datab[11]
datab[12] => add_sub_mvi:auto_generated.datab[12]
datab[13] => add_sub_mvi:auto_generated.datab[13]
datab[14] => add_sub_mvi:auto_generated.datab[14]
datab[15] => add_sub_mvi:auto_generated.datab[15]
datab[16] => add_sub_mvi:auto_generated.datab[16]
datab[17] => add_sub_mvi:auto_generated.datab[17]
datab[18] => add_sub_mvi:auto_generated.datab[18]
datab[19] => add_sub_mvi:auto_generated.datab[19]
datab[20] => add_sub_mvi:auto_generated.datab[20]
datab[21] => add_sub_mvi:auto_generated.datab[21]
datab[22] => add_sub_mvi:auto_generated.datab[22]
datab[23] => add_sub_mvi:auto_generated.datab[23]
datab[24] => add_sub_mvi:auto_generated.datab[24]
datab[25] => add_sub_mvi:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_mvi:auto_generated.result[0]
result[1] <= add_sub_mvi:auto_generated.result[1]
result[2] <= add_sub_mvi:auto_generated.result[2]
result[3] <= add_sub_mvi:auto_generated.result[3]
result[4] <= add_sub_mvi:auto_generated.result[4]
result[5] <= add_sub_mvi:auto_generated.result[5]
result[6] <= add_sub_mvi:auto_generated.result[6]
result[7] <= add_sub_mvi:auto_generated.result[7]
result[8] <= add_sub_mvi:auto_generated.result[8]
result[9] <= add_sub_mvi:auto_generated.result[9]
result[10] <= add_sub_mvi:auto_generated.result[10]
result[11] <= add_sub_mvi:auto_generated.result[11]
result[12] <= add_sub_mvi:auto_generated.result[12]
result[13] <= add_sub_mvi:auto_generated.result[13]
result[14] <= add_sub_mvi:auto_generated.result[14]
result[15] <= add_sub_mvi:auto_generated.result[15]
result[16] <= add_sub_mvi:auto_generated.result[16]
result[17] <= add_sub_mvi:auto_generated.result[17]
result[18] <= add_sub_mvi:auto_generated.result[18]
result[19] <= add_sub_mvi:auto_generated.result[19]
result[20] <= add_sub_mvi:auto_generated.result[20]
result[21] <= add_sub_mvi:auto_generated.result[21]
result[22] <= add_sub_mvi:auto_generated.result[22]
result[23] <= add_sub_mvi:auto_generated.result[23]
result[24] <= add_sub_mvi:auto_generated.result[24]
result[25] <= add_sub_mvi:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|lpm_add_sub:\glogic:integrator_pipeline_0_generate:u0|add_sub_mvi:auto_generated
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => op_1.IN51
datab[1] => op_1.IN49
datab[2] => op_1.IN47
datab[3] => op_1.IN45
datab[4] => op_1.IN43
datab[5] => op_1.IN41
datab[6] => op_1.IN39
datab[7] => op_1.IN37
datab[8] => op_1.IN35
datab[9] => op_1.IN33
datab[10] => op_1.IN31
datab[11] => op_1.IN29
datab[12] => op_1.IN27
datab[13] => op_1.IN25
datab[14] => op_1.IN23
datab[15] => op_1.IN21
datab[16] => op_1.IN19
datab[17] => op_1.IN17
datab[18] => op_1.IN15
datab[19] => op_1.IN13
datab[20] => op_1.IN11
datab[21] => op_1.IN9
datab[22] => op_1.IN7
datab[23] => op_1.IN5
datab[24] => op_1.IN3
datab[25] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
reset => \register_fifo:fifo_data[0][22].ACLR
reset => \register_fifo:fifo_data[0][23].ACLR
reset => \register_fifo:fifo_data[0][24].ACLR
reset => \register_fifo:fifo_data[0][25].ACLR
enable => \register_fifo:fifo_data[0][25].ENA
enable => \register_fifo:fifo_data[0][24].ENA
enable => \register_fifo:fifo_data[0][23].ENA
enable => \register_fifo:fifo_data[0][22].ENA
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
datain[22] => \register_fifo:fifo_data[0][22].DATAIN
datain[23] => \register_fifo:fifo_data[0][23].DATAIN
datain[24] => \register_fifo:fifo_data[0][24].DATAIN
datain[25] => \register_fifo:fifo_data[0][25].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
data[17] => a_regfifo:subfifo.data[17]
data[18] => a_regfifo:subfifo.data[18]
data[19] => a_regfifo:subfifo.data[19]
data[20] => a_regfifo:subfifo.data[20]
data[21] => a_regfifo:subfifo.data[21]
data[22] => a_regfifo:subfifo.data[22]
data[23] => a_regfifo:subfifo.data[23]
data[24] => a_regfifo:subfifo.data[24]
data[25] => a_regfifo:subfifo.data[25]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
q[17] <= a_regfifo:subfifo.q[17]
q[18] <= a_regfifo:subfifo.q[18]
q[19] <= a_regfifo:subfifo.q[19]
q[20] <= a_regfifo:subfifo.q[20]
q[21] <= a_regfifo:subfifo.q[21]
q[22] <= a_regfifo:subfifo.q[22]
q[23] <= a_regfifo:subfifo.q[23]
q[24] <= a_regfifo:subfifo.q[24]
q[25] <= a_regfifo:subfifo.q[25]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
data[17] => dff_fifo[17].DATAIN
data[18] => dff_fifo[18].DATAIN
data[19] => dff_fifo[19].DATAIN
data[20] => dff_fifo[20].DATAIN
data[21] => dff_fifo[21].DATAIN
data[22] => dff_fifo[22].DATAIN
data[23] => dff_fifo[23].DATAIN
data[24] => dff_fifo[24].DATAIN
data[25] => dff_fifo[25].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dff_ra[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dff_ra[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dff_ra[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dff_ra[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dff_ra[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dff_ra[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dff_ra[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dff_ra[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dff_ra[25].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[25].CLK
clock => dff_fifo[24].CLK
clock => dff_fifo[23].CLK
clock => dff_fifo[22].CLK
clock => dff_fifo[21].CLK
clock => dff_fifo[20].CLK
clock => dff_fifo[19].CLK
clock => dff_fifo[18].CLK
clock => dff_fifo[17].CLK
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[25].CLK
clock => dff_ra[24].CLK
clock => dff_ra[23].CLK
clock => dff_ra[22].CLK
clock => dff_ra[21].CLK
clock => dff_ra[20].CLK
clock => dff_ra[19].CLK
clock => dff_ra[18].CLK
clock => dff_ra[17].CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[25].IN0
aclr => dff_fifo[25].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
clk => counter_fs[4].CLK
clk => counter_fs[5].CLK
clk => counter_fs[6].CLK
clk => counter_fs[7].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
reset => counter_fs[4].ACLR
reset => counter_fs[5].ACLR
reset => counter_fs[6].ACLR
reset => counter_fs[7].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
din[22] => dout[22].DATAIN
din[23] => dout[23].DATAIN
din[24] => dout[24].DATAIN
din[25] => dout[25].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= din[22].DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= din[23].DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= din[24].DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= din[25].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_131:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => auk_dspip_delay_cic_131:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
reset => dout[17]~reg0.ACLR
reset => dout[18]~reg0.ACLR
reset => dout[19]~reg0.ACLR
reset => dout[20]~reg0.ACLR
reset => dout[21]~reg0.ACLR
ena => auk_dspip_delay_cic_131:glogic:u0.enable
ena => dout[21]~reg0.ENA
ena => dout[20]~reg0.ENA
ena => dout[19]~reg0.ENA
ena => dout[18]~reg0.ENA
ena => dout[17]~reg0.ENA
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_131:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_131:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_131:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_131:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_131:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_131:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_131:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_131:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_131:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_131:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_131:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_131:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_131:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_131:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_131:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_131:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_131:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
din[17] => auk_dspip_delay_cic_131:glogic:u0.datain[17]
din[17] => LPM_ADD_SUB:u0.DATAA[17]
din[18] => auk_dspip_delay_cic_131:glogic:u0.datain[18]
din[18] => LPM_ADD_SUB:u0.DATAA[18]
din[19] => auk_dspip_delay_cic_131:glogic:u0.datain[19]
din[19] => LPM_ADD_SUB:u0.DATAA[19]
din[20] => auk_dspip_delay_cic_131:glogic:u0.datain[20]
din[20] => LPM_ADD_SUB:u0.DATAA[20]
din[21] => auk_dspip_delay_cic_131:glogic:u0.datain[21]
din[21] => LPM_ADD_SUB:u0.DATAA[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[1][17].CLK
clk => \register_fifo:fifo_data[1][18].CLK
clk => \register_fifo:fifo_data[1][19].CLK
clk => \register_fifo:fifo_data[1][20].CLK
clk => \register_fifo:fifo_data[1][21].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[1][0].ACLR
reset => \register_fifo:fifo_data[1][1].ACLR
reset => \register_fifo:fifo_data[1][2].ACLR
reset => \register_fifo:fifo_data[1][3].ACLR
reset => \register_fifo:fifo_data[1][4].ACLR
reset => \register_fifo:fifo_data[1][5].ACLR
reset => \register_fifo:fifo_data[1][6].ACLR
reset => \register_fifo:fifo_data[1][7].ACLR
reset => \register_fifo:fifo_data[1][8].ACLR
reset => \register_fifo:fifo_data[1][9].ACLR
reset => \register_fifo:fifo_data[1][10].ACLR
reset => \register_fifo:fifo_data[1][11].ACLR
reset => \register_fifo:fifo_data[1][12].ACLR
reset => \register_fifo:fifo_data[1][13].ACLR
reset => \register_fifo:fifo_data[1][14].ACLR
reset => \register_fifo:fifo_data[1][15].ACLR
reset => \register_fifo:fifo_data[1][16].ACLR
reset => \register_fifo:fifo_data[1][17].ACLR
reset => \register_fifo:fifo_data[1][18].ACLR
reset => \register_fifo:fifo_data[1][19].ACLR
reset => \register_fifo:fifo_data[1][20].ACLR
reset => \register_fifo:fifo_data[1][21].ACLR
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
enable => \register_fifo:fifo_data[1][21].ENA
enable => \register_fifo:fifo_data[1][20].ENA
enable => \register_fifo:fifo_data[1][19].ENA
enable => \register_fifo:fifo_data[1][18].ENA
enable => \register_fifo:fifo_data[1][17].ENA
enable => \register_fifo:fifo_data[1][16].ENA
enable => \register_fifo:fifo_data[1][15].ENA
enable => \register_fifo:fifo_data[1][14].ENA
enable => \register_fifo:fifo_data[1][13].ENA
enable => \register_fifo:fifo_data[1][12].ENA
enable => \register_fifo:fifo_data[1][11].ENA
enable => \register_fifo:fifo_data[1][10].ENA
enable => \register_fifo:fifo_data[1][9].ENA
enable => \register_fifo:fifo_data[1][8].ENA
enable => \register_fifo:fifo_data[1][7].ENA
enable => \register_fifo:fifo_data[1][6].ENA
enable => \register_fifo:fifo_data[1][5].ENA
enable => \register_fifo:fifo_data[1][4].ENA
enable => \register_fifo:fifo_data[1][3].ENA
enable => \register_fifo:fifo_data[1][2].ENA
enable => \register_fifo:fifo_data[1][1].ENA
enable => \register_fifo:fifo_data[1][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[1][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[1][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[1][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[1][21].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|lpm_add_sub:u0
dataa[0] => add_sub_j0j:auto_generated.dataa[0]
dataa[1] => add_sub_j0j:auto_generated.dataa[1]
dataa[2] => add_sub_j0j:auto_generated.dataa[2]
dataa[3] => add_sub_j0j:auto_generated.dataa[3]
dataa[4] => add_sub_j0j:auto_generated.dataa[4]
dataa[5] => add_sub_j0j:auto_generated.dataa[5]
dataa[6] => add_sub_j0j:auto_generated.dataa[6]
dataa[7] => add_sub_j0j:auto_generated.dataa[7]
dataa[8] => add_sub_j0j:auto_generated.dataa[8]
dataa[9] => add_sub_j0j:auto_generated.dataa[9]
dataa[10] => add_sub_j0j:auto_generated.dataa[10]
dataa[11] => add_sub_j0j:auto_generated.dataa[11]
dataa[12] => add_sub_j0j:auto_generated.dataa[12]
dataa[13] => add_sub_j0j:auto_generated.dataa[13]
dataa[14] => add_sub_j0j:auto_generated.dataa[14]
dataa[15] => add_sub_j0j:auto_generated.dataa[15]
dataa[16] => add_sub_j0j:auto_generated.dataa[16]
dataa[17] => add_sub_j0j:auto_generated.dataa[17]
dataa[18] => add_sub_j0j:auto_generated.dataa[18]
dataa[19] => add_sub_j0j:auto_generated.dataa[19]
dataa[20] => add_sub_j0j:auto_generated.dataa[20]
dataa[21] => add_sub_j0j:auto_generated.dataa[21]
datab[0] => add_sub_j0j:auto_generated.datab[0]
datab[1] => add_sub_j0j:auto_generated.datab[1]
datab[2] => add_sub_j0j:auto_generated.datab[2]
datab[3] => add_sub_j0j:auto_generated.datab[3]
datab[4] => add_sub_j0j:auto_generated.datab[4]
datab[5] => add_sub_j0j:auto_generated.datab[5]
datab[6] => add_sub_j0j:auto_generated.datab[6]
datab[7] => add_sub_j0j:auto_generated.datab[7]
datab[8] => add_sub_j0j:auto_generated.datab[8]
datab[9] => add_sub_j0j:auto_generated.datab[9]
datab[10] => add_sub_j0j:auto_generated.datab[10]
datab[11] => add_sub_j0j:auto_generated.datab[11]
datab[12] => add_sub_j0j:auto_generated.datab[12]
datab[13] => add_sub_j0j:auto_generated.datab[13]
datab[14] => add_sub_j0j:auto_generated.datab[14]
datab[15] => add_sub_j0j:auto_generated.datab[15]
datab[16] => add_sub_j0j:auto_generated.datab[16]
datab[17] => add_sub_j0j:auto_generated.datab[17]
datab[18] => add_sub_j0j:auto_generated.datab[18]
datab[19] => add_sub_j0j:auto_generated.datab[19]
datab[20] => add_sub_j0j:auto_generated.datab[20]
datab[21] => add_sub_j0j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_j0j:auto_generated.result[0]
result[1] <= add_sub_j0j:auto_generated.result[1]
result[2] <= add_sub_j0j:auto_generated.result[2]
result[3] <= add_sub_j0j:auto_generated.result[3]
result[4] <= add_sub_j0j:auto_generated.result[4]
result[5] <= add_sub_j0j:auto_generated.result[5]
result[6] <= add_sub_j0j:auto_generated.result[6]
result[7] <= add_sub_j0j:auto_generated.result[7]
result[8] <= add_sub_j0j:auto_generated.result[8]
result[9] <= add_sub_j0j:auto_generated.result[9]
result[10] <= add_sub_j0j:auto_generated.result[10]
result[11] <= add_sub_j0j:auto_generated.result[11]
result[12] <= add_sub_j0j:auto_generated.result[12]
result[13] <= add_sub_j0j:auto_generated.result[13]
result[14] <= add_sub_j0j:auto_generated.result[14]
result[15] <= add_sub_j0j:auto_generated.result[15]
result[16] <= add_sub_j0j:auto_generated.result[16]
result[17] <= add_sub_j0j:auto_generated.result[17]
result[18] <= add_sub_j0j:auto_generated.result[18]
result[19] <= add_sub_j0j:auto_generated.result[19]
result[20] <= add_sub_j0j:auto_generated.result[20]
result[21] <= add_sub_j0j:auto_generated.result[21]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|lpm_add_sub:u0|add_sub_j0j:auto_generated
dataa[0] => op_1.IN43
dataa[1] => op_1.IN41
dataa[2] => op_1.IN39
dataa[3] => op_1.IN37
dataa[4] => op_1.IN35
dataa[5] => op_1.IN33
dataa[6] => op_1.IN31
dataa[7] => op_1.IN29
dataa[8] => op_1.IN27
dataa[9] => op_1.IN25
dataa[10] => op_1.IN23
dataa[11] => op_1.IN21
dataa[12] => op_1.IN19
dataa[13] => op_1.IN17
dataa[14] => op_1.IN15
dataa[15] => op_1.IN13
dataa[16] => op_1.IN11
dataa[17] => op_1.IN9
dataa[18] => op_1.IN7
dataa[19] => op_1.IN5
dataa[20] => op_1.IN3
dataa[21] => op_1.IN1
datab[0] => op_1.IN44
datab[1] => op_1.IN42
datab[2] => op_1.IN40
datab[3] => op_1.IN38
datab[4] => op_1.IN36
datab[5] => op_1.IN34
datab[6] => op_1.IN32
datab[7] => op_1.IN30
datab[8] => op_1.IN28
datab[9] => op_1.IN26
datab[10] => op_1.IN24
datab[11] => op_1.IN22
datab[12] => op_1.IN20
datab[13] => op_1.IN18
datab[14] => op_1.IN16
datab[15] => op_1.IN14
datab[16] => op_1.IN12
datab[17] => op_1.IN10
datab[18] => op_1.IN8
datab[19] => op_1.IN6
datab[20] => op_1.IN4
datab[21] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_131:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
reset => auk_dspip_delay_cic_131:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
reset => dout[17]~reg0.ACLR
reset => dout[18]~reg0.ACLR
reset => dout[19]~reg0.ACLR
reset => dout[20]~reg0.ACLR
ena => auk_dspip_delay_cic_131:glogic:u0.enable
ena => dout[20]~reg0.ENA
ena => dout[19]~reg0.ENA
ena => dout[18]~reg0.ENA
ena => dout[17]~reg0.ENA
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_131:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_131:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_131:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_131:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_131:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_131:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_131:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_131:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_131:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_131:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_131:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_131:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_131:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_131:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_131:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_131:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_131:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
din[17] => auk_dspip_delay_cic_131:glogic:u0.datain[17]
din[17] => LPM_ADD_SUB:u0.DATAA[17]
din[18] => auk_dspip_delay_cic_131:glogic:u0.datain[18]
din[18] => LPM_ADD_SUB:u0.DATAA[18]
din[19] => auk_dspip_delay_cic_131:glogic:u0.datain[19]
din[19] => LPM_ADD_SUB:u0.DATAA[19]
din[20] => auk_dspip_delay_cic_131:glogic:u0.datain[20]
din[20] => LPM_ADD_SUB:u0.DATAA[20]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[1][17].CLK
clk => \register_fifo:fifo_data[1][18].CLK
clk => \register_fifo:fifo_data[1][19].CLK
clk => \register_fifo:fifo_data[1][20].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
reset => \register_fifo:fifo_data[1][0].ACLR
reset => \register_fifo:fifo_data[1][1].ACLR
reset => \register_fifo:fifo_data[1][2].ACLR
reset => \register_fifo:fifo_data[1][3].ACLR
reset => \register_fifo:fifo_data[1][4].ACLR
reset => \register_fifo:fifo_data[1][5].ACLR
reset => \register_fifo:fifo_data[1][6].ACLR
reset => \register_fifo:fifo_data[1][7].ACLR
reset => \register_fifo:fifo_data[1][8].ACLR
reset => \register_fifo:fifo_data[1][9].ACLR
reset => \register_fifo:fifo_data[1][10].ACLR
reset => \register_fifo:fifo_data[1][11].ACLR
reset => \register_fifo:fifo_data[1][12].ACLR
reset => \register_fifo:fifo_data[1][13].ACLR
reset => \register_fifo:fifo_data[1][14].ACLR
reset => \register_fifo:fifo_data[1][15].ACLR
reset => \register_fifo:fifo_data[1][16].ACLR
reset => \register_fifo:fifo_data[1][17].ACLR
reset => \register_fifo:fifo_data[1][18].ACLR
reset => \register_fifo:fifo_data[1][19].ACLR
reset => \register_fifo:fifo_data[1][20].ACLR
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
enable => \register_fifo:fifo_data[1][20].ENA
enable => \register_fifo:fifo_data[1][19].ENA
enable => \register_fifo:fifo_data[1][18].ENA
enable => \register_fifo:fifo_data[1][17].ENA
enable => \register_fifo:fifo_data[1][16].ENA
enable => \register_fifo:fifo_data[1][15].ENA
enable => \register_fifo:fifo_data[1][14].ENA
enable => \register_fifo:fifo_data[1][13].ENA
enable => \register_fifo:fifo_data[1][12].ENA
enable => \register_fifo:fifo_data[1][11].ENA
enable => \register_fifo:fifo_data[1][10].ENA
enable => \register_fifo:fifo_data[1][9].ENA
enable => \register_fifo:fifo_data[1][8].ENA
enable => \register_fifo:fifo_data[1][7].ENA
enable => \register_fifo:fifo_data[1][6].ENA
enable => \register_fifo:fifo_data[1][5].ENA
enable => \register_fifo:fifo_data[1][4].ENA
enable => \register_fifo:fifo_data[1][3].ENA
enable => \register_fifo:fifo_data[1][2].ENA
enable => \register_fifo:fifo_data[1][1].ENA
enable => \register_fifo:fifo_data[1][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
dataout[0] <= \register_fifo:fifo_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[1][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[1][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[1][20].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|lpm_add_sub:u0
dataa[0] => add_sub_i0j:auto_generated.dataa[0]
dataa[1] => add_sub_i0j:auto_generated.dataa[1]
dataa[2] => add_sub_i0j:auto_generated.dataa[2]
dataa[3] => add_sub_i0j:auto_generated.dataa[3]
dataa[4] => add_sub_i0j:auto_generated.dataa[4]
dataa[5] => add_sub_i0j:auto_generated.dataa[5]
dataa[6] => add_sub_i0j:auto_generated.dataa[6]
dataa[7] => add_sub_i0j:auto_generated.dataa[7]
dataa[8] => add_sub_i0j:auto_generated.dataa[8]
dataa[9] => add_sub_i0j:auto_generated.dataa[9]
dataa[10] => add_sub_i0j:auto_generated.dataa[10]
dataa[11] => add_sub_i0j:auto_generated.dataa[11]
dataa[12] => add_sub_i0j:auto_generated.dataa[12]
dataa[13] => add_sub_i0j:auto_generated.dataa[13]
dataa[14] => add_sub_i0j:auto_generated.dataa[14]
dataa[15] => add_sub_i0j:auto_generated.dataa[15]
dataa[16] => add_sub_i0j:auto_generated.dataa[16]
dataa[17] => add_sub_i0j:auto_generated.dataa[17]
dataa[18] => add_sub_i0j:auto_generated.dataa[18]
dataa[19] => add_sub_i0j:auto_generated.dataa[19]
dataa[20] => add_sub_i0j:auto_generated.dataa[20]
datab[0] => add_sub_i0j:auto_generated.datab[0]
datab[1] => add_sub_i0j:auto_generated.datab[1]
datab[2] => add_sub_i0j:auto_generated.datab[2]
datab[3] => add_sub_i0j:auto_generated.datab[3]
datab[4] => add_sub_i0j:auto_generated.datab[4]
datab[5] => add_sub_i0j:auto_generated.datab[5]
datab[6] => add_sub_i0j:auto_generated.datab[6]
datab[7] => add_sub_i0j:auto_generated.datab[7]
datab[8] => add_sub_i0j:auto_generated.datab[8]
datab[9] => add_sub_i0j:auto_generated.datab[9]
datab[10] => add_sub_i0j:auto_generated.datab[10]
datab[11] => add_sub_i0j:auto_generated.datab[11]
datab[12] => add_sub_i0j:auto_generated.datab[12]
datab[13] => add_sub_i0j:auto_generated.datab[13]
datab[14] => add_sub_i0j:auto_generated.datab[14]
datab[15] => add_sub_i0j:auto_generated.datab[15]
datab[16] => add_sub_i0j:auto_generated.datab[16]
datab[17] => add_sub_i0j:auto_generated.datab[17]
datab[18] => add_sub_i0j:auto_generated.datab[18]
datab[19] => add_sub_i0j:auto_generated.datab[19]
datab[20] => add_sub_i0j:auto_generated.datab[20]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i0j:auto_generated.result[0]
result[1] <= add_sub_i0j:auto_generated.result[1]
result[2] <= add_sub_i0j:auto_generated.result[2]
result[3] <= add_sub_i0j:auto_generated.result[3]
result[4] <= add_sub_i0j:auto_generated.result[4]
result[5] <= add_sub_i0j:auto_generated.result[5]
result[6] <= add_sub_i0j:auto_generated.result[6]
result[7] <= add_sub_i0j:auto_generated.result[7]
result[8] <= add_sub_i0j:auto_generated.result[8]
result[9] <= add_sub_i0j:auto_generated.result[9]
result[10] <= add_sub_i0j:auto_generated.result[10]
result[11] <= add_sub_i0j:auto_generated.result[11]
result[12] <= add_sub_i0j:auto_generated.result[12]
result[13] <= add_sub_i0j:auto_generated.result[13]
result[14] <= add_sub_i0j:auto_generated.result[14]
result[15] <= add_sub_i0j:auto_generated.result[15]
result[16] <= add_sub_i0j:auto_generated.result[16]
result[17] <= add_sub_i0j:auto_generated.result[17]
result[18] <= add_sub_i0j:auto_generated.result[18]
result[19] <= add_sub_i0j:auto_generated.result[19]
result[20] <= add_sub_i0j:auto_generated.result[20]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|lpm_add_sub:u0|add_sub_i0j:auto_generated
dataa[0] => op_1.IN41
dataa[1] => op_1.IN39
dataa[2] => op_1.IN37
dataa[3] => op_1.IN35
dataa[4] => op_1.IN33
dataa[5] => op_1.IN31
dataa[6] => op_1.IN29
dataa[7] => op_1.IN27
dataa[8] => op_1.IN25
dataa[9] => op_1.IN23
dataa[10] => op_1.IN21
dataa[11] => op_1.IN19
dataa[12] => op_1.IN17
dataa[13] => op_1.IN15
dataa[14] => op_1.IN13
dataa[15] => op_1.IN11
dataa[16] => op_1.IN9
dataa[17] => op_1.IN7
dataa[18] => op_1.IN5
dataa[19] => op_1.IN3
dataa[20] => op_1.IN1
datab[0] => op_1.IN42
datab[1] => op_1.IN40
datab[2] => op_1.IN38
datab[3] => op_1.IN36
datab[4] => op_1.IN34
datab[5] => op_1.IN32
datab[6] => op_1.IN30
datab[7] => op_1.IN28
datab[8] => op_1.IN26
datab[9] => op_1.IN24
datab[10] => op_1.IN22
datab[11] => op_1.IN20
datab[12] => op_1.IN18
datab[13] => op_1.IN16
datab[14] => op_1.IN14
datab[15] => op_1.IN12
datab[16] => op_1.IN10
datab[17] => op_1.IN8
datab[18] => op_1.IN6
datab[19] => op_1.IN4
datab[20] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_131:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
reset => auk_dspip_delay_cic_131:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
reset => dout[17]~reg0.ACLR
reset => dout[18]~reg0.ACLR
reset => dout[19]~reg0.ACLR
ena => auk_dspip_delay_cic_131:glogic:u0.enable
ena => dout[19]~reg0.ENA
ena => dout[18]~reg0.ENA
ena => dout[17]~reg0.ENA
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_131:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_131:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_131:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_131:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_131:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_131:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_131:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_131:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_131:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_131:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_131:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_131:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_131:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_131:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_131:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_131:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_131:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
din[17] => auk_dspip_delay_cic_131:glogic:u0.datain[17]
din[17] => LPM_ADD_SUB:u0.DATAA[17]
din[18] => auk_dspip_delay_cic_131:glogic:u0.datain[18]
din[18] => LPM_ADD_SUB:u0.DATAA[18]
din[19] => auk_dspip_delay_cic_131:glogic:u0.datain[19]
din[19] => LPM_ADD_SUB:u0.DATAA[19]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[1][17].CLK
clk => \register_fifo:fifo_data[1][18].CLK
clk => \register_fifo:fifo_data[1][19].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
reset => \register_fifo:fifo_data[1][0].ACLR
reset => \register_fifo:fifo_data[1][1].ACLR
reset => \register_fifo:fifo_data[1][2].ACLR
reset => \register_fifo:fifo_data[1][3].ACLR
reset => \register_fifo:fifo_data[1][4].ACLR
reset => \register_fifo:fifo_data[1][5].ACLR
reset => \register_fifo:fifo_data[1][6].ACLR
reset => \register_fifo:fifo_data[1][7].ACLR
reset => \register_fifo:fifo_data[1][8].ACLR
reset => \register_fifo:fifo_data[1][9].ACLR
reset => \register_fifo:fifo_data[1][10].ACLR
reset => \register_fifo:fifo_data[1][11].ACLR
reset => \register_fifo:fifo_data[1][12].ACLR
reset => \register_fifo:fifo_data[1][13].ACLR
reset => \register_fifo:fifo_data[1][14].ACLR
reset => \register_fifo:fifo_data[1][15].ACLR
reset => \register_fifo:fifo_data[1][16].ACLR
reset => \register_fifo:fifo_data[1][17].ACLR
reset => \register_fifo:fifo_data[1][18].ACLR
reset => \register_fifo:fifo_data[1][19].ACLR
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
enable => \register_fifo:fifo_data[1][19].ENA
enable => \register_fifo:fifo_data[1][18].ENA
enable => \register_fifo:fifo_data[1][17].ENA
enable => \register_fifo:fifo_data[1][16].ENA
enable => \register_fifo:fifo_data[1][15].ENA
enable => \register_fifo:fifo_data[1][14].ENA
enable => \register_fifo:fifo_data[1][13].ENA
enable => \register_fifo:fifo_data[1][12].ENA
enable => \register_fifo:fifo_data[1][11].ENA
enable => \register_fifo:fifo_data[1][10].ENA
enable => \register_fifo:fifo_data[1][9].ENA
enable => \register_fifo:fifo_data[1][8].ENA
enable => \register_fifo:fifo_data[1][7].ENA
enable => \register_fifo:fifo_data[1][6].ENA
enable => \register_fifo:fifo_data[1][5].ENA
enable => \register_fifo:fifo_data[1][4].ENA
enable => \register_fifo:fifo_data[1][3].ENA
enable => \register_fifo:fifo_data[1][2].ENA
enable => \register_fifo:fifo_data[1][1].ENA
enable => \register_fifo:fifo_data[1][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
dataout[0] <= \register_fifo:fifo_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[1][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[1][19].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|lpm_add_sub:u0
dataa[0] => add_sub_h0j:auto_generated.dataa[0]
dataa[1] => add_sub_h0j:auto_generated.dataa[1]
dataa[2] => add_sub_h0j:auto_generated.dataa[2]
dataa[3] => add_sub_h0j:auto_generated.dataa[3]
dataa[4] => add_sub_h0j:auto_generated.dataa[4]
dataa[5] => add_sub_h0j:auto_generated.dataa[5]
dataa[6] => add_sub_h0j:auto_generated.dataa[6]
dataa[7] => add_sub_h0j:auto_generated.dataa[7]
dataa[8] => add_sub_h0j:auto_generated.dataa[8]
dataa[9] => add_sub_h0j:auto_generated.dataa[9]
dataa[10] => add_sub_h0j:auto_generated.dataa[10]
dataa[11] => add_sub_h0j:auto_generated.dataa[11]
dataa[12] => add_sub_h0j:auto_generated.dataa[12]
dataa[13] => add_sub_h0j:auto_generated.dataa[13]
dataa[14] => add_sub_h0j:auto_generated.dataa[14]
dataa[15] => add_sub_h0j:auto_generated.dataa[15]
dataa[16] => add_sub_h0j:auto_generated.dataa[16]
dataa[17] => add_sub_h0j:auto_generated.dataa[17]
dataa[18] => add_sub_h0j:auto_generated.dataa[18]
dataa[19] => add_sub_h0j:auto_generated.dataa[19]
datab[0] => add_sub_h0j:auto_generated.datab[0]
datab[1] => add_sub_h0j:auto_generated.datab[1]
datab[2] => add_sub_h0j:auto_generated.datab[2]
datab[3] => add_sub_h0j:auto_generated.datab[3]
datab[4] => add_sub_h0j:auto_generated.datab[4]
datab[5] => add_sub_h0j:auto_generated.datab[5]
datab[6] => add_sub_h0j:auto_generated.datab[6]
datab[7] => add_sub_h0j:auto_generated.datab[7]
datab[8] => add_sub_h0j:auto_generated.datab[8]
datab[9] => add_sub_h0j:auto_generated.datab[9]
datab[10] => add_sub_h0j:auto_generated.datab[10]
datab[11] => add_sub_h0j:auto_generated.datab[11]
datab[12] => add_sub_h0j:auto_generated.datab[12]
datab[13] => add_sub_h0j:auto_generated.datab[13]
datab[14] => add_sub_h0j:auto_generated.datab[14]
datab[15] => add_sub_h0j:auto_generated.datab[15]
datab[16] => add_sub_h0j:auto_generated.datab[16]
datab[17] => add_sub_h0j:auto_generated.datab[17]
datab[18] => add_sub_h0j:auto_generated.datab[18]
datab[19] => add_sub_h0j:auto_generated.datab[19]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_h0j:auto_generated.result[0]
result[1] <= add_sub_h0j:auto_generated.result[1]
result[2] <= add_sub_h0j:auto_generated.result[2]
result[3] <= add_sub_h0j:auto_generated.result[3]
result[4] <= add_sub_h0j:auto_generated.result[4]
result[5] <= add_sub_h0j:auto_generated.result[5]
result[6] <= add_sub_h0j:auto_generated.result[6]
result[7] <= add_sub_h0j:auto_generated.result[7]
result[8] <= add_sub_h0j:auto_generated.result[8]
result[9] <= add_sub_h0j:auto_generated.result[9]
result[10] <= add_sub_h0j:auto_generated.result[10]
result[11] <= add_sub_h0j:auto_generated.result[11]
result[12] <= add_sub_h0j:auto_generated.result[12]
result[13] <= add_sub_h0j:auto_generated.result[13]
result[14] <= add_sub_h0j:auto_generated.result[14]
result[15] <= add_sub_h0j:auto_generated.result[15]
result[16] <= add_sub_h0j:auto_generated.result[16]
result[17] <= add_sub_h0j:auto_generated.result[17]
result[18] <= add_sub_h0j:auto_generated.result[18]
result[19] <= add_sub_h0j:auto_generated.result[19]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|lpm_add_sub:u0|add_sub_h0j:auto_generated
dataa[0] => op_1.IN39
dataa[1] => op_1.IN37
dataa[2] => op_1.IN35
dataa[3] => op_1.IN33
dataa[4] => op_1.IN31
dataa[5] => op_1.IN29
dataa[6] => op_1.IN27
dataa[7] => op_1.IN25
dataa[8] => op_1.IN23
dataa[9] => op_1.IN21
dataa[10] => op_1.IN19
dataa[11] => op_1.IN17
dataa[12] => op_1.IN15
dataa[13] => op_1.IN13
dataa[14] => op_1.IN11
dataa[15] => op_1.IN9
dataa[16] => op_1.IN7
dataa[17] => op_1.IN5
dataa[18] => op_1.IN3
dataa[19] => op_1.IN1
datab[0] => op_1.IN40
datab[1] => op_1.IN38
datab[2] => op_1.IN36
datab[3] => op_1.IN34
datab[4] => op_1.IN32
datab[5] => op_1.IN30
datab[6] => op_1.IN28
datab[7] => op_1.IN26
datab[8] => op_1.IN24
datab[9] => op_1.IN22
datab[10] => op_1.IN20
datab[11] => op_1.IN18
datab[12] => op_1.IN16
datab[13] => op_1.IN14
datab[14] => op_1.IN12
datab[15] => op_1.IN10
datab[16] => op_1.IN8
datab[17] => op_1.IN6
datab[18] => op_1.IN4
datab[19] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_131:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
reset => auk_dspip_delay_cic_131:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
reset => dout[17]~reg0.ACLR
reset => dout[18]~reg0.ACLR
ena => auk_dspip_delay_cic_131:glogic:u0.enable
ena => dout[18]~reg0.ENA
ena => dout[17]~reg0.ENA
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_131:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_131:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_131:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_131:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_131:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_131:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_131:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_131:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_131:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_131:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_131:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_131:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_131:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_131:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_131:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_131:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_131:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
din[17] => auk_dspip_delay_cic_131:glogic:u0.datain[17]
din[17] => LPM_ADD_SUB:u0.DATAA[17]
din[18] => auk_dspip_delay_cic_131:glogic:u0.datain[18]
din[18] => LPM_ADD_SUB:u0.DATAA[18]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[1][17].CLK
clk => \register_fifo:fifo_data[1][18].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[1][0].ACLR
reset => \register_fifo:fifo_data[1][1].ACLR
reset => \register_fifo:fifo_data[1][2].ACLR
reset => \register_fifo:fifo_data[1][3].ACLR
reset => \register_fifo:fifo_data[1][4].ACLR
reset => \register_fifo:fifo_data[1][5].ACLR
reset => \register_fifo:fifo_data[1][6].ACLR
reset => \register_fifo:fifo_data[1][7].ACLR
reset => \register_fifo:fifo_data[1][8].ACLR
reset => \register_fifo:fifo_data[1][9].ACLR
reset => \register_fifo:fifo_data[1][10].ACLR
reset => \register_fifo:fifo_data[1][11].ACLR
reset => \register_fifo:fifo_data[1][12].ACLR
reset => \register_fifo:fifo_data[1][13].ACLR
reset => \register_fifo:fifo_data[1][14].ACLR
reset => \register_fifo:fifo_data[1][15].ACLR
reset => \register_fifo:fifo_data[1][16].ACLR
reset => \register_fifo:fifo_data[1][17].ACLR
reset => \register_fifo:fifo_data[1][18].ACLR
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
enable => \register_fifo:fifo_data[1][18].ENA
enable => \register_fifo:fifo_data[1][17].ENA
enable => \register_fifo:fifo_data[1][16].ENA
enable => \register_fifo:fifo_data[1][15].ENA
enable => \register_fifo:fifo_data[1][14].ENA
enable => \register_fifo:fifo_data[1][13].ENA
enable => \register_fifo:fifo_data[1][12].ENA
enable => \register_fifo:fifo_data[1][11].ENA
enable => \register_fifo:fifo_data[1][10].ENA
enable => \register_fifo:fifo_data[1][9].ENA
enable => \register_fifo:fifo_data[1][8].ENA
enable => \register_fifo:fifo_data[1][7].ENA
enable => \register_fifo:fifo_data[1][6].ENA
enable => \register_fifo:fifo_data[1][5].ENA
enable => \register_fifo:fifo_data[1][4].ENA
enable => \register_fifo:fifo_data[1][3].ENA
enable => \register_fifo:fifo_data[1][2].ENA
enable => \register_fifo:fifo_data[1][1].ENA
enable => \register_fifo:fifo_data[1][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[1][18].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|lpm_add_sub:u0
dataa[0] => add_sub_p0j:auto_generated.dataa[0]
dataa[1] => add_sub_p0j:auto_generated.dataa[1]
dataa[2] => add_sub_p0j:auto_generated.dataa[2]
dataa[3] => add_sub_p0j:auto_generated.dataa[3]
dataa[4] => add_sub_p0j:auto_generated.dataa[4]
dataa[5] => add_sub_p0j:auto_generated.dataa[5]
dataa[6] => add_sub_p0j:auto_generated.dataa[6]
dataa[7] => add_sub_p0j:auto_generated.dataa[7]
dataa[8] => add_sub_p0j:auto_generated.dataa[8]
dataa[9] => add_sub_p0j:auto_generated.dataa[9]
dataa[10] => add_sub_p0j:auto_generated.dataa[10]
dataa[11] => add_sub_p0j:auto_generated.dataa[11]
dataa[12] => add_sub_p0j:auto_generated.dataa[12]
dataa[13] => add_sub_p0j:auto_generated.dataa[13]
dataa[14] => add_sub_p0j:auto_generated.dataa[14]
dataa[15] => add_sub_p0j:auto_generated.dataa[15]
dataa[16] => add_sub_p0j:auto_generated.dataa[16]
dataa[17] => add_sub_p0j:auto_generated.dataa[17]
dataa[18] => add_sub_p0j:auto_generated.dataa[18]
datab[0] => add_sub_p0j:auto_generated.datab[0]
datab[1] => add_sub_p0j:auto_generated.datab[1]
datab[2] => add_sub_p0j:auto_generated.datab[2]
datab[3] => add_sub_p0j:auto_generated.datab[3]
datab[4] => add_sub_p0j:auto_generated.datab[4]
datab[5] => add_sub_p0j:auto_generated.datab[5]
datab[6] => add_sub_p0j:auto_generated.datab[6]
datab[7] => add_sub_p0j:auto_generated.datab[7]
datab[8] => add_sub_p0j:auto_generated.datab[8]
datab[9] => add_sub_p0j:auto_generated.datab[9]
datab[10] => add_sub_p0j:auto_generated.datab[10]
datab[11] => add_sub_p0j:auto_generated.datab[11]
datab[12] => add_sub_p0j:auto_generated.datab[12]
datab[13] => add_sub_p0j:auto_generated.datab[13]
datab[14] => add_sub_p0j:auto_generated.datab[14]
datab[15] => add_sub_p0j:auto_generated.datab[15]
datab[16] => add_sub_p0j:auto_generated.datab[16]
datab[17] => add_sub_p0j:auto_generated.datab[17]
datab[18] => add_sub_p0j:auto_generated.datab[18]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_p0j:auto_generated.result[0]
result[1] <= add_sub_p0j:auto_generated.result[1]
result[2] <= add_sub_p0j:auto_generated.result[2]
result[3] <= add_sub_p0j:auto_generated.result[3]
result[4] <= add_sub_p0j:auto_generated.result[4]
result[5] <= add_sub_p0j:auto_generated.result[5]
result[6] <= add_sub_p0j:auto_generated.result[6]
result[7] <= add_sub_p0j:auto_generated.result[7]
result[8] <= add_sub_p0j:auto_generated.result[8]
result[9] <= add_sub_p0j:auto_generated.result[9]
result[10] <= add_sub_p0j:auto_generated.result[10]
result[11] <= add_sub_p0j:auto_generated.result[11]
result[12] <= add_sub_p0j:auto_generated.result[12]
result[13] <= add_sub_p0j:auto_generated.result[13]
result[14] <= add_sub_p0j:auto_generated.result[14]
result[15] <= add_sub_p0j:auto_generated.result[15]
result[16] <= add_sub_p0j:auto_generated.result[16]
result[17] <= add_sub_p0j:auto_generated.result[17]
result[18] <= add_sub_p0j:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|lpm_add_sub:u0|add_sub_p0j:auto_generated
dataa[0] => op_1.IN37
dataa[1] => op_1.IN35
dataa[2] => op_1.IN33
dataa[3] => op_1.IN31
dataa[4] => op_1.IN29
dataa[5] => op_1.IN27
dataa[6] => op_1.IN25
dataa[7] => op_1.IN23
dataa[8] => op_1.IN21
dataa[9] => op_1.IN19
dataa[10] => op_1.IN17
dataa[11] => op_1.IN15
dataa[12] => op_1.IN13
dataa[13] => op_1.IN11
dataa[14] => op_1.IN9
dataa[15] => op_1.IN7
dataa[16] => op_1.IN5
dataa[17] => op_1.IN3
dataa[18] => op_1.IN1
datab[0] => op_1.IN38
datab[1] => op_1.IN36
datab[2] => op_1.IN34
datab[3] => op_1.IN32
datab[4] => op_1.IN30
datab[5] => op_1.IN28
datab[6] => op_1.IN26
datab[7] => op_1.IN24
datab[8] => op_1.IN22
datab[9] => op_1.IN20
datab[10] => op_1.IN18
datab[11] => op_1.IN16
datab[12] => op_1.IN14
datab[13] => op_1.IN12
datab[14] => op_1.IN10
datab[15] => op_1.IN8
datab[16] => op_1.IN6
datab[17] => op_1.IN4
datab[18] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4
clk => auk_dspip_delay_cic_131:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
reset => auk_dspip_delay_cic_131:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
reset => dout[17]~reg0.ACLR
reset => dout[18]~reg0.ACLR
ena => auk_dspip_delay_cic_131:glogic:u0.enable
ena => dout[18]~reg0.ENA
ena => dout[17]~reg0.ENA
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_131:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_131:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_131:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_131:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_131:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_131:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_131:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_131:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_131:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_131:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_131:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_131:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_131:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_131:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_131:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_131:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_131:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
din[17] => auk_dspip_delay_cic_131:glogic:u0.datain[17]
din[17] => LPM_ADD_SUB:u0.DATAA[17]
din[18] => auk_dspip_delay_cic_131:glogic:u0.datain[18]
din[18] => LPM_ADD_SUB:u0.DATAA[18]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0
clk => \register_fifo:fifo_data[1][0].CLK
clk => \register_fifo:fifo_data[1][1].CLK
clk => \register_fifo:fifo_data[1][2].CLK
clk => \register_fifo:fifo_data[1][3].CLK
clk => \register_fifo:fifo_data[1][4].CLK
clk => \register_fifo:fifo_data[1][5].CLK
clk => \register_fifo:fifo_data[1][6].CLK
clk => \register_fifo:fifo_data[1][7].CLK
clk => \register_fifo:fifo_data[1][8].CLK
clk => \register_fifo:fifo_data[1][9].CLK
clk => \register_fifo:fifo_data[1][10].CLK
clk => \register_fifo:fifo_data[1][11].CLK
clk => \register_fifo:fifo_data[1][12].CLK
clk => \register_fifo:fifo_data[1][13].CLK
clk => \register_fifo:fifo_data[1][14].CLK
clk => \register_fifo:fifo_data[1][15].CLK
clk => \register_fifo:fifo_data[1][16].CLK
clk => \register_fifo:fifo_data[1][17].CLK
clk => \register_fifo:fifo_data[1][18].CLK
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
reset => \register_fifo:fifo_data[1][0].ACLR
reset => \register_fifo:fifo_data[1][1].ACLR
reset => \register_fifo:fifo_data[1][2].ACLR
reset => \register_fifo:fifo_data[1][3].ACLR
reset => \register_fifo:fifo_data[1][4].ACLR
reset => \register_fifo:fifo_data[1][5].ACLR
reset => \register_fifo:fifo_data[1][6].ACLR
reset => \register_fifo:fifo_data[1][7].ACLR
reset => \register_fifo:fifo_data[1][8].ACLR
reset => \register_fifo:fifo_data[1][9].ACLR
reset => \register_fifo:fifo_data[1][10].ACLR
reset => \register_fifo:fifo_data[1][11].ACLR
reset => \register_fifo:fifo_data[1][12].ACLR
reset => \register_fifo:fifo_data[1][13].ACLR
reset => \register_fifo:fifo_data[1][14].ACLR
reset => \register_fifo:fifo_data[1][15].ACLR
reset => \register_fifo:fifo_data[1][16].ACLR
reset => \register_fifo:fifo_data[1][17].ACLR
reset => \register_fifo:fifo_data[1][18].ACLR
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
enable => \register_fifo:fifo_data[1][18].ENA
enable => \register_fifo:fifo_data[1][17].ENA
enable => \register_fifo:fifo_data[1][16].ENA
enable => \register_fifo:fifo_data[1][15].ENA
enable => \register_fifo:fifo_data[1][14].ENA
enable => \register_fifo:fifo_data[1][13].ENA
enable => \register_fifo:fifo_data[1][12].ENA
enable => \register_fifo:fifo_data[1][11].ENA
enable => \register_fifo:fifo_data[1][10].ENA
enable => \register_fifo:fifo_data[1][9].ENA
enable => \register_fifo:fifo_data[1][8].ENA
enable => \register_fifo:fifo_data[1][7].ENA
enable => \register_fifo:fifo_data[1][6].ENA
enable => \register_fifo:fifo_data[1][5].ENA
enable => \register_fifo:fifo_data[1][4].ENA
enable => \register_fifo:fifo_data[1][3].ENA
enable => \register_fifo:fifo_data[1][2].ENA
enable => \register_fifo:fifo_data[1][1].ENA
enable => \register_fifo:fifo_data[1][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
dataout[0] <= \register_fifo:fifo_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[1][18].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|lpm_add_sub:u0
dataa[0] => add_sub_p0j:auto_generated.dataa[0]
dataa[1] => add_sub_p0j:auto_generated.dataa[1]
dataa[2] => add_sub_p0j:auto_generated.dataa[2]
dataa[3] => add_sub_p0j:auto_generated.dataa[3]
dataa[4] => add_sub_p0j:auto_generated.dataa[4]
dataa[5] => add_sub_p0j:auto_generated.dataa[5]
dataa[6] => add_sub_p0j:auto_generated.dataa[6]
dataa[7] => add_sub_p0j:auto_generated.dataa[7]
dataa[8] => add_sub_p0j:auto_generated.dataa[8]
dataa[9] => add_sub_p0j:auto_generated.dataa[9]
dataa[10] => add_sub_p0j:auto_generated.dataa[10]
dataa[11] => add_sub_p0j:auto_generated.dataa[11]
dataa[12] => add_sub_p0j:auto_generated.dataa[12]
dataa[13] => add_sub_p0j:auto_generated.dataa[13]
dataa[14] => add_sub_p0j:auto_generated.dataa[14]
dataa[15] => add_sub_p0j:auto_generated.dataa[15]
dataa[16] => add_sub_p0j:auto_generated.dataa[16]
dataa[17] => add_sub_p0j:auto_generated.dataa[17]
dataa[18] => add_sub_p0j:auto_generated.dataa[18]
datab[0] => add_sub_p0j:auto_generated.datab[0]
datab[1] => add_sub_p0j:auto_generated.datab[1]
datab[2] => add_sub_p0j:auto_generated.datab[2]
datab[3] => add_sub_p0j:auto_generated.datab[3]
datab[4] => add_sub_p0j:auto_generated.datab[4]
datab[5] => add_sub_p0j:auto_generated.datab[5]
datab[6] => add_sub_p0j:auto_generated.datab[6]
datab[7] => add_sub_p0j:auto_generated.datab[7]
datab[8] => add_sub_p0j:auto_generated.datab[8]
datab[9] => add_sub_p0j:auto_generated.datab[9]
datab[10] => add_sub_p0j:auto_generated.datab[10]
datab[11] => add_sub_p0j:auto_generated.datab[11]
datab[12] => add_sub_p0j:auto_generated.datab[12]
datab[13] => add_sub_p0j:auto_generated.datab[13]
datab[14] => add_sub_p0j:auto_generated.datab[14]
datab[15] => add_sub_p0j:auto_generated.datab[15]
datab[16] => add_sub_p0j:auto_generated.datab[16]
datab[17] => add_sub_p0j:auto_generated.datab[17]
datab[18] => add_sub_p0j:auto_generated.datab[18]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_p0j:auto_generated.result[0]
result[1] <= add_sub_p0j:auto_generated.result[1]
result[2] <= add_sub_p0j:auto_generated.result[2]
result[3] <= add_sub_p0j:auto_generated.result[3]
result[4] <= add_sub_p0j:auto_generated.result[4]
result[5] <= add_sub_p0j:auto_generated.result[5]
result[6] <= add_sub_p0j:auto_generated.result[6]
result[7] <= add_sub_p0j:auto_generated.result[7]
result[8] <= add_sub_p0j:auto_generated.result[8]
result[9] <= add_sub_p0j:auto_generated.result[9]
result[10] <= add_sub_p0j:auto_generated.result[10]
result[11] <= add_sub_p0j:auto_generated.result[11]
result[12] <= add_sub_p0j:auto_generated.result[12]
result[13] <= add_sub_p0j:auto_generated.result[13]
result[14] <= add_sub_p0j:auto_generated.result[14]
result[15] <= add_sub_p0j:auto_generated.result[15]
result[16] <= add_sub_p0j:auto_generated.result[16]
result[17] <= add_sub_p0j:auto_generated.result[17]
result[18] <= add_sub_p0j:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|lpm_add_sub:u0|add_sub_p0j:auto_generated
dataa[0] => op_1.IN37
dataa[1] => op_1.IN35
dataa[2] => op_1.IN33
dataa[3] => op_1.IN31
dataa[4] => op_1.IN29
dataa[5] => op_1.IN27
dataa[6] => op_1.IN25
dataa[7] => op_1.IN23
dataa[8] => op_1.IN21
dataa[9] => op_1.IN19
dataa[10] => op_1.IN17
dataa[11] => op_1.IN15
dataa[12] => op_1.IN13
dataa[13] => op_1.IN11
dataa[14] => op_1.IN9
dataa[15] => op_1.IN7
dataa[16] => op_1.IN5
dataa[17] => op_1.IN3
dataa[18] => op_1.IN1
datab[0] => op_1.IN38
datab[1] => op_1.IN36
datab[2] => op_1.IN34
datab[3] => op_1.IN32
datab[4] => op_1.IN30
datab[5] => op_1.IN28
datab[6] => op_1.IN26
datab[7] => op_1.IN24
datab[8] => op_1.IN22
datab[9] => op_1.IN20
datab[10] => op_1.IN18
datab[11] => op_1.IN16
datab[12] => op_1.IN14
datab[13] => op_1.IN12
datab[14] => op_1.IN10
datab[15] => op_1.IN8
datab[16] => op_1.IN6
datab[17] => op_1.IN4
datab[18] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_data[14] => ast_sink_data[14].IN1
ast_sink_data[15] => ast_sink_data[15].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[1] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[2] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[3] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[4] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[5] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[6] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[7] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[8] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[9] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[10] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[11] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[12] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[13] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[14] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[15] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[16] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[17] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[18] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[19] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[20] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[21] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[22] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[23] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[24] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[25] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[26] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[27] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[28] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[29] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[30] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[31] <= mfir_0002:mfir_inst.ast_source_data
ast_source_valid <= mfir_0002:mfir_inst.ast_source_valid
ast_source_error[0] <= mfir_0002:mfir_inst.ast_source_error
ast_source_error[1] <= mfir_0002:mfir_inst.ast_source_error


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst
clk => mfir_0002_ast:mfir_0002_ast_inst.clk
reset_n => mfir_0002_ast:mfir_0002_ast_inst.reset_n
ast_sink_data[0] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[7]
ast_sink_data[8] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[8]
ast_sink_data[9] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[9]
ast_sink_data[10] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[10]
ast_sink_data[11] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[11]
ast_sink_data[12] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[12]
ast_sink_data[13] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[13]
ast_sink_data[14] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[14]
ast_sink_data[15] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[15]
ast_sink_valid => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[23]
ast_source_data[24] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[24]
ast_source_data[25] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[25]
ast_source_data[26] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[26]
ast_source_data[27] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[27]
ast_source_data[28] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[28]
ast_source_data[29] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[29]
ast_source_data[30] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[30]
ast_source_data[31] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[31]
ast_source_valid <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_valid
ast_source_error[0] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_error[1]


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => mfir_0002_rtl:hpfircore.clk
clk => auk_dspip_roundsat_hpfir:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_source_data[26] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[26]
ast_source_data[27] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[27]
ast_source_data[28] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[28]
ast_source_data[29] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[29]
ast_source_data[30] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[30]
ast_source_data[31] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[31]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[15]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= at_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= at_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= at_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= at_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_data[12] => data[12].DATAIN
at_sink_data[13] => data[13].DATAIN
at_sink_data[14] => data[14].DATAIN
at_sink_data[15] => data[15].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
clk => data_out[26].CLK
clk => data_out[27].CLK
clk => data_out[28].CLK
clk => data_out[29].CLK
clk => data_out[30].CLK
clk => data_out[31].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
reset_n => data_out[26].ACLR
reset_n => data_out[27].ACLR
reset_n => data_out[28].ACLR
reset_n => data_out[29].ACLR
reset_n => data_out[30].ACLR
reset_n => data_out[31].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => Add2.IN6
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xIn_0[8] => dspba_delay:d_xIn_0_13.xin[8]
xIn_0[9] => dspba_delay:d_xIn_0_13.xin[9]
xIn_0[10] => dspba_delay:d_xIn_0_13.xin[10]
xIn_0[11] => dspba_delay:d_xIn_0_13.xin[11]
xIn_0[12] => dspba_delay:d_xIn_0_13.xin[12]
xIn_0[13] => dspba_delay:d_xIn_0_13.xin[13]
xIn_0[14] => dspba_delay:d_xIn_0_13.xin[14]
xIn_0[15] => dspba_delay:d_xIn_0_13.xin[15]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[26] <= u0_m0_wo0_accum_o[26].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[27] <= u0_m0_wo0_accum_o[27].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[28] <= u0_m0_wo0_accum_o[28].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[29] <= u0_m0_wo0_accum_o[29].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[30] <= u0_m0_wo0_accum_o[30].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[31] <= u0_m0_wo0_accum_o[31].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[32] <= u0_m0_wo0_accum_o[32].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[33] <= u0_m0_wo0_accum_o[33].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[34] <= u0_m0_wo0_accum_o[34].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[35] <= u0_m0_wo0_accum_o[35].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[36] <= u0_m0_wo0_accum_o[36].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_accum_o[26].CLK
clk => u0_m0_wo0_accum_o[27].CLK
clk => u0_m0_wo0_accum_o[28].CLK
clk => u0_m0_wo0_accum_o[29].CLK
clk => u0_m0_wo0_accum_o[30].CLK
clk => u0_m0_wo0_accum_o[31].CLK
clk => u0_m0_wo0_accum_o[32].CLK
clk => u0_m0_wo0_accum_o[33].CLK
clk => u0_m0_wo0_accum_o[34].CLK
clk => u0_m0_wo0_accum_o[35].CLK
clk => u0_m0_wo0_accum_o[36].CLK
clk => u0_m0_wo0_mtree_add3_0_o[0].CLK
clk => u0_m0_wo0_mtree_add3_0_o[1].CLK
clk => u0_m0_wo0_mtree_add3_0_o[2].CLK
clk => u0_m0_wo0_mtree_add3_0_o[3].CLK
clk => u0_m0_wo0_mtree_add3_0_o[4].CLK
clk => u0_m0_wo0_mtree_add3_0_o[5].CLK
clk => u0_m0_wo0_mtree_add3_0_o[6].CLK
clk => u0_m0_wo0_mtree_add3_0_o[7].CLK
clk => u0_m0_wo0_mtree_add3_0_o[8].CLK
clk => u0_m0_wo0_mtree_add3_0_o[9].CLK
clk => u0_m0_wo0_mtree_add3_0_o[10].CLK
clk => u0_m0_wo0_mtree_add3_0_o[11].CLK
clk => u0_m0_wo0_mtree_add3_0_o[12].CLK
clk => u0_m0_wo0_mtree_add3_0_o[13].CLK
clk => u0_m0_wo0_mtree_add3_0_o[14].CLK
clk => u0_m0_wo0_mtree_add3_0_o[15].CLK
clk => u0_m0_wo0_mtree_add3_0_o[16].CLK
clk => u0_m0_wo0_mtree_add3_0_o[17].CLK
clk => u0_m0_wo0_mtree_add3_0_o[18].CLK
clk => u0_m0_wo0_mtree_add3_0_o[19].CLK
clk => u0_m0_wo0_mtree_add3_0_o[20].CLK
clk => u0_m0_wo0_mtree_add3_0_o[21].CLK
clk => u0_m0_wo0_mtree_add3_0_o[22].CLK
clk => u0_m0_wo0_mtree_add3_0_o[23].CLK
clk => u0_m0_wo0_mtree_add3_0_o[24].CLK
clk => u0_m0_wo0_mtree_add3_0_o[25].CLK
clk => u0_m0_wo0_mtree_add3_0_o[26].CLK
clk => u0_m0_wo0_mtree_add3_0_o[27].CLK
clk => u0_m0_wo0_mtree_add3_0_o[28].CLK
clk => u0_m0_wo0_mtree_add3_0_o[29].CLK
clk => u0_m0_wo0_mtree_add3_0_o[30].CLK
clk => u0_m0_wo0_mtree_add3_0_o[31].CLK
clk => u0_m0_wo0_mtree_add3_0_o[32].CLK
clk => u0_m0_wo0_mtree_add3_0_o[33].CLK
clk => u0_m0_wo0_mtree_add3_0_o[34].CLK
clk => u0_m0_wo0_mtree_add3_0_o[35].CLK
clk => u0_m0_wo0_mtree_add2_0_o[0].CLK
clk => u0_m0_wo0_mtree_add2_0_o[1].CLK
clk => u0_m0_wo0_mtree_add2_0_o[2].CLK
clk => u0_m0_wo0_mtree_add2_0_o[3].CLK
clk => u0_m0_wo0_mtree_add2_0_o[4].CLK
clk => u0_m0_wo0_mtree_add2_0_o[5].CLK
clk => u0_m0_wo0_mtree_add2_0_o[6].CLK
clk => u0_m0_wo0_mtree_add2_0_o[7].CLK
clk => u0_m0_wo0_mtree_add2_0_o[8].CLK
clk => u0_m0_wo0_mtree_add2_0_o[9].CLK
clk => u0_m0_wo0_mtree_add2_0_o[10].CLK
clk => u0_m0_wo0_mtree_add2_0_o[11].CLK
clk => u0_m0_wo0_mtree_add2_0_o[12].CLK
clk => u0_m0_wo0_mtree_add2_0_o[13].CLK
clk => u0_m0_wo0_mtree_add2_0_o[14].CLK
clk => u0_m0_wo0_mtree_add2_0_o[15].CLK
clk => u0_m0_wo0_mtree_add2_0_o[16].CLK
clk => u0_m0_wo0_mtree_add2_0_o[17].CLK
clk => u0_m0_wo0_mtree_add2_0_o[18].CLK
clk => u0_m0_wo0_mtree_add2_0_o[19].CLK
clk => u0_m0_wo0_mtree_add2_0_o[20].CLK
clk => u0_m0_wo0_mtree_add2_0_o[21].CLK
clk => u0_m0_wo0_mtree_add2_0_o[22].CLK
clk => u0_m0_wo0_mtree_add2_0_o[23].CLK
clk => u0_m0_wo0_mtree_add2_0_o[24].CLK
clk => u0_m0_wo0_mtree_add2_0_o[25].CLK
clk => u0_m0_wo0_mtree_add2_0_o[26].CLK
clk => u0_m0_wo0_mtree_add2_0_o[27].CLK
clk => u0_m0_wo0_mtree_add2_0_o[28].CLK
clk => u0_m0_wo0_mtree_add2_0_o[29].CLK
clk => u0_m0_wo0_mtree_add2_0_o[30].CLK
clk => u0_m0_wo0_mtree_add2_0_o[31].CLK
clk => u0_m0_wo0_mtree_add2_0_o[32].CLK
clk => u0_m0_wo0_mtree_add2_0_o[33].CLK
clk => u0_m0_wo0_mtree_add2_0_o[34].CLK
clk => u0_m0_wo0_mtree_add1_0_o[0].CLK
clk => u0_m0_wo0_mtree_add1_0_o[1].CLK
clk => u0_m0_wo0_mtree_add1_0_o[2].CLK
clk => u0_m0_wo0_mtree_add1_0_o[3].CLK
clk => u0_m0_wo0_mtree_add1_0_o[4].CLK
clk => u0_m0_wo0_mtree_add1_0_o[5].CLK
clk => u0_m0_wo0_mtree_add1_0_o[6].CLK
clk => u0_m0_wo0_mtree_add1_0_o[7].CLK
clk => u0_m0_wo0_mtree_add1_0_o[8].CLK
clk => u0_m0_wo0_mtree_add1_0_o[9].CLK
clk => u0_m0_wo0_mtree_add1_0_o[10].CLK
clk => u0_m0_wo0_mtree_add1_0_o[11].CLK
clk => u0_m0_wo0_mtree_add1_0_o[12].CLK
clk => u0_m0_wo0_mtree_add1_0_o[13].CLK
clk => u0_m0_wo0_mtree_add1_0_o[14].CLK
clk => u0_m0_wo0_mtree_add1_0_o[15].CLK
clk => u0_m0_wo0_mtree_add1_0_o[16].CLK
clk => u0_m0_wo0_mtree_add1_0_o[17].CLK
clk => u0_m0_wo0_mtree_add1_0_o[18].CLK
clk => u0_m0_wo0_mtree_add1_0_o[19].CLK
clk => u0_m0_wo0_mtree_add1_0_o[20].CLK
clk => u0_m0_wo0_mtree_add1_0_o[21].CLK
clk => u0_m0_wo0_mtree_add1_0_o[22].CLK
clk => u0_m0_wo0_mtree_add1_0_o[23].CLK
clk => u0_m0_wo0_mtree_add1_0_o[24].CLK
clk => u0_m0_wo0_mtree_add1_0_o[25].CLK
clk => u0_m0_wo0_mtree_add1_0_o[26].CLK
clk => u0_m0_wo0_mtree_add1_0_o[27].CLK
clk => u0_m0_wo0_mtree_add1_0_o[28].CLK
clk => u0_m0_wo0_mtree_add1_0_o[29].CLK
clk => u0_m0_wo0_mtree_add1_0_o[30].CLK
clk => u0_m0_wo0_mtree_add1_0_o[31].CLK
clk => u0_m0_wo0_mtree_add1_0_o[32].CLK
clk => u0_m0_wo0_mtree_add1_0_o[33].CLK
clk => u0_m0_wo0_mtree_add0_0_o[0].CLK
clk => u0_m0_wo0_mtree_add0_0_o[1].CLK
clk => u0_m0_wo0_mtree_add0_0_o[2].CLK
clk => u0_m0_wo0_mtree_add0_0_o[3].CLK
clk => u0_m0_wo0_mtree_add0_0_o[4].CLK
clk => u0_m0_wo0_mtree_add0_0_o[5].CLK
clk => u0_m0_wo0_mtree_add0_0_o[6].CLK
clk => u0_m0_wo0_mtree_add0_0_o[7].CLK
clk => u0_m0_wo0_mtree_add0_0_o[8].CLK
clk => u0_m0_wo0_mtree_add0_0_o[9].CLK
clk => u0_m0_wo0_mtree_add0_0_o[10].CLK
clk => u0_m0_wo0_mtree_add0_0_o[11].CLK
clk => u0_m0_wo0_mtree_add0_0_o[12].CLK
clk => u0_m0_wo0_mtree_add0_0_o[13].CLK
clk => u0_m0_wo0_mtree_add0_0_o[14].CLK
clk => u0_m0_wo0_mtree_add0_0_o[15].CLK
clk => u0_m0_wo0_mtree_add0_0_o[16].CLK
clk => u0_m0_wo0_mtree_add0_0_o[17].CLK
clk => u0_m0_wo0_mtree_add0_0_o[18].CLK
clk => u0_m0_wo0_mtree_add0_0_o[19].CLK
clk => u0_m0_wo0_mtree_add0_0_o[20].CLK
clk => u0_m0_wo0_mtree_add0_0_o[21].CLK
clk => u0_m0_wo0_mtree_add0_0_o[22].CLK
clk => u0_m0_wo0_mtree_add0_0_o[23].CLK
clk => u0_m0_wo0_mtree_add0_0_o[24].CLK
clk => u0_m0_wo0_mtree_add0_0_o[25].CLK
clk => u0_m0_wo0_mtree_add0_0_o[26].CLK
clk => u0_m0_wo0_mtree_add0_0_o[27].CLK
clk => u0_m0_wo0_mtree_add0_0_o[28].CLK
clk => u0_m0_wo0_mtree_add0_0_o[29].CLK
clk => u0_m0_wo0_mtree_add0_0_o[30].CLK
clk => u0_m0_wo0_mtree_add0_0_o[31].CLK
clk => u0_m0_wo0_mtree_add0_0_o[32].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[31].CLK
clk => u0_m0_wo0_cm10_q[0].CLK
clk => u0_m0_wo0_cm10_q[1].CLK
clk => u0_m0_wo0_cm10_q[2].CLK
clk => u0_m0_wo0_cm10_q[3].CLK
clk => u0_m0_wo0_cm10_q[4].CLK
clk => u0_m0_wo0_cm10_q[5].CLK
clk => u0_m0_wo0_cm10_q[6].CLK
clk => u0_m0_wo0_cm10_q[7].CLK
clk => u0_m0_wo0_cm10_q[8].CLK
clk => u0_m0_wo0_cm10_q[9].CLK
clk => u0_m0_wo0_cm10_q[10].CLK
clk => u0_m0_wo0_cm10_q[11].CLK
clk => u0_m0_wo0_cm10_q[12].CLK
clk => u0_m0_wo0_cm10_q[13].CLK
clk => u0_m0_wo0_cm10_q[14].CLK
clk => u0_m0_wo0_cm10_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[31].CLK
clk => u0_m0_wo0_cm9_q[0].CLK
clk => u0_m0_wo0_cm9_q[1].CLK
clk => u0_m0_wo0_cm9_q[2].CLK
clk => u0_m0_wo0_cm9_q[3].CLK
clk => u0_m0_wo0_cm9_q[4].CLK
clk => u0_m0_wo0_cm9_q[5].CLK
clk => u0_m0_wo0_cm9_q[6].CLK
clk => u0_m0_wo0_cm9_q[7].CLK
clk => u0_m0_wo0_cm9_q[8].CLK
clk => u0_m0_wo0_cm9_q[9].CLK
clk => u0_m0_wo0_cm9_q[10].CLK
clk => u0_m0_wo0_cm9_q[11].CLK
clk => u0_m0_wo0_cm9_q[12].CLK
clk => u0_m0_wo0_cm9_q[13].CLK
clk => u0_m0_wo0_cm9_q[14].CLK
clk => u0_m0_wo0_cm9_q[15].CLK
clk => u0_m0_wo0_mtree_add0_1_o[0].CLK
clk => u0_m0_wo0_mtree_add0_1_o[1].CLK
clk => u0_m0_wo0_mtree_add0_1_o[2].CLK
clk => u0_m0_wo0_mtree_add0_1_o[3].CLK
clk => u0_m0_wo0_mtree_add0_1_o[4].CLK
clk => u0_m0_wo0_mtree_add0_1_o[5].CLK
clk => u0_m0_wo0_mtree_add0_1_o[6].CLK
clk => u0_m0_wo0_mtree_add0_1_o[7].CLK
clk => u0_m0_wo0_mtree_add0_1_o[8].CLK
clk => u0_m0_wo0_mtree_add0_1_o[9].CLK
clk => u0_m0_wo0_mtree_add0_1_o[10].CLK
clk => u0_m0_wo0_mtree_add0_1_o[11].CLK
clk => u0_m0_wo0_mtree_add0_1_o[12].CLK
clk => u0_m0_wo0_mtree_add0_1_o[13].CLK
clk => u0_m0_wo0_mtree_add0_1_o[14].CLK
clk => u0_m0_wo0_mtree_add0_1_o[15].CLK
clk => u0_m0_wo0_mtree_add0_1_o[16].CLK
clk => u0_m0_wo0_mtree_add0_1_o[17].CLK
clk => u0_m0_wo0_mtree_add0_1_o[18].CLK
clk => u0_m0_wo0_mtree_add0_1_o[19].CLK
clk => u0_m0_wo0_mtree_add0_1_o[20].CLK
clk => u0_m0_wo0_mtree_add0_1_o[21].CLK
clk => u0_m0_wo0_mtree_add0_1_o[22].CLK
clk => u0_m0_wo0_mtree_add0_1_o[23].CLK
clk => u0_m0_wo0_mtree_add0_1_o[24].CLK
clk => u0_m0_wo0_mtree_add0_1_o[25].CLK
clk => u0_m0_wo0_mtree_add0_1_o[26].CLK
clk => u0_m0_wo0_mtree_add0_1_o[27].CLK
clk => u0_m0_wo0_mtree_add0_1_o[28].CLK
clk => u0_m0_wo0_mtree_add0_1_o[29].CLK
clk => u0_m0_wo0_mtree_add0_1_o[30].CLK
clk => u0_m0_wo0_mtree_add0_1_o[31].CLK
clk => u0_m0_wo0_mtree_add0_1_o[32].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[31].CLK
clk => u0_m0_wo0_cm8_q[0].CLK
clk => u0_m0_wo0_cm8_q[1].CLK
clk => u0_m0_wo0_cm8_q[2].CLK
clk => u0_m0_wo0_cm8_q[3].CLK
clk => u0_m0_wo0_cm8_q[4].CLK
clk => u0_m0_wo0_cm8_q[5].CLK
clk => u0_m0_wo0_cm8_q[6].CLK
clk => u0_m0_wo0_cm8_q[7].CLK
clk => u0_m0_wo0_cm8_q[8].CLK
clk => u0_m0_wo0_cm8_q[9].CLK
clk => u0_m0_wo0_cm8_q[10].CLK
clk => u0_m0_wo0_cm8_q[11].CLK
clk => u0_m0_wo0_cm8_q[12].CLK
clk => u0_m0_wo0_cm8_q[13].CLK
clk => u0_m0_wo0_cm8_q[14].CLK
clk => u0_m0_wo0_cm8_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[31].CLK
clk => u0_m0_wo0_cm7_q[0].CLK
clk => u0_m0_wo0_cm7_q[1].CLK
clk => u0_m0_wo0_cm7_q[2].CLK
clk => u0_m0_wo0_cm7_q[3].CLK
clk => u0_m0_wo0_cm7_q[4].CLK
clk => u0_m0_wo0_cm7_q[5].CLK
clk => u0_m0_wo0_cm7_q[6].CLK
clk => u0_m0_wo0_cm7_q[7].CLK
clk => u0_m0_wo0_cm7_q[8].CLK
clk => u0_m0_wo0_cm7_q[9].CLK
clk => u0_m0_wo0_cm7_q[10].CLK
clk => u0_m0_wo0_cm7_q[11].CLK
clk => u0_m0_wo0_cm7_q[12].CLK
clk => u0_m0_wo0_cm7_q[13].CLK
clk => u0_m0_wo0_cm7_q[14].CLK
clk => u0_m0_wo0_cm7_q[15].CLK
clk => u0_m0_wo0_mtree_add1_1_o[0].CLK
clk => u0_m0_wo0_mtree_add1_1_o[1].CLK
clk => u0_m0_wo0_mtree_add1_1_o[2].CLK
clk => u0_m0_wo0_mtree_add1_1_o[3].CLK
clk => u0_m0_wo0_mtree_add1_1_o[4].CLK
clk => u0_m0_wo0_mtree_add1_1_o[5].CLK
clk => u0_m0_wo0_mtree_add1_1_o[6].CLK
clk => u0_m0_wo0_mtree_add1_1_o[7].CLK
clk => u0_m0_wo0_mtree_add1_1_o[8].CLK
clk => u0_m0_wo0_mtree_add1_1_o[9].CLK
clk => u0_m0_wo0_mtree_add1_1_o[10].CLK
clk => u0_m0_wo0_mtree_add1_1_o[11].CLK
clk => u0_m0_wo0_mtree_add1_1_o[12].CLK
clk => u0_m0_wo0_mtree_add1_1_o[13].CLK
clk => u0_m0_wo0_mtree_add1_1_o[14].CLK
clk => u0_m0_wo0_mtree_add1_1_o[15].CLK
clk => u0_m0_wo0_mtree_add1_1_o[16].CLK
clk => u0_m0_wo0_mtree_add1_1_o[17].CLK
clk => u0_m0_wo0_mtree_add1_1_o[18].CLK
clk => u0_m0_wo0_mtree_add1_1_o[19].CLK
clk => u0_m0_wo0_mtree_add1_1_o[20].CLK
clk => u0_m0_wo0_mtree_add1_1_o[21].CLK
clk => u0_m0_wo0_mtree_add1_1_o[22].CLK
clk => u0_m0_wo0_mtree_add1_1_o[23].CLK
clk => u0_m0_wo0_mtree_add1_1_o[24].CLK
clk => u0_m0_wo0_mtree_add1_1_o[25].CLK
clk => u0_m0_wo0_mtree_add1_1_o[26].CLK
clk => u0_m0_wo0_mtree_add1_1_o[27].CLK
clk => u0_m0_wo0_mtree_add1_1_o[28].CLK
clk => u0_m0_wo0_mtree_add1_1_o[29].CLK
clk => u0_m0_wo0_mtree_add1_1_o[30].CLK
clk => u0_m0_wo0_mtree_add1_1_o[31].CLK
clk => u0_m0_wo0_mtree_add1_1_o[32].CLK
clk => u0_m0_wo0_mtree_add1_1_o[33].CLK
clk => u0_m0_wo0_mtree_add0_2_o[0].CLK
clk => u0_m0_wo0_mtree_add0_2_o[1].CLK
clk => u0_m0_wo0_mtree_add0_2_o[2].CLK
clk => u0_m0_wo0_mtree_add0_2_o[3].CLK
clk => u0_m0_wo0_mtree_add0_2_o[4].CLK
clk => u0_m0_wo0_mtree_add0_2_o[5].CLK
clk => u0_m0_wo0_mtree_add0_2_o[6].CLK
clk => u0_m0_wo0_mtree_add0_2_o[7].CLK
clk => u0_m0_wo0_mtree_add0_2_o[8].CLK
clk => u0_m0_wo0_mtree_add0_2_o[9].CLK
clk => u0_m0_wo0_mtree_add0_2_o[10].CLK
clk => u0_m0_wo0_mtree_add0_2_o[11].CLK
clk => u0_m0_wo0_mtree_add0_2_o[12].CLK
clk => u0_m0_wo0_mtree_add0_2_o[13].CLK
clk => u0_m0_wo0_mtree_add0_2_o[14].CLK
clk => u0_m0_wo0_mtree_add0_2_o[15].CLK
clk => u0_m0_wo0_mtree_add0_2_o[16].CLK
clk => u0_m0_wo0_mtree_add0_2_o[17].CLK
clk => u0_m0_wo0_mtree_add0_2_o[18].CLK
clk => u0_m0_wo0_mtree_add0_2_o[19].CLK
clk => u0_m0_wo0_mtree_add0_2_o[20].CLK
clk => u0_m0_wo0_mtree_add0_2_o[21].CLK
clk => u0_m0_wo0_mtree_add0_2_o[22].CLK
clk => u0_m0_wo0_mtree_add0_2_o[23].CLK
clk => u0_m0_wo0_mtree_add0_2_o[24].CLK
clk => u0_m0_wo0_mtree_add0_2_o[25].CLK
clk => u0_m0_wo0_mtree_add0_2_o[26].CLK
clk => u0_m0_wo0_mtree_add0_2_o[27].CLK
clk => u0_m0_wo0_mtree_add0_2_o[28].CLK
clk => u0_m0_wo0_mtree_add0_2_o[29].CLK
clk => u0_m0_wo0_mtree_add0_2_o[30].CLK
clk => u0_m0_wo0_mtree_add0_2_o[31].CLK
clk => u0_m0_wo0_mtree_add0_2_o[32].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[31].CLK
clk => u0_m0_wo0_cm6_q[0].CLK
clk => u0_m0_wo0_cm6_q[1].CLK
clk => u0_m0_wo0_cm6_q[2].CLK
clk => u0_m0_wo0_cm6_q[3].CLK
clk => u0_m0_wo0_cm6_q[4].CLK
clk => u0_m0_wo0_cm6_q[5].CLK
clk => u0_m0_wo0_cm6_q[6].CLK
clk => u0_m0_wo0_cm6_q[7].CLK
clk => u0_m0_wo0_cm6_q[8].CLK
clk => u0_m0_wo0_cm6_q[9].CLK
clk => u0_m0_wo0_cm6_q[10].CLK
clk => u0_m0_wo0_cm6_q[11].CLK
clk => u0_m0_wo0_cm6_q[12].CLK
clk => u0_m0_wo0_cm6_q[13].CLK
clk => u0_m0_wo0_cm6_q[14].CLK
clk => u0_m0_wo0_cm6_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[31].CLK
clk => u0_m0_wo0_cm5_q[0].CLK
clk => u0_m0_wo0_cm5_q[1].CLK
clk => u0_m0_wo0_cm5_q[2].CLK
clk => u0_m0_wo0_cm5_q[3].CLK
clk => u0_m0_wo0_cm5_q[4].CLK
clk => u0_m0_wo0_cm5_q[5].CLK
clk => u0_m0_wo0_cm5_q[6].CLK
clk => u0_m0_wo0_cm5_q[7].CLK
clk => u0_m0_wo0_cm5_q[8].CLK
clk => u0_m0_wo0_cm5_q[9].CLK
clk => u0_m0_wo0_cm5_q[10].CLK
clk => u0_m0_wo0_cm5_q[11].CLK
clk => u0_m0_wo0_cm5_q[12].CLK
clk => u0_m0_wo0_cm5_q[13].CLK
clk => u0_m0_wo0_cm5_q[14].CLK
clk => u0_m0_wo0_cm5_q[15].CLK
clk => u0_m0_wo0_mtree_add0_3_o[0].CLK
clk => u0_m0_wo0_mtree_add0_3_o[1].CLK
clk => u0_m0_wo0_mtree_add0_3_o[2].CLK
clk => u0_m0_wo0_mtree_add0_3_o[3].CLK
clk => u0_m0_wo0_mtree_add0_3_o[4].CLK
clk => u0_m0_wo0_mtree_add0_3_o[5].CLK
clk => u0_m0_wo0_mtree_add0_3_o[6].CLK
clk => u0_m0_wo0_mtree_add0_3_o[7].CLK
clk => u0_m0_wo0_mtree_add0_3_o[8].CLK
clk => u0_m0_wo0_mtree_add0_3_o[9].CLK
clk => u0_m0_wo0_mtree_add0_3_o[10].CLK
clk => u0_m0_wo0_mtree_add0_3_o[11].CLK
clk => u0_m0_wo0_mtree_add0_3_o[12].CLK
clk => u0_m0_wo0_mtree_add0_3_o[13].CLK
clk => u0_m0_wo0_mtree_add0_3_o[14].CLK
clk => u0_m0_wo0_mtree_add0_3_o[15].CLK
clk => u0_m0_wo0_mtree_add0_3_o[16].CLK
clk => u0_m0_wo0_mtree_add0_3_o[17].CLK
clk => u0_m0_wo0_mtree_add0_3_o[18].CLK
clk => u0_m0_wo0_mtree_add0_3_o[19].CLK
clk => u0_m0_wo0_mtree_add0_3_o[20].CLK
clk => u0_m0_wo0_mtree_add0_3_o[21].CLK
clk => u0_m0_wo0_mtree_add0_3_o[22].CLK
clk => u0_m0_wo0_mtree_add0_3_o[23].CLK
clk => u0_m0_wo0_mtree_add0_3_o[24].CLK
clk => u0_m0_wo0_mtree_add0_3_o[25].CLK
clk => u0_m0_wo0_mtree_add0_3_o[26].CLK
clk => u0_m0_wo0_mtree_add0_3_o[27].CLK
clk => u0_m0_wo0_mtree_add0_3_o[28].CLK
clk => u0_m0_wo0_mtree_add0_3_o[29].CLK
clk => u0_m0_wo0_mtree_add0_3_o[30].CLK
clk => u0_m0_wo0_mtree_add0_3_o[31].CLK
clk => u0_m0_wo0_mtree_add0_3_o[32].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[31].CLK
clk => u0_m0_wo0_cm4_q[0].CLK
clk => u0_m0_wo0_cm4_q[1].CLK
clk => u0_m0_wo0_cm4_q[2].CLK
clk => u0_m0_wo0_cm4_q[3].CLK
clk => u0_m0_wo0_cm4_q[4].CLK
clk => u0_m0_wo0_cm4_q[5].CLK
clk => u0_m0_wo0_cm4_q[6].CLK
clk => u0_m0_wo0_cm4_q[7].CLK
clk => u0_m0_wo0_cm4_q[8].CLK
clk => u0_m0_wo0_cm4_q[9].CLK
clk => u0_m0_wo0_cm4_q[10].CLK
clk => u0_m0_wo0_cm4_q[11].CLK
clk => u0_m0_wo0_cm4_q[12].CLK
clk => u0_m0_wo0_cm4_q[13].CLK
clk => u0_m0_wo0_cm4_q[14].CLK
clk => u0_m0_wo0_cm4_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[31].CLK
clk => u0_m0_wo0_cm3_q[0].CLK
clk => u0_m0_wo0_cm3_q[1].CLK
clk => u0_m0_wo0_cm3_q[2].CLK
clk => u0_m0_wo0_cm3_q[3].CLK
clk => u0_m0_wo0_cm3_q[4].CLK
clk => u0_m0_wo0_cm3_q[5].CLK
clk => u0_m0_wo0_cm3_q[6].CLK
clk => u0_m0_wo0_cm3_q[7].CLK
clk => u0_m0_wo0_cm3_q[8].CLK
clk => u0_m0_wo0_cm3_q[9].CLK
clk => u0_m0_wo0_cm3_q[10].CLK
clk => u0_m0_wo0_cm3_q[11].CLK
clk => u0_m0_wo0_cm3_q[12].CLK
clk => u0_m0_wo0_cm3_q[13].CLK
clk => u0_m0_wo0_cm3_q[14].CLK
clk => u0_m0_wo0_cm3_q[15].CLK
clk => u0_m0_wo0_mtree_add1_2_o[0].CLK
clk => u0_m0_wo0_mtree_add1_2_o[1].CLK
clk => u0_m0_wo0_mtree_add1_2_o[2].CLK
clk => u0_m0_wo0_mtree_add1_2_o[3].CLK
clk => u0_m0_wo0_mtree_add1_2_o[4].CLK
clk => u0_m0_wo0_mtree_add1_2_o[5].CLK
clk => u0_m0_wo0_mtree_add1_2_o[6].CLK
clk => u0_m0_wo0_mtree_add1_2_o[7].CLK
clk => u0_m0_wo0_mtree_add1_2_o[8].CLK
clk => u0_m0_wo0_mtree_add1_2_o[9].CLK
clk => u0_m0_wo0_mtree_add1_2_o[10].CLK
clk => u0_m0_wo0_mtree_add1_2_o[11].CLK
clk => u0_m0_wo0_mtree_add1_2_o[12].CLK
clk => u0_m0_wo0_mtree_add1_2_o[13].CLK
clk => u0_m0_wo0_mtree_add1_2_o[14].CLK
clk => u0_m0_wo0_mtree_add1_2_o[15].CLK
clk => u0_m0_wo0_mtree_add1_2_o[16].CLK
clk => u0_m0_wo0_mtree_add1_2_o[17].CLK
clk => u0_m0_wo0_mtree_add1_2_o[18].CLK
clk => u0_m0_wo0_mtree_add1_2_o[19].CLK
clk => u0_m0_wo0_mtree_add1_2_o[20].CLK
clk => u0_m0_wo0_mtree_add1_2_o[21].CLK
clk => u0_m0_wo0_mtree_add1_2_o[22].CLK
clk => u0_m0_wo0_mtree_add1_2_o[23].CLK
clk => u0_m0_wo0_mtree_add1_2_o[24].CLK
clk => u0_m0_wo0_mtree_add1_2_o[25].CLK
clk => u0_m0_wo0_mtree_add1_2_o[26].CLK
clk => u0_m0_wo0_mtree_add1_2_o[27].CLK
clk => u0_m0_wo0_mtree_add1_2_o[28].CLK
clk => u0_m0_wo0_mtree_add1_2_o[29].CLK
clk => u0_m0_wo0_mtree_add1_2_o[30].CLK
clk => u0_m0_wo0_mtree_add1_2_o[31].CLK
clk => u0_m0_wo0_mtree_add1_2_o[32].CLK
clk => u0_m0_wo0_mtree_add1_2_o[33].CLK
clk => u0_m0_wo0_mtree_add0_4_o[0].CLK
clk => u0_m0_wo0_mtree_add0_4_o[1].CLK
clk => u0_m0_wo0_mtree_add0_4_o[2].CLK
clk => u0_m0_wo0_mtree_add0_4_o[3].CLK
clk => u0_m0_wo0_mtree_add0_4_o[4].CLK
clk => u0_m0_wo0_mtree_add0_4_o[5].CLK
clk => u0_m0_wo0_mtree_add0_4_o[6].CLK
clk => u0_m0_wo0_mtree_add0_4_o[7].CLK
clk => u0_m0_wo0_mtree_add0_4_o[8].CLK
clk => u0_m0_wo0_mtree_add0_4_o[9].CLK
clk => u0_m0_wo0_mtree_add0_4_o[10].CLK
clk => u0_m0_wo0_mtree_add0_4_o[11].CLK
clk => u0_m0_wo0_mtree_add0_4_o[12].CLK
clk => u0_m0_wo0_mtree_add0_4_o[13].CLK
clk => u0_m0_wo0_mtree_add0_4_o[14].CLK
clk => u0_m0_wo0_mtree_add0_4_o[15].CLK
clk => u0_m0_wo0_mtree_add0_4_o[16].CLK
clk => u0_m0_wo0_mtree_add0_4_o[17].CLK
clk => u0_m0_wo0_mtree_add0_4_o[18].CLK
clk => u0_m0_wo0_mtree_add0_4_o[19].CLK
clk => u0_m0_wo0_mtree_add0_4_o[20].CLK
clk => u0_m0_wo0_mtree_add0_4_o[21].CLK
clk => u0_m0_wo0_mtree_add0_4_o[22].CLK
clk => u0_m0_wo0_mtree_add0_4_o[23].CLK
clk => u0_m0_wo0_mtree_add0_4_o[24].CLK
clk => u0_m0_wo0_mtree_add0_4_o[25].CLK
clk => u0_m0_wo0_mtree_add0_4_o[26].CLK
clk => u0_m0_wo0_mtree_add0_4_o[27].CLK
clk => u0_m0_wo0_mtree_add0_4_o[28].CLK
clk => u0_m0_wo0_mtree_add0_4_o[29].CLK
clk => u0_m0_wo0_mtree_add0_4_o[30].CLK
clk => u0_m0_wo0_mtree_add0_4_o[31].CLK
clk => u0_m0_wo0_mtree_add0_4_o[32].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[31].CLK
clk => u0_m0_wo0_cm2_q[0].CLK
clk => u0_m0_wo0_cm2_q[1].CLK
clk => u0_m0_wo0_cm2_q[2].CLK
clk => u0_m0_wo0_cm2_q[3].CLK
clk => u0_m0_wo0_cm2_q[4].CLK
clk => u0_m0_wo0_cm2_q[5].CLK
clk => u0_m0_wo0_cm2_q[6].CLK
clk => u0_m0_wo0_cm2_q[7].CLK
clk => u0_m0_wo0_cm2_q[8].CLK
clk => u0_m0_wo0_cm2_q[9].CLK
clk => u0_m0_wo0_cm2_q[10].CLK
clk => u0_m0_wo0_cm2_q[11].CLK
clk => u0_m0_wo0_cm2_q[12].CLK
clk => u0_m0_wo0_cm2_q[13].CLK
clk => u0_m0_wo0_cm2_q[14].CLK
clk => u0_m0_wo0_cm2_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[31].CLK
clk => u0_m0_wo0_cm1_q[0].CLK
clk => u0_m0_wo0_cm1_q[1].CLK
clk => u0_m0_wo0_cm1_q[2].CLK
clk => u0_m0_wo0_cm1_q[3].CLK
clk => u0_m0_wo0_cm1_q[4].CLK
clk => u0_m0_wo0_cm1_q[5].CLK
clk => u0_m0_wo0_cm1_q[6].CLK
clk => u0_m0_wo0_cm1_q[7].CLK
clk => u0_m0_wo0_cm1_q[8].CLK
clk => u0_m0_wo0_cm1_q[9].CLK
clk => u0_m0_wo0_cm1_q[10].CLK
clk => u0_m0_wo0_cm1_q[11].CLK
clk => u0_m0_wo0_cm1_q[12].CLK
clk => u0_m0_wo0_cm1_q[13].CLK
clk => u0_m0_wo0_cm1_q[14].CLK
clk => u0_m0_wo0_cm1_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[31].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_cm0_q[8].CLK
clk => u0_m0_wo0_cm0_q[9].CLK
clk => u0_m0_wo0_cm0_q[10].CLK
clk => u0_m0_wo0_cm0_q[11].CLK
clk => u0_m0_wo0_cm0_q[12].CLK
clk => u0_m0_wo0_cm0_q[13].CLK
clk => u0_m0_wo0_cm0_q[14].CLK
clk => u0_m0_wo0_cm0_q[15].CLK
clk => u0_m0_wo0_ca10_i[0].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_wa0_i[1].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_count[2].CLK
clk => u0_m0_wo0_run_enable_q[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_18.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_19.clk
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_memread_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_delayr0_dmem.clock0
clk => dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_ca10_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_ca10_q_14.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_10_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr1.clk
clk => dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_9_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr2.clk
clk => dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_8_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr3.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_7_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr4.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_6_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr5.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_5_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr6.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_4_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr7.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_3_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr8.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_2_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr9.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_1_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr10.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_accum_o[26].ACLR
areset => u0_m0_wo0_accum_o[27].ACLR
areset => u0_m0_wo0_accum_o[28].ACLR
areset => u0_m0_wo0_accum_o[29].ACLR
areset => u0_m0_wo0_accum_o[30].ACLR
areset => u0_m0_wo0_accum_o[31].ACLR
areset => u0_m0_wo0_accum_o[32].ACLR
areset => u0_m0_wo0_accum_o[33].ACLR
areset => u0_m0_wo0_accum_o[34].ACLR
areset => u0_m0_wo0_accum_o[35].ACLR
areset => u0_m0_wo0_accum_o[36].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[0].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[1].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[2].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[3].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[4].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[5].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[6].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[7].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[8].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[9].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[10].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[11].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[12].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[13].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[14].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[15].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[16].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[17].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[18].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[19].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[20].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[21].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[22].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[23].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[24].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[25].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[26].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[27].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[28].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[29].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[30].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[31].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[32].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[33].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[34].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[35].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[0].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[1].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[2].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[3].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[4].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[5].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[6].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[7].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[8].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[9].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[10].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[11].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[12].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[13].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[14].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[15].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[16].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[17].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[18].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[19].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[20].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[21].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[22].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[23].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[24].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[25].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[26].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[27].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[28].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[29].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[30].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[31].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[32].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[33].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[34].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[0].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[1].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[2].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[3].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[4].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[5].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[6].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[7].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[8].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[9].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[10].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[11].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[12].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[13].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[14].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[15].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[16].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[17].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[18].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[19].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[20].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[21].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[22].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[23].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[24].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[25].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[26].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[27].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[28].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[29].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[30].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[31].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[32].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[33].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[0].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[1].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[2].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[3].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[4].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[5].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[6].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[7].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[8].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[9].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[10].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[11].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[12].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[13].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[14].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[15].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[16].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[17].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[18].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[19].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[20].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[21].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[22].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[23].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[24].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[25].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[26].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[27].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[28].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[29].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[30].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[31].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[32].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[31].ACLR
areset => u0_m0_wo0_cm10_q[0].ACLR
areset => u0_m0_wo0_cm10_q[1].ACLR
areset => u0_m0_wo0_cm10_q[2].ACLR
areset => u0_m0_wo0_cm10_q[3].ACLR
areset => u0_m0_wo0_cm10_q[4].ACLR
areset => u0_m0_wo0_cm10_q[5].ACLR
areset => u0_m0_wo0_cm10_q[6].ACLR
areset => u0_m0_wo0_cm10_q[7].ACLR
areset => u0_m0_wo0_cm10_q[8].ACLR
areset => u0_m0_wo0_cm10_q[9].ACLR
areset => u0_m0_wo0_cm10_q[10].ACLR
areset => u0_m0_wo0_cm10_q[11].ACLR
areset => u0_m0_wo0_cm10_q[12].ACLR
areset => u0_m0_wo0_cm10_q[13].ACLR
areset => u0_m0_wo0_cm10_q[14].ACLR
areset => u0_m0_wo0_cm10_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[31].ACLR
areset => u0_m0_wo0_cm9_q[0].PRESET
areset => u0_m0_wo0_cm9_q[1].ACLR
areset => u0_m0_wo0_cm9_q[2].PRESET
areset => u0_m0_wo0_cm9_q[3].PRESET
areset => u0_m0_wo0_cm9_q[4].ACLR
areset => u0_m0_wo0_cm9_q[5].PRESET
areset => u0_m0_wo0_cm9_q[6].PRESET
areset => u0_m0_wo0_cm9_q[7].PRESET
areset => u0_m0_wo0_cm9_q[8].ACLR
areset => u0_m0_wo0_cm9_q[9].PRESET
areset => u0_m0_wo0_cm9_q[10].ACLR
areset => u0_m0_wo0_cm9_q[11].ACLR
areset => u0_m0_wo0_cm9_q[12].ACLR
areset => u0_m0_wo0_cm9_q[13].ACLR
areset => u0_m0_wo0_cm9_q[14].ACLR
areset => u0_m0_wo0_cm9_q[15].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[0].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[1].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[2].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[3].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[4].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[5].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[6].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[7].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[8].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[9].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[10].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[11].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[12].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[13].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[14].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[15].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[16].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[17].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[18].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[19].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[20].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[21].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[22].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[23].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[24].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[25].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[26].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[27].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[28].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[29].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[30].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[31].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[32].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[31].ACLR
areset => u0_m0_wo0_cm8_q[0].ACLR
areset => u0_m0_wo0_cm8_q[1].PRESET
areset => u0_m0_wo0_cm8_q[2].ACLR
areset => u0_m0_wo0_cm8_q[3].ACLR
areset => u0_m0_wo0_cm8_q[4].ACLR
areset => u0_m0_wo0_cm8_q[5].ACLR
areset => u0_m0_wo0_cm8_q[6].PRESET
areset => u0_m0_wo0_cm8_q[7].PRESET
areset => u0_m0_wo0_cm8_q[8].ACLR
areset => u0_m0_wo0_cm8_q[9].PRESET
areset => u0_m0_wo0_cm8_q[10].PRESET
areset => u0_m0_wo0_cm8_q[11].ACLR
areset => u0_m0_wo0_cm8_q[12].PRESET
areset => u0_m0_wo0_cm8_q[13].PRESET
areset => u0_m0_wo0_cm8_q[14].PRESET
areset => u0_m0_wo0_cm8_q[15].PRESET
areset => u0_m0_wo0_mtree_mult1_3_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[31].ACLR
areset => u0_m0_wo0_cm7_q[0].PRESET
areset => u0_m0_wo0_cm7_q[1].ACLR
areset => u0_m0_wo0_cm7_q[2].PRESET
areset => u0_m0_wo0_cm7_q[3].PRESET
areset => u0_m0_wo0_cm7_q[4].ACLR
areset => u0_m0_wo0_cm7_q[5].PRESET
areset => u0_m0_wo0_cm7_q[6].ACLR
areset => u0_m0_wo0_cm7_q[7].PRESET
areset => u0_m0_wo0_cm7_q[8].ACLR
areset => u0_m0_wo0_cm7_q[9].PRESET
areset => u0_m0_wo0_cm7_q[10].PRESET
areset => u0_m0_wo0_cm7_q[11].ACLR
areset => u0_m0_wo0_cm7_q[12].PRESET
areset => u0_m0_wo0_cm7_q[13].ACLR
areset => u0_m0_wo0_cm7_q[14].ACLR
areset => u0_m0_wo0_cm7_q[15].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[0].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[1].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[2].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[3].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[4].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[5].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[6].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[7].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[8].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[9].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[10].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[11].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[12].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[13].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[14].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[15].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[16].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[17].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[18].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[19].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[20].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[21].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[22].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[23].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[24].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[25].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[26].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[27].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[28].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[29].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[30].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[31].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[32].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[33].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[0].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[1].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[2].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[3].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[4].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[5].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[6].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[7].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[8].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[9].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[10].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[11].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[12].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[13].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[14].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[15].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[16].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[17].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[18].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[19].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[20].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[21].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[22].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[23].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[24].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[25].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[26].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[27].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[28].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[29].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[30].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[31].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[32].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[31].ACLR
areset => u0_m0_wo0_cm6_q[0].PRESET
areset => u0_m0_wo0_cm6_q[1].PRESET
areset => u0_m0_wo0_cm6_q[2].ACLR
areset => u0_m0_wo0_cm6_q[3].PRESET
areset => u0_m0_wo0_cm6_q[4].PRESET
areset => u0_m0_wo0_cm6_q[5].PRESET
areset => u0_m0_wo0_cm6_q[6].PRESET
areset => u0_m0_wo0_cm6_q[7].ACLR
areset => u0_m0_wo0_cm6_q[8].ACLR
areset => u0_m0_wo0_cm6_q[9].PRESET
areset => u0_m0_wo0_cm6_q[10].PRESET
areset => u0_m0_wo0_cm6_q[11].ACLR
areset => u0_m0_wo0_cm6_q[12].PRESET
areset => u0_m0_wo0_cm6_q[13].ACLR
areset => u0_m0_wo0_cm6_q[14].PRESET
areset => u0_m0_wo0_cm6_q[15].PRESET
areset => u0_m0_wo0_mtree_mult1_5_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[31].ACLR
areset => u0_m0_wo0_cm5_q[0].PRESET
areset => u0_m0_wo0_cm5_q[1].PRESET
areset => u0_m0_wo0_cm5_q[2].PRESET
areset => u0_m0_wo0_cm5_q[3].PRESET
areset => u0_m0_wo0_cm5_q[4].PRESET
areset => u0_m0_wo0_cm5_q[5].PRESET
areset => u0_m0_wo0_cm5_q[6].PRESET
areset => u0_m0_wo0_cm5_q[7].PRESET
areset => u0_m0_wo0_cm5_q[8].ACLR
areset => u0_m0_wo0_cm5_q[9].PRESET
areset => u0_m0_wo0_cm5_q[10].ACLR
areset => u0_m0_wo0_cm5_q[11].ACLR
areset => u0_m0_wo0_cm5_q[12].PRESET
areset => u0_m0_wo0_cm5_q[13].PRESET
areset => u0_m0_wo0_cm5_q[14].ACLR
areset => u0_m0_wo0_cm5_q[15].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[0].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[1].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[2].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[3].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[4].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[5].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[6].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[7].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[8].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[9].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[10].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[11].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[12].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[13].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[14].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[15].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[16].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[17].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[18].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[19].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[20].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[21].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[22].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[23].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[24].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[25].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[26].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[27].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[28].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[29].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[30].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[31].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[32].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[31].ACLR
areset => u0_m0_wo0_cm4_q[0].PRESET
areset => u0_m0_wo0_cm4_q[1].PRESET
areset => u0_m0_wo0_cm4_q[2].PRESET
areset => u0_m0_wo0_cm4_q[3].PRESET
areset => u0_m0_wo0_cm4_q[4].PRESET
areset => u0_m0_wo0_cm4_q[5].PRESET
areset => u0_m0_wo0_cm4_q[6].PRESET
areset => u0_m0_wo0_cm4_q[7].PRESET
areset => u0_m0_wo0_cm4_q[8].ACLR
areset => u0_m0_wo0_cm4_q[9].PRESET
areset => u0_m0_wo0_cm4_q[10].ACLR
areset => u0_m0_wo0_cm4_q[11].ACLR
areset => u0_m0_wo0_cm4_q[12].PRESET
areset => u0_m0_wo0_cm4_q[13].PRESET
areset => u0_m0_wo0_cm4_q[14].ACLR
areset => u0_m0_wo0_cm4_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[31].ACLR
areset => u0_m0_wo0_cm3_q[0].PRESET
areset => u0_m0_wo0_cm3_q[1].PRESET
areset => u0_m0_wo0_cm3_q[2].ACLR
areset => u0_m0_wo0_cm3_q[3].PRESET
areset => u0_m0_wo0_cm3_q[4].PRESET
areset => u0_m0_wo0_cm3_q[5].PRESET
areset => u0_m0_wo0_cm3_q[6].PRESET
areset => u0_m0_wo0_cm3_q[7].ACLR
areset => u0_m0_wo0_cm3_q[8].ACLR
areset => u0_m0_wo0_cm3_q[9].PRESET
areset => u0_m0_wo0_cm3_q[10].PRESET
areset => u0_m0_wo0_cm3_q[11].ACLR
areset => u0_m0_wo0_cm3_q[12].PRESET
areset => u0_m0_wo0_cm3_q[13].ACLR
areset => u0_m0_wo0_cm3_q[14].PRESET
areset => u0_m0_wo0_cm3_q[15].PRESET
areset => u0_m0_wo0_mtree_add1_2_o[0].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[1].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[2].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[3].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[4].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[5].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[6].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[7].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[8].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[9].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[10].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[11].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[12].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[13].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[14].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[15].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[16].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[17].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[18].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[19].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[20].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[21].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[22].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[23].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[24].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[25].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[26].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[27].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[28].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[29].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[30].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[31].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[32].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[33].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[0].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[1].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[2].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[3].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[4].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[5].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[6].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[7].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[8].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[9].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[10].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[11].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[12].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[13].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[14].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[15].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[16].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[17].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[18].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[19].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[20].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[21].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[22].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[23].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[24].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[25].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[26].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[27].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[28].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[29].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[30].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[31].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[32].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[31].ACLR
areset => u0_m0_wo0_cm2_q[0].PRESET
areset => u0_m0_wo0_cm2_q[1].ACLR
areset => u0_m0_wo0_cm2_q[2].PRESET
areset => u0_m0_wo0_cm2_q[3].PRESET
areset => u0_m0_wo0_cm2_q[4].ACLR
areset => u0_m0_wo0_cm2_q[5].PRESET
areset => u0_m0_wo0_cm2_q[6].ACLR
areset => u0_m0_wo0_cm2_q[7].PRESET
areset => u0_m0_wo0_cm2_q[8].ACLR
areset => u0_m0_wo0_cm2_q[9].PRESET
areset => u0_m0_wo0_cm2_q[10].PRESET
areset => u0_m0_wo0_cm2_q[11].ACLR
areset => u0_m0_wo0_cm2_q[12].PRESET
areset => u0_m0_wo0_cm2_q[13].ACLR
areset => u0_m0_wo0_cm2_q[14].ACLR
areset => u0_m0_wo0_cm2_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[31].ACLR
areset => u0_m0_wo0_cm1_q[0].ACLR
areset => u0_m0_wo0_cm1_q[1].PRESET
areset => u0_m0_wo0_cm1_q[2].ACLR
areset => u0_m0_wo0_cm1_q[3].ACLR
areset => u0_m0_wo0_cm1_q[4].ACLR
areset => u0_m0_wo0_cm1_q[5].ACLR
areset => u0_m0_wo0_cm1_q[6].PRESET
areset => u0_m0_wo0_cm1_q[7].PRESET
areset => u0_m0_wo0_cm1_q[8].ACLR
areset => u0_m0_wo0_cm1_q[9].PRESET
areset => u0_m0_wo0_cm1_q[10].PRESET
areset => u0_m0_wo0_cm1_q[11].ACLR
areset => u0_m0_wo0_cm1_q[12].PRESET
areset => u0_m0_wo0_cm1_q[13].PRESET
areset => u0_m0_wo0_cm1_q[14].PRESET
areset => u0_m0_wo0_cm1_q[15].PRESET
areset => u0_m0_wo0_mtree_mult1_10_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[31].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].ACLR
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].PRESET
areset => u0_m0_wo0_cm0_q[8].ACLR
areset => u0_m0_wo0_cm0_q[9].PRESET
areset => u0_m0_wo0_cm0_q[10].ACLR
areset => u0_m0_wo0_cm0_q[11].ACLR
areset => u0_m0_wo0_cm0_q[12].ACLR
areset => u0_m0_wo0_cm0_q[13].ACLR
areset => u0_m0_wo0_cm0_q[14].ACLR
areset => u0_m0_wo0_cm0_q[15].ACLR
areset => u0_m0_wo0_ca10_i[0].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_i[0].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_wa0_i[0].ACLR
areset => u0_m0_wo0_wi0_wa0_i[1].PRESET
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_count[2].ACLR
areset => u0_m0_wo0_run_enable_q[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_18.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_19.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_memread_q_13.aclr
areset => altsyncram:u0_m0_wo0_wi0_delayr0_dmem.aclr0
areset => dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_ca10_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_ca10_q_14.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_10_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr1.aclr
areset => dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_9_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr2.aclr
areset => dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_8_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr3.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_7_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr4.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_6_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr5.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_5_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr6.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_4_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr7.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_3_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr8.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_2_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr9.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_1_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr10.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_19
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xin[9] => delay_signals[2][9].DATAIN
xin[10] => delay_signals[2][10].DATAIN
xin[11] => delay_signals[2][11].DATAIN
xin[12] => delay_signals[2][12].DATAIN
xin[13] => delay_signals[2][13].DATAIN
xin[14] => delay_signals[2][14].DATAIN
xin[15] => delay_signals[2][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem
wren_a => altsyncram_e2o3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e2o3:auto_generated.data_a[0]
data_a[1] => altsyncram_e2o3:auto_generated.data_a[1]
data_a[2] => altsyncram_e2o3:auto_generated.data_a[2]
data_a[3] => altsyncram_e2o3:auto_generated.data_a[3]
data_a[4] => altsyncram_e2o3:auto_generated.data_a[4]
data_a[5] => altsyncram_e2o3:auto_generated.data_a[5]
data_a[6] => altsyncram_e2o3:auto_generated.data_a[6]
data_a[7] => altsyncram_e2o3:auto_generated.data_a[7]
data_a[8] => altsyncram_e2o3:auto_generated.data_a[8]
data_a[9] => altsyncram_e2o3:auto_generated.data_a[9]
data_a[10] => altsyncram_e2o3:auto_generated.data_a[10]
data_a[11] => altsyncram_e2o3:auto_generated.data_a[11]
data_a[12] => altsyncram_e2o3:auto_generated.data_a[12]
data_a[13] => altsyncram_e2o3:auto_generated.data_a[13]
data_a[14] => altsyncram_e2o3:auto_generated.data_a[14]
data_a[15] => altsyncram_e2o3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_e2o3:auto_generated.address_a[0]
address_a[1] => altsyncram_e2o3:auto_generated.address_a[1]
address_b[0] => altsyncram_e2o3:auto_generated.address_b[0]
address_b[1] => altsyncram_e2o3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e2o3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_e2o3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_e2o3:auto_generated.q_b[0]
q_b[1] <= altsyncram_e2o3:auto_generated.q_b[1]
q_b[2] <= altsyncram_e2o3:auto_generated.q_b[2]
q_b[3] <= altsyncram_e2o3:auto_generated.q_b[3]
q_b[4] <= altsyncram_e2o3:auto_generated.q_b[4]
q_b[5] <= altsyncram_e2o3:auto_generated.q_b[5]
q_b[6] <= altsyncram_e2o3:auto_generated.q_b[6]
q_b[7] <= altsyncram_e2o3:auto_generated.q_b[7]
q_b[8] <= altsyncram_e2o3:auto_generated.q_b[8]
q_b[9] <= altsyncram_e2o3:auto_generated.q_b[9]
q_b[10] <= altsyncram_e2o3:auto_generated.q_b[10]
q_b[11] <= altsyncram_e2o3:auto_generated.q_b[11]
q_b[12] <= altsyncram_e2o3:auto_generated.q_b[12]
q_b[13] <= altsyncram_e2o3:auto_generated.q_b[13]
q_b[14] <= altsyncram_e2o3:auto_generated.q_b[14]
q_b[15] <= altsyncram_e2o3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_14
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_9_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
datain[26] => dataout[26].DATAIN
datain[27] => dataout[27].DATAIN
datain[28] => dataout[28].DATAIN
datain[29] => dataout[29].DATAIN
datain[30] => dataout[30].DATAIN
datain[31] => dataout[31].DATAIN
datain[32] => ~NO_FANOUT~
datain[33] => ~NO_FANOUT~
datain[34] => ~NO_FANOUT~
datain[35] => ~NO_FANOUT~
datain[36] => ~NO_FANOUT~
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_data[14] => ast_sink_data[14].IN1
ast_sink_data[15] => ast_sink_data[15].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[1] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[2] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[3] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[4] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[5] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[6] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[7] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[8] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[9] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[10] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[11] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[12] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[13] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[14] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[15] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[16] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[17] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[18] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[19] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[20] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[21] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[22] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[23] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[24] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[25] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[26] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[27] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[28] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[29] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[30] <= mfir_0002:mfir_inst.ast_source_data
ast_source_data[31] <= mfir_0002:mfir_inst.ast_source_data
ast_source_valid <= mfir_0002:mfir_inst.ast_source_valid
ast_source_error[0] <= mfir_0002:mfir_inst.ast_source_error
ast_source_error[1] <= mfir_0002:mfir_inst.ast_source_error


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst
clk => mfir_0002_ast:mfir_0002_ast_inst.clk
reset_n => mfir_0002_ast:mfir_0002_ast_inst.reset_n
ast_sink_data[0] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[7]
ast_sink_data[8] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[8]
ast_sink_data[9] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[9]
ast_sink_data[10] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[10]
ast_sink_data[11] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[11]
ast_sink_data[12] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[12]
ast_sink_data[13] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[13]
ast_sink_data[14] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[14]
ast_sink_data[15] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_data[15]
ast_sink_valid => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => mfir_0002_ast:mfir_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[23]
ast_source_data[24] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[24]
ast_source_data[25] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[25]
ast_source_data[26] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[26]
ast_source_data[27] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[27]
ast_source_data[28] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[28]
ast_source_data[29] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[29]
ast_source_data[30] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[30]
ast_source_data[31] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_data[31]
ast_source_valid <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_valid
ast_source_error[0] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= mfir_0002_ast:mfir_0002_ast_inst.ast_source_error[1]


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => mfir_0002_rtl:hpfircore.clk
clk => auk_dspip_roundsat_hpfir:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_source_data[26] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[26]
ast_source_data[27] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[27]
ast_source_data[28] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[28]
ast_source_data[29] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[29]
ast_source_data[30] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[30]
ast_source_data[31] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[31]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[15]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= at_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= at_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= at_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= at_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_data[12] => data[12].DATAIN
at_sink_data[13] => data[13].DATAIN
at_sink_data[14] => data[14].DATAIN
at_sink_data[15] => data[15].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
clk => data_out[26].CLK
clk => data_out[27].CLK
clk => data_out[28].CLK
clk => data_out[29].CLK
clk => data_out[30].CLK
clk => data_out[31].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
reset_n => data_out[26].ACLR
reset_n => data_out[27].ACLR
reset_n => data_out[28].ACLR
reset_n => data_out[29].ACLR
reset_n => data_out[30].ACLR
reset_n => data_out[31].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => Add2.IN6
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xIn_0[8] => dspba_delay:d_xIn_0_13.xin[8]
xIn_0[9] => dspba_delay:d_xIn_0_13.xin[9]
xIn_0[10] => dspba_delay:d_xIn_0_13.xin[10]
xIn_0[11] => dspba_delay:d_xIn_0_13.xin[11]
xIn_0[12] => dspba_delay:d_xIn_0_13.xin[12]
xIn_0[13] => dspba_delay:d_xIn_0_13.xin[13]
xIn_0[14] => dspba_delay:d_xIn_0_13.xin[14]
xIn_0[15] => dspba_delay:d_xIn_0_13.xin[15]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[26] <= u0_m0_wo0_accum_o[26].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[27] <= u0_m0_wo0_accum_o[27].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[28] <= u0_m0_wo0_accum_o[28].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[29] <= u0_m0_wo0_accum_o[29].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[30] <= u0_m0_wo0_accum_o[30].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[31] <= u0_m0_wo0_accum_o[31].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[32] <= u0_m0_wo0_accum_o[32].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[33] <= u0_m0_wo0_accum_o[33].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[34] <= u0_m0_wo0_accum_o[34].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[35] <= u0_m0_wo0_accum_o[35].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[36] <= u0_m0_wo0_accum_o[36].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_accum_o[26].CLK
clk => u0_m0_wo0_accum_o[27].CLK
clk => u0_m0_wo0_accum_o[28].CLK
clk => u0_m0_wo0_accum_o[29].CLK
clk => u0_m0_wo0_accum_o[30].CLK
clk => u0_m0_wo0_accum_o[31].CLK
clk => u0_m0_wo0_accum_o[32].CLK
clk => u0_m0_wo0_accum_o[33].CLK
clk => u0_m0_wo0_accum_o[34].CLK
clk => u0_m0_wo0_accum_o[35].CLK
clk => u0_m0_wo0_accum_o[36].CLK
clk => u0_m0_wo0_mtree_add3_0_o[0].CLK
clk => u0_m0_wo0_mtree_add3_0_o[1].CLK
clk => u0_m0_wo0_mtree_add3_0_o[2].CLK
clk => u0_m0_wo0_mtree_add3_0_o[3].CLK
clk => u0_m0_wo0_mtree_add3_0_o[4].CLK
clk => u0_m0_wo0_mtree_add3_0_o[5].CLK
clk => u0_m0_wo0_mtree_add3_0_o[6].CLK
clk => u0_m0_wo0_mtree_add3_0_o[7].CLK
clk => u0_m0_wo0_mtree_add3_0_o[8].CLK
clk => u0_m0_wo0_mtree_add3_0_o[9].CLK
clk => u0_m0_wo0_mtree_add3_0_o[10].CLK
clk => u0_m0_wo0_mtree_add3_0_o[11].CLK
clk => u0_m0_wo0_mtree_add3_0_o[12].CLK
clk => u0_m0_wo0_mtree_add3_0_o[13].CLK
clk => u0_m0_wo0_mtree_add3_0_o[14].CLK
clk => u0_m0_wo0_mtree_add3_0_o[15].CLK
clk => u0_m0_wo0_mtree_add3_0_o[16].CLK
clk => u0_m0_wo0_mtree_add3_0_o[17].CLK
clk => u0_m0_wo0_mtree_add3_0_o[18].CLK
clk => u0_m0_wo0_mtree_add3_0_o[19].CLK
clk => u0_m0_wo0_mtree_add3_0_o[20].CLK
clk => u0_m0_wo0_mtree_add3_0_o[21].CLK
clk => u0_m0_wo0_mtree_add3_0_o[22].CLK
clk => u0_m0_wo0_mtree_add3_0_o[23].CLK
clk => u0_m0_wo0_mtree_add3_0_o[24].CLK
clk => u0_m0_wo0_mtree_add3_0_o[25].CLK
clk => u0_m0_wo0_mtree_add3_0_o[26].CLK
clk => u0_m0_wo0_mtree_add3_0_o[27].CLK
clk => u0_m0_wo0_mtree_add3_0_o[28].CLK
clk => u0_m0_wo0_mtree_add3_0_o[29].CLK
clk => u0_m0_wo0_mtree_add3_0_o[30].CLK
clk => u0_m0_wo0_mtree_add3_0_o[31].CLK
clk => u0_m0_wo0_mtree_add3_0_o[32].CLK
clk => u0_m0_wo0_mtree_add3_0_o[33].CLK
clk => u0_m0_wo0_mtree_add3_0_o[34].CLK
clk => u0_m0_wo0_mtree_add3_0_o[35].CLK
clk => u0_m0_wo0_mtree_add2_0_o[0].CLK
clk => u0_m0_wo0_mtree_add2_0_o[1].CLK
clk => u0_m0_wo0_mtree_add2_0_o[2].CLK
clk => u0_m0_wo0_mtree_add2_0_o[3].CLK
clk => u0_m0_wo0_mtree_add2_0_o[4].CLK
clk => u0_m0_wo0_mtree_add2_0_o[5].CLK
clk => u0_m0_wo0_mtree_add2_0_o[6].CLK
clk => u0_m0_wo0_mtree_add2_0_o[7].CLK
clk => u0_m0_wo0_mtree_add2_0_o[8].CLK
clk => u0_m0_wo0_mtree_add2_0_o[9].CLK
clk => u0_m0_wo0_mtree_add2_0_o[10].CLK
clk => u0_m0_wo0_mtree_add2_0_o[11].CLK
clk => u0_m0_wo0_mtree_add2_0_o[12].CLK
clk => u0_m0_wo0_mtree_add2_0_o[13].CLK
clk => u0_m0_wo0_mtree_add2_0_o[14].CLK
clk => u0_m0_wo0_mtree_add2_0_o[15].CLK
clk => u0_m0_wo0_mtree_add2_0_o[16].CLK
clk => u0_m0_wo0_mtree_add2_0_o[17].CLK
clk => u0_m0_wo0_mtree_add2_0_o[18].CLK
clk => u0_m0_wo0_mtree_add2_0_o[19].CLK
clk => u0_m0_wo0_mtree_add2_0_o[20].CLK
clk => u0_m0_wo0_mtree_add2_0_o[21].CLK
clk => u0_m0_wo0_mtree_add2_0_o[22].CLK
clk => u0_m0_wo0_mtree_add2_0_o[23].CLK
clk => u0_m0_wo0_mtree_add2_0_o[24].CLK
clk => u0_m0_wo0_mtree_add2_0_o[25].CLK
clk => u0_m0_wo0_mtree_add2_0_o[26].CLK
clk => u0_m0_wo0_mtree_add2_0_o[27].CLK
clk => u0_m0_wo0_mtree_add2_0_o[28].CLK
clk => u0_m0_wo0_mtree_add2_0_o[29].CLK
clk => u0_m0_wo0_mtree_add2_0_o[30].CLK
clk => u0_m0_wo0_mtree_add2_0_o[31].CLK
clk => u0_m0_wo0_mtree_add2_0_o[32].CLK
clk => u0_m0_wo0_mtree_add2_0_o[33].CLK
clk => u0_m0_wo0_mtree_add2_0_o[34].CLK
clk => u0_m0_wo0_mtree_add1_0_o[0].CLK
clk => u0_m0_wo0_mtree_add1_0_o[1].CLK
clk => u0_m0_wo0_mtree_add1_0_o[2].CLK
clk => u0_m0_wo0_mtree_add1_0_o[3].CLK
clk => u0_m0_wo0_mtree_add1_0_o[4].CLK
clk => u0_m0_wo0_mtree_add1_0_o[5].CLK
clk => u0_m0_wo0_mtree_add1_0_o[6].CLK
clk => u0_m0_wo0_mtree_add1_0_o[7].CLK
clk => u0_m0_wo0_mtree_add1_0_o[8].CLK
clk => u0_m0_wo0_mtree_add1_0_o[9].CLK
clk => u0_m0_wo0_mtree_add1_0_o[10].CLK
clk => u0_m0_wo0_mtree_add1_0_o[11].CLK
clk => u0_m0_wo0_mtree_add1_0_o[12].CLK
clk => u0_m0_wo0_mtree_add1_0_o[13].CLK
clk => u0_m0_wo0_mtree_add1_0_o[14].CLK
clk => u0_m0_wo0_mtree_add1_0_o[15].CLK
clk => u0_m0_wo0_mtree_add1_0_o[16].CLK
clk => u0_m0_wo0_mtree_add1_0_o[17].CLK
clk => u0_m0_wo0_mtree_add1_0_o[18].CLK
clk => u0_m0_wo0_mtree_add1_0_o[19].CLK
clk => u0_m0_wo0_mtree_add1_0_o[20].CLK
clk => u0_m0_wo0_mtree_add1_0_o[21].CLK
clk => u0_m0_wo0_mtree_add1_0_o[22].CLK
clk => u0_m0_wo0_mtree_add1_0_o[23].CLK
clk => u0_m0_wo0_mtree_add1_0_o[24].CLK
clk => u0_m0_wo0_mtree_add1_0_o[25].CLK
clk => u0_m0_wo0_mtree_add1_0_o[26].CLK
clk => u0_m0_wo0_mtree_add1_0_o[27].CLK
clk => u0_m0_wo0_mtree_add1_0_o[28].CLK
clk => u0_m0_wo0_mtree_add1_0_o[29].CLK
clk => u0_m0_wo0_mtree_add1_0_o[30].CLK
clk => u0_m0_wo0_mtree_add1_0_o[31].CLK
clk => u0_m0_wo0_mtree_add1_0_o[32].CLK
clk => u0_m0_wo0_mtree_add1_0_o[33].CLK
clk => u0_m0_wo0_mtree_add0_0_o[0].CLK
clk => u0_m0_wo0_mtree_add0_0_o[1].CLK
clk => u0_m0_wo0_mtree_add0_0_o[2].CLK
clk => u0_m0_wo0_mtree_add0_0_o[3].CLK
clk => u0_m0_wo0_mtree_add0_0_o[4].CLK
clk => u0_m0_wo0_mtree_add0_0_o[5].CLK
clk => u0_m0_wo0_mtree_add0_0_o[6].CLK
clk => u0_m0_wo0_mtree_add0_0_o[7].CLK
clk => u0_m0_wo0_mtree_add0_0_o[8].CLK
clk => u0_m0_wo0_mtree_add0_0_o[9].CLK
clk => u0_m0_wo0_mtree_add0_0_o[10].CLK
clk => u0_m0_wo0_mtree_add0_0_o[11].CLK
clk => u0_m0_wo0_mtree_add0_0_o[12].CLK
clk => u0_m0_wo0_mtree_add0_0_o[13].CLK
clk => u0_m0_wo0_mtree_add0_0_o[14].CLK
clk => u0_m0_wo0_mtree_add0_0_o[15].CLK
clk => u0_m0_wo0_mtree_add0_0_o[16].CLK
clk => u0_m0_wo0_mtree_add0_0_o[17].CLK
clk => u0_m0_wo0_mtree_add0_0_o[18].CLK
clk => u0_m0_wo0_mtree_add0_0_o[19].CLK
clk => u0_m0_wo0_mtree_add0_0_o[20].CLK
clk => u0_m0_wo0_mtree_add0_0_o[21].CLK
clk => u0_m0_wo0_mtree_add0_0_o[22].CLK
clk => u0_m0_wo0_mtree_add0_0_o[23].CLK
clk => u0_m0_wo0_mtree_add0_0_o[24].CLK
clk => u0_m0_wo0_mtree_add0_0_o[25].CLK
clk => u0_m0_wo0_mtree_add0_0_o[26].CLK
clk => u0_m0_wo0_mtree_add0_0_o[27].CLK
clk => u0_m0_wo0_mtree_add0_0_o[28].CLK
clk => u0_m0_wo0_mtree_add0_0_o[29].CLK
clk => u0_m0_wo0_mtree_add0_0_o[30].CLK
clk => u0_m0_wo0_mtree_add0_0_o[31].CLK
clk => u0_m0_wo0_mtree_add0_0_o[32].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_0_q[31].CLK
clk => u0_m0_wo0_cm10_q[0].CLK
clk => u0_m0_wo0_cm10_q[1].CLK
clk => u0_m0_wo0_cm10_q[2].CLK
clk => u0_m0_wo0_cm10_q[3].CLK
clk => u0_m0_wo0_cm10_q[4].CLK
clk => u0_m0_wo0_cm10_q[5].CLK
clk => u0_m0_wo0_cm10_q[6].CLK
clk => u0_m0_wo0_cm10_q[7].CLK
clk => u0_m0_wo0_cm10_q[8].CLK
clk => u0_m0_wo0_cm10_q[9].CLK
clk => u0_m0_wo0_cm10_q[10].CLK
clk => u0_m0_wo0_cm10_q[11].CLK
clk => u0_m0_wo0_cm10_q[12].CLK
clk => u0_m0_wo0_cm10_q[13].CLK
clk => u0_m0_wo0_cm10_q[14].CLK
clk => u0_m0_wo0_cm10_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_1_q[31].CLK
clk => u0_m0_wo0_cm9_q[0].CLK
clk => u0_m0_wo0_cm9_q[1].CLK
clk => u0_m0_wo0_cm9_q[2].CLK
clk => u0_m0_wo0_cm9_q[3].CLK
clk => u0_m0_wo0_cm9_q[4].CLK
clk => u0_m0_wo0_cm9_q[5].CLK
clk => u0_m0_wo0_cm9_q[6].CLK
clk => u0_m0_wo0_cm9_q[7].CLK
clk => u0_m0_wo0_cm9_q[8].CLK
clk => u0_m0_wo0_cm9_q[9].CLK
clk => u0_m0_wo0_cm9_q[10].CLK
clk => u0_m0_wo0_cm9_q[11].CLK
clk => u0_m0_wo0_cm9_q[12].CLK
clk => u0_m0_wo0_cm9_q[13].CLK
clk => u0_m0_wo0_cm9_q[14].CLK
clk => u0_m0_wo0_cm9_q[15].CLK
clk => u0_m0_wo0_mtree_add0_1_o[0].CLK
clk => u0_m0_wo0_mtree_add0_1_o[1].CLK
clk => u0_m0_wo0_mtree_add0_1_o[2].CLK
clk => u0_m0_wo0_mtree_add0_1_o[3].CLK
clk => u0_m0_wo0_mtree_add0_1_o[4].CLK
clk => u0_m0_wo0_mtree_add0_1_o[5].CLK
clk => u0_m0_wo0_mtree_add0_1_o[6].CLK
clk => u0_m0_wo0_mtree_add0_1_o[7].CLK
clk => u0_m0_wo0_mtree_add0_1_o[8].CLK
clk => u0_m0_wo0_mtree_add0_1_o[9].CLK
clk => u0_m0_wo0_mtree_add0_1_o[10].CLK
clk => u0_m0_wo0_mtree_add0_1_o[11].CLK
clk => u0_m0_wo0_mtree_add0_1_o[12].CLK
clk => u0_m0_wo0_mtree_add0_1_o[13].CLK
clk => u0_m0_wo0_mtree_add0_1_o[14].CLK
clk => u0_m0_wo0_mtree_add0_1_o[15].CLK
clk => u0_m0_wo0_mtree_add0_1_o[16].CLK
clk => u0_m0_wo0_mtree_add0_1_o[17].CLK
clk => u0_m0_wo0_mtree_add0_1_o[18].CLK
clk => u0_m0_wo0_mtree_add0_1_o[19].CLK
clk => u0_m0_wo0_mtree_add0_1_o[20].CLK
clk => u0_m0_wo0_mtree_add0_1_o[21].CLK
clk => u0_m0_wo0_mtree_add0_1_o[22].CLK
clk => u0_m0_wo0_mtree_add0_1_o[23].CLK
clk => u0_m0_wo0_mtree_add0_1_o[24].CLK
clk => u0_m0_wo0_mtree_add0_1_o[25].CLK
clk => u0_m0_wo0_mtree_add0_1_o[26].CLK
clk => u0_m0_wo0_mtree_add0_1_o[27].CLK
clk => u0_m0_wo0_mtree_add0_1_o[28].CLK
clk => u0_m0_wo0_mtree_add0_1_o[29].CLK
clk => u0_m0_wo0_mtree_add0_1_o[30].CLK
clk => u0_m0_wo0_mtree_add0_1_o[31].CLK
clk => u0_m0_wo0_mtree_add0_1_o[32].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_2_q[31].CLK
clk => u0_m0_wo0_cm8_q[0].CLK
clk => u0_m0_wo0_cm8_q[1].CLK
clk => u0_m0_wo0_cm8_q[2].CLK
clk => u0_m0_wo0_cm8_q[3].CLK
clk => u0_m0_wo0_cm8_q[4].CLK
clk => u0_m0_wo0_cm8_q[5].CLK
clk => u0_m0_wo0_cm8_q[6].CLK
clk => u0_m0_wo0_cm8_q[7].CLK
clk => u0_m0_wo0_cm8_q[8].CLK
clk => u0_m0_wo0_cm8_q[9].CLK
clk => u0_m0_wo0_cm8_q[10].CLK
clk => u0_m0_wo0_cm8_q[11].CLK
clk => u0_m0_wo0_cm8_q[12].CLK
clk => u0_m0_wo0_cm8_q[13].CLK
clk => u0_m0_wo0_cm8_q[14].CLK
clk => u0_m0_wo0_cm8_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_3_q[31].CLK
clk => u0_m0_wo0_cm7_q[0].CLK
clk => u0_m0_wo0_cm7_q[1].CLK
clk => u0_m0_wo0_cm7_q[2].CLK
clk => u0_m0_wo0_cm7_q[3].CLK
clk => u0_m0_wo0_cm7_q[4].CLK
clk => u0_m0_wo0_cm7_q[5].CLK
clk => u0_m0_wo0_cm7_q[6].CLK
clk => u0_m0_wo0_cm7_q[7].CLK
clk => u0_m0_wo0_cm7_q[8].CLK
clk => u0_m0_wo0_cm7_q[9].CLK
clk => u0_m0_wo0_cm7_q[10].CLK
clk => u0_m0_wo0_cm7_q[11].CLK
clk => u0_m0_wo0_cm7_q[12].CLK
clk => u0_m0_wo0_cm7_q[13].CLK
clk => u0_m0_wo0_cm7_q[14].CLK
clk => u0_m0_wo0_cm7_q[15].CLK
clk => u0_m0_wo0_mtree_add1_1_o[0].CLK
clk => u0_m0_wo0_mtree_add1_1_o[1].CLK
clk => u0_m0_wo0_mtree_add1_1_o[2].CLK
clk => u0_m0_wo0_mtree_add1_1_o[3].CLK
clk => u0_m0_wo0_mtree_add1_1_o[4].CLK
clk => u0_m0_wo0_mtree_add1_1_o[5].CLK
clk => u0_m0_wo0_mtree_add1_1_o[6].CLK
clk => u0_m0_wo0_mtree_add1_1_o[7].CLK
clk => u0_m0_wo0_mtree_add1_1_o[8].CLK
clk => u0_m0_wo0_mtree_add1_1_o[9].CLK
clk => u0_m0_wo0_mtree_add1_1_o[10].CLK
clk => u0_m0_wo0_mtree_add1_1_o[11].CLK
clk => u0_m0_wo0_mtree_add1_1_o[12].CLK
clk => u0_m0_wo0_mtree_add1_1_o[13].CLK
clk => u0_m0_wo0_mtree_add1_1_o[14].CLK
clk => u0_m0_wo0_mtree_add1_1_o[15].CLK
clk => u0_m0_wo0_mtree_add1_1_o[16].CLK
clk => u0_m0_wo0_mtree_add1_1_o[17].CLK
clk => u0_m0_wo0_mtree_add1_1_o[18].CLK
clk => u0_m0_wo0_mtree_add1_1_o[19].CLK
clk => u0_m0_wo0_mtree_add1_1_o[20].CLK
clk => u0_m0_wo0_mtree_add1_1_o[21].CLK
clk => u0_m0_wo0_mtree_add1_1_o[22].CLK
clk => u0_m0_wo0_mtree_add1_1_o[23].CLK
clk => u0_m0_wo0_mtree_add1_1_o[24].CLK
clk => u0_m0_wo0_mtree_add1_1_o[25].CLK
clk => u0_m0_wo0_mtree_add1_1_o[26].CLK
clk => u0_m0_wo0_mtree_add1_1_o[27].CLK
clk => u0_m0_wo0_mtree_add1_1_o[28].CLK
clk => u0_m0_wo0_mtree_add1_1_o[29].CLK
clk => u0_m0_wo0_mtree_add1_1_o[30].CLK
clk => u0_m0_wo0_mtree_add1_1_o[31].CLK
clk => u0_m0_wo0_mtree_add1_1_o[32].CLK
clk => u0_m0_wo0_mtree_add1_1_o[33].CLK
clk => u0_m0_wo0_mtree_add0_2_o[0].CLK
clk => u0_m0_wo0_mtree_add0_2_o[1].CLK
clk => u0_m0_wo0_mtree_add0_2_o[2].CLK
clk => u0_m0_wo0_mtree_add0_2_o[3].CLK
clk => u0_m0_wo0_mtree_add0_2_o[4].CLK
clk => u0_m0_wo0_mtree_add0_2_o[5].CLK
clk => u0_m0_wo0_mtree_add0_2_o[6].CLK
clk => u0_m0_wo0_mtree_add0_2_o[7].CLK
clk => u0_m0_wo0_mtree_add0_2_o[8].CLK
clk => u0_m0_wo0_mtree_add0_2_o[9].CLK
clk => u0_m0_wo0_mtree_add0_2_o[10].CLK
clk => u0_m0_wo0_mtree_add0_2_o[11].CLK
clk => u0_m0_wo0_mtree_add0_2_o[12].CLK
clk => u0_m0_wo0_mtree_add0_2_o[13].CLK
clk => u0_m0_wo0_mtree_add0_2_o[14].CLK
clk => u0_m0_wo0_mtree_add0_2_o[15].CLK
clk => u0_m0_wo0_mtree_add0_2_o[16].CLK
clk => u0_m0_wo0_mtree_add0_2_o[17].CLK
clk => u0_m0_wo0_mtree_add0_2_o[18].CLK
clk => u0_m0_wo0_mtree_add0_2_o[19].CLK
clk => u0_m0_wo0_mtree_add0_2_o[20].CLK
clk => u0_m0_wo0_mtree_add0_2_o[21].CLK
clk => u0_m0_wo0_mtree_add0_2_o[22].CLK
clk => u0_m0_wo0_mtree_add0_2_o[23].CLK
clk => u0_m0_wo0_mtree_add0_2_o[24].CLK
clk => u0_m0_wo0_mtree_add0_2_o[25].CLK
clk => u0_m0_wo0_mtree_add0_2_o[26].CLK
clk => u0_m0_wo0_mtree_add0_2_o[27].CLK
clk => u0_m0_wo0_mtree_add0_2_o[28].CLK
clk => u0_m0_wo0_mtree_add0_2_o[29].CLK
clk => u0_m0_wo0_mtree_add0_2_o[30].CLK
clk => u0_m0_wo0_mtree_add0_2_o[31].CLK
clk => u0_m0_wo0_mtree_add0_2_o[32].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_4_q[31].CLK
clk => u0_m0_wo0_cm6_q[0].CLK
clk => u0_m0_wo0_cm6_q[1].CLK
clk => u0_m0_wo0_cm6_q[2].CLK
clk => u0_m0_wo0_cm6_q[3].CLK
clk => u0_m0_wo0_cm6_q[4].CLK
clk => u0_m0_wo0_cm6_q[5].CLK
clk => u0_m0_wo0_cm6_q[6].CLK
clk => u0_m0_wo0_cm6_q[7].CLK
clk => u0_m0_wo0_cm6_q[8].CLK
clk => u0_m0_wo0_cm6_q[9].CLK
clk => u0_m0_wo0_cm6_q[10].CLK
clk => u0_m0_wo0_cm6_q[11].CLK
clk => u0_m0_wo0_cm6_q[12].CLK
clk => u0_m0_wo0_cm6_q[13].CLK
clk => u0_m0_wo0_cm6_q[14].CLK
clk => u0_m0_wo0_cm6_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_5_q[31].CLK
clk => u0_m0_wo0_cm5_q[0].CLK
clk => u0_m0_wo0_cm5_q[1].CLK
clk => u0_m0_wo0_cm5_q[2].CLK
clk => u0_m0_wo0_cm5_q[3].CLK
clk => u0_m0_wo0_cm5_q[4].CLK
clk => u0_m0_wo0_cm5_q[5].CLK
clk => u0_m0_wo0_cm5_q[6].CLK
clk => u0_m0_wo0_cm5_q[7].CLK
clk => u0_m0_wo0_cm5_q[8].CLK
clk => u0_m0_wo0_cm5_q[9].CLK
clk => u0_m0_wo0_cm5_q[10].CLK
clk => u0_m0_wo0_cm5_q[11].CLK
clk => u0_m0_wo0_cm5_q[12].CLK
clk => u0_m0_wo0_cm5_q[13].CLK
clk => u0_m0_wo0_cm5_q[14].CLK
clk => u0_m0_wo0_cm5_q[15].CLK
clk => u0_m0_wo0_mtree_add0_3_o[0].CLK
clk => u0_m0_wo0_mtree_add0_3_o[1].CLK
clk => u0_m0_wo0_mtree_add0_3_o[2].CLK
clk => u0_m0_wo0_mtree_add0_3_o[3].CLK
clk => u0_m0_wo0_mtree_add0_3_o[4].CLK
clk => u0_m0_wo0_mtree_add0_3_o[5].CLK
clk => u0_m0_wo0_mtree_add0_3_o[6].CLK
clk => u0_m0_wo0_mtree_add0_3_o[7].CLK
clk => u0_m0_wo0_mtree_add0_3_o[8].CLK
clk => u0_m0_wo0_mtree_add0_3_o[9].CLK
clk => u0_m0_wo0_mtree_add0_3_o[10].CLK
clk => u0_m0_wo0_mtree_add0_3_o[11].CLK
clk => u0_m0_wo0_mtree_add0_3_o[12].CLK
clk => u0_m0_wo0_mtree_add0_3_o[13].CLK
clk => u0_m0_wo0_mtree_add0_3_o[14].CLK
clk => u0_m0_wo0_mtree_add0_3_o[15].CLK
clk => u0_m0_wo0_mtree_add0_3_o[16].CLK
clk => u0_m0_wo0_mtree_add0_3_o[17].CLK
clk => u0_m0_wo0_mtree_add0_3_o[18].CLK
clk => u0_m0_wo0_mtree_add0_3_o[19].CLK
clk => u0_m0_wo0_mtree_add0_3_o[20].CLK
clk => u0_m0_wo0_mtree_add0_3_o[21].CLK
clk => u0_m0_wo0_mtree_add0_3_o[22].CLK
clk => u0_m0_wo0_mtree_add0_3_o[23].CLK
clk => u0_m0_wo0_mtree_add0_3_o[24].CLK
clk => u0_m0_wo0_mtree_add0_3_o[25].CLK
clk => u0_m0_wo0_mtree_add0_3_o[26].CLK
clk => u0_m0_wo0_mtree_add0_3_o[27].CLK
clk => u0_m0_wo0_mtree_add0_3_o[28].CLK
clk => u0_m0_wo0_mtree_add0_3_o[29].CLK
clk => u0_m0_wo0_mtree_add0_3_o[30].CLK
clk => u0_m0_wo0_mtree_add0_3_o[31].CLK
clk => u0_m0_wo0_mtree_add0_3_o[32].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_6_q[31].CLK
clk => u0_m0_wo0_cm4_q[0].CLK
clk => u0_m0_wo0_cm4_q[1].CLK
clk => u0_m0_wo0_cm4_q[2].CLK
clk => u0_m0_wo0_cm4_q[3].CLK
clk => u0_m0_wo0_cm4_q[4].CLK
clk => u0_m0_wo0_cm4_q[5].CLK
clk => u0_m0_wo0_cm4_q[6].CLK
clk => u0_m0_wo0_cm4_q[7].CLK
clk => u0_m0_wo0_cm4_q[8].CLK
clk => u0_m0_wo0_cm4_q[9].CLK
clk => u0_m0_wo0_cm4_q[10].CLK
clk => u0_m0_wo0_cm4_q[11].CLK
clk => u0_m0_wo0_cm4_q[12].CLK
clk => u0_m0_wo0_cm4_q[13].CLK
clk => u0_m0_wo0_cm4_q[14].CLK
clk => u0_m0_wo0_cm4_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_7_q[31].CLK
clk => u0_m0_wo0_cm3_q[0].CLK
clk => u0_m0_wo0_cm3_q[1].CLK
clk => u0_m0_wo0_cm3_q[2].CLK
clk => u0_m0_wo0_cm3_q[3].CLK
clk => u0_m0_wo0_cm3_q[4].CLK
clk => u0_m0_wo0_cm3_q[5].CLK
clk => u0_m0_wo0_cm3_q[6].CLK
clk => u0_m0_wo0_cm3_q[7].CLK
clk => u0_m0_wo0_cm3_q[8].CLK
clk => u0_m0_wo0_cm3_q[9].CLK
clk => u0_m0_wo0_cm3_q[10].CLK
clk => u0_m0_wo0_cm3_q[11].CLK
clk => u0_m0_wo0_cm3_q[12].CLK
clk => u0_m0_wo0_cm3_q[13].CLK
clk => u0_m0_wo0_cm3_q[14].CLK
clk => u0_m0_wo0_cm3_q[15].CLK
clk => u0_m0_wo0_mtree_add1_2_o[0].CLK
clk => u0_m0_wo0_mtree_add1_2_o[1].CLK
clk => u0_m0_wo0_mtree_add1_2_o[2].CLK
clk => u0_m0_wo0_mtree_add1_2_o[3].CLK
clk => u0_m0_wo0_mtree_add1_2_o[4].CLK
clk => u0_m0_wo0_mtree_add1_2_o[5].CLK
clk => u0_m0_wo0_mtree_add1_2_o[6].CLK
clk => u0_m0_wo0_mtree_add1_2_o[7].CLK
clk => u0_m0_wo0_mtree_add1_2_o[8].CLK
clk => u0_m0_wo0_mtree_add1_2_o[9].CLK
clk => u0_m0_wo0_mtree_add1_2_o[10].CLK
clk => u0_m0_wo0_mtree_add1_2_o[11].CLK
clk => u0_m0_wo0_mtree_add1_2_o[12].CLK
clk => u0_m0_wo0_mtree_add1_2_o[13].CLK
clk => u0_m0_wo0_mtree_add1_2_o[14].CLK
clk => u0_m0_wo0_mtree_add1_2_o[15].CLK
clk => u0_m0_wo0_mtree_add1_2_o[16].CLK
clk => u0_m0_wo0_mtree_add1_2_o[17].CLK
clk => u0_m0_wo0_mtree_add1_2_o[18].CLK
clk => u0_m0_wo0_mtree_add1_2_o[19].CLK
clk => u0_m0_wo0_mtree_add1_2_o[20].CLK
clk => u0_m0_wo0_mtree_add1_2_o[21].CLK
clk => u0_m0_wo0_mtree_add1_2_o[22].CLK
clk => u0_m0_wo0_mtree_add1_2_o[23].CLK
clk => u0_m0_wo0_mtree_add1_2_o[24].CLK
clk => u0_m0_wo0_mtree_add1_2_o[25].CLK
clk => u0_m0_wo0_mtree_add1_2_o[26].CLK
clk => u0_m0_wo0_mtree_add1_2_o[27].CLK
clk => u0_m0_wo0_mtree_add1_2_o[28].CLK
clk => u0_m0_wo0_mtree_add1_2_o[29].CLK
clk => u0_m0_wo0_mtree_add1_2_o[30].CLK
clk => u0_m0_wo0_mtree_add1_2_o[31].CLK
clk => u0_m0_wo0_mtree_add1_2_o[32].CLK
clk => u0_m0_wo0_mtree_add1_2_o[33].CLK
clk => u0_m0_wo0_mtree_add0_4_o[0].CLK
clk => u0_m0_wo0_mtree_add0_4_o[1].CLK
clk => u0_m0_wo0_mtree_add0_4_o[2].CLK
clk => u0_m0_wo0_mtree_add0_4_o[3].CLK
clk => u0_m0_wo0_mtree_add0_4_o[4].CLK
clk => u0_m0_wo0_mtree_add0_4_o[5].CLK
clk => u0_m0_wo0_mtree_add0_4_o[6].CLK
clk => u0_m0_wo0_mtree_add0_4_o[7].CLK
clk => u0_m0_wo0_mtree_add0_4_o[8].CLK
clk => u0_m0_wo0_mtree_add0_4_o[9].CLK
clk => u0_m0_wo0_mtree_add0_4_o[10].CLK
clk => u0_m0_wo0_mtree_add0_4_o[11].CLK
clk => u0_m0_wo0_mtree_add0_4_o[12].CLK
clk => u0_m0_wo0_mtree_add0_4_o[13].CLK
clk => u0_m0_wo0_mtree_add0_4_o[14].CLK
clk => u0_m0_wo0_mtree_add0_4_o[15].CLK
clk => u0_m0_wo0_mtree_add0_4_o[16].CLK
clk => u0_m0_wo0_mtree_add0_4_o[17].CLK
clk => u0_m0_wo0_mtree_add0_4_o[18].CLK
clk => u0_m0_wo0_mtree_add0_4_o[19].CLK
clk => u0_m0_wo0_mtree_add0_4_o[20].CLK
clk => u0_m0_wo0_mtree_add0_4_o[21].CLK
clk => u0_m0_wo0_mtree_add0_4_o[22].CLK
clk => u0_m0_wo0_mtree_add0_4_o[23].CLK
clk => u0_m0_wo0_mtree_add0_4_o[24].CLK
clk => u0_m0_wo0_mtree_add0_4_o[25].CLK
clk => u0_m0_wo0_mtree_add0_4_o[26].CLK
clk => u0_m0_wo0_mtree_add0_4_o[27].CLK
clk => u0_m0_wo0_mtree_add0_4_o[28].CLK
clk => u0_m0_wo0_mtree_add0_4_o[29].CLK
clk => u0_m0_wo0_mtree_add0_4_o[30].CLK
clk => u0_m0_wo0_mtree_add0_4_o[31].CLK
clk => u0_m0_wo0_mtree_add0_4_o[32].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_8_q[31].CLK
clk => u0_m0_wo0_cm2_q[0].CLK
clk => u0_m0_wo0_cm2_q[1].CLK
clk => u0_m0_wo0_cm2_q[2].CLK
clk => u0_m0_wo0_cm2_q[3].CLK
clk => u0_m0_wo0_cm2_q[4].CLK
clk => u0_m0_wo0_cm2_q[5].CLK
clk => u0_m0_wo0_cm2_q[6].CLK
clk => u0_m0_wo0_cm2_q[7].CLK
clk => u0_m0_wo0_cm2_q[8].CLK
clk => u0_m0_wo0_cm2_q[9].CLK
clk => u0_m0_wo0_cm2_q[10].CLK
clk => u0_m0_wo0_cm2_q[11].CLK
clk => u0_m0_wo0_cm2_q[12].CLK
clk => u0_m0_wo0_cm2_q[13].CLK
clk => u0_m0_wo0_cm2_q[14].CLK
clk => u0_m0_wo0_cm2_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_9_q[31].CLK
clk => u0_m0_wo0_cm1_q[0].CLK
clk => u0_m0_wo0_cm1_q[1].CLK
clk => u0_m0_wo0_cm1_q[2].CLK
clk => u0_m0_wo0_cm1_q[3].CLK
clk => u0_m0_wo0_cm1_q[4].CLK
clk => u0_m0_wo0_cm1_q[5].CLK
clk => u0_m0_wo0_cm1_q[6].CLK
clk => u0_m0_wo0_cm1_q[7].CLK
clk => u0_m0_wo0_cm1_q[8].CLK
clk => u0_m0_wo0_cm1_q[9].CLK
clk => u0_m0_wo0_cm1_q[10].CLK
clk => u0_m0_wo0_cm1_q[11].CLK
clk => u0_m0_wo0_cm1_q[12].CLK
clk => u0_m0_wo0_cm1_q[13].CLK
clk => u0_m0_wo0_cm1_q[14].CLK
clk => u0_m0_wo0_cm1_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[0].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[1].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[2].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[3].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[4].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[5].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[6].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[7].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[8].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[9].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[10].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[11].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[12].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[13].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[14].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[15].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[16].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[17].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[18].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[19].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[20].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[21].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[22].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[23].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[24].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[25].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[26].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[27].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[28].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[29].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[30].CLK
clk => u0_m0_wo0_mtree_mult1_10_q[31].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_cm0_q[8].CLK
clk => u0_m0_wo0_cm0_q[9].CLK
clk => u0_m0_wo0_cm0_q[10].CLK
clk => u0_m0_wo0_cm0_q[11].CLK
clk => u0_m0_wo0_cm0_q[12].CLK
clk => u0_m0_wo0_cm0_q[13].CLK
clk => u0_m0_wo0_cm0_q[14].CLK
clk => u0_m0_wo0_cm0_q[15].CLK
clk => u0_m0_wo0_ca10_i[0].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_wa0_i[1].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_count[2].CLK
clk => u0_m0_wo0_run_enable_q[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_18.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_19.clk
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_memread_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_delayr0_dmem.clock0
clk => dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_ca10_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_ca10_q_14.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_10_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr1.clk
clk => dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_9_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr2.clk
clk => dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_8_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr3.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_7_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr4.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_6_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr5.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_5_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr6.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_4_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr7.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_3_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr8.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_2_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr9.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_1_component.CLOCK
clk => dspba_delay:u0_m0_wo0_wi0_delayr10.clk
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0].PRESET
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2].ACLR
areset => \u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_accum_o[26].ACLR
areset => u0_m0_wo0_accum_o[27].ACLR
areset => u0_m0_wo0_accum_o[28].ACLR
areset => u0_m0_wo0_accum_o[29].ACLR
areset => u0_m0_wo0_accum_o[30].ACLR
areset => u0_m0_wo0_accum_o[31].ACLR
areset => u0_m0_wo0_accum_o[32].ACLR
areset => u0_m0_wo0_accum_o[33].ACLR
areset => u0_m0_wo0_accum_o[34].ACLR
areset => u0_m0_wo0_accum_o[35].ACLR
areset => u0_m0_wo0_accum_o[36].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[0].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[1].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[2].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[3].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[4].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[5].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[6].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[7].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[8].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[9].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[10].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[11].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[12].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[13].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[14].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[15].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[16].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[17].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[18].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[19].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[20].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[21].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[22].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[23].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[24].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[25].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[26].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[27].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[28].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[29].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[30].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[31].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[32].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[33].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[34].ACLR
areset => u0_m0_wo0_mtree_add3_0_o[35].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[0].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[1].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[2].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[3].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[4].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[5].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[6].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[7].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[8].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[9].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[10].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[11].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[12].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[13].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[14].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[15].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[16].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[17].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[18].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[19].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[20].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[21].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[22].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[23].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[24].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[25].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[26].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[27].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[28].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[29].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[30].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[31].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[32].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[33].ACLR
areset => u0_m0_wo0_mtree_add2_0_o[34].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[0].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[1].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[2].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[3].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[4].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[5].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[6].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[7].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[8].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[9].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[10].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[11].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[12].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[13].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[14].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[15].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[16].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[17].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[18].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[19].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[20].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[21].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[22].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[23].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[24].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[25].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[26].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[27].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[28].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[29].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[30].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[31].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[32].ACLR
areset => u0_m0_wo0_mtree_add1_0_o[33].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[0].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[1].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[2].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[3].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[4].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[5].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[6].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[7].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[8].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[9].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[10].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[11].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[12].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[13].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[14].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[15].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[16].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[17].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[18].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[19].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[20].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[21].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[22].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[23].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[24].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[25].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[26].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[27].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[28].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[29].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[30].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[31].ACLR
areset => u0_m0_wo0_mtree_add0_0_o[32].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_0_q[31].ACLR
areset => u0_m0_wo0_cm10_q[0].ACLR
areset => u0_m0_wo0_cm10_q[1].ACLR
areset => u0_m0_wo0_cm10_q[2].ACLR
areset => u0_m0_wo0_cm10_q[3].ACLR
areset => u0_m0_wo0_cm10_q[4].ACLR
areset => u0_m0_wo0_cm10_q[5].ACLR
areset => u0_m0_wo0_cm10_q[6].ACLR
areset => u0_m0_wo0_cm10_q[7].ACLR
areset => u0_m0_wo0_cm10_q[8].ACLR
areset => u0_m0_wo0_cm10_q[9].ACLR
areset => u0_m0_wo0_cm10_q[10].ACLR
areset => u0_m0_wo0_cm10_q[11].ACLR
areset => u0_m0_wo0_cm10_q[12].ACLR
areset => u0_m0_wo0_cm10_q[13].ACLR
areset => u0_m0_wo0_cm10_q[14].ACLR
areset => u0_m0_wo0_cm10_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_1_q[31].ACLR
areset => u0_m0_wo0_cm9_q[0].PRESET
areset => u0_m0_wo0_cm9_q[1].ACLR
areset => u0_m0_wo0_cm9_q[2].PRESET
areset => u0_m0_wo0_cm9_q[3].PRESET
areset => u0_m0_wo0_cm9_q[4].ACLR
areset => u0_m0_wo0_cm9_q[5].PRESET
areset => u0_m0_wo0_cm9_q[6].PRESET
areset => u0_m0_wo0_cm9_q[7].PRESET
areset => u0_m0_wo0_cm9_q[8].ACLR
areset => u0_m0_wo0_cm9_q[9].PRESET
areset => u0_m0_wo0_cm9_q[10].ACLR
areset => u0_m0_wo0_cm9_q[11].ACLR
areset => u0_m0_wo0_cm9_q[12].ACLR
areset => u0_m0_wo0_cm9_q[13].ACLR
areset => u0_m0_wo0_cm9_q[14].ACLR
areset => u0_m0_wo0_cm9_q[15].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[0].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[1].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[2].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[3].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[4].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[5].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[6].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[7].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[8].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[9].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[10].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[11].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[12].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[13].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[14].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[15].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[16].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[17].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[18].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[19].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[20].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[21].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[22].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[23].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[24].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[25].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[26].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[27].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[28].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[29].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[30].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[31].ACLR
areset => u0_m0_wo0_mtree_add0_1_o[32].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_2_q[31].ACLR
areset => u0_m0_wo0_cm8_q[0].ACLR
areset => u0_m0_wo0_cm8_q[1].PRESET
areset => u0_m0_wo0_cm8_q[2].ACLR
areset => u0_m0_wo0_cm8_q[3].ACLR
areset => u0_m0_wo0_cm8_q[4].ACLR
areset => u0_m0_wo0_cm8_q[5].ACLR
areset => u0_m0_wo0_cm8_q[6].PRESET
areset => u0_m0_wo0_cm8_q[7].PRESET
areset => u0_m0_wo0_cm8_q[8].ACLR
areset => u0_m0_wo0_cm8_q[9].PRESET
areset => u0_m0_wo0_cm8_q[10].PRESET
areset => u0_m0_wo0_cm8_q[11].ACLR
areset => u0_m0_wo0_cm8_q[12].PRESET
areset => u0_m0_wo0_cm8_q[13].PRESET
areset => u0_m0_wo0_cm8_q[14].PRESET
areset => u0_m0_wo0_cm8_q[15].PRESET
areset => u0_m0_wo0_mtree_mult1_3_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_3_q[31].ACLR
areset => u0_m0_wo0_cm7_q[0].PRESET
areset => u0_m0_wo0_cm7_q[1].ACLR
areset => u0_m0_wo0_cm7_q[2].PRESET
areset => u0_m0_wo0_cm7_q[3].PRESET
areset => u0_m0_wo0_cm7_q[4].ACLR
areset => u0_m0_wo0_cm7_q[5].PRESET
areset => u0_m0_wo0_cm7_q[6].ACLR
areset => u0_m0_wo0_cm7_q[7].PRESET
areset => u0_m0_wo0_cm7_q[8].ACLR
areset => u0_m0_wo0_cm7_q[9].PRESET
areset => u0_m0_wo0_cm7_q[10].PRESET
areset => u0_m0_wo0_cm7_q[11].ACLR
areset => u0_m0_wo0_cm7_q[12].PRESET
areset => u0_m0_wo0_cm7_q[13].ACLR
areset => u0_m0_wo0_cm7_q[14].ACLR
areset => u0_m0_wo0_cm7_q[15].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[0].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[1].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[2].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[3].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[4].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[5].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[6].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[7].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[8].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[9].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[10].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[11].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[12].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[13].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[14].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[15].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[16].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[17].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[18].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[19].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[20].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[21].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[22].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[23].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[24].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[25].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[26].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[27].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[28].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[29].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[30].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[31].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[32].ACLR
areset => u0_m0_wo0_mtree_add1_1_o[33].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[0].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[1].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[2].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[3].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[4].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[5].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[6].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[7].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[8].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[9].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[10].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[11].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[12].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[13].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[14].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[15].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[16].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[17].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[18].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[19].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[20].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[21].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[22].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[23].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[24].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[25].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[26].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[27].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[28].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[29].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[30].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[31].ACLR
areset => u0_m0_wo0_mtree_add0_2_o[32].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_4_q[31].ACLR
areset => u0_m0_wo0_cm6_q[0].PRESET
areset => u0_m0_wo0_cm6_q[1].PRESET
areset => u0_m0_wo0_cm6_q[2].ACLR
areset => u0_m0_wo0_cm6_q[3].PRESET
areset => u0_m0_wo0_cm6_q[4].PRESET
areset => u0_m0_wo0_cm6_q[5].PRESET
areset => u0_m0_wo0_cm6_q[6].PRESET
areset => u0_m0_wo0_cm6_q[7].ACLR
areset => u0_m0_wo0_cm6_q[8].ACLR
areset => u0_m0_wo0_cm6_q[9].PRESET
areset => u0_m0_wo0_cm6_q[10].PRESET
areset => u0_m0_wo0_cm6_q[11].ACLR
areset => u0_m0_wo0_cm6_q[12].PRESET
areset => u0_m0_wo0_cm6_q[13].ACLR
areset => u0_m0_wo0_cm6_q[14].PRESET
areset => u0_m0_wo0_cm6_q[15].PRESET
areset => u0_m0_wo0_mtree_mult1_5_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_5_q[31].ACLR
areset => u0_m0_wo0_cm5_q[0].PRESET
areset => u0_m0_wo0_cm5_q[1].PRESET
areset => u0_m0_wo0_cm5_q[2].PRESET
areset => u0_m0_wo0_cm5_q[3].PRESET
areset => u0_m0_wo0_cm5_q[4].PRESET
areset => u0_m0_wo0_cm5_q[5].PRESET
areset => u0_m0_wo0_cm5_q[6].PRESET
areset => u0_m0_wo0_cm5_q[7].PRESET
areset => u0_m0_wo0_cm5_q[8].ACLR
areset => u0_m0_wo0_cm5_q[9].PRESET
areset => u0_m0_wo0_cm5_q[10].ACLR
areset => u0_m0_wo0_cm5_q[11].ACLR
areset => u0_m0_wo0_cm5_q[12].PRESET
areset => u0_m0_wo0_cm5_q[13].PRESET
areset => u0_m0_wo0_cm5_q[14].ACLR
areset => u0_m0_wo0_cm5_q[15].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[0].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[1].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[2].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[3].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[4].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[5].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[6].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[7].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[8].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[9].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[10].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[11].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[12].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[13].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[14].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[15].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[16].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[17].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[18].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[19].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[20].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[21].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[22].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[23].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[24].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[25].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[26].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[27].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[28].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[29].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[30].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[31].ACLR
areset => u0_m0_wo0_mtree_add0_3_o[32].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_6_q[31].ACLR
areset => u0_m0_wo0_cm4_q[0].PRESET
areset => u0_m0_wo0_cm4_q[1].PRESET
areset => u0_m0_wo0_cm4_q[2].PRESET
areset => u0_m0_wo0_cm4_q[3].PRESET
areset => u0_m0_wo0_cm4_q[4].PRESET
areset => u0_m0_wo0_cm4_q[5].PRESET
areset => u0_m0_wo0_cm4_q[6].PRESET
areset => u0_m0_wo0_cm4_q[7].PRESET
areset => u0_m0_wo0_cm4_q[8].ACLR
areset => u0_m0_wo0_cm4_q[9].PRESET
areset => u0_m0_wo0_cm4_q[10].ACLR
areset => u0_m0_wo0_cm4_q[11].ACLR
areset => u0_m0_wo0_cm4_q[12].PRESET
areset => u0_m0_wo0_cm4_q[13].PRESET
areset => u0_m0_wo0_cm4_q[14].ACLR
areset => u0_m0_wo0_cm4_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_7_q[31].ACLR
areset => u0_m0_wo0_cm3_q[0].PRESET
areset => u0_m0_wo0_cm3_q[1].PRESET
areset => u0_m0_wo0_cm3_q[2].ACLR
areset => u0_m0_wo0_cm3_q[3].PRESET
areset => u0_m0_wo0_cm3_q[4].PRESET
areset => u0_m0_wo0_cm3_q[5].PRESET
areset => u0_m0_wo0_cm3_q[6].PRESET
areset => u0_m0_wo0_cm3_q[7].ACLR
areset => u0_m0_wo0_cm3_q[8].ACLR
areset => u0_m0_wo0_cm3_q[9].PRESET
areset => u0_m0_wo0_cm3_q[10].PRESET
areset => u0_m0_wo0_cm3_q[11].ACLR
areset => u0_m0_wo0_cm3_q[12].PRESET
areset => u0_m0_wo0_cm3_q[13].ACLR
areset => u0_m0_wo0_cm3_q[14].PRESET
areset => u0_m0_wo0_cm3_q[15].PRESET
areset => u0_m0_wo0_mtree_add1_2_o[0].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[1].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[2].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[3].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[4].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[5].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[6].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[7].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[8].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[9].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[10].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[11].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[12].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[13].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[14].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[15].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[16].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[17].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[18].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[19].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[20].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[21].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[22].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[23].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[24].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[25].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[26].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[27].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[28].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[29].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[30].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[31].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[32].ACLR
areset => u0_m0_wo0_mtree_add1_2_o[33].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[0].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[1].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[2].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[3].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[4].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[5].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[6].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[7].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[8].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[9].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[10].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[11].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[12].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[13].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[14].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[15].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[16].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[17].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[18].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[19].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[20].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[21].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[22].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[23].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[24].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[25].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[26].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[27].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[28].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[29].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[30].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[31].ACLR
areset => u0_m0_wo0_mtree_add0_4_o[32].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_8_q[31].ACLR
areset => u0_m0_wo0_cm2_q[0].PRESET
areset => u0_m0_wo0_cm2_q[1].ACLR
areset => u0_m0_wo0_cm2_q[2].PRESET
areset => u0_m0_wo0_cm2_q[3].PRESET
areset => u0_m0_wo0_cm2_q[4].ACLR
areset => u0_m0_wo0_cm2_q[5].PRESET
areset => u0_m0_wo0_cm2_q[6].ACLR
areset => u0_m0_wo0_cm2_q[7].PRESET
areset => u0_m0_wo0_cm2_q[8].ACLR
areset => u0_m0_wo0_cm2_q[9].PRESET
areset => u0_m0_wo0_cm2_q[10].PRESET
areset => u0_m0_wo0_cm2_q[11].ACLR
areset => u0_m0_wo0_cm2_q[12].PRESET
areset => u0_m0_wo0_cm2_q[13].ACLR
areset => u0_m0_wo0_cm2_q[14].ACLR
areset => u0_m0_wo0_cm2_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_9_q[31].ACLR
areset => u0_m0_wo0_cm1_q[0].ACLR
areset => u0_m0_wo0_cm1_q[1].PRESET
areset => u0_m0_wo0_cm1_q[2].ACLR
areset => u0_m0_wo0_cm1_q[3].ACLR
areset => u0_m0_wo0_cm1_q[4].ACLR
areset => u0_m0_wo0_cm1_q[5].ACLR
areset => u0_m0_wo0_cm1_q[6].PRESET
areset => u0_m0_wo0_cm1_q[7].PRESET
areset => u0_m0_wo0_cm1_q[8].ACLR
areset => u0_m0_wo0_cm1_q[9].PRESET
areset => u0_m0_wo0_cm1_q[10].PRESET
areset => u0_m0_wo0_cm1_q[11].ACLR
areset => u0_m0_wo0_cm1_q[12].PRESET
areset => u0_m0_wo0_cm1_q[13].PRESET
areset => u0_m0_wo0_cm1_q[14].PRESET
areset => u0_m0_wo0_cm1_q[15].PRESET
areset => u0_m0_wo0_mtree_mult1_10_q[0].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[1].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[2].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[3].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[4].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[5].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[6].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[7].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[8].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[9].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[10].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[11].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[12].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[13].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[14].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[15].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[16].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[17].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[18].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[19].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[20].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[21].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[22].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[23].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[24].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[25].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[26].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[27].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[28].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[29].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[30].ACLR
areset => u0_m0_wo0_mtree_mult1_10_q[31].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].ACLR
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].PRESET
areset => u0_m0_wo0_cm0_q[8].ACLR
areset => u0_m0_wo0_cm0_q[9].PRESET
areset => u0_m0_wo0_cm0_q[10].ACLR
areset => u0_m0_wo0_cm0_q[11].ACLR
areset => u0_m0_wo0_cm0_q[12].ACLR
areset => u0_m0_wo0_cm0_q[13].ACLR
areset => u0_m0_wo0_cm0_q[14].ACLR
areset => u0_m0_wo0_cm0_q[15].ACLR
areset => u0_m0_wo0_ca10_i[0].ACLR
areset => u0_m0_wo0_wi0_ra0_count0_i[0].PRESET
areset => u0_m0_wo0_wi0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_wa0_i[0].ACLR
areset => u0_m0_wo0_wi0_wa0_i[1].PRESET
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_count[2].ACLR
areset => u0_m0_wo0_run_enable_q[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_18.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_19.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_memread_q_13.aclr
areset => altsyncram:u0_m0_wo0_wi0_delayr0_dmem.aclr0
areset => dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_ca10_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_ca10_q_14.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_10_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr1.aclr
areset => dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_9_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr2.aclr
areset => dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_8_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr3.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_7_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr4.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_6_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr5.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_5_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr6.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_4_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr7.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_3_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr8.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_2_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr9.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_1_component.ACLR
areset => dspba_delay:u0_m0_wo0_wi0_delayr10.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_19
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xin[9] => delay_signals[2][9].DATAIN
xin[10] => delay_signals[2][10].DATAIN
xin[11] => delay_signals[2][11].DATAIN
xin[12] => delay_signals[2][12].DATAIN
xin[13] => delay_signals[2][13].DATAIN
xin[14] => delay_signals[2][14].DATAIN
xin[15] => delay_signals[2][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem
wren_a => altsyncram_e2o3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e2o3:auto_generated.data_a[0]
data_a[1] => altsyncram_e2o3:auto_generated.data_a[1]
data_a[2] => altsyncram_e2o3:auto_generated.data_a[2]
data_a[3] => altsyncram_e2o3:auto_generated.data_a[3]
data_a[4] => altsyncram_e2o3:auto_generated.data_a[4]
data_a[5] => altsyncram_e2o3:auto_generated.data_a[5]
data_a[6] => altsyncram_e2o3:auto_generated.data_a[6]
data_a[7] => altsyncram_e2o3:auto_generated.data_a[7]
data_a[8] => altsyncram_e2o3:auto_generated.data_a[8]
data_a[9] => altsyncram_e2o3:auto_generated.data_a[9]
data_a[10] => altsyncram_e2o3:auto_generated.data_a[10]
data_a[11] => altsyncram_e2o3:auto_generated.data_a[11]
data_a[12] => altsyncram_e2o3:auto_generated.data_a[12]
data_a[13] => altsyncram_e2o3:auto_generated.data_a[13]
data_a[14] => altsyncram_e2o3:auto_generated.data_a[14]
data_a[15] => altsyncram_e2o3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_e2o3:auto_generated.address_a[0]
address_a[1] => altsyncram_e2o3:auto_generated.address_a[1]
address_b[0] => altsyncram_e2o3:auto_generated.address_b[0]
address_b[1] => altsyncram_e2o3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e2o3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_e2o3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_e2o3:auto_generated.q_b[0]
q_b[1] <= altsyncram_e2o3:auto_generated.q_b[1]
q_b[2] <= altsyncram_e2o3:auto_generated.q_b[2]
q_b[3] <= altsyncram_e2o3:auto_generated.q_b[3]
q_b[4] <= altsyncram_e2o3:auto_generated.q_b[4]
q_b[5] <= altsyncram_e2o3:auto_generated.q_b[5]
q_b[6] <= altsyncram_e2o3:auto_generated.q_b[6]
q_b[7] <= altsyncram_e2o3:auto_generated.q_b[7]
q_b[8] <= altsyncram_e2o3:auto_generated.q_b[8]
q_b[9] <= altsyncram_e2o3:auto_generated.q_b[9]
q_b[10] <= altsyncram_e2o3:auto_generated.q_b[10]
q_b[11] <= altsyncram_e2o3:auto_generated.q_b[11]
q_b[12] <= altsyncram_e2o3:auto_generated.q_b[12]
q_b[13] <= altsyncram_e2o3:auto_generated.q_b[13]
q_b[14] <= altsyncram_e2o3:auto_generated.q_b[14]
q_b[15] <= altsyncram_e2o3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_ca10_q_14
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_9_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_4eu:auto_generated.dataa[0]
dataa[1] => mult_4eu:auto_generated.dataa[1]
dataa[2] => mult_4eu:auto_generated.dataa[2]
dataa[3] => mult_4eu:auto_generated.dataa[3]
dataa[4] => mult_4eu:auto_generated.dataa[4]
dataa[5] => mult_4eu:auto_generated.dataa[5]
dataa[6] => mult_4eu:auto_generated.dataa[6]
dataa[7] => mult_4eu:auto_generated.dataa[7]
dataa[8] => mult_4eu:auto_generated.dataa[8]
dataa[9] => mult_4eu:auto_generated.dataa[9]
dataa[10] => mult_4eu:auto_generated.dataa[10]
dataa[11] => mult_4eu:auto_generated.dataa[11]
dataa[12] => mult_4eu:auto_generated.dataa[12]
dataa[13] => mult_4eu:auto_generated.dataa[13]
dataa[14] => mult_4eu:auto_generated.dataa[14]
dataa[15] => mult_4eu:auto_generated.dataa[15]
datab[0] => mult_4eu:auto_generated.datab[0]
datab[1] => mult_4eu:auto_generated.datab[1]
datab[2] => mult_4eu:auto_generated.datab[2]
datab[3] => mult_4eu:auto_generated.datab[3]
datab[4] => mult_4eu:auto_generated.datab[4]
datab[5] => mult_4eu:auto_generated.datab[5]
datab[6] => mult_4eu:auto_generated.datab[6]
datab[7] => mult_4eu:auto_generated.datab[7]
datab[8] => mult_4eu:auto_generated.datab[8]
datab[9] => mult_4eu:auto_generated.datab[9]
datab[10] => mult_4eu:auto_generated.datab[10]
datab[11] => mult_4eu:auto_generated.datab[11]
datab[12] => mult_4eu:auto_generated.datab[12]
datab[13] => mult_4eu:auto_generated.datab[13]
datab[14] => mult_4eu:auto_generated.datab[14]
datab[15] => mult_4eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_4eu:auto_generated.aclr
clock => mult_4eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_4eu:auto_generated.result[0]
result[1] <= mult_4eu:auto_generated.result[1]
result[2] <= mult_4eu:auto_generated.result[2]
result[3] <= mult_4eu:auto_generated.result[3]
result[4] <= mult_4eu:auto_generated.result[4]
result[5] <= mult_4eu:auto_generated.result[5]
result[6] <= mult_4eu:auto_generated.result[6]
result[7] <= mult_4eu:auto_generated.result[7]
result[8] <= mult_4eu:auto_generated.result[8]
result[9] <= mult_4eu:auto_generated.result[9]
result[10] <= mult_4eu:auto_generated.result[10]
result[11] <= mult_4eu:auto_generated.result[11]
result[12] <= mult_4eu:auto_generated.result[12]
result[13] <= mult_4eu:auto_generated.result[13]
result[14] <= mult_4eu:auto_generated.result[14]
result[15] <= mult_4eu:auto_generated.result[15]
result[16] <= mult_4eu:auto_generated.result[16]
result[17] <= mult_4eu:auto_generated.result[17]
result[18] <= mult_4eu:auto_generated.result[18]
result[19] <= mult_4eu:auto_generated.result[19]
result[20] <= mult_4eu:auto_generated.result[20]
result[21] <= mult_4eu:auto_generated.result[21]
result[22] <= mult_4eu:auto_generated.result[22]
result[23] <= mult_4eu:auto_generated.result[23]
result[24] <= mult_4eu:auto_generated.result[24]
result[25] <= mult_4eu:auto_generated.result[25]
result[26] <= mult_4eu:auto_generated.result[26]
result[27] <= mult_4eu:auto_generated.result[27]
result[28] <= mult_4eu:auto_generated.result[28]
result[29] <= mult_4eu:auto_generated.result[29]
result[30] <= mult_4eu:auto_generated.result[30]
result[31] <= mult_4eu:auto_generated.result[31]


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
datain[26] => dataout[26].DATAIN
datain[27] => dataout[27].DATAIN
datain[28] => dataout[28].DATAIN
datain[29] => dataout[29].DATAIN
datain[30] => dataout[30].DATAIN
datain[31] => dataout[31].DATAIN
datain[32] => ~NO_FANOUT~
datain[33] => ~NO_FANOUT~
datain[34] => ~NO_FANOUT~
datain[35] => ~NO_FANOUT~
datain[36] => ~NO_FANOUT~
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE


|SDRreceiver|serial_send:u_serial_send
sclk => cnt[0].CLK
sclk => cnt[1].CLK
sclk => cnt[2].CLK
sample_clk => sample_clk_2.CLK
chan0[0] => sr.DATAB
chan0[1] => sr.DATAB
chan0[2] => sr.DATAB
chan0[3] => sr.DATAB
chan0[4] => sr.DATAB
chan0[5] => sr.DATAB
chan0[6] => sr.DATAB
chan0[7] => sr.DATAB
chan0[8] => sr.DATAB
chan0[9] => sr.DATAB
chan0[10] => sr.DATAB
chan0[11] => sr.DATAB
chan0[12] => sr.DATAB
chan0[13] => sr.DATAB
chan0[14] => sr.DATAB
chan0[15] => sr.DATAB
chan0[16] => sr.DATAB
chan0[17] => sr.DATAB
chan0[18] => sr.DATAB
chan0[19] => sr.DATAB
chan0[20] => sr.DATAB
chan0[21] => sr.DATAB
chan0[22] => sr.DATAB
chan0[23] => sr.DATAB
chan0[24] => sr.DATAB
chan0[25] => sr.DATAB
chan0[26] => sr.DATAB
chan0[27] => sr.DATAB
chan0[28] => sr.DATAB
chan0[29] => sr.DATAB
chan0[30] => sr.DATAB
chan0[31] => sr.DATAB
chan1[0] => sr.DATAB
chan1[1] => sr.DATAB
chan1[2] => sr.DATAB
chan1[3] => sr.DATAB
chan1[4] => sr.DATAB
chan1[5] => sr.DATAB
chan1[6] => sr.DATAB
chan1[7] => sr.DATAB
chan1[8] => sr.DATAB
chan1[9] => sr.DATAB
chan1[10] => sr.DATAB
chan1[11] => sr.DATAB
chan1[12] => sr.DATAB
chan1[13] => sr.DATAB
chan1[14] => sr.DATAB
chan1[15] => sr.DATAB
chan1[16] => sr.DATAB
chan1[17] => sr.DATAB
chan1[18] => sr.DATAB
chan1[19] => sr.DATAB
chan1[20] => sr.DATAB
chan1[21] => sr.DATAB
chan1[22] => sr.DATAB
chan1[23] => sr.DATAB
chan1[24] => sr.DATAB
chan1[25] => sr.DATAB
chan1[26] => sr.DATAB
chan1[27] => sr.DATAB
chan1[28] => sr.DATAB
chan1[29] => sr.DATAB
chan1[30] => sr.DATAB
chan1[31] => sr.DATAB
odata <= sr[0].DB_MAX_OUTPUT_PORT_TYPE


