#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21a4390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21a4520 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x21d6c20 .functor NOT 1, L_0x21d7520, C4<0>, C4<0>, C4<0>;
L_0x21d72f0 .functor XOR 1, L_0x21d7040, L_0x21d7190, C4<0>, C4<0>;
L_0x21d7460 .functor XOR 1, L_0x21d72f0, L_0x21d7390, C4<0>, C4<0>;
v0x21d5dd0_0 .net *"_ivl_10", 0 0, L_0x21d7390;  1 drivers
v0x21d5ed0_0 .net *"_ivl_12", 0 0, L_0x21d7460;  1 drivers
v0x21d5fb0_0 .net *"_ivl_2", 0 0, L_0x21d6f80;  1 drivers
v0x21d6070_0 .net *"_ivl_4", 0 0, L_0x21d7040;  1 drivers
v0x21d6150_0 .net *"_ivl_6", 0 0, L_0x21d7190;  1 drivers
v0x21d6280_0 .net *"_ivl_8", 0 0, L_0x21d72f0;  1 drivers
v0x21d6360_0 .net "a", 0 0, v0x21d48f0_0;  1 drivers
v0x21d6400_0 .net "b", 0 0, v0x21d4990_0;  1 drivers
v0x21d6530_0 .var "clk", 0 0;
v0x21d6660_0 .net "out_dut", 0 0, L_0x21d6ed0;  1 drivers
v0x21d6700_0 .net "out_ref", 0 0, L_0x21d6d90;  1 drivers
v0x21d67a0_0 .var/2u "stats1", 159 0;
v0x21d6840_0 .var/2u "strobe", 0 0;
v0x21d6900_0 .net "tb_match", 0 0, L_0x21d7520;  1 drivers
v0x21d69c0_0 .net "tb_mismatch", 0 0, L_0x21d6c20;  1 drivers
v0x21d6a80_0 .net "wavedrom_enable", 0 0, v0x21d4b00_0;  1 drivers
v0x21d6b50_0 .net "wavedrom_title", 511 0, v0x21d4ba0_0;  1 drivers
L_0x21d6f80 .concat [ 1 0 0 0], L_0x21d6d90;
L_0x21d7040 .concat [ 1 0 0 0], L_0x21d6d90;
L_0x21d7190 .concat [ 1 0 0 0], L_0x21d6ed0;
L_0x21d7390 .concat [ 1 0 0 0], L_0x21d6d90;
L_0x21d7520 .cmp/eeq 1, L_0x21d6f80, L_0x21d7460;
S_0x21ac240 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0x21a4520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x21d6cf0 .functor XOR 1, v0x21d48f0_0, v0x21d4990_0, C4<0>, C4<0>;
L_0x21d6d90 .functor NOT 1, L_0x21d6cf0, C4<0>, C4<0>, C4<0>;
v0x21a2770_0 .net *"_ivl_0", 0 0, L_0x21d6cf0;  1 drivers
v0x21a2810_0 .net "a", 0 0, v0x21d48f0_0;  alias, 1 drivers
v0x21d3c80_0 .net "b", 0 0, v0x21d4990_0;  alias, 1 drivers
v0x21d3d20_0 .net "out", 0 0, L_0x21d6d90;  alias, 1 drivers
S_0x21d3e60 .scope module, "stim1" "stimulus_gen" 3 88, 3 15 0, S_0x21a4520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x21d48f0_0 .var "a", 0 0;
v0x21d4990_0 .var "b", 0 0;
v0x21d4a30_0 .net "clk", 0 0, v0x21d6530_0;  1 drivers
v0x21d4b00_0 .var "wavedrom_enable", 0 0;
v0x21d4ba0_0 .var "wavedrom_title", 511 0;
S_0x21d40f0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 36, 3 36 0, S_0x21d3e60;
 .timescale -12 -12;
v0x21d4330_0 .var/2s "count", 31 0;
E_0x21aaff0/0 .event negedge, v0x21d4a30_0;
E_0x21aaff0/1 .event posedge, v0x21d4a30_0;
E_0x21aaff0 .event/or E_0x21aaff0/0, E_0x21aaff0/1;
E_0x21aadc0 .event posedge, v0x21d4a30_0;
S_0x21d4430 .scope task, "wavedrom_start" "wavedrom_start" 3 27, 3 27 0, S_0x21d3e60;
 .timescale -12 -12;
v0x21d4630_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21d4710 .scope task, "wavedrom_stop" "wavedrom_stop" 3 30, 3 30 0, S_0x21d3e60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21d4d50 .scope module, "top_module1" "top_module" 3 98, 4 1 0, S_0x21a4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x21d5860_0 .net "a", 0 0, v0x21d48f0_0;  alias, 1 drivers
v0x21d5900_0 .net "b", 0 0, v0x21d4990_0;  alias, 1 drivers
v0x21d59c0_0 .net "out", 0 0, L_0x21d6ed0;  alias, 1 drivers
v0x21d5ac0_0 .net "xor_out", 0 0, L_0x21d6e20;  1 drivers
S_0x21d4f30 .scope module, "not_inst" "not_gate" 4 14, 4 27 0, S_0x21d4d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0x21d6ed0 .functor NOT 1, L_0x21d6e20, C4<0>, C4<0>, C4<0>;
v0x21d51a0_0 .net "a", 0 0, L_0x21d6e20;  alias, 1 drivers
v0x21d5280_0 .net "out", 0 0, L_0x21d6ed0;  alias, 1 drivers
S_0x21d53a0 .scope module, "xor_inst" "xor_gate" 4 7, 4 20 0, S_0x21d4d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x21d6e20 .functor XOR 1, v0x21d48f0_0, v0x21d4990_0, C4<0>, C4<0>;
v0x21d5580_0 .net "a", 0 0, v0x21d48f0_0;  alias, 1 drivers
v0x21d5690_0 .net "b", 0 0, v0x21d4990_0;  alias, 1 drivers
v0x21d57a0_0 .net "out", 0 0, L_0x21d6e20;  alias, 1 drivers
S_0x21d5bd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_0x21a4520;
 .timescale -12 -12;
E_0x21ab030 .event anyedge, v0x21d6840_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21d6840_0;
    %nor/r;
    %assign/vec4 v0x21d6840_0, 0;
    %wait E_0x21ab030;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21d3e60;
T_3 ;
    %fork t_1, S_0x21d40f0;
    %jmp t_0;
    .scope S_0x21d40f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21d4330_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x21d4990_0, 0;
    %assign/vec4 v0x21d48f0_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21aadc0;
    %load/vec4 v0x21d4330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x21d4330_0, 0, 32;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x21d4990_0, 0;
    %assign/vec4 v0x21d48f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21d4710;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21aaff0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x21d48f0_0, 0;
    %assign/vec4 v0x21d4990_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .scope S_0x21d3e60;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x21a4520;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d6530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d6840_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x21a4520;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x21d6530_0;
    %inv;
    %store/vec4 v0x21d6530_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x21a4520;
T_6 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21d4a30_0, v0x21d69c0_0, v0x21d6360_0, v0x21d6400_0, v0x21d6700_0, v0x21d6660_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x21a4520;
T_7 ;
    %load/vec4 v0x21d67a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x21d67a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21d67a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x21d67a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21d67a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21d67a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21d67a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x21a4520;
T_8 ;
    %wait E_0x21aaff0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21d67a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d67a0_0, 4, 32;
    %load/vec4 v0x21d6900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x21d67a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d67a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21d67a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d67a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x21d6700_0;
    %load/vec4 v0x21d6700_0;
    %load/vec4 v0x21d6660_0;
    %xor;
    %load/vec4 v0x21d6700_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x21d67a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d67a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x21d67a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d67a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/xnorgate/xnorgate_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/xnorgate/iter0/response29/top_module.sv";
