
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.477236                       # Number of seconds simulated
sim_ticks                                477236423000                       # Number of ticks simulated
final_tick                               1217579986500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122337                       # Simulator instruction rate (inst/s)
host_op_rate                                   154055                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29191739                       # Simulator tick rate (ticks/s)
host_mem_usage                                2255852                       # Number of bytes of host memory used
host_seconds                                 16348.34                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2518548431                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        31040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        85952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             116992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        89088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           89088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1392                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1392                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        65041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       180104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                245145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        65041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            65041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          186675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               186675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          186675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        65041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       180104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               431820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1392                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 116928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   87424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  116992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                89088                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               35                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  470916799500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1392                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.341253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.046916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   101.001426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1173     63.34%     63.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          553     29.86%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           73      3.94%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      1.03%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      0.97%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.32%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.27%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.05%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            4      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1852                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           77                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.610390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.827798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.178469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15             2      2.60%      2.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            18     23.38%     25.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            26     33.77%     59.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            18     23.38%     83.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             7      9.09%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             3      3.90%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             1      1.30%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             1      1.30%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      1.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            77                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           77                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.740260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.693053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.311915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               22     28.57%     28.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37     48.05%     76.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15     19.48%     96.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      2.60%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      1.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            77                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    454469750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               488726000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9135000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    248751.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               267501.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.60                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      820                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     521                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  146247453.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    41.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9124920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4850010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7675500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4687560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         900447600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            331299960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             60617760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1543952730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1426390080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     112881102390                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           117170239440                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            245.518225                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         470047778750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    127828000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     383738000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 469251418750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3714571750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     373016250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3385850250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4098360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2178330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5369280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2442960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         419799120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            168412770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             29043360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       651924390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       690376800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     113780706180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           115754351550                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            242.551377                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         469566617500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     61526500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     178954000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 473563955000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1797856250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     204471750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1429659500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   701                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1217579986500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3577605                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           693581295                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3578629                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            193.812014                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   148.965078                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   875.034922                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.145474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.854526                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          663                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1163132491                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1163132491                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    355461036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       355461036                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    213027201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      213027201                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1453064                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1453064                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       161847                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       161847                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       161856                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       161856                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    568488237                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        568488237                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    569941301                       # number of overall hits
system.cpu.dcache.overall_hits::total       569941301                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      6101274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6101274                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3369641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3369641                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        41515                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        41515                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9470915                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9470915                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9512430                       # number of overall misses
system.cpu.dcache.overall_misses::total       9512430                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  76634335000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76634335000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  38219162165                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  38219162165                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       117000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       117000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 114853497165                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 114853497165                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 114853497165                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 114853497165                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    361562310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    361562310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    216396842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    216396842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1494579                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1494579                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    577959152                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    577959152                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    579453731                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    579453731                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.016875                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016875                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015572                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015572                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.027777                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.027777                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000056                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000056                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.016387                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016387                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.016416                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016416                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 12560.382471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12560.382471                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 11342.205940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11342.205940                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 12126.969481                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12126.969481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 12074.043874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12074.043874                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       564576                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1035                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29440                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              93                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.177174                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.129032                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3217705                       # number of writebacks
system.cpu.dcache.writebacks::total           3217705                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3266404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3266404                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2648174                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2648174                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      5914578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5914578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      5914578                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5914578                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2834870                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2834870                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       721467                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       721467                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        21308                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        21308                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3556337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3556337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3577645                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3577645                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  34638081000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34638081000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   8906518477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8906518477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data    258709500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    258709500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  43544599477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43544599477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  43803308977                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43803308977                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007841                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007841                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.014257                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014257                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000056                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006153                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006153                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006174                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006174                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12218.578277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12218.578277                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12345.011590                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12345.011590                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12141.425756                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12141.425756                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12244.227551                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12244.227551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12243.615277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12243.615277                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2922642                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.314582                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           560522090                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2923153                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            191.752566                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    83.988542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   427.326040                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.164040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.834621                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         590134202                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        590134202                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    290650073                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       290650073                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    290650073                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        290650073                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    290650073                       # number of overall hits
system.cpu.icache.overall_hits::total       290650073                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      2955681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2955681                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      2955681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2955681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      2955681                       # number of overall misses
system.cpu.icache.overall_misses::total       2955681                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  38595632998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  38595632998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  38595632998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  38595632998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  38595632998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  38595632998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    293605754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    293605754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    293605754                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    293605754                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    293605754                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    293605754                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.010067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010067                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.010067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.010067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010067                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13058.118585                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13058.118585                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13058.118585                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13058.118585                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13058.118585                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13058.118585                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          765                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2922642                       # number of writebacks
system.cpu.icache.writebacks::total           2922642                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        32987                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        32987                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        32987                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        32987                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        32987                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        32987                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2922694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2922694                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      2922694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2922694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      2922694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2922694                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  35449607499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35449607499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  35449607499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35449607499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  35449607499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35449607499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.009954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.009954                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009954                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.009954                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009954                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12129.086213                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12129.086213                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12129.086213                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12129.086213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12129.086213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12129.086213                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      1793                       # number of replacements
system.l2.tags.tagsinuse                 32659.648613                       # Cycle average of tags in use
system.l2.tags.total_refs                    23558043                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34468                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    683.475775                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks              84                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2246.909026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      29347.668620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   306.230169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   674.840798                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.068570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.895620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.009345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.020595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996693                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32657                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997162                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 102330428                       # Number of tag accesses
system.l2.tags.data_accesses                102330428                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3217705                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3217705                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2759221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2759221                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data           49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   49                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       721281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                721281                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      2922159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2922159                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      2854978                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2854978                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       2922159                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3576259                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6498418                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2922159                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3576259                       # number of overall hits
system.l2.overall_hits::total                 6498418                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data          144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 144                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              485                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data         1202                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1202                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          485                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1346                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1831                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          485                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1346                       # number of overall misses
system.l2.overall_misses::total                  1831                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     20320000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      20320000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     76281000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     76281000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data    475695000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    475695000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     76281000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    496015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        572296000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     76281000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    496015000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       572296000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3217705                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3217705                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2759221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2759221                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               49                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       721425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            721425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      2922644                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2922644                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      2856180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2856180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      2922644                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3577605                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6500249                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      2922644                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3577605                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6500249                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000200                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000166                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000421                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000166                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000376                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000282                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000166                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000376                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000282                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 141111.111111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 141111.111111                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 157280.412371                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 157280.412371                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 395752.911814                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 395752.911814                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 157280.412371                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 368510.401189                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 312559.257236                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 157280.412371                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 368510.401189                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 312559.257236                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1392                       # number of writebacks
system.l2.writebacks::total                      1392                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data          144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            144                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data         1199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1199                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1828                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     18880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     71431000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71431000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data    463466500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    463466500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     71431000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    482346500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    553777500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     71431000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    482346500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    553777500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000420                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000281                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000281                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 131111.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 131111.111111                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 147280.412371                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 147280.412371                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 386544.203503                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 386544.203503                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 147280.412371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 359155.994043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 302941.739606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 147280.412371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 359155.994043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 302941.739606                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3621                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1684                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1392                       # Transaction distribution
system.membus.trans_dist::CleanEvict              401                       # Transaction distribution
system.membus.trans_dist::ReadExReq               144                       # Transaction distribution
system.membus.trans_dist::ReadExResp              144                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1684                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       206080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  206080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1828                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4594500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4736500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       159342566                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    102635928                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1540013                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     91386393                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        79343706                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     86.822232                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        21971857                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         6879                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      9172248                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      9063539                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       108709                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       532726                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1217579986500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                954475585                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    359849516                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1028806043                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           159342566                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    110379102                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             589291747                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         3140606                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1206                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         293605754                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        620519                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    950712996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.364488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.318565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        390159004     41.04%     41.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        150064578     15.78%     56.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         84296530      8.87%     65.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        326192884     34.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    950712996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.166943                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.077876                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        335633623                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      72904201                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         525561530                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      15358733                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1254904                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     79052546                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        315703                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1286700679                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       4722666                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        1254904                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        347609106                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        11037605                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      5795950                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         528507554                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      56507874                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1282650062                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       1698045                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       2691317                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           3735                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       38120639                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       12456186                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents       125718                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1684730444                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7693570994                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1197196110                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    652422186                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1658429051                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         26301362                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       164993                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       164998                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          34598622                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    372830410                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    222156299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      7662160                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     19612980                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1280760158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       491432                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1284833987                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       754781                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     21144679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     47118610                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5163                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    950712996                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.351443                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.199039                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    283668748     29.84%     29.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    272651399     28.68%     58.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    224646159     23.63%     82.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    126388050     13.29%     95.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     36023618      3.79%     99.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5306054      0.56%     99.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1279554      0.13%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       571258      0.06%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       178156      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    950712996                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        43666153     20.23%     20.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         117505      0.05%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       527479      0.24%     20.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       301443      0.14%     20.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt      1061177      0.49%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv         1822      0.00%     21.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       305299      0.14%     21.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       331316      0.15%     21.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      3373774      1.56%     23.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     23.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       73794568     34.19%     57.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      92342775     42.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     518778625     40.38%     40.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       581526      0.05%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     40.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     23927851      1.86%     42.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     26005934      2.02%     44.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      7053990      0.55%     44.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2140708      0.17%     45.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     39385397      3.07%     48.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     23431872      1.82%     49.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     41578486      3.24%     53.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       162639      0.01%     53.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    219481969     17.08%     70.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    172048979     13.39%     83.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    161159149     12.54%     96.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     49096862      3.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1284833987                       # Type of FU issued
system.switch_cpus.iq.rate                   1.346115                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           215823311                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.167978                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3035068905                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    947631545                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    926254639                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    701890152                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    354800799                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    346480074                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1146782444                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       353874854                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     11285461                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      5844217                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        26692                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        36150                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4993336                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      8540341                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        83396                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1254904                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1947494                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       5105387                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1281262686                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     372830410                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    222156299                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       164851                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       5146573                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        36150                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       706334                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       555915                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1262249                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1282687250                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     379896574                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2146732                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 11096                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            600442379                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        156536406                       # Number of branches executed
system.switch_cpus.iew.exec_stores          220545805                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.343866                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1272874214                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1272734713                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         601839146                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1094551029                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.333439                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.549850                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     19692591                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       486269                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1224614                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    947525966                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.329901                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.055943                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    474310394     50.06%     50.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    219357758     23.15%     73.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     81281414      8.58%     81.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     52316234      5.52%     87.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     36035300      3.80%     91.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19968616      2.11%     93.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14618989      1.54%     94.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7550032      0.80%     95.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     42087229      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    947525966                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000008666                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1260115558                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              584149149                       # Number of memory references committed
system.switch_cpus.commit.loads             366986186                       # Number of loads committed
system.switch_cpus.commit.membars              323712                       # Number of memory barriers committed
system.switch_cpus.commit.branches          155347364                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          343078521                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         995401460                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     21575800                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    512607887     40.68%     40.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       579656      0.05%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     23877982      1.89%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     25816456      2.05%     44.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      6925549      0.55%     45.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2140504      0.17%     45.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     39078797      3.10%     48.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     23276058      1.85%     50.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41506767      3.29%     53.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       156753      0.01%     53.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    208425505     16.54%     70.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    169607533     13.46%     83.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    158560681     12.58%     96.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     47555430      3.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1260115558                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      42087229                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2185237747                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2562807881                       # The number of ROB writes
system.switch_cpus.timesIdled                 1021440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3762589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1260106894                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.954476                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.954476                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.047696                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.047696                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1164890671                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       601437052                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         647603367                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        509645785                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4934329452                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        411327379                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      3284707717                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      130578634                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     13000595                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6500256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       209778                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1217579986500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5778874                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3219097                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2922642                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          360301                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              49                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             49                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           721425                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          721425                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2922694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2856180                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      8767980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10732913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19500893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    374098304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    434899840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              808998144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1843                       # Total snoops (count)
system.tol2bus.snoopTraffic                     92288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6502141                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032264                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.176700                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6292357     96.77%     96.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 209784      3.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6502141                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12640644500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4396999032                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5367220919                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
