
testcpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c568  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000029b  0800c7a0  0800c7a0  0000d7a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  0800ca3c  0800ca3c  0000da3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000008  0800ca44  0800ca44  0000da44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000078  20000000  0800ca4c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000053a  20000078  0800cac4  0000e078  2**2
                  ALLOC
  7 ._user_heap_stack 00000606  200005b2  0800cac4  0000e5b2  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000e078  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002db9e  00000000  00000000  0000e0ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00005282  00000000  00000000  0003bc4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000021c0  00000000  00000000  00040ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001a1e  00000000  00000000  00043090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00038b77  00000000  00000000  00044aae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0002a0d7  00000000  00000000  0007d625  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014327a  00000000  00000000  000a76fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001ea976  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00009a6c  00000000  00000000  001ea9bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000054  00000000  00000000  001f4428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000078 	.word	0x20000078
 8000254:	00000000 	.word	0x00000000
 8000258:	0800c788 	.word	0x0800c788

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	2000007c 	.word	0x2000007c
 8000274:	0800c788 	.word	0x0800c788

08000278 <_ZN4GpioC1EP12GPIO_TypeDeft>:
#include <Gpio.hpp>

Gpio::Gpio(GPIO_TypeDef* _port, uint16_t _pin) {
 8000278:	b480      	push	{r7}
 800027a:	b085      	sub	sp, #20
 800027c:	af00      	add	r7, sp, #0
 800027e:	60f8      	str	r0, [r7, #12]
 8000280:	60b9      	str	r1, [r7, #8]
 8000282:	4613      	mov	r3, r2
 8000284:	80fb      	strh	r3, [r7, #6]
	port = _port;
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	68ba      	ldr	r2, [r7, #8]
 800028a:	601a      	str	r2, [r3, #0]
	pin = _pin;
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	88fa      	ldrh	r2, [r7, #6]
 8000290:	809a      	strh	r2, [r3, #4]
}
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	4618      	mov	r0, r3
 8000296:	3714      	adds	r7, #20
 8000298:	46bd      	mov	sp, r7
 800029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029e:	4770      	bx	lr

080002a0 <_ZN4Gpio8get_portEv>:

GPIO_TypeDef* Gpio::get_port(){
 80002a0:	b480      	push	{r7}
 80002a2:	b083      	sub	sp, #12
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
	return(port);
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	681b      	ldr	r3, [r3, #0]
}
 80002ac:	4618      	mov	r0, r3
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr

080002b8 <_ZN4Gpio7get_pinEv>:

uint16_t Gpio::get_pin(){
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
	return(pin);
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	889b      	ldrh	r3, [r3, #4]
}
 80002c4:	4618      	mov	r0, r3
 80002c6:	370c      	adds	r7, #12
 80002c8:	46bd      	mov	sp, r7
 80002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ce:	4770      	bx	lr

080002d0 <_ZN11GpioHandlerC1Ev>:
 */

#include "GpioHandler.hpp"


GpioHandler::GpioHandler(){
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
 80002d8:	4a04      	ldr	r2, [pc, #16]	@ (80002ec <_ZN11GpioHandlerC1Ev+0x1c>)
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	601a      	str	r2, [r3, #0]
}
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	4618      	mov	r0, r3
 80002e2:	370c      	adds	r7, #12
 80002e4:	46bd      	mov	sp, r7
 80002e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ea:	4770      	bx	lr
 80002ec:	0800c8d4 	.word	0x0800c8d4

080002f0 <_ZN11GpioHandlerD1Ev>:



GpioHandler::~GpioHandler() {
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
 80002f8:	4a04      	ldr	r2, [pc, #16]	@ (800030c <_ZN11GpioHandlerD1Ev+0x1c>)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	4618      	mov	r0, r3
 8000302:	370c      	adds	r7, #12
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr
 800030c:	0800c8d4 	.word	0x0800c8d4

08000310 <_ZN11GpioHandlerD0Ev>:
GpioHandler::~GpioHandler() {
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
}
 8000318:	6878      	ldr	r0, [r7, #4]
 800031a:	f7ff ffe9 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
 800031e:	2108      	movs	r1, #8
 8000320:	6878      	ldr	r0, [r7, #4]
 8000322:	f00b fa73 	bl	800b80c <_ZdlPvj>
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4618      	mov	r0, r3
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>:
          on(gpio);
    }

}

void GpioHandler::switch_state(Gpio gpio, GPIO_PinState state){
 8000330:	b590      	push	{r4, r7, lr}
 8000332:	b085      	sub	sp, #20
 8000334:	af00      	add	r7, sp, #0
 8000336:	60f8      	str	r0, [r7, #12]
 8000338:	1d38      	adds	r0, r7, #4
 800033a:	e880 0006 	stmia.w	r0, {r1, r2}
 800033e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(gpio.get_port(), gpio.get_pin(), state);
 8000340:	1d3b      	adds	r3, r7, #4
 8000342:	4618      	mov	r0, r3
 8000344:	f7ff ffac 	bl	80002a0 <_ZN4Gpio8get_portEv>
 8000348:	4604      	mov	r4, r0
 800034a:	1d3b      	adds	r3, r7, #4
 800034c:	4618      	mov	r0, r3
 800034e:	f7ff ffb3 	bl	80002b8 <_ZN4Gpio7get_pinEv>
 8000352:	4603      	mov	r3, r0
 8000354:	4619      	mov	r1, r3
 8000356:	78fb      	ldrb	r3, [r7, #3]
 8000358:	461a      	mov	r2, r3
 800035a:	4620      	mov	r0, r4
 800035c:	f005 fa76 	bl	800584c <HAL_GPIO_WritePin>
}
 8000360:	bf00      	nop
 8000362:	3714      	adds	r7, #20
 8000364:	46bd      	mov	sp, r7
 8000366:	bd90      	pop	{r4, r7, pc}

08000368 <_ZN11GpioHandler2onE4Gpio>:

void GpioHandler::on(Gpio gpio){
 8000368:	b580      	push	{r7, lr}
 800036a:	b084      	sub	sp, #16
 800036c:	af00      	add	r7, sp, #0
 800036e:	60f8      	str	r0, [r7, #12]
 8000370:	1d3b      	adds	r3, r7, #4
 8000372:	e883 0006 	stmia.w	r3, {r1, r2}
	this->switch_state(gpio, GPIO_PIN_SET);
 8000376:	2301      	movs	r3, #1
 8000378:	1d3a      	adds	r2, r7, #4
 800037a:	ca06      	ldmia	r2, {r1, r2}
 800037c:	68f8      	ldr	r0, [r7, #12]
 800037e:	f7ff ffd7 	bl	8000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>
}
 8000382:	bf00      	nop
 8000384:	3710      	adds	r7, #16
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}

0800038a <_ZN11GpioHandler3offE4Gpio>:

void GpioHandler::off(Gpio gpio){
 800038a:	b580      	push	{r7, lr}
 800038c:	b084      	sub	sp, #16
 800038e:	af00      	add	r7, sp, #0
 8000390:	60f8      	str	r0, [r7, #12]
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	e883 0006 	stmia.w	r3, {r1, r2}
	this->switch_state(gpio, GPIO_PIN_RESET);
 8000398:	2300      	movs	r3, #0
 800039a:	1d3a      	adds	r2, r7, #4
 800039c:	ca06      	ldmia	r2, {r1, r2}
 800039e:	68f8      	ldr	r0, [r7, #12]
 80003a0:	f7ff ffc6 	bl	8000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>
}
 80003a4:	bf00      	nop
 80003a6:	3710      	adds	r7, #16
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd80      	pop	{r7, pc}

080003ac <_ZN6PcbLedC1EP17TIM_HandleTypeDefm>:
 *  Created on: Aug 7, 2024
 *      Author: artur
 */
#include "PcbLed.hpp"

PcbLed::PcbLed(TIM_HandleTypeDef *_timer_handler, uint32_t _timer_channel) {
 80003ac:	b480      	push	{r7}
 80003ae:	b085      	sub	sp, #20
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	60f8      	str	r0, [r7, #12]
 80003b4:	60b9      	str	r1, [r7, #8]
 80003b6:	607a      	str	r2, [r7, #4]

	timer_handler = _timer_handler;
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	68ba      	ldr	r2, [r7, #8]
 80003bc:	601a      	str	r2, [r3, #0]
	timer_channel = _timer_channel;
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	687a      	ldr	r2, [r7, #4]
 80003c2:	605a      	str	r2, [r3, #4]
	datasentflag = false;
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	2200      	movs	r2, #0
 80003c8:	721a      	strb	r2, [r3, #8]

}
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	4618      	mov	r0, r3
 80003ce:	3714      	adds	r7, #20
 80003d0:	46bd      	mov	sp, r7
 80003d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d6:	4770      	bx	lr

080003d8 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt>:

void PcbLed::set_data_flag(bool data_sent_flat) {
	datasentflag = data_sent_flat;
}

uint32_t PcbLed::createPwmSequence(Ws2812Color *led, uint8_t led_number,uint16_t *pwmData) {
 80003d8:	b580      	push	{r7, lr}
 80003da:	b08a      	sub	sp, #40	@ 0x28
 80003dc:	af00      	add	r7, sp, #0
 80003de:	60f8      	str	r0, [r7, #12]
 80003e0:	60b9      	str	r1, [r7, #8]
 80003e2:	603b      	str	r3, [r7, #0]
 80003e4:	4613      	mov	r3, r2
 80003e6:	71fb      	strb	r3, [r7, #7]
	uint32_t indx = 0;
 80003e8:	2300      	movs	r3, #0
 80003ea:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t color = 0;
 80003ec:	2300      	movs	r3, #0
 80003ee:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < led_number; i++) {
 80003f0:	2300      	movs	r3, #0
 80003f2:	623b      	str	r3, [r7, #32]
 80003f4:	e02c      	b.n	8000450 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x78>
		color = led[i].get_rgb_color();
 80003f6:	6a3b      	ldr	r3, [r7, #32]
 80003f8:	00db      	lsls	r3, r3, #3
 80003fa:	68ba      	ldr	r2, [r7, #8]
 80003fc:	4413      	add	r3, r2
 80003fe:	4618      	mov	r0, r3
 8000400:	f000 f8d7 	bl	80005b2 <_ZN11Ws2812Color13get_rgb_colorEv>
 8000404:	6178      	str	r0, [r7, #20]
		for (int j = 23; j >= 0; j--) {
 8000406:	2317      	movs	r3, #23
 8000408:	61fb      	str	r3, [r7, #28]
 800040a:	e01b      	b.n	8000444 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x6c>
			if (color & (1 << j)) {
 800040c:	2201      	movs	r2, #1
 800040e:	69fb      	ldr	r3, [r7, #28]
 8000410:	fa02 f303 	lsl.w	r3, r2, r3
 8000414:	461a      	mov	r2, r3
 8000416:	697b      	ldr	r3, [r7, #20]
 8000418:	4013      	ands	r3, r2
 800041a:	2b00      	cmp	r3, #0
 800041c:	d006      	beq.n	800042c <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x54>
				pwmData[indx] = 27;  // /10/13 of 37 19
 800041e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000420:	005b      	lsls	r3, r3, #1
 8000422:	683a      	ldr	r2, [r7, #0]
 8000424:	4413      	add	r3, r2
 8000426:	221b      	movs	r2, #27
 8000428:	801a      	strh	r2, [r3, #0]
 800042a:	e005      	b.n	8000438 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x60>
			} else
				pwmData[indx] = 13;  // 10/13 of 37 11
 800042c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800042e:	005b      	lsls	r3, r3, #1
 8000430:	683a      	ldr	r2, [r7, #0]
 8000432:	4413      	add	r3, r2
 8000434:	220d      	movs	r2, #13
 8000436:	801a      	strh	r2, [r3, #0]
			indx++;
 8000438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800043a:	3301      	adds	r3, #1
 800043c:	627b      	str	r3, [r7, #36]	@ 0x24
		for (int j = 23; j >= 0; j--) {
 800043e:	69fb      	ldr	r3, [r7, #28]
 8000440:	3b01      	subs	r3, #1
 8000442:	61fb      	str	r3, [r7, #28]
 8000444:	69fb      	ldr	r3, [r7, #28]
 8000446:	2b00      	cmp	r3, #0
 8000448:	dae0      	bge.n	800040c <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x34>
	for (int i = 0; i < led_number; i++) {
 800044a:	6a3b      	ldr	r3, [r7, #32]
 800044c:	3301      	adds	r3, #1
 800044e:	623b      	str	r3, [r7, #32]
 8000450:	79fb      	ldrb	r3, [r7, #7]
 8000452:	6a3a      	ldr	r2, [r7, #32]
 8000454:	429a      	cmp	r2, r3
 8000456:	dbce      	blt.n	80003f6 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x1e>
		}
	}
	for (int i = 0; i < 50; i++) {
 8000458:	2300      	movs	r3, #0
 800045a:	61bb      	str	r3, [r7, #24]
 800045c:	e00b      	b.n	8000476 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x9e>
		pwmData[indx] = 0;
 800045e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000460:	005b      	lsls	r3, r3, #1
 8000462:	683a      	ldr	r2, [r7, #0]
 8000464:	4413      	add	r3, r2
 8000466:	2200      	movs	r2, #0
 8000468:	801a      	strh	r2, [r3, #0]
		indx++;
 800046a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800046c:	3301      	adds	r3, #1
 800046e:	627b      	str	r3, [r7, #36]	@ 0x24
	for (int i = 0; i < 50; i++) {
 8000470:	69bb      	ldr	r3, [r7, #24]
 8000472:	3301      	adds	r3, #1
 8000474:	61bb      	str	r3, [r7, #24]
 8000476:	69bb      	ldr	r3, [r7, #24]
 8000478:	2b31      	cmp	r3, #49	@ 0x31
 800047a:	ddf0      	ble.n	800045e <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x86>
	}
	return (indx);
 800047c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800047e:	4618      	mov	r0, r3
 8000480:	3728      	adds	r7, #40	@ 0x28
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}

08000486 <_ZN6PcbLed16set_and_send_ledEP11Ws2812Colorh>:

void PcbLed::set_and_send_led(Ws2812Color *led, uint8_t led_number) {
 8000486:	b580      	push	{r7, lr}
 8000488:	b086      	sub	sp, #24
 800048a:	af00      	add	r7, sp, #0
 800048c:	60f8      	str	r0, [r7, #12]
 800048e:	60b9      	str	r1, [r7, #8]
 8000490:	4613      	mov	r3, r2
 8000492:	71fb      	strb	r3, [r7, #7]
	uint32_t indx;
	// TODO : REvisar ac√°
	//uint16_t *pwmData = new uint16_t[(24 * led_number) + 280 * 2];

//	uint16_t *pwmData = reinterpret_cast<uint16_t*>(malloc(24 * led_number + 280 * 2));
	memset(pwmData,0,sizeof(pwmData));
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	330a      	adds	r3, #10
 8000498:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800049c:	2100      	movs	r1, #0
 800049e:	4618      	mov	r0, r3
 80004a0:	f00b fbab 	bl	800bbfa <memset>
	indx = createPwmSequence(led,led_number,pwmData);
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	330a      	adds	r3, #10
 80004a8:	79fa      	ldrb	r2, [r7, #7]
 80004aa:	68b9      	ldr	r1, [r7, #8]
 80004ac:	68f8      	ldr	r0, [r7, #12]
 80004ae:	f7ff ff93 	bl	80003d8 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt>
 80004b2:	6178      	str	r0, [r7, #20]
	HAL_TIM_PWM_Start_DMA(timer_handler, timer_channel,(uint32_t*) (pwmData), indx+10);
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	6818      	ldr	r0, [r3, #0]
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	6859      	ldr	r1, [r3, #4]
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	f103 020a 	add.w	r2, r3, #10
 80004c2:	697b      	ldr	r3, [r7, #20]
 80004c4:	b29b      	uxth	r3, r3
 80004c6:	330a      	adds	r3, #10
 80004c8:	b29b      	uxth	r3, r3
 80004ca:	f009 fc97 	bl	8009dfc <HAL_TIM_PWM_Start_DMA>
}
 80004ce:	bf00      	nop
 80004d0:	3718      	adds	r7, #24
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
	...

080004d8 <_ZN11Ws2812ColorC1Ev>:
 *  Created on: Aug 7, 2024
 *      Author: ALAN
 */
#include "Ws2812Color.hpp"

Ws2812Color::Ws2812Color() {
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	4a0a      	ldr	r2, [pc, #40]	@ (800050c <_ZN11Ws2812ColorC1Ev+0x34>)
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	601a      	str	r2, [r3, #0]
	blue = 0;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	2200      	movs	r2, #0
 80004ea:	719a      	strb	r2, [r3, #6]
	red = 0;
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	2200      	movs	r2, #0
 80004f0:	711a      	strb	r2, [r3, #4]
	green = 0;
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	2200      	movs	r2, #0
 80004f6:	715a      	strb	r2, [r3, #5]
	bright = 0;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	2200      	movs	r2, #0
 80004fc:	71da      	strb	r2, [r3, #7]
}
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	4618      	mov	r0, r3
 8000502:	370c      	adds	r7, #12
 8000504:	46bd      	mov	sp, r7
 8000506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050a:	4770      	bx	lr
 800050c:	0800c8e4 	.word	0x0800c8e4

08000510 <_ZN11Ws2812ColorD1Ev>:

Ws2812Color::~Ws2812Color() {
 8000510:	b480      	push	{r7}
 8000512:	b083      	sub	sp, #12
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
 8000518:	4a04      	ldr	r2, [pc, #16]	@ (800052c <_ZN11Ws2812ColorD1Ev+0x1c>)
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	601a      	str	r2, [r3, #0]
}
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	4618      	mov	r0, r3
 8000522:	370c      	adds	r7, #12
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr
 800052c:	0800c8e4 	.word	0x0800c8e4

08000530 <_ZN11Ws2812ColorD0Ev>:
Ws2812Color::~Ws2812Color() {
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
}
 8000538:	6878      	ldr	r0, [r7, #4]
 800053a:	f7ff ffe9 	bl	8000510 <_ZN11Ws2812ColorD1Ev>
 800053e:	2108      	movs	r1, #8
 8000540:	6878      	ldr	r0, [r7, #4]
 8000542:	f00b f963 	bl	800b80c <_ZdlPvj>
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4618      	mov	r0, r3
 800054a:	3708      	adds	r7, #8
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}

08000550 <_ZN11Ws2812Color3offEv>:

void Ws2812Color::off()  // 0-45
{
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
	blue = 0;
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	2200      	movs	r2, #0
 800055c:	719a      	strb	r2, [r3, #6]
	red = 0;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	2200      	movs	r2, #0
 8000562:	711a      	strb	r2, [r3, #4]
	green = 0;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	2200      	movs	r2, #0
 8000568:	715a      	strb	r2, [r3, #5]
}
 800056a:	bf00      	nop
 800056c:	370c      	adds	r7, #12
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr

08000576 <_ZN11Ws2812Color14set_red_brightEh>:
void  Ws2812Color::orange_on(){
	set_red_bright(236);
	green_on();
}

void Ws2812Color::set_red_bright(uint8_t _bright){
 8000576:	b480      	push	{r7}
 8000578:	b083      	sub	sp, #12
 800057a:	af00      	add	r7, sp, #0
 800057c:	6078      	str	r0, [r7, #4]
 800057e:	460b      	mov	r3, r1
 8000580:	70fb      	strb	r3, [r7, #3]
	red = _bright;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	78fa      	ldrb	r2, [r7, #3]
 8000586:	711a      	strb	r2, [r3, #4]
}
 8000588:	bf00      	nop
 800058a:	370c      	adds	r7, #12
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr

08000594 <_ZN11Ws2812Color16set_green_brightEh>:

void Ws2812Color::set_blue_bright(uint8_t _bright){
	blue = _bright;
}

void Ws2812Color::set_green_bright(uint8_t _bright){
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 800059c:	460b      	mov	r3, r1
 800059e:	70fb      	strb	r3, [r7, #3]
	green = _bright;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	78fa      	ldrb	r2, [r7, #3]
 80005a4:	715a      	strb	r2, [r3, #5]
}
 80005a6:	bf00      	nop
 80005a8:	370c      	adds	r7, #12
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr

080005b2 <_ZN11Ws2812Color13get_rgb_colorEv>:


uint32_t Ws2812Color::get_rgb_color(){
 80005b2:	b480      	push	{r7}
 80005b4:	b083      	sub	sp, #12
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	6078      	str	r0, [r7, #4]
	return ((green << 16) | (red << 8) | (blue));
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	795b      	ldrb	r3, [r3, #5]
 80005be:	041a      	lsls	r2, r3, #16
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	791b      	ldrb	r3, [r3, #4]
 80005c4:	021b      	lsls	r3, r3, #8
 80005c6:	4313      	orrs	r3, r2
 80005c8:	687a      	ldr	r2, [r7, #4]
 80005ca:	7992      	ldrb	r2, [r2, #6]
 80005cc:	4313      	orrs	r3, r2
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	370c      	adds	r7, #12
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr

080005da <_ZN7Bq25155C1E4GpioS0_S0_P19__I2C_HandleTypeDef>:





Bq25155::Bq25155(Gpio rst, Gpio lp, Gpio ce,I2C_HandleTypeDef* _i2c){
 80005da:	b082      	sub	sp, #8
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	1d38      	adds	r0, r7, #4
 80005e6:	e880 0006 	stmia.w	r0, {r1, r2}
 80005ea:	61fb      	str	r3, [r7, #28]
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	3308      	adds	r3, #8
 80005f0:	2200      	movs	r2, #0
 80005f2:	2100      	movs	r1, #0
 80005f4:	4618      	mov	r0, r3
 80005f6:	f7ff fe3f 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	3310      	adds	r3, #16
 80005fe:	2200      	movs	r2, #0
 8000600:	2100      	movs	r1, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f7ff fe38 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	3318      	adds	r3, #24
 800060c:	2200      	movs	r2, #0
 800060e:	2100      	movs	r1, #0
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff fe31 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	3320      	adds	r3, #32
 800061a:	4618      	mov	r0, r3
 800061c:	f7ff fe58 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
	reset = rst;
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	3308      	adds	r3, #8
 8000624:	1d3a      	adds	r2, r7, #4
 8000626:	6810      	ldr	r0, [r2, #0]
 8000628:	6018      	str	r0, [r3, #0]
 800062a:	8892      	ldrh	r2, [r2, #4]
 800062c:	809a      	strh	r2, [r3, #4]
	low_power = lp;
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	3310      	adds	r3, #16
 8000632:	f107 021c 	add.w	r2, r7, #28
 8000636:	6810      	ldr	r0, [r2, #0]
 8000638:	6018      	str	r0, [r3, #0]
 800063a:	8892      	ldrh	r2, [r2, #4]
 800063c:	809a      	strh	r2, [r3, #4]
	charge_en = ce;
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	3318      	adds	r3, #24
 8000642:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000646:	6810      	ldr	r0, [r2, #0]
 8000648:	6018      	str	r0, [r3, #0]
 800064a:	8892      	ldrh	r2, [r2, #4]
 800064c:	809a      	strh	r2, [r3, #4]
	i2c = _i2c;
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000652:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	4618      	mov	r0, r3
 8000658:	3710      	adds	r7, #16
 800065a:	46bd      	mov	sp, r7
 800065c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000660:	b002      	add	sp, #8
 8000662:	4770      	bx	lr

08000664 <_ZN7Bq251556mr_setEv>:
void Bq25155::mr_set(){
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
	_gpio.on(reset);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	f103 0020 	add.w	r0, r3, #32
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	3308      	adds	r3, #8
 8000676:	e893 0006 	ldmia.w	r3, {r1, r2}
 800067a:	f7ff fe75 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
}
 800067e:	bf00      	nop
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}

08000686 <_ZN7Bq251558mr_resetEv>:
void Bq25155::mr_reset(){
 8000686:	b580      	push	{r7, lr}
 8000688:	b082      	sub	sp, #8
 800068a:	af00      	add	r7, sp, #0
 800068c:	6078      	str	r0, [r7, #4]
	_gpio.off(reset);
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	f103 0020 	add.w	r0, r3, #32
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	3308      	adds	r3, #8
 8000698:	e893 0006 	ldmia.w	r3, {r1, r2}
 800069c:	f7ff fe75 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <_ZN7Bq2515519manual_read_adc_batEv>:
void Bq25155::manual_read_adc_bat(){
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af02      	add	r7, sp, #8
 80006ae:	6078      	str	r0, [r7, #4]
	this->mr_reset();
 80006b0:	6878      	ldr	r0, [r7, #4]
 80006b2:	f7ff ffe8 	bl	8000686 <_ZN7Bq251558mr_resetEv>

	I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x00, i2c); //manual read
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006ba:	9300      	str	r3, [sp, #0]
 80006bc:	2300      	movs	r3, #0
 80006be:	2240      	movs	r2, #64	@ 0x40
 80006c0:	216b      	movs	r1, #107	@ 0x6b
 80006c2:	6878      	ldr	r0, [r7, #4]
 80006c4:	f000 f877 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	I2C_write(BQ25155_ADDR, BQ25155_ADC_READ_EN, 0x08, i2c); // enable adc_bat
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006cc:	9300      	str	r3, [sp, #0]
 80006ce:	2308      	movs	r3, #8
 80006d0:	2258      	movs	r2, #88	@ 0x58
 80006d2:	216b      	movs	r1, #107	@ 0x6b
 80006d4:	6878      	ldr	r0, [r7, #4]
 80006d6:	f000 f86e 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x20, i2c); //read adc
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006de:	9300      	str	r3, [sp, #0]
 80006e0:	2320      	movs	r3, #32
 80006e2:	2240      	movs	r2, #64	@ 0x40
 80006e4:	216b      	movs	r1, #107	@ 0x6b
 80006e6:	6878      	ldr	r0, [r7, #4]
 80006e8:	f000 f865 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>

	this->mr_set();
 80006ec:	6878      	ldr	r0, [r7, #4]
 80006ee:	f7ff ffb9 	bl	8000664 <_ZN7Bq251556mr_setEv>
}
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}

080006fa <_ZN7Bq2515514register_STAT0Ev>:
		return 1;
	}
}


uint8_t Bq25155::register_STAT0(){
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b088      	sub	sp, #32
 80006fe:	af04      	add	r7, sp, #16
 8000700:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rw;
	this->mr_reset();
 8000702:	6878      	ldr	r0, [r7, #4]
 8000704:	f7ff ffbf 	bl	8000686 <_ZN7Bq251558mr_resetEv>
		rw = HAL_I2C_Mem_Read(i2c, (BQ25155_ADDR<<1), BQ25155_STAT0, 1, &data[0], 1, 1000);
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000712:	9202      	str	r2, [sp, #8]
 8000714:	2201      	movs	r2, #1
 8000716:	9201      	str	r2, [sp, #4]
 8000718:	9300      	str	r3, [sp, #0]
 800071a:	2301      	movs	r3, #1
 800071c:	2200      	movs	r2, #0
 800071e:	21d6      	movs	r1, #214	@ 0xd6
 8000720:	f005 fa62 	bl	8005be8 <HAL_I2C_Mem_Read>
 8000724:	4603      	mov	r3, r0
 8000726:	73fb      	strb	r3, [r7, #15]
	this->mr_set();
 8000728:	6878      	ldr	r0, [r7, #4]
 800072a:	f7ff ff9b 	bl	8000664 <_ZN7Bq251556mr_setEv>
	if(rw == HAL_OK){
 800072e:	7bfb      	ldrb	r3, [r7, #15]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d102      	bne.n	800073a <_ZN7Bq2515514register_STAT0Ev+0x40>
		return (data[0]);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	e000      	b.n	800073c <_ZN7Bq2515514register_STAT0Ev+0x42>
	}
	else{
		  return 1;
 800073a:	2301      	movs	r3, #1
	  }
}
 800073c:	4618      	mov	r0, r3
 800073e:	3710      	adds	r7, #16
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}

08000744 <_ZN7Bq2515516register_adc_batEv>:

uint16_t Bq25155::register_adc_bat(){
 8000744:	b580      	push	{r7, lr}
 8000746:	b088      	sub	sp, #32
 8000748:	af04      	add	r7, sp, #16
 800074a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rw;
	this->mr_reset();
 800074c:	6878      	ldr	r0, [r7, #4]
 800074e:	f7ff ff9a 	bl	8000686 <_ZN7Bq251558mr_resetEv>
	for(uint8_t i=BQ25155_ADCDATA_VBAT_M; i<=BQ25155_ADCDATA_VBAT_L; i++){
 8000752:	2342      	movs	r3, #66	@ 0x42
 8000754:	73bb      	strb	r3, [r7, #14]
 8000756:	e017      	b.n	8000788 <_ZN7Bq2515516register_adc_batEv+0x44>
		rw = HAL_I2C_Mem_Read(i2c, (BQ25155_ADDR<<1), i, 1, &data[i-BQ25155_ADCDATA_VBAT_M], 1, 1000);
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800075c:	7bbb      	ldrb	r3, [r7, #14]
 800075e:	b299      	uxth	r1, r3
 8000760:	7bbb      	ldrb	r3, [r7, #14]
 8000762:	3b42      	subs	r3, #66	@ 0x42
 8000764:	687a      	ldr	r2, [r7, #4]
 8000766:	4413      	add	r3, r2
 8000768:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800076c:	9202      	str	r2, [sp, #8]
 800076e:	2201      	movs	r2, #1
 8000770:	9201      	str	r2, [sp, #4]
 8000772:	9300      	str	r3, [sp, #0]
 8000774:	2301      	movs	r3, #1
 8000776:	460a      	mov	r2, r1
 8000778:	21d6      	movs	r1, #214	@ 0xd6
 800077a:	f005 fa35 	bl	8005be8 <HAL_I2C_Mem_Read>
 800077e:	4603      	mov	r3, r0
 8000780:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=BQ25155_ADCDATA_VBAT_M; i<=BQ25155_ADCDATA_VBAT_L; i++){
 8000782:	7bbb      	ldrb	r3, [r7, #14]
 8000784:	3301      	adds	r3, #1
 8000786:	73bb      	strb	r3, [r7, #14]
 8000788:	7bbb      	ldrb	r3, [r7, #14]
 800078a:	2b43      	cmp	r3, #67	@ 0x43
 800078c:	d9e4      	bls.n	8000758 <_ZN7Bq2515516register_adc_batEv+0x14>
	}
	this->mr_set();
 800078e:	6878      	ldr	r0, [r7, #4]
 8000790:	f7ff ff68 	bl	8000664 <_ZN7Bq251556mr_setEv>
	if(rw == HAL_OK){
 8000794:	7bfb      	ldrb	r3, [r7, #15]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d108      	bne.n	80007ac <_ZN7Bq2515516register_adc_batEv+0x68>
		return (data[0]<<8) + data[1];
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	021b      	lsls	r3, r3, #8
 80007a0:	b29b      	uxth	r3, r3
 80007a2:	687a      	ldr	r2, [r7, #4]
 80007a4:	7852      	ldrb	r2, [r2, #1]
 80007a6:	4413      	add	r3, r2
 80007a8:	b29b      	uxth	r3, r3
 80007aa:	e000      	b.n	80007ae <_ZN7Bq2515516register_adc_batEv+0x6a>
	}
	else{
		  return 1;
 80007ac:	2301      	movs	r3, #1
	  }
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	3710      	adds	r7, #16
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>:



HAL_StatusTypeDef Bq25155::I2C_write(uint8_t deviceAddress, uint8_t registerAddress, uint8_t registerData, I2C_HandleTypeDef* i2c){
 80007b6:	b580      	push	{r7, lr}
 80007b8:	b086      	sub	sp, #24
 80007ba:	af02      	add	r7, sp, #8
 80007bc:	6078      	str	r0, [r7, #4]
 80007be:	4608      	mov	r0, r1
 80007c0:	4611      	mov	r1, r2
 80007c2:	461a      	mov	r2, r3
 80007c4:	4603      	mov	r3, r0
 80007c6:	70fb      	strb	r3, [r7, #3]
 80007c8:	460b      	mov	r3, r1
 80007ca:	70bb      	strb	r3, [r7, #2]
 80007cc:	4613      	mov	r3, r2
 80007ce:	707b      	strb	r3, [r7, #1]
	  uint8_t buffer[2] = {registerAddress, registerData};
 80007d0:	78bb      	ldrb	r3, [r7, #2]
 80007d2:	733b      	strb	r3, [r7, #12]
 80007d4:	787b      	ldrb	r3, [r7, #1]
 80007d6:	737b      	strb	r3, [r7, #13]
	  return HAL_I2C_Master_Transmit(i2c, (uint16_t)(deviceAddress<<1), buffer , 2, 1000);
 80007d8:	78fb      	ldrb	r3, [r7, #3]
 80007da:	b29b      	uxth	r3, r3
 80007dc:	005b      	lsls	r3, r3, #1
 80007de:	b299      	uxth	r1, r3
 80007e0:	f107 020c 	add.w	r2, r7, #12
 80007e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007e8:	9300      	str	r3, [sp, #0]
 80007ea:	2302      	movs	r3, #2
 80007ec:	69b8      	ldr	r0, [r7, #24]
 80007ee:	f005 f907 	bl	8005a00 <HAL_I2C_Master_Transmit>
 80007f2:	4603      	mov	r3, r0
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	3710      	adds	r7, #16
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}

080007fc <_ZN7Bq2515519register_init_all_2Ev>:
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_WARM, 0x39, i2c);
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_HOT, 0x29, i2c);
}
*/

void Bq25155::register_init_all_2(){
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af02      	add	r7, sp, #8
 8000802:	6078      	str	r0, [r7, #4]
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK0, 0x00, i2c);	//Modificado 0x20
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000808:	9300      	str	r3, [sp, #0]
 800080a:	2300      	movs	r3, #0
 800080c:	2207      	movs	r2, #7
 800080e:	216b      	movs	r1, #107	@ 0x6b
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f7ff ffd0 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK1, 0x00, i2c);
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800081a:	9300      	str	r3, [sp, #0]
 800081c:	2300      	movs	r3, #0
 800081e:	2208      	movs	r2, #8
 8000820:	216b      	movs	r1, #107	@ 0x6b
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	f7ff ffc7 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK2, 0x71, i2c);	//Modificado 0x80
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800082c:	9300      	str	r3, [sp, #0]
 800082e:	2371      	movs	r3, #113	@ 0x71
 8000830:	2209      	movs	r2, #9
 8000832:	216b      	movs	r1, #107	@ 0x6b
 8000834:	6878      	ldr	r0, [r7, #4]
 8000836:	f7ff ffbe 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK3, 0x00, i2c);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800083e:	9300      	str	r3, [sp, #0]
 8000840:	2300      	movs	r3, #0
 8000842:	220a      	movs	r2, #10
 8000844:	216b      	movs	r1, #107	@ 0x6b
 8000846:	6878      	ldr	r0, [r7, #4]
 8000848:	f7ff ffb5 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_VBAT_CTRL, 0x3C, i2c);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000850:	9300      	str	r3, [sp, #0]
 8000852:	233c      	movs	r3, #60	@ 0x3c
 8000854:	2212      	movs	r2, #18
 8000856:	216b      	movs	r1, #107	@ 0x6b
 8000858:	6878      	ldr	r0, [r7, #4]
 800085a:	f7ff ffac 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICHG_CTRL, 0xFF, i2c);
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000862:	9300      	str	r3, [sp, #0]
 8000864:	23ff      	movs	r3, #255	@ 0xff
 8000866:	2213      	movs	r2, #19
 8000868:	216b      	movs	r1, #107	@ 0x6b
 800086a:	6878      	ldr	r0, [r7, #4]
 800086c:	f7ff ffa3 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_PCHRGCTRL, 0x9E, i2c);
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000874:	9300      	str	r3, [sp, #0]
 8000876:	239e      	movs	r3, #158	@ 0x9e
 8000878:	2214      	movs	r2, #20
 800087a:	216b      	movs	r1, #107	@ 0x6b
 800087c:	6878      	ldr	r0, [r7, #4]
 800087e:	f7ff ff9a 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TERMCTRL, 0x14, i2c);
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000886:	9300      	str	r3, [sp, #0]
 8000888:	2314      	movs	r3, #20
 800088a:	2215      	movs	r2, #21
 800088c:	216b      	movs	r1, #107	@ 0x6b
 800088e:	6878      	ldr	r0, [r7, #4]
 8000890:	f7ff ff91 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_BUVLO, 0x06, i2c);
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000898:	9300      	str	r3, [sp, #0]
 800089a:	2306      	movs	r3, #6
 800089c:	2216      	movs	r2, #22
 800089e:	216b      	movs	r1, #107	@ 0x6b
 80008a0:	6878      	ldr	r0, [r7, #4]
 80008a2:	f7ff ff88 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_CHARGERCTRL0, 0x42, i2c); //se dehabilita TS function y se deshabilita charging on HOT/COLD Only
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008aa:	9300      	str	r3, [sp, #0]
 80008ac:	2342      	movs	r3, #66	@ 0x42
 80008ae:	2217      	movs	r2, #23
 80008b0:	216b      	movs	r1, #107	@ 0x6b
 80008b2:	6878      	ldr	r0, [r7, #4]
 80008b4:	f7ff ff7f 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_CHARGERCTRL1, 0xC8, i2c);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008bc:	9300      	str	r3, [sp, #0]
 80008be:	23c8      	movs	r3, #200	@ 0xc8
 80008c0:	2218      	movs	r2, #24
 80008c2:	216b      	movs	r1, #107	@ 0x6b
 80008c4:	6878      	ldr	r0, [r7, #4]
 80008c6:	f7ff ff76 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ILIMCTRL, 0x06, i2c);
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008ce:	9300      	str	r3, [sp, #0]
 80008d0:	2306      	movs	r3, #6
 80008d2:	2219      	movs	r2, #25
 80008d4:	216b      	movs	r1, #107	@ 0x6b
 80008d6:	6878      	ldr	r0, [r7, #4]
 80008d8:	f7ff ff6d 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_LDOCTRL, 0xB0, i2c);
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	23b0      	movs	r3, #176	@ 0xb0
 80008e4:	221d      	movs	r2, #29
 80008e6:	216b      	movs	r1, #107	@ 0x6b
 80008e8:	6878      	ldr	r0, [r7, #4]
 80008ea:	f7ff ff64 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MRCTRL, 0x2A, i2c);	//Revisar
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008f2:	9300      	str	r3, [sp, #0]
 80008f4:	232a      	movs	r3, #42	@ 0x2a
 80008f6:	2230      	movs	r2, #48	@ 0x30
 80008f8:	216b      	movs	r1, #107	@ 0x6b
 80008fa:	6878      	ldr	r0, [r7, #4]
 80008fc:	f7ff ff5b 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL0, 0x10, i2c);	//No se habilita mask all interrupts
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000904:	9300      	str	r3, [sp, #0]
 8000906:	2310      	movs	r3, #16
 8000908:	2235      	movs	r2, #53	@ 0x35
 800090a:	216b      	movs	r1, #107	@ 0x6b
 800090c:	6878      	ldr	r0, [r7, #4]
 800090e:	f7ff ff52 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL1, 0x00, i2c);	//Revisar PIN NTC 0x40
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000916:	9300      	str	r3, [sp, #0]
 8000918:	2300      	movs	r3, #0
 800091a:	2236      	movs	r2, #54	@ 0x36
 800091c:	216b      	movs	r1, #107	@ 0x6b
 800091e:	6878      	ldr	r0, [r7, #4]
 8000920:	f7ff ff49 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL2, 0x40, i2c);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000928:	9300      	str	r3, [sp, #0]
 800092a:	2340      	movs	r3, #64	@ 0x40
 800092c:	2237      	movs	r2, #55	@ 0x37
 800092e:	216b      	movs	r1, #107	@ 0x6b
 8000930:	6878      	ldr	r0, [r7, #4]
 8000932:	f7ff ff40 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x00, i2c); //Se deja en lectura manual de ADC y el comparador 1 se dehabilita
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800093a:	9300      	str	r3, [sp, #0]
 800093c:	2300      	movs	r3, #0
 800093e:	2240      	movs	r2, #64	@ 0x40
 8000940:	216b      	movs	r1, #107	@ 0x6b
 8000942:	6878      	ldr	r0, [r7, #4]
 8000944:	f7ff ff37 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL1, 0x00, i2c);	//Se deshabilita comparador 3 (compara con TS)
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800094c:	9300      	str	r3, [sp, #0]
 800094e:	2300      	movs	r3, #0
 8000950:	2241      	movs	r2, #65	@ 0x41
 8000952:	216b      	movs	r1, #107	@ 0x6b
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff ff2e 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP1_M, 0x23, i2c);
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800095e:	9300      	str	r3, [sp, #0]
 8000960:	2323      	movs	r3, #35	@ 0x23
 8000962:	2252      	movs	r2, #82	@ 0x52
 8000964:	216b      	movs	r1, #107	@ 0x6b
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f7ff ff25 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP1_L, 0x20, i2c);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	2320      	movs	r3, #32
 8000974:	2253      	movs	r2, #83	@ 0x53
 8000976:	216b      	movs	r1, #107	@ 0x6b
 8000978:	6878      	ldr	r0, [r7, #4]
 800097a:	f7ff ff1c 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP2_M, 0x38, i2c);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000982:	9300      	str	r3, [sp, #0]
 8000984:	2338      	movs	r3, #56	@ 0x38
 8000986:	2254      	movs	r2, #84	@ 0x54
 8000988:	216b      	movs	r1, #107	@ 0x6b
 800098a:	6878      	ldr	r0, [r7, #4]
 800098c:	f7ff ff13 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP2_L, 0x90, i2c);
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000994:	9300      	str	r3, [sp, #0]
 8000996:	2390      	movs	r3, #144	@ 0x90
 8000998:	2255      	movs	r2, #85	@ 0x55
 800099a:	216b      	movs	r1, #107	@ 0x6b
 800099c:	6878      	ldr	r0, [r7, #4]
 800099e:	f7ff ff0a 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP3_M, 0x00, i2c);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009a6:	9300      	str	r3, [sp, #0]
 80009a8:	2300      	movs	r3, #0
 80009aa:	2256      	movs	r2, #86	@ 0x56
 80009ac:	216b      	movs	r1, #107	@ 0x6b
 80009ae:	6878      	ldr	r0, [r7, #4]
 80009b0:	f7ff ff01 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP3_L, 0x00, i2c);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009b8:	9300      	str	r3, [sp, #0]
 80009ba:	2300      	movs	r3, #0
 80009bc:	2257      	movs	r2, #87	@ 0x57
 80009be:	216b      	movs	r1, #107	@ 0x6b
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	f7ff fef8 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADC_READ_EN, 0x08, i2c);	//Con todo deshabilitado se puede medir la bateria
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009ca:	9300      	str	r3, [sp, #0]
 80009cc:	2308      	movs	r3, #8
 80009ce:	2258      	movs	r2, #88	@ 0x58
 80009d0:	216b      	movs	r1, #107	@ 0x6b
 80009d2:	6878      	ldr	r0, [r7, #4]
 80009d4:	f7ff feef 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_FASTCHGCTRL, 0x34, i2c);	//Los parametros de TS, son para cuando se usa la funcionalidad de TS
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009dc:	9300      	str	r3, [sp, #0]
 80009de:	2334      	movs	r3, #52	@ 0x34
 80009e0:	2261      	movs	r2, #97	@ 0x61
 80009e2:	216b      	movs	r1, #107	@ 0x6b
 80009e4:	6878      	ldr	r0, [r7, #4]
 80009e6:	f7ff fee6 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_COLD, 0x7C, i2c);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009ee:	9300      	str	r3, [sp, #0]
 80009f0:	237c      	movs	r3, #124	@ 0x7c
 80009f2:	2262      	movs	r2, #98	@ 0x62
 80009f4:	216b      	movs	r1, #107	@ 0x6b
 80009f6:	6878      	ldr	r0, [r7, #4]
 80009f8:	f7ff fedd 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_COOL, 0x6D, i2c);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a00:	9300      	str	r3, [sp, #0]
 8000a02:	236d      	movs	r3, #109	@ 0x6d
 8000a04:	2263      	movs	r2, #99	@ 0x63
 8000a06:	216b      	movs	r1, #107	@ 0x6b
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff fed4 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_WARM, 0x38, i2c);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a12:	9300      	str	r3, [sp, #0]
 8000a14:	2338      	movs	r3, #56	@ 0x38
 8000a16:	2264      	movs	r2, #100	@ 0x64
 8000a18:	216b      	movs	r1, #107	@ 0x6b
 8000a1a:	6878      	ldr	r0, [r7, #4]
 8000a1c:	f7ff fecb 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_HOT, 0x27, i2c);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a24:	9300      	str	r3, [sp, #0]
 8000a26:	2327      	movs	r3, #39	@ 0x27
 8000a28:	2265      	movs	r2, #101	@ 0x65
 8000a2a:	216b      	movs	r1, #107	@ 0x6b
 8000a2c:	6878      	ldr	r0, [r7, #4]
 8000a2e:	f7ff fec2 	bl	80007b6 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
}
 8000a32:	bf00      	nop
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
	...

08000a3c <process_first_tag_information>:
	uint16_t pw_desired = pw_resolution * duty_cycle;
	__HAL_TIM_SET_COMPARE(htim, channel, pw_desired);
}


TAG_STATUS_t process_first_tag_information(TAG_t *tag) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08e      	sub	sp, #56	@ 0x38
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
	TAG_STATUS_t status_reg = 0;
 8000a44:	2300      	movs	r3, #0
 8000a46:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	tag->command = TAG_ID_QUERY;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2213      	movs	r2, #19
 8000a4e:	741a      	strb	r2, [r3, #16]

	start_tag_reception_inmediate(0, 0);
 8000a50:	2100      	movs	r1, #0
 8000a52:	2000      	movs	r0, #0
 8000a54:	f000 f9a8 	bl	8000da8 <start_tag_reception_inmediate>
	status_reg = wait_rx_data();
 8000a58:	f000 f9be 	bl	8000dd8 <wait_rx_data>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (status_reg != TAG_RX_CRC_VALID)
 8000a62:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000a66:	2b03      	cmp	r3, #3
 8000a68:	d002      	beq.n	8000a70 <process_first_tag_information+0x34>
		return (status_reg);
 8000a6a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000a6e:	e0a3      	b.n	8000bb8 <process_first_tag_information+0x17c>

	uint32_t rx_buffer_size = dwt_read32bitreg(RX_FINFO_ID) & FRAME_LEN_MAX_EX;
 8000a70:	2100      	movs	r1, #0
 8000a72:	204c      	movs	r0, #76	@ 0x4c
 8000a74:	f002 f995 	bl	8002da2 <dwt_read32bitoffsetreg>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000a7e:	633b      	str	r3, [r7, #48]	@ 0x30
	if (rx_buffer_size == 0)
 8000a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d101      	bne.n	8000a8a <process_first_tag_information+0x4e>
		return (TAG_RX_DATA_ZERO);
 8000a86:	2305      	movs	r3, #5
 8000a88:	e096      	b.n	8000bb8 <process_first_tag_information+0x17c>

	uint8_t rx_buffer[3]; // TODO Revisar RX Buffer primera recepcion
	dwt_readrxdata(rx_buffer, (uint16_t) rx_buffer_size, 0);
 8000a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a8c:	b299      	uxth	r1, r3
 8000a8e:	f107 031c 	add.w	r3, r7, #28
 8000a92:	2200      	movs	r2, #0
 8000a94:	4618      	mov	r0, r3
 8000a96:	f002 fdc3 	bl	8003620 <dwt_readrxdata>

	uint8_t received_command = rx_buffer[0];
 8000a9a:	7f3b      	ldrb	r3, [r7, #28]
 8000a9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	tag->sniffer_state = rx_buffer[1];
 8000aa0:	7f7a      	ldrb	r2, [r7, #29]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	f883 2020 	strb.w	r2, [r3, #32]

	if (tag->command != received_command)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	7c1b      	ldrb	r3, [r3, #16]
 8000aac:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000ab0:	429a      	cmp	r2, r3
 8000ab2:	d001      	beq.n	8000ab8 <process_first_tag_information+0x7c>
		return (TAG_RX_COMMAND_ERROR);
 8000ab4:	2306      	movs	r3, #6
 8000ab6:	e07f      	b.n	8000bb8 <process_first_tag_information+0x17c>

	tag->poll_rx_timestamp = get_rx_timestamp_u64();
 8000ab8:	f003 fa8a 	bl	8003fd0 <get_rx_timestamp_u64>
 8000abc:	4602      	mov	r2, r0
 8000abe:	460b      	mov	r3, r1
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	619a      	str	r2, [r3, #24]
	/** Set send time for response */
	uint32_t resp_tx_time = (uint32_t) ((tag->poll_rx_timestamp
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	699a      	ldr	r2, [r3, #24]
			+ ((POLL_RX_TO_RESP_TX_DLY_UUS_6M8) * UUS_TO_DWT_TIME))
 8000ac8:	4b3d      	ldr	r3, [pc, #244]	@ (8000bc0 <process_first_tag_information+0x184>)
 8000aca:	4413      	add	r3, r2
	uint32_t resp_tx_time = (uint32_t) ((tag->poll_rx_timestamp
 8000acc:	0a1b      	lsrs	r3, r3, #8
 8000ace:	62bb      	str	r3, [r7, #40]	@ 0x28
			>> RESPONSE_TX_TIME_SHIFT_AMOUNT);
	dwt_setdelayedtrxtime(resp_tx_time);
 8000ad0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000ad2:	f002 ff79 	bl	80039c8 <dwt_setdelayedtrxtime>

	/** Calculate the response TX timestamp */
	tag->resp_tx_timestamp = (((uint64_t) (resp_tx_time
			& RESPONSE_TX_TIME_MASK_VALUE)) << RESPONSE_TX_TIME_SHIFT_AMOUNT)
 8000ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ad8:	021b      	lsls	r3, r3, #8
 8000ada:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8000ade:	f023 0301 	bic.w	r3, r3, #1
			+ TX_ANT_DLY_LP;
 8000ae2:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8000ae6:	3332      	adds	r3, #50	@ 0x32
	tag->resp_tx_timestamp = (((uint64_t) (resp_tx_time
 8000ae8:	687a      	ldr	r2, [r7, #4]
 8000aea:	6153      	str	r3, [r2, #20]

	/** Calculate the size needed for the response message buffer */
	uint8_t tx_buffer_size = TX_BUFFER_SIZE;
 8000aec:	230f      	movs	r3, #15
 8000aee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t tx_buffer[TX_BUFFER_SIZE] = { 0 };
 8000af2:	2300      	movs	r3, #0
 8000af4:	60fb      	str	r3, [r7, #12]
 8000af6:	f107 0310 	add.w	r3, r7, #16
 8000afa:	2200      	movs	r2, #0
 8000afc:	601a      	str	r2, [r3, #0]
 8000afe:	605a      	str	r2, [r3, #4]
 8000b00:	f8c3 2007 	str.w	r2, [r3, #7]
	int index = 0;
 8000b04:	2300      	movs	r3, #0
 8000b06:	623b      	str	r3, [r7, #32]
	tx_buffer[index++] = tag->command;
 8000b08:	6a3b      	ldr	r3, [r7, #32]
 8000b0a:	1c5a      	adds	r2, r3, #1
 8000b0c:	623a      	str	r2, [r7, #32]
 8000b0e:	687a      	ldr	r2, [r7, #4]
 8000b10:	7c12      	ldrb	r2, [r2, #16]
 8000b12:	3338      	adds	r3, #56	@ 0x38
 8000b14:	443b      	add	r3, r7
 8000b16:	f803 2c2c 	strb.w	r2, [r3, #-44]
	*(uint32_t*) (tx_buffer + index) = tag->id;
 8000b1a:	6a3b      	ldr	r3, [r7, #32]
 8000b1c:	f107 020c 	add.w	r2, r7, #12
 8000b20:	4413      	add	r3, r2
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	6812      	ldr	r2, [r2, #0]
 8000b26:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000b28:	6a3b      	ldr	r3, [r7, #32]
 8000b2a:	3304      	adds	r3, #4
 8000b2c:	623b      	str	r3, [r7, #32]
	*(uint32_t*) (tx_buffer + index) = tag->poll_rx_timestamp;
 8000b2e:	6a3b      	ldr	r3, [r7, #32]
 8000b30:	f107 020c 	add.w	r2, r7, #12
 8000b34:	4413      	add	r3, r2
 8000b36:	687a      	ldr	r2, [r7, #4]
 8000b38:	6992      	ldr	r2, [r2, #24]
 8000b3a:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000b3c:	6a3b      	ldr	r3, [r7, #32]
 8000b3e:	3304      	adds	r3, #4
 8000b40:	623b      	str	r3, [r7, #32]
	*(uint32_t*) (tx_buffer + index) = tag->resp_tx_timestamp;
 8000b42:	6a3b      	ldr	r3, [r7, #32]
 8000b44:	f107 020c 	add.w	r2, r7, #12
 8000b48:	4413      	add	r3, r2
 8000b4a:	687a      	ldr	r2, [r7, #4]
 8000b4c:	6952      	ldr	r2, [r2, #20]
 8000b4e:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000b50:	6a3b      	ldr	r3, [r7, #32]
 8000b52:	3304      	adds	r3, #4
 8000b54:	623b      	str	r3, [r7, #32]
	*(uint16_t*) (tx_buffer + index) = tag->Voltaje_Bat;
 8000b56:	6a3b      	ldr	r3, [r7, #32]
 8000b58:	f107 020c 	add.w	r2, r7, #12
 8000b5c:	4413      	add	r3, r2
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	8a52      	ldrh	r2, [r2, #18]
 8000b62:	801a      	strh	r2, [r3, #0]
//	tx_buffer[index++] = tag->raw_battery_voltage;
//	tx_buffer[index++] = tag->calibrated_battery_voltage;
//	tx_buffer[index++] = tag->raw_temperature;
//	tx_buffer[index++] = tag->calibrateds_temperature;

	if (dwt_writetxdata(tx_buffer_size, tx_buffer, 0) == DWT_ERROR) /* Zero offset in TX buffer. */ //MODIFICAR TAMA√ëO DE BUFFER
 8000b64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b68:	b29b      	uxth	r3, r3
 8000b6a:	f107 010c 	add.w	r1, r7, #12
 8000b6e:	2200      	movs	r2, #0
 8000b70:	4618      	mov	r0, r3
 8000b72:	f002 fccf 	bl	8003514 <dwt_writetxdata>
 8000b76:	4603      	mov	r3, r0
 8000b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b7c:	d101      	bne.n	8000b82 <process_first_tag_information+0x146>
		return (TAG_TX_ERROR);
 8000b7e:	2307      	movs	r3, #7
 8000b80:	e01a      	b.n	8000bb8 <process_first_tag_information+0x17c>
	dwt_writetxfctrl(tx_buffer_size + 2, 0, 1);
 8000b82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b86:	b29b      	uxth	r3, r3
 8000b88:	3302      	adds	r3, #2
 8000b8a:	b29b      	uxth	r3, r3
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	2100      	movs	r1, #0
 8000b90:	4618      	mov	r0, r3
 8000b92:	f002 fcfd 	bl	8003590 <dwt_writetxfctrl>
	/*DWT_START_TX_DELAYED DWT_START_TX_IMMEDIATE*/
	if (dwt_starttx(DWT_START_TX_DELAYED) == DWT_ERROR){
 8000b96:	2001      	movs	r0, #1
 8000b98:	f002 ff24 	bl	80039e4 <dwt_starttx>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ba2:	d101      	bne.n	8000ba8 <process_first_tag_information+0x16c>
		return (TAG_TX_ERROR);
 8000ba4:	2307      	movs	r3, #7
 8000ba6:	e007      	b.n	8000bb8 <process_first_tag_information+0x17c>
	}
	//return (TAG_WAIT_FOR_FIRST_DETECTION);
	if (tag->sniffer_state == MASTER_ONE_DETECTION){
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d101      	bne.n	8000bb6 <process_first_tag_information+0x17a>
		return (TAG_WAIT_SEND_TX);
 8000bb2:	230e      	movs	r3, #14
 8000bb4:	e000      	b.n	8000bb8 <process_first_tag_information+0x17c>
	}
	return (TAG_WAIT_FOR_TIMESTAMPT_QUERY);
 8000bb6:	230b      	movs	r3, #11
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3738      	adds	r7, #56	@ 0x38
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	036d8168 	.word	0x036d8168

08000bc4 <process_queried_tag_information>:

TAG_STATUS_t process_queried_tag_information(TAG_t *tag) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b088      	sub	sp, #32
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
	TAG_STATUS_t status_reg = 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	77fb      	strb	r3, [r7, #31]


	start_tag_reception_inmediate(0, 0);
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	2000      	movs	r0, #0
 8000bd4:	f000 f8e8 	bl	8000da8 <start_tag_reception_inmediate>
	status_reg = wait_rx_data();
 8000bd8:	f000 f8fe 	bl	8000dd8 <wait_rx_data>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	77fb      	strb	r3, [r7, #31]
	if (status_reg != TAG_RX_CRC_VALID)
 8000be0:	7ffb      	ldrb	r3, [r7, #31]
 8000be2:	2b03      	cmp	r3, #3
 8000be4:	d001      	beq.n	8000bea <process_queried_tag_information+0x26>
		return (status_reg);
 8000be6:	7ffb      	ldrb	r3, [r7, #31]
 8000be8:	e039      	b.n	8000c5e <process_queried_tag_information+0x9a>

	uint32_t rx_buffer_size = dwt_read32bitreg(RX_FINFO_ID) & FRAME_LEN_MAX_EX;
 8000bea:	2100      	movs	r1, #0
 8000bec:	204c      	movs	r0, #76	@ 0x4c
 8000bee:	f002 f8d8 	bl	8002da2 <dwt_read32bitoffsetreg>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000bf8:	61bb      	str	r3, [r7, #24]
	uint8_t rx_buffer[5];
	if (rx_buffer_size == 0)
 8000bfa:	69bb      	ldr	r3, [r7, #24]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d101      	bne.n	8000c04 <process_queried_tag_information+0x40>
		return (TAG_RX_DATA_ZERO);
 8000c00:	2305      	movs	r3, #5
 8000c02:	e02c      	b.n	8000c5e <process_queried_tag_information+0x9a>
	if ((rx_buffer_size < 5)) //Revisar && (tag->command != TAG_SET_SLEEP_MODE)
 8000c04:	69bb      	ldr	r3, [r7, #24]
 8000c06:	2b04      	cmp	r3, #4
 8000c08:	d801      	bhi.n	8000c0e <process_queried_tag_information+0x4a>
		return (TAG_WAIT_FOR_TIMESTAMPT_QUERY);
 8000c0a:	230b      	movs	r3, #11
 8000c0c:	e027      	b.n	8000c5e <process_queried_tag_information+0x9a>

	dwt_readrxdata(rx_buffer, (uint16_t) rx_buffer_size, 0);
 8000c0e:	69bb      	ldr	r3, [r7, #24]
 8000c10:	b299      	uxth	r1, r3
 8000c12:	f107 030c 	add.w	r3, r7, #12
 8000c16:	2200      	movs	r2, #0
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f002 fd01 	bl	8003620 <dwt_readrxdata>

	tag->command = rx_buffer[0];
 8000c1e:	7b3a      	ldrb	r2, [r7, #12]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	741a      	strb	r2, [r3, #16]
	uint32_t received_id = *(uint32_t*) (rx_buffer + 1);
 8000c24:	f8d7 300d 	ldr.w	r3, [r7, #13]
 8000c28:	617b      	str	r3, [r7, #20]
	if (tag->id != received_id)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	697a      	ldr	r2, [r7, #20]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d001      	beq.n	8000c38 <process_queried_tag_information+0x74>
		return (TAG_RX_COMMAND_ERROR);
 8000c34:	2306      	movs	r3, #6
 8000c36:	e012      	b.n	8000c5e <process_queried_tag_information+0x9a>
	if (tag->command == TAG_TIMESTAMP_QUERY)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	7c1b      	ldrb	r3, [r3, #16]
 8000c3c:	2b11      	cmp	r3, #17
 8000c3e:	d104      	bne.n	8000c4a <process_queried_tag_information+0x86>
		return (process_response(tag));
 8000c40:	6878      	ldr	r0, [r7, #4]
 8000c42:	f000 f811 	bl	8000c68 <process_response>
 8000c46:	4603      	mov	r3, r0
 8000c48:	e009      	b.n	8000c5e <process_queried_tag_information+0x9a>
	else if(tag->command == TAG_SET_SLEEP_MODE)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	7c1b      	ldrb	r3, [r3, #16]
 8000c4e:	2b12      	cmp	r3, #18
 8000c50:	d104      	bne.n	8000c5c <process_queried_tag_information+0x98>
		return (process_response(tag));
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	f000 f808 	bl	8000c68 <process_response>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	e000      	b.n	8000c5e <process_queried_tag_information+0x9a>

	return(TAG_RX_COMMAND_ERROR);
 8000c5c:	2306      	movs	r3, #6

}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3720      	adds	r7, #32
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
	...

08000c68 <process_response>:

TAG_STATUS_t process_response(TAG_t *tag) {
 8000c68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000c6c:	b092      	sub	sp, #72	@ 0x48
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6178      	str	r0, [r7, #20]
	uint8_t tx_buffer_size = TX_BUFFER_SIZE;
 8000c72:	230f      	movs	r3, #15
 8000c74:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint8_t tx_buffer[TX_BUFFER_SIZE] = { 0 };
 8000c78:	2300      	movs	r3, #0
 8000c7a:	61bb      	str	r3, [r7, #24]
 8000c7c:	f107 031c 	add.w	r3, r7, #28
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	605a      	str	r2, [r3, #4]
 8000c86:	f8c3 2007 	str.w	r2, [r3, #7]
	int index = 0;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	643b      	str	r3, [r7, #64]	@ 0x40
	uint64_t poll_rx_timestamp = get_rx_timestamp_u64();
 8000c8e:	f003 f99f 	bl	8003fd0 <get_rx_timestamp_u64>
 8000c92:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38

	/** Set send time for response */
	uint32_t resp_tx_time = (uint32_t) ((poll_rx_timestamp
			+ ((POLL_RX_TO_RESP_TX_DLY_UUS_6M8) * UUS_TO_DWT_TIME))
 8000c96:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8000c9a:	4942      	ldr	r1, [pc, #264]	@ (8000da4 <process_response+0x13c>)
 8000c9c:	eb12 0801 	adds.w	r8, r2, r1
 8000ca0:	f143 0900 	adc.w	r9, r3, #0
			>> RESPONSE_TX_TIME_SHIFT_AMOUNT);
 8000ca4:	f04f 0200 	mov.w	r2, #0
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8000cb0:	ea42 6209 	orr.w	r2, r2, r9, lsl #24
 8000cb4:	ea4f 2319 	mov.w	r3, r9, lsr #8
	uint32_t resp_tx_time = (uint32_t) ((poll_rx_timestamp
 8000cb8:	4613      	mov	r3, r2
 8000cba:	637b      	str	r3, [r7, #52]	@ 0x34
	dwt_setdelayedtrxtime(resp_tx_time);
 8000cbc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000cbe:	f002 fe83 	bl	80039c8 <dwt_setdelayedtrxtime>

	/** Calculate the response TX timestamp */
	uint64_t resp_tx_timestamp = (((uint64_t) (resp_tx_time
			& RESPONSE_TX_TIME_MASK_VALUE)) << RESPONSE_TX_TIME_SHIFT_AMOUNT)
 8000cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	60bb      	str	r3, [r7, #8]
 8000cc8:	60fa      	str	r2, [r7, #12]
 8000cca:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000cce:	460b      	mov	r3, r1
 8000cd0:	ea4f 6b13 	mov.w	fp, r3, lsr #24
 8000cd4:	460b      	mov	r3, r1
 8000cd6:	ea4f 2a03 	mov.w	sl, r3, lsl #8
 8000cda:	f42a 74ff 	bic.w	r4, sl, #510	@ 0x1fe
 8000cde:	f024 0401 	bic.w	r4, r4, #1
 8000ce2:	f00b 05ff 	and.w	r5, fp, #255	@ 0xff
	uint64_t resp_tx_timestamp = (((uint64_t) (resp_tx_time
 8000ce6:	f643 73f2 	movw	r3, #16370	@ 0x3ff2
 8000cea:	18e3      	adds	r3, r4, r3
 8000cec:	603b      	str	r3, [r7, #0]
 8000cee:	f145 0300 	adc.w	r3, r5, #0
 8000cf2:	607b      	str	r3, [r7, #4]
 8000cf4:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000cf8:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
			+ TX_ANT_DLY_LP;
	/** Calculate the size needed for the response message buffer */
	index = 0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	643b      	str	r3, [r7, #64]	@ 0x40
	tx_buffer[index++] = tag->command;
 8000d00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d02:	1c5a      	adds	r2, r3, #1
 8000d04:	643a      	str	r2, [r7, #64]	@ 0x40
 8000d06:	697a      	ldr	r2, [r7, #20]
 8000d08:	7c12      	ldrb	r2, [r2, #16]
 8000d0a:	3338      	adds	r3, #56	@ 0x38
 8000d0c:	f107 0110 	add.w	r1, r7, #16
 8000d10:	440b      	add	r3, r1
 8000d12:	f803 2c30 	strb.w	r2, [r3, #-48]
	*(uint32_t*) (tx_buffer + index) = poll_rx_timestamp;
 8000d16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d18:	f107 0218 	add.w	r2, r7, #24
 8000d1c:	4413      	add	r3, r2
 8000d1e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000d20:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000d22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d24:	3304      	adds	r3, #4
 8000d26:	643b      	str	r3, [r7, #64]	@ 0x40
	*(uint32_t*) (tx_buffer + index) = resp_tx_timestamp;
 8000d28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d2a:	f107 0218 	add.w	r2, r7, #24
 8000d2e:	4413      	add	r3, r2
 8000d30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d32:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000d34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d36:	3304      	adds	r3, #4
 8000d38:	643b      	str	r3, [r7, #64]	@ 0x40
	*(uint16_t*) (tx_buffer + index) = tag->Voltaje_Bat;
 8000d3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d3c:	f107 0218 	add.w	r2, r7, #24
 8000d40:	4413      	add	r3, r2
 8000d42:	697a      	ldr	r2, [r7, #20]
 8000d44:	8a52      	ldrh	r2, [r2, #18]
 8000d46:	801a      	strh	r2, [r3, #0]

	tag->poll_rx_timestamp = poll_rx_timestamp;
 8000d48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	619a      	str	r2, [r3, #24]
	tag->resp_tx_timestamp = resp_tx_timestamp;
 8000d4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	615a      	str	r2, [r3, #20]

	if (dwt_writetxdata(tx_buffer_size, tx_buffer, 0) == DWT_ERROR) /* Zero offset in TX buffer. */
 8000d54:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000d58:	b29b      	uxth	r3, r3
 8000d5a:	f107 0118 	add.w	r1, r7, #24
 8000d5e:	2200      	movs	r2, #0
 8000d60:	4618      	mov	r0, r3
 8000d62:	f002 fbd7 	bl	8003514 <dwt_writetxdata>
 8000d66:	4603      	mov	r3, r0
 8000d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d6c:	d101      	bne.n	8000d72 <process_response+0x10a>
		return (TAG_TX_ERROR);
 8000d6e:	2307      	movs	r3, #7
 8000d70:	e013      	b.n	8000d9a <process_response+0x132>
	dwt_writetxfctrl(tx_buffer_size + 2, 0, 1);
 8000d72:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	3302      	adds	r3, #2
 8000d7a:	b29b      	uxth	r3, r3
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4618      	mov	r0, r3
 8000d82:	f002 fc05 	bl	8003590 <dwt_writetxfctrl>
	/*DWT_START_TX_DELAYED DWT_START_TX_IMMEDIATE*/
	if (dwt_starttx(DWT_START_TX_DELAYED) == DWT_ERROR)
 8000d86:	2001      	movs	r0, #1
 8000d88:	f002 fe2c 	bl	80039e4 <dwt_starttx>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d92:	d101      	bne.n	8000d98 <process_response+0x130>
		return (TAG_TX_ERROR);
 8000d94:	2307      	movs	r3, #7
 8000d96:	e000      	b.n	8000d9a <process_response+0x132>

	return (TAG_TX_SUCCESS);
 8000d98:	230c      	movs	r3, #12
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3748      	adds	r7, #72	@ 0x48
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000da4:	036d8168 	.word	0x036d8168

08000da8 <start_tag_reception_inmediate>:
	tx->resp_tx_timestamp = resp_tx_timestamp;

	return (tx->buffer_size);
}

void start_tag_reception_inmediate(uint8_t preamble_timeout, uint8_t rx_timeout) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	4603      	mov	r3, r0
 8000db0:	460a      	mov	r2, r1
 8000db2:	71fb      	strb	r3, [r7, #7]
 8000db4:	4613      	mov	r3, r2
 8000db6:	71bb      	strb	r3, [r7, #6]

	/* Loop forever responding to ranging requests. */
	dwt_setpreambledetecttimeout(preamble_timeout);
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f002 ff81 	bl	8003cc4 <dwt_setpreambledetecttimeout>
	/* Clear reception timeout to start next ranging process. */
	dwt_setrxtimeout(rx_timeout);
 8000dc2:	79bb      	ldrb	r3, [r7, #6]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f002 ff5d 	bl	8003c84 <dwt_setrxtimeout>
	/* Activate reception immediately. */
	dwt_rxenable(DWT_START_RX_IMMEDIATE);
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f002 fede 	bl	8003b8c <dwt_rxenable>
	/* Poll for reception of a frame or error/timeout. See NOTE 8 below. */
}
 8000dd0:	bf00      	nop
 8000dd2:	3708      	adds	r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <wait_rx_data>:

#define RX_DATA_TIMEOUT_MS 100 // Timeout in millisecondspas√© de 1000 a 100 para probar

TAG_STATUS_t wait_rx_data() {
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
	uint32_t status_reg;
	uint32_t start_time = HAL_GetTick(); // Get the current time in milliseconds
 8000dde:	f003 fa81 	bl	80042e4 <HAL_GetTick>
 8000de2:	6078      	str	r0, [r7, #4]
	uint8_t timeout_reached = 0;
 8000de4:	2300      	movs	r3, #0
 8000de6:	72fb      	strb	r3, [r7, #11]

	while (!timeout_reached) {
 8000de8:	e012      	b.n	8000e10 <wait_rx_data+0x38>
		if (((status_reg = dwt_read32bitreg(SYS_STATUS_ID))
 8000dea:	2100      	movs	r1, #0
 8000dec:	2044      	movs	r0, #68	@ 0x44
 8000dee:	f001 ffd8 	bl	8002da2 <dwt_read32bitoffsetreg>
 8000df2:	60f8      	str	r0, [r7, #12]
				& (SYS_STATUS_RXFCG_BIT_MASK | SYS_STATUS_ALL_RX_TO
 8000df4:	68fa      	ldr	r2, [r7, #12]
 8000df6:	4b23      	ldr	r3, [pc, #140]	@ (8000e84 <wait_rx_data+0xac>)
 8000df8:	4013      	ands	r3, r2
		if (((status_reg = dwt_read32bitreg(SYS_STATUS_ID))
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d10c      	bne.n	8000e18 <wait_rx_data+0x40>
						| SYS_STATUS_ALL_RX_ERR))) {
			break; // Exit the loop if one of the conditions is met
		}

		// Check for timeout
		if ((HAL_GetTick() - start_time) >= RX_DATA_TIMEOUT_MS) {
 8000dfe:	f003 fa71 	bl	80042e4 <HAL_GetTick>
 8000e02:	4602      	mov	r2, r0
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	1ad3      	subs	r3, r2, r3
 8000e08:	2b63      	cmp	r3, #99	@ 0x63
 8000e0a:	d901      	bls.n	8000e10 <wait_rx_data+0x38>
			timeout_reached = 1;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	72fb      	strb	r3, [r7, #11]
	while (!timeout_reached) {
 8000e10:	7afb      	ldrb	r3, [r7, #11]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d0e9      	beq.n	8000dea <wait_rx_data+0x12>
 8000e16:	e000      	b.n	8000e1a <wait_rx_data+0x42>
			break; // Exit the loop if one of the conditions is met
 8000e18:	bf00      	nop
		}
	}

	if (timeout_reached) {
 8000e1a:	7afb      	ldrb	r3, [r7, #11]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <wait_rx_data+0x4c>
		// Handle timeout
		return TAG_RX_TIMEOUT;
 8000e20:	2302      	movs	r3, #2
 8000e22:	e02b      	b.n	8000e7c <wait_rx_data+0xa4>
	}

	// Check for receive errors
	if ((status_reg & SYS_STATUS_ALL_RX_ERR)) {
 8000e24:	68fa      	ldr	r2, [r7, #12]
 8000e26:	4b18      	ldr	r3, [pc, #96]	@ (8000e88 <wait_rx_data+0xb0>)
 8000e28:	4013      	ands	r3, r2
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d006      	beq.n	8000e3c <wait_rx_data+0x64>
		dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR);
 8000e2e:	4a16      	ldr	r2, [pc, #88]	@ (8000e88 <wait_rx_data+0xb0>)
 8000e30:	2100      	movs	r1, #0
 8000e32:	2044      	movs	r0, #68	@ 0x44
 8000e34:	f002 f807 	bl	8002e46 <dwt_write32bitoffsetreg>
		return TAG_RX_ERROR;
 8000e38:	2304      	movs	r3, #4
 8000e3a:	e01f      	b.n	8000e7c <wait_rx_data+0xa4>
	}

	// Check for receive timeouts
	if ((status_reg & SYS_STATUS_ALL_RX_TO)) {
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	f403 1308 	and.w	r3, r3, #2228224	@ 0x220000
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d007      	beq.n	8000e56 <wait_rx_data+0x7e>
		dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO);
 8000e46:	f44f 1208 	mov.w	r2, #2228224	@ 0x220000
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	2044      	movs	r0, #68	@ 0x44
 8000e4e:	f001 fffa 	bl	8002e46 <dwt_write32bitoffsetreg>
		return TAG_RX_TIMEOUT;
 8000e52:	2302      	movs	r3, #2
 8000e54:	e012      	b.n	8000e7c <wait_rx_data+0xa4>
	}

	if ((status_reg & SYS_STATUS_RXFCG_BIT_MASK)) {
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d006      	beq.n	8000e6e <wait_rx_data+0x96>
		// Clear RX error/timeout events in the DW IC status register
		dwt_write32bitreg(SYS_STATUS_ID,
 8000e60:	4a0a      	ldr	r2, [pc, #40]	@ (8000e8c <wait_rx_data+0xb4>)
 8000e62:	2100      	movs	r1, #0
 8000e64:	2044      	movs	r0, #68	@ 0x44
 8000e66:	f001 ffee 	bl	8002e46 <dwt_write32bitoffsetreg>
				SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
		return TAG_RX_CRC_VALID;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	e006      	b.n	8000e7c <wait_rx_data+0xa4>
	}

	// Clear good RX frame event in the DW IC status register
	dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG_BIT_MASK);
 8000e6e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e72:	2100      	movs	r1, #0
 8000e74:	2044      	movs	r0, #68	@ 0x44
 8000e76:	f001 ffe6 	bl	8002e46 <dwt_write32bitoffsetreg>


	return TAG_NO_RXCG_DETECTED;
 8000e7a:	2301      	movs	r3, #1
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3710      	adds	r7, #16
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	2427d000 	.word	0x2427d000
 8000e88:	24059000 	.word	0x24059000
 8000e8c:	24279000 	.word	0x24279000

08000e90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e90:	b590      	push	{r4, r7, lr}
 8000e92:	f2ad 6dd4 	subw	sp, sp, #1748	@ 0x6d4
 8000e96:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	HAL_DeInit();
 8000e98:	f003 f952 	bl	8004140 <HAL_DeInit>
	HAL_RCC_DeInit();
 8000e9c:	f005 ff4a 	bl	8006d34 <HAL_RCC_DeInit>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea0:	f003 f91e 	bl	80040e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea4:	f000 fb12 	bl	80014cc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea8:	f000 fd7e 	bl	80019a8 <_ZL12MX_GPIO_Initv>
  MX_FLASH_Init();
 8000eac:	f000 fb7e 	bl	80015ac <_ZL13MX_FLASH_Initv>
  MX_GPDMA1_Init();
 8000eb0:	f000 fb98 	bl	80015e4 <_ZL14MX_GPDMA1_Initv>
  MX_I2C1_Init();
 8000eb4:	f000 fbb6 	bl	8001624 <_ZL12MX_I2C1_Initv>
  MX_SPI2_Init();
 8000eb8:	f000 fc6e 	bl	8001798 <_ZL12MX_SPI2_Initv>
  MX_LPTIM1_Init();
 8000ebc:	f000 fc00 	bl	80016c0 <_ZL14MX_LPTIM1_Initv>
  MX_LPTIM3_Init();
 8000ec0:	f000 fc34 	bl	800172c <_ZL14MX_LPTIM3_Initv>
  MX_TIM3_Init();
 8000ec4:	f000 fce0 	bl	8001888 <_ZL12MX_TIM3_Initv>
  /* USER CODE BEGIN 2 */


  pins.on(NLP);
 8000ec8:	4bbb      	ldr	r3, [pc, #748]	@ (80011b8 <main+0x328>)
 8000eca:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000ece:	48bb      	ldr	r0, [pc, #748]	@ (80011bc <main+0x32c>)
 8000ed0:	f7ff fa4a 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
  pins.off(NCE);
 8000ed4:	4bba      	ldr	r3, [pc, #744]	@ (80011c0 <main+0x330>)
 8000ed6:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000eda:	48b8      	ldr	r0, [pc, #736]	@ (80011bc <main+0x32c>)
 8000edc:	f7ff fa55 	bl	800038a <_ZN11GpioHandler3offE4Gpio>

  __HAL_RCC_LPTIM1_CLKAM_ENABLE();
 8000ee0:	4bb8      	ldr	r3, [pc, #736]	@ (80011c4 <main+0x334>)
 8000ee2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ee6:	4ab7      	ldr	r2, [pc, #732]	@ (80011c4 <main+0x334>)
 8000ee8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000eec:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
  __HAL_RCC_LPTIM3_CLKAM_ENABLE();
 8000ef0:	4bb4      	ldr	r3, [pc, #720]	@ (80011c4 <main+0x334>)
 8000ef2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ef6:	4ab3      	ldr	r2, [pc, #716]	@ (80011c4 <main+0x334>)
 8000ef8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000efc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8


  HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8000f00:	2001      	movs	r0, #1
 8000f02:	f005 fe49 	bl	8006b98 <HAL_PWR_DisableWakeUpPin>
  HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN2);
 8000f06:	2002      	movs	r0, #2
 8000f08:	f005 fe46 	bl	8006b98 <HAL_PWR_DisableWakeUpPin>
  HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN3);
 8000f0c:	2004      	movs	r0, #4
 8000f0e:	f005 fe43 	bl	8006b98 <HAL_PWR_DisableWakeUpPin>
  HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN4);
 8000f12:	2008      	movs	r0, #8
 8000f14:	f005 fe40 	bl	8006b98 <HAL_PWR_DisableWakeUpPin>
  HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN5);
 8000f18:	2010      	movs	r0, #16
 8000f1a:	f005 fe3d 	bl	8006b98 <HAL_PWR_DisableWakeUpPin>
  HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN6);
 8000f1e:	2020      	movs	r0, #32
 8000f20:	f005 fe3a 	bl	8006b98 <HAL_PWR_DisableWakeUpPin>
  HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN7);
 8000f24:	2040      	movs	r0, #64	@ 0x40
 8000f26:	f005 fe37 	bl	8006b98 <HAL_PWR_DisableWakeUpPin>
  HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN8);
 8000f2a:	2080      	movs	r0, #128	@ 0x80
 8000f2c:	f005 fe34 	bl	8006b98 <HAL_PWR_DisableWakeUpPin>

  HAL_PWR_DisablePVD();
 8000f30:	f005 fe22 	bl	8006b78 <HAL_PWR_DisablePVD>




  //battery_charger.register_init_all();
  battery_charger.register_init_all_2();
 8000f34:	48a4      	ldr	r0, [pc, #656]	@ (80011c8 <main+0x338>)
 8000f36:	f7ff fc61 	bl	80007fc <_ZN7Bq2515519register_init_all_2Ev>

	//HAL_GPIO_WritePin(GPIOA, DW3000_RST_Pin, GPIO_PIN_SET);
	/*Local device data, can be an array to support multiple DW3000 testing applications/platforms */

	dwt_local_data_t dwt_local_data;
	pdw3000local = &dwt_local_data;
 8000f3a:	4aa4      	ldr	r2, [pc, #656]	@ (80011cc <main+0x33c>)
 8000f3c:	f207 637c 	addw	r3, r7, #1660	@ 0x67c
 8000f40:	6013      	str	r3, [r2, #0]
	/* Default communication configuration. We use default non-STS DW mode. */
	dwt_config_t defatult_dwt_config = { 5, /* Channel number. */
 8000f42:	4ba3      	ldr	r3, [pc, #652]	@ (80011d0 <main+0x340>)
 8000f44:	f207 646c 	addw	r4, r7, #1644	@ 0x66c
 8000f48:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f4a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	static dwt_txconfig_t defatult_dwt_txconfig = { 0x34, /* PG delay. */
	0xfdfdfdfd, /* TX power. */
	0x0 /*PG count*/
	};

	hw.spi = &hspi2;
 8000f4e:	4ba1      	ldr	r3, [pc, #644]	@ (80011d4 <main+0x344>)
 8000f50:	4aa1      	ldr	r2, [pc, #644]	@ (80011d8 <main+0x348>)
 8000f52:	601a      	str	r2, [r3, #0]
	hw.nrstPin = DW3000_RST_RCV_Pin;
 8000f54:	4b9f      	ldr	r3, [pc, #636]	@ (80011d4 <main+0x344>)
 8000f56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f5a:	821a      	strh	r2, [r3, #16]
	hw.nrstPort = DW3000_RST_RCV_GPIO_Port;
 8000f5c:	4b9d      	ldr	r3, [pc, #628]	@ (80011d4 <main+0x344>)
 8000f5e:	4a9f      	ldr	r2, [pc, #636]	@ (80011dc <main+0x34c>)
 8000f60:	60da      	str	r2, [r3, #12]
	hw.nssPin = SPI2_CS_Pin;
 8000f62:	4b9c      	ldr	r3, [pc, #624]	@ (80011d4 <main+0x344>)
 8000f64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f68:	811a      	strh	r2, [r3, #8]
	hw.nssPort = SPI2_CS_GPIO_Port;
 8000f6a:	4b9a      	ldr	r3, [pc, #616]	@ (80011d4 <main+0x344>)
 8000f6c:	4a9c      	ldr	r2, [pc, #624]	@ (80011e0 <main+0x350>)
 8000f6e:	605a      	str	r2, [r3, #4]

	HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 8000f70:	4b98      	ldr	r3, [pc, #608]	@ (80011d4 <main+0x344>)
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	4a97      	ldr	r2, [pc, #604]	@ (80011d4 <main+0x344>)
 8000f76:	8a11      	ldrh	r1, [r2, #16]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f004 fc66 	bl	800584c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f80:	2001      	movs	r0, #1
 8000f82:	f003 f9bb 	bl	80042fc <HAL_Delay>
	HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 8000f86:	4b93      	ldr	r3, [pc, #588]	@ (80011d4 <main+0x344>)
 8000f88:	68db      	ldr	r3, [r3, #12]
 8000f8a:	4a92      	ldr	r2, [pc, #584]	@ (80011d4 <main+0x344>)
 8000f8c:	8a11      	ldrh	r1, [r2, #16]
 8000f8e:	2201      	movs	r2, #1
 8000f90:	4618      	mov	r0, r3
 8000f92:	f004 fc5b 	bl	800584c <HAL_GPIO_WritePin>
	if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig, &dwt_local_data,running_device, RATE_6M8) == 1)
 8000f96:	4b93      	ldr	r3, [pc, #588]	@ (80011e4 <main+0x354>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 8000f9e:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	9100      	str	r1, [sp, #0]
 8000fa6:	4990      	ldr	r1, [pc, #576]	@ (80011e8 <main+0x358>)
 8000fa8:	f001 fad8 	bl	800255c <tag_init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	bf0c      	ite	eq
 8000fb2:	2301      	moveq	r3, #1
 8000fb4:	2300      	movne	r3, #0
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <main+0x130>
		Error_Handler();
 8000fbc:	f000 fe24 	bl	8001c08 <Error_Handler>

	/* Frames used in the ranging process. See NOTE 2 below. */

	/* Hold copy of status register state here for reference so that it can be examined at a debug breakpoint. */
	tag = (TAG_t *) malloc(sizeof(TAG_t));
 8000fc0:	2028      	movs	r0, #40	@ 0x28
 8000fc2:	f00a fc45 	bl	800b850 <malloc>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	461a      	mov	r2, r3
 8000fca:	4b88      	ldr	r3, [pc, #544]	@ (80011ec <main+0x35c>)
 8000fcc:	601a      	str	r2, [r3, #0]
	if (tag == NULL)
 8000fce:	4b87      	ldr	r3, [pc, #540]	@ (80011ec <main+0x35c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d101      	bne.n	8000fda <main+0x14a>
		Error_Handler();
 8000fd6:	f000 fe17 	bl	8001c08 <Error_Handler>

  	Gpio f(LED_C_GPIO_Port,LED_C_Pin);
 8000fda:	f207 6364 	addw	r3, r7, #1636	@ 0x664
 8000fde:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fe2:	497e      	ldr	r1, [pc, #504]	@ (80011dc <main+0x34c>)
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff f947 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
  	GpioHandler g = GpioHandler();
 8000fea:	f207 635c 	addw	r3, r7, #1628	@ 0x65c
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff f96e 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
  	PcbLed pcb_led = PcbLed(&htim3, TIM_CHANNEL_2);
 8000ff4:	f107 0310 	add.w	r3, r7, #16
 8000ff8:	2204      	movs	r2, #4
 8000ffa:	497d      	ldr	r1, [pc, #500]	@ (80011f0 <main+0x360>)
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff f9d5 	bl	80003ac <_ZN6PcbLedC1EP17TIM_HandleTypeDefm>
  	Ws2812Color led[1] = {Ws2812Color()};
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff fa66 	bl	80004d8 <_ZN11Ws2812ColorC1Ev>
  	Gpio VddLed(LED_BAT_GPIO_Port,LED_BAT_Pin);
 800100c:	463b      	mov	r3, r7
 800100e:	2204      	movs	r2, #4
 8001010:	4973      	ldr	r1, [pc, #460]	@ (80011e0 <main+0x350>)
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff f930 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>



	tag->readings = 0;
 8001018:	4b74      	ldr	r3, [pc, #464]	@ (80011ec <main+0x35c>)
 800101a:	6819      	ldr	r1, [r3, #0]
 800101c:	f04f 0200 	mov.w	r2, #0
 8001020:	f04f 0300 	mov.w	r3, #0
 8001024:	e9c1 2302 	strd	r2, r3, [r1, #8]
	tag->id = 0;
 8001028:	4b70      	ldr	r3, [pc, #448]	@ (80011ec <main+0x35c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
	tag->resp_tx_time = 0;
 8001030:	4b6e      	ldr	r3, [pc, #440]	@ (80011ec <main+0x35c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2200      	movs	r2, #0
 8001036:	61da      	str	r2, [r3, #28]
	tag->resp_tx_timestamp = 0;
 8001038:	4b6c      	ldr	r3, [pc, #432]	@ (80011ec <main+0x35c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2200      	movs	r2, #0
 800103e:	615a      	str	r2, [r3, #20]
	tag->poll_rx_timestamp = 0;
 8001040:	4b6a      	ldr	r3, [pc, #424]	@ (80011ec <main+0x35c>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2200      	movs	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
	tag->Voltaje_Bat = 0;
 8001048:	4b68      	ldr	r3, [pc, #416]	@ (80011ec <main+0x35c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2200      	movs	r2, #0
 800104e:	825a      	strh	r2, [r3, #18]
	tag->sniffer_state = MASTER_ONE_DETECTION;
 8001050:	4b66      	ldr	r3, [pc, #408]	@ (80011ec <main+0x35c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2200      	movs	r2, #0
 8001056:	f883 2020 	strb.w	r2, [r3, #32]
	tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 800105a:	4b66      	ldr	r3, [pc, #408]	@ (80011f4 <main+0x364>)
 800105c:	220a      	movs	r2, #10
 800105e:	701a      	strb	r2, [r3, #0]
	tag->id = _dwt_otpread(PARTID_ADDRESS);
 8001060:	4b62      	ldr	r3, [pc, #392]	@ (80011ec <main+0x35c>)
 8001062:	681c      	ldr	r4, [r3, #0]
 8001064:	2006      	movs	r0, #6
 8001066:	f002 fb7b 	bl	8003760 <_dwt_otpread>
 800106a:	4603      	mov	r3, r0
 800106c:	6023      	str	r3, [r4, #0]
	dwt_configuresleep(DWT_RUNSAR, DWT_WAKE_WUP);
 800106e:	2110      	movs	r1, #16
 8001070:	2002      	movs	r0, #2
 8001072:	f002 fbb7 	bl	80037e4 <dwt_configuresleep>
	dwt_configuresleepcnt(4095);
 8001076:	f640 70ff 	movw	r0, #4095	@ 0xfff
 800107a:	f002 fb99 	bl	80037b0 <dwt_configuresleepcnt>


	uint8_t STAT0_Reg = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	f887 36c3 	strb.w	r3, [r7, #1731]	@ 0x6c3
	uint8_t charge_done = 0x20;
 8001084:	2320      	movs	r3, #32
 8001086:	f887 36c2 	strb.w	r3, [r7, #1730]	@ 0x6c2
	uint8_t charge_const = 0x40;
 800108a:	2340      	movs	r3, #64	@ 0x40
 800108c:	f887 36c1 	strb.w	r3, [r7, #1729]	@ 0x6c1

	uint32_t query_timeout = 10000;
 8001090:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001094:	f8c7 36bc 	str.w	r3, [r7, #1724]	@ 0x6bc
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	Power_Good = pins.state(PG);
	if (Power_Good == false){
 8001098:	4b57      	ldr	r3, [pc, #348]	@ (80011f8 <main+0x368>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	f040 80ad 	bne.w	80011fc <main+0x36c>
		battery_charger.register_init_all_2();
 80010a2:	4849      	ldr	r0, [pc, #292]	@ (80011c8 <main+0x338>)
 80010a4:	f7ff fbaa 	bl	80007fc <_ZN7Bq2515519register_init_all_2Ev>
		HAL_Delay(1);
 80010a8:	2001      	movs	r0, #1
 80010aa:	f003 f927 	bl	80042fc <HAL_Delay>
		pins.off(NCE);
 80010ae:	4b44      	ldr	r3, [pc, #272]	@ (80011c0 <main+0x330>)
 80010b0:	e893 0006 	ldmia.w	r3, {r1, r2}
 80010b4:	4841      	ldr	r0, [pc, #260]	@ (80011bc <main+0x32c>)
 80010b6:	f7ff f968 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
		pins.on(VddLed);
 80010ba:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 80010be:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 80010c2:	e893 0006 	ldmia.w	r3, {r1, r2}
 80010c6:	483d      	ldr	r0, [pc, #244]	@ (80011bc <main+0x32c>)
 80010c8:	f7ff f94e 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
		STAT0_Reg = battery_charger.register_STAT0();
 80010cc:	483e      	ldr	r0, [pc, #248]	@ (80011c8 <main+0x338>)
 80010ce:	f7ff fb14 	bl	80006fa <_ZN7Bq2515514register_STAT0Ev>
 80010d2:	4603      	mov	r3, r0
 80010d4:	f887 36c3 	strb.w	r3, [r7, #1731]	@ 0x6c3
		if ((charge_const & STAT0_Reg) || (charge_done & STAT0_Reg)){
 80010d8:	f897 26c1 	ldrb.w	r2, [r7, #1729]	@ 0x6c1
 80010dc:	f897 36c3 	ldrb.w	r3, [r7, #1731]	@ 0x6c3
 80010e0:	4013      	ands	r3, r2
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d107      	bne.n	80010f8 <main+0x268>
 80010e8:	f897 26c2 	ldrb.w	r2, [r7, #1730]	@ 0x6c2
 80010ec:	f897 36c3 	ldrb.w	r3, [r7, #1731]	@ 0x6c3
 80010f0:	4013      	ands	r3, r2
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d046      	beq.n	8001186 <main+0x2f6>
			if (charge_const & STAT0_Reg){
 80010f8:	f897 26c1 	ldrb.w	r2, [r7, #1729]	@ 0x6c1
 80010fc:	f897 36c3 	ldrb.w	r3, [r7, #1731]	@ 0x6c3
 8001100:	4013      	ands	r3, r2
 8001102:	b2db      	uxtb	r3, r3
 8001104:	2b00      	cmp	r3, #0
 8001106:	d01d      	beq.n	8001144 <main+0x2b4>
				led[0].off();
 8001108:	f107 0308 	add.w	r3, r7, #8
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff fa1f 	bl	8000550 <_ZN11Ws2812Color3offEv>
				led[0].set_green_bright(255);
 8001112:	f107 0308 	add.w	r3, r7, #8
 8001116:	21ff      	movs	r1, #255	@ 0xff
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff fa3b 	bl	8000594 <_ZN11Ws2812Color16set_green_brightEh>
				led[0].set_red_bright(255);
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	21ff      	movs	r1, #255	@ 0xff
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff fa26 	bl	8000576 <_ZN11Ws2812Color14set_red_brightEh>
				pcb_led.set_and_send_led(led, 1);
 800112a:	f107 0108 	add.w	r1, r7, #8
 800112e:	f107 0310 	add.w	r3, r7, #16
 8001132:	2201      	movs	r2, #1
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff f9a6 	bl	8000486 <_ZN6PcbLed16set_and_send_ledEP11Ws2812Colorh>
				HAL_Delay(1000);
 800113a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800113e:	f003 f8dd 	bl	80042fc <HAL_Delay>
			if (charge_const & STAT0_Reg){
 8001142:	e1a9      	b.n	8001498 <main+0x608>
			}
			else if (charge_done & STAT0_Reg){
 8001144:	f897 26c2 	ldrb.w	r2, [r7, #1730]	@ 0x6c2
 8001148:	f897 36c3 	ldrb.w	r3, [r7, #1731]	@ 0x6c3
 800114c:	4013      	ands	r3, r2
 800114e:	b2db      	uxtb	r3, r3
 8001150:	2b00      	cmp	r3, #0
 8001152:	f000 81a1 	beq.w	8001498 <main+0x608>
				led[0].off();
 8001156:	f107 0308 	add.w	r3, r7, #8
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff f9f8 	bl	8000550 <_ZN11Ws2812Color3offEv>
				led[0].set_green_bright(255);
 8001160:	f107 0308 	add.w	r3, r7, #8
 8001164:	21ff      	movs	r1, #255	@ 0xff
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff fa14 	bl	8000594 <_ZN11Ws2812Color16set_green_brightEh>
				pcb_led.set_and_send_led(led, 1);
 800116c:	f107 0108 	add.w	r1, r7, #8
 8001170:	f107 0310 	add.w	r3, r7, #16
 8001174:	2201      	movs	r2, #1
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff f985 	bl	8000486 <_ZN6PcbLed16set_and_send_ledEP11Ws2812Colorh>
				HAL_Delay(1000);
 800117c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001180:	f003 f8bc 	bl	80042fc <HAL_Delay>
			if (charge_const & STAT0_Reg){
 8001184:	e188      	b.n	8001498 <main+0x608>
			}
		}
		else{
				led[0].off();
 8001186:	f107 0308 	add.w	r3, r7, #8
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff f9e0 	bl	8000550 <_ZN11Ws2812Color3offEv>
				led[0].set_red_bright(255);
 8001190:	f107 0308 	add.w	r3, r7, #8
 8001194:	21ff      	movs	r1, #255	@ 0xff
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f9ed 	bl	8000576 <_ZN11Ws2812Color14set_red_brightEh>
				pcb_led.set_and_send_led(led, 1);
 800119c:	f107 0108 	add.w	r1, r7, #8
 80011a0:	f107 0310 	add.w	r3, r7, #16
 80011a4:	2201      	movs	r2, #1
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff f96d 	bl	8000486 <_ZN6PcbLed16set_and_send_ledEP11Ws2812Colorh>
				HAL_Delay(1000);
 80011ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011b0:	f003 f8a4 	bl	80042fc <HAL_Delay>
 80011b4:	e770      	b.n	8001098 <main+0x208>
 80011b6:	bf00      	nop
 80011b8:	20000414 	.word	0x20000414
 80011bc:	2000042c 	.word	0x2000042c
 80011c0:	2000040c 	.word	0x2000040c
 80011c4:	46020c00 	.word	0x46020c00
 80011c8:	20000434 	.word	0x20000434
 80011cc:	200000ac 	.word	0x200000ac
 80011d0:	0800c7a0 	.word	0x0800c7a0
 80011d4:	20000098 	.word	0x20000098
 80011d8:	20000208 	.word	0x20000208
 80011dc:	42021000 	.word	0x42021000
 80011e0:	42020c00 	.word	0x42020c00
 80011e4:	20000000 	.word	0x20000000
 80011e8:	20000004 	.word	0x20000004
 80011ec:	20000094 	.word	0x20000094
 80011f0:	20000338 	.word	0x20000338
 80011f4:	200001b0 	.word	0x200001b0
 80011f8:	20000408 	.word	0x20000408
			}
	}

	else {
		pins.off(VddLed);
 80011fc:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 8001200:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 8001204:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001208:	48a4      	ldr	r0, [pc, #656]	@ (800149c <main+0x60c>)
 800120a:	f7ff f8be 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
		battery_charger.manual_read_adc_bat();//manual_read_adc_bat();
 800120e:	48a4      	ldr	r0, [pc, #656]	@ (80014a0 <main+0x610>)
 8001210:	f7ff fa4a 	bl	80006a8 <_ZN7Bq2515519manual_read_adc_batEv>
		if (tag_status == TAG_WAIT_FOR_FIRST_DETECTION) {
 8001214:	4ba3      	ldr	r3, [pc, #652]	@ (80014a4 <main+0x614>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b0a      	cmp	r3, #10
 800121a:	d150      	bne.n	80012be <main+0x42e>
			tag->Voltaje_Bat = battery_charger.register_adc_bat();//register_adc_bat(0x42, 0x43);
 800121c:	4ba2      	ldr	r3, [pc, #648]	@ (80014a8 <main+0x618>)
 800121e:	681c      	ldr	r4, [r3, #0]
 8001220:	489f      	ldr	r0, [pc, #636]	@ (80014a0 <main+0x610>)
 8001222:	f7ff fa8f 	bl	8000744 <_ZN7Bq2515516register_adc_batEv>
 8001226:	4603      	mov	r3, r0
 8001228:	8263      	strh	r3, [r4, #18]
			tag_status = process_first_tag_information(tag);
 800122a:	4b9f      	ldr	r3, [pc, #636]	@ (80014a8 <main+0x618>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff fc04 	bl	8000a3c <process_first_tag_information>
 8001234:	4603      	mov	r3, r0
 8001236:	461a      	mov	r2, r3
 8001238:	4b9a      	ldr	r3, [pc, #616]	@ (80014a4 <main+0x614>)
 800123a:	701a      	strb	r2, [r3, #0]
			if ((tag_status != TAG_WAIT_FOR_TIMESTAMPT_QUERY) && (tag->sniffer_state != MASTER_ONE_DETECTION)){
 800123c:	4b99      	ldr	r3, [pc, #612]	@ (80014a4 <main+0x614>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b0b      	cmp	r3, #11
 8001242:	d032      	beq.n	80012aa <main+0x41a>
 8001244:	4b98      	ldr	r3, [pc, #608]	@ (80014a8 <main+0x618>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f893 3020 	ldrb.w	r3, [r3, #32]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d02c      	beq.n	80012aa <main+0x41a>
				tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 8001250:	4b94      	ldr	r3, [pc, #592]	@ (80014a4 <main+0x614>)
 8001252:	220a      	movs	r2, #10
 8001254:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 8001256:	4b95      	ldr	r3, [pc, #596]	@ (80014ac <main+0x61c>)
 8001258:	68db      	ldr	r3, [r3, #12]
 800125a:	4a94      	ldr	r2, [pc, #592]	@ (80014ac <main+0x61c>)
 800125c:	8a11      	ldrh	r1, [r2, #16]
 800125e:	2200      	movs	r2, #0
 8001260:	4618      	mov	r0, r3
 8001262:	f004 faf3 	bl	800584c <HAL_GPIO_WritePin>
				HAL_Delay(1);
 8001266:	2001      	movs	r0, #1
 8001268:	f003 f848 	bl	80042fc <HAL_Delay>
				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 800126c:	4b8f      	ldr	r3, [pc, #572]	@ (80014ac <main+0x61c>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	4a8e      	ldr	r2, [pc, #568]	@ (80014ac <main+0x61c>)
 8001272:	8a11      	ldrh	r1, [r2, #16]
 8001274:	2201      	movs	r2, #1
 8001276:	4618      	mov	r0, r3
 8001278:	f004 fae8 	bl	800584c <HAL_GPIO_WritePin>
				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig, &dwt_local_data, running_device, RATE_6M8) == 1){
 800127c:	4b8c      	ldr	r3, [pc, #560]	@ (80014b0 <main+0x620>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 8001284:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 8001288:	2100      	movs	r1, #0
 800128a:	9100      	str	r1, [sp, #0]
 800128c:	4989      	ldr	r1, [pc, #548]	@ (80014b4 <main+0x624>)
 800128e:	f001 f965 	bl	800255c <tag_init>
 8001292:	4603      	mov	r3, r0
 8001294:	2b01      	cmp	r3, #1
 8001296:	bf0c      	ite	eq
 8001298:	2301      	moveq	r3, #1
 800129a:	2300      	movne	r3, #0
 800129c:	b2db      	uxtb	r3, r3
 800129e:	2b00      	cmp	r3, #0
 80012a0:	f000 80fb 	beq.w	800149a <main+0x60a>
					Error_Handler();
 80012a4:	f000 fcb0 	bl	8001c08 <Error_Handler>
				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig, &dwt_local_data, running_device, RATE_6M8) == 1){
 80012a8:	e0f7      	b.n	800149a <main+0x60a>
				}
			}
			else if (tag_status == TAG_WAIT_FOR_TIMESTAMPT_QUERY)
 80012aa:	4b7e      	ldr	r3, [pc, #504]	@ (80014a4 <main+0x614>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	2b0b      	cmp	r3, #11
 80012b0:	f47f aef2 	bne.w	8001098 <main+0x208>
				query_ticks = HAL_GetTick();
 80012b4:	f003 f816 	bl	80042e4 <HAL_GetTick>
 80012b8:	f8c7 06c4 	str.w	r0, [r7, #1732]	@ 0x6c4
 80012bc:	e6ec      	b.n	8001098 <main+0x208>

		}
		else if (tag_status == TAG_WAIT_SEND_TX){
 80012be:	4b79      	ldr	r3, [pc, #484]	@ (80014a4 <main+0x614>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	2b0e      	cmp	r3, #14
 80012c4:	d109      	bne.n	80012da <main+0x44a>
			HAL_Delay(1); // TODO implementar lectura de flag por transmision del m√≥dulo (si es sque existe)
 80012c6:	2001      	movs	r0, #1
 80012c8:	f003 f818 	bl	80042fc <HAL_Delay>
			tag_status = TAG_SLEEP;
 80012cc:	4b75      	ldr	r3, [pc, #468]	@ (80014a4 <main+0x614>)
 80012ce:	2208      	movs	r2, #8
 80012d0:	701a      	strb	r2, [r3, #0]
			Counter_INT = 0;
 80012d2:	4b79      	ldr	r3, [pc, #484]	@ (80014b8 <main+0x628>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	e6de      	b.n	8001098 <main+0x208>
		}

		else if (tag_status == TAG_WAIT_FOR_TIMESTAMPT_QUERY) {
 80012da:	4b72      	ldr	r3, [pc, #456]	@ (80014a4 <main+0x614>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b0b      	cmp	r3, #11
 80012e0:	d16c      	bne.n	80013bc <main+0x52c>
			Counter_INT = 0;
 80012e2:	4b75      	ldr	r3, [pc, #468]	@ (80014b8 <main+0x628>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]

			tag_status = process_queried_tag_information(tag);
 80012e8:	4b6f      	ldr	r3, [pc, #444]	@ (80014a8 <main+0x618>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff fc69 	bl	8000bc4 <process_queried_tag_information>
 80012f2:	4603      	mov	r3, r0
 80012f4:	461a      	mov	r2, r3
 80012f6:	4b6b      	ldr	r3, [pc, #428]	@ (80014a4 <main+0x614>)
 80012f8:	701a      	strb	r2, [r3, #0]

			if (tag_status == TAG_TX_SUCCESS) {
 80012fa:	4b6a      	ldr	r3, [pc, #424]	@ (80014a4 <main+0x614>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2b0c      	cmp	r3, #12
 8001300:	d111      	bne.n	8001326 <main+0x496>
				if (tag->command == TAG_TIMESTAMP_QUERY)
 8001302:	4b69      	ldr	r3, [pc, #420]	@ (80014a8 <main+0x618>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	7c1b      	ldrb	r3, [r3, #16]
 8001308:	2b11      	cmp	r3, #17
 800130a:	d103      	bne.n	8001314 <main+0x484>
					tag_status = TAG_WAIT_FOR_TIMESTAMPT_QUERY;
 800130c:	4b65      	ldr	r3, [pc, #404]	@ (80014a4 <main+0x614>)
 800130e:	220b      	movs	r2, #11
 8001310:	701a      	strb	r2, [r3, #0]
 8001312:	e03f      	b.n	8001394 <main+0x504>
				else if (tag->command == TAG_SET_SLEEP_MODE)
 8001314:	4b64      	ldr	r3, [pc, #400]	@ (80014a8 <main+0x618>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	7c1b      	ldrb	r3, [r3, #16]
 800131a:	2b12      	cmp	r3, #18
 800131c:	d13a      	bne.n	8001394 <main+0x504>
					tag_status = TAG_SLEEP;
 800131e:	4b61      	ldr	r3, [pc, #388]	@ (80014a4 <main+0x614>)
 8001320:	2208      	movs	r2, #8
 8001322:	701a      	strb	r2, [r3, #0]
 8001324:	e036      	b.n	8001394 <main+0x504>
			}
			else if (tag_status == TAG_RX_COMMAND_ERROR){
 8001326:	4b5f      	ldr	r3, [pc, #380]	@ (80014a4 <main+0x614>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b06      	cmp	r3, #6
 800132c:	d12b      	bne.n	8001386 <main+0x4f6>
				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 800132e:	4b5f      	ldr	r3, [pc, #380]	@ (80014ac <main+0x61c>)
 8001330:	68db      	ldr	r3, [r3, #12]
 8001332:	4a5e      	ldr	r2, [pc, #376]	@ (80014ac <main+0x61c>)
 8001334:	8a11      	ldrh	r1, [r2, #16]
 8001336:	2200      	movs	r2, #0
 8001338:	4618      	mov	r0, r3
 800133a:	f004 fa87 	bl	800584c <HAL_GPIO_WritePin>
				HAL_Delay(1);
 800133e:	2001      	movs	r0, #1
 8001340:	f002 ffdc 	bl	80042fc <HAL_Delay>
				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 8001344:	4b59      	ldr	r3, [pc, #356]	@ (80014ac <main+0x61c>)
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	4a58      	ldr	r2, [pc, #352]	@ (80014ac <main+0x61c>)
 800134a:	8a11      	ldrh	r1, [r2, #16]
 800134c:	2201      	movs	r2, #1
 800134e:	4618      	mov	r0, r3
 8001350:	f004 fa7c 	bl	800584c <HAL_GPIO_WritePin>
				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 8001354:	4b56      	ldr	r3, [pc, #344]	@ (80014b0 <main+0x620>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 800135c:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 8001360:	2100      	movs	r1, #0
 8001362:	9100      	str	r1, [sp, #0]
 8001364:	4953      	ldr	r1, [pc, #332]	@ (80014b4 <main+0x624>)
 8001366:	f001 f8f9 	bl	800255c <tag_init>
 800136a:	4603      	mov	r3, r0
						&dwt_local_data, running_device, RATE_6M8) == 1)
 800136c:	2b01      	cmp	r3, #1
 800136e:	bf0c      	ite	eq
 8001370:	2301      	moveq	r3, #1
 8001372:	2300      	movne	r3, #0
 8001374:	b2db      	uxtb	r3, r3
				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <main+0x4ee>
					Error_Handler();
 800137a:	f000 fc45 	bl	8001c08 <Error_Handler>
				tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 800137e:	4b49      	ldr	r3, [pc, #292]	@ (80014a4 <main+0x614>)
 8001380:	220a      	movs	r2, #10
 8001382:	701a      	strb	r2, [r3, #0]
 8001384:	e006      	b.n	8001394 <main+0x504>
			}

			else if (tag_status != TAG_SLEEP)
 8001386:	4b47      	ldr	r3, [pc, #284]	@ (80014a4 <main+0x614>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	2b08      	cmp	r3, #8
 800138c:	d002      	beq.n	8001394 <main+0x504>
				tag_status = TAG_WAIT_FOR_TIMESTAMPT_QUERY;
 800138e:	4b45      	ldr	r3, [pc, #276]	@ (80014a4 <main+0x614>)
 8001390:	220b      	movs	r2, #11
 8001392:	701a      	strb	r2, [r3, #0]


			if (HAL_GetTick() - query_ticks > query_timeout) {
 8001394:	f002 ffa6 	bl	80042e4 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	f8d7 36c4 	ldr.w	r3, [r7, #1732]	@ 0x6c4
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	f8d7 26bc 	ldr.w	r2, [r7, #1724]	@ 0x6bc
 80013a4:	429a      	cmp	r2, r3
 80013a6:	bf34      	ite	cc
 80013a8:	2301      	movcc	r3, #1
 80013aa:	2300      	movcs	r3, #0
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	f43f ae72 	beq.w	8001098 <main+0x208>
				tag_status = TAG_SLEEP;
 80013b4:	4b3b      	ldr	r3, [pc, #236]	@ (80014a4 <main+0x614>)
 80013b6:	2208      	movs	r2, #8
 80013b8:	701a      	strb	r2, [r3, #0]
 80013ba:	e66d      	b.n	8001098 <main+0x208>
			}

		}
		else if ((tag_status == TAG_SLEEP) || (tag_status == TAG_RX_TIMEOUT) ||
 80013bc:	4b39      	ldr	r3, [pc, #228]	@ (80014a4 <main+0x614>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b08      	cmp	r3, #8
 80013c2:	d00c      	beq.n	80013de <main+0x54e>
 80013c4:	4b37      	ldr	r3, [pc, #220]	@ (80014a4 <main+0x614>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b02      	cmp	r3, #2
 80013ca:	d008      	beq.n	80013de <main+0x54e>
				(tag_status == TAG_TX_ERROR) || (tag_status == TAG_RX_ERROR)) {
 80013cc:	4b35      	ldr	r3, [pc, #212]	@ (80014a4 <main+0x614>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
		else if ((tag_status == TAG_SLEEP) || (tag_status == TAG_RX_TIMEOUT) ||
 80013d0:	2b07      	cmp	r3, #7
 80013d2:	d004      	beq.n	80013de <main+0x54e>
				(tag_status == TAG_TX_ERROR) || (tag_status == TAG_RX_ERROR)) {
 80013d4:	4b33      	ldr	r3, [pc, #204]	@ (80014a4 <main+0x614>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2b04      	cmp	r3, #4
 80013da:	f47f ae5d 	bne.w	8001098 <main+0x208>


			tag->readings = 0;
 80013de:	4b32      	ldr	r3, [pc, #200]	@ (80014a8 <main+0x618>)
 80013e0:	6819      	ldr	r1, [r3, #0]
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	f04f 0300 	mov.w	r3, #0
 80013ea:	e9c1 2302 	strd	r2, r3, [r1, #8]
			HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 80013ee:	4b2f      	ldr	r3, [pc, #188]	@ (80014ac <main+0x61c>)
 80013f0:	68db      	ldr	r3, [r3, #12]
 80013f2:	4a2e      	ldr	r2, [pc, #184]	@ (80014ac <main+0x61c>)
 80013f4:	8a11      	ldrh	r1, [r2, #16]
 80013f6:	2200      	movs	r2, #0
 80013f8:	4618      	mov	r0, r3
 80013fa:	f004 fa27 	bl	800584c <HAL_GPIO_WritePin>


			  if (Counter_INT < 6){
 80013fe:	4b2e      	ldr	r3, [pc, #184]	@ (80014b8 <main+0x628>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2b05      	cmp	r3, #5
 8001404:	d80a      	bhi.n	800141c <main+0x58c>
				  HAL_LPTIM_TimeOut_Start_IT(&hlptim1, 24000); //Cuenta hasta 24000 (LSI Periodo) y activa interrupci√≥n al final del conteo
 8001406:	f645 51c0 	movw	r1, #24000	@ 0x5dc0
 800140a:	482c      	ldr	r0, [pc, #176]	@ (80014bc <main+0x62c>)
 800140c:	f005 f90c 	bl	8006628 <HAL_LPTIM_TimeOut_Start_IT>
				  Counter_Main_INT1 ++;
 8001410:	4b2b      	ldr	r3, [pc, #172]	@ (80014c0 <main+0x630>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	3301      	adds	r3, #1
 8001416:	4a2a      	ldr	r2, [pc, #168]	@ (80014c0 <main+0x630>)
 8001418:	6013      	str	r3, [r2, #0]
 800141a:	e00d      	b.n	8001438 <main+0x5a8>
			  }
			  else if (6 <= Counter_INT){
 800141c:	4b26      	ldr	r3, [pc, #152]	@ (80014b8 <main+0x628>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2b05      	cmp	r3, #5
 8001422:	d909      	bls.n	8001438 <main+0x5a8>
				  HAL_LPTIM_TimeOut_Start_IT(&hlptim3, 30000); //Cuenta hasta 30000 (LSI Periodo) y activa interrupci√≥n al final del conteo
 8001424:	f247 5130 	movw	r1, #30000	@ 0x7530
 8001428:	4826      	ldr	r0, [pc, #152]	@ (80014c4 <main+0x634>)
 800142a:	f005 f8fd 	bl	8006628 <HAL_LPTIM_TimeOut_Start_IT>
				  Counter_Main_INT2 ++;
 800142e:	4b26      	ldr	r3, [pc, #152]	@ (80014c8 <main+0x638>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	3301      	adds	r3, #1
 8001434:	4a24      	ldr	r2, [pc, #144]	@ (80014c8 <main+0x638>)
 8001436:	6013      	str	r3, [r2, #0]
			  }

			// Entra en modo STOP
			HAL_SuspendTick();
 8001438:	f002 ff84 	bl	8004344 <HAL_SuspendTick>
			HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800143c:	2101      	movs	r1, #1
 800143e:	2000      	movs	r0, #0
 8001440:	f005 fbbe 	bl	8006bc0 <HAL_PWR_EnterSTOPMode>
			HAL_ResumeTick();
 8001444:	f002 ff8e 	bl	8004364 <HAL_ResumeTick>

			SystemClock_Config();
 8001448:	f000 f840 	bl	80014cc <_Z18SystemClock_Configv>


			HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 800144c:	4b17      	ldr	r3, [pc, #92]	@ (80014ac <main+0x61c>)
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	4a16      	ldr	r2, [pc, #88]	@ (80014ac <main+0x61c>)
 8001452:	8a11      	ldrh	r1, [r2, #16]
 8001454:	2201      	movs	r2, #1
 8001456:	4618      	mov	r0, r3
 8001458:	f004 f9f8 	bl	800584c <HAL_GPIO_WritePin>
			if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 800145c:	4b14      	ldr	r3, [pc, #80]	@ (80014b0 <main+0x620>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 8001464:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 8001468:	2100      	movs	r1, #0
 800146a:	9100      	str	r1, [sp, #0]
 800146c:	4911      	ldr	r1, [pc, #68]	@ (80014b4 <main+0x624>)
 800146e:	f001 f875 	bl	800255c <tag_init>
 8001472:	4603      	mov	r3, r0
					&dwt_local_data, running_device, RATE_6M8) == 1)
 8001474:	2b01      	cmp	r3, #1
 8001476:	bf0c      	ite	eq
 8001478:	2301      	moveq	r3, #1
 800147a:	2300      	movne	r3, #0
 800147c:	b2db      	uxtb	r3, r3
			if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <main+0x5f6>
				Error_Handler();
 8001482:	f000 fbc1 	bl	8001c08 <Error_Handler>
			tag->sniffer_state = MASTER_ONE_DETECTION;
 8001486:	4b08      	ldr	r3, [pc, #32]	@ (80014a8 <main+0x618>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2200      	movs	r2, #0
 800148c:	f883 2020 	strb.w	r2, [r3, #32]
			tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 8001490:	4b04      	ldr	r3, [pc, #16]	@ (80014a4 <main+0x614>)
 8001492:	220a      	movs	r2, #10
 8001494:	701a      	strb	r2, [r3, #0]
 8001496:	e5ff      	b.n	8001098 <main+0x208>
			if (charge_const & STAT0_Reg){
 8001498:	bf00      	nop
	if (Power_Good == false){
 800149a:	e5fd      	b.n	8001098 <main+0x208>
 800149c:	2000042c 	.word	0x2000042c
 80014a0:	20000434 	.word	0x20000434
 80014a4:	200001b0 	.word	0x200001b0
 80014a8:	20000094 	.word	0x20000094
 80014ac:	20000098 	.word	0x20000098
 80014b0:	20000000 	.word	0x20000000
 80014b4:	20000004 	.word	0x20000004
 80014b8:	200003fc 	.word	0x200003fc
 80014bc:	20000298 	.word	0x20000298
 80014c0:	20000400 	.word	0x20000400
 80014c4:	200002e8 	.word	0x200002e8
 80014c8:	20000404 	.word	0x20000404

080014cc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b09e      	sub	sp, #120	@ 0x78
 80014d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014d2:	f107 0318 	add.w	r3, r7, #24
 80014d6:	2260      	movs	r2, #96	@ 0x60
 80014d8:	2100      	movs	r1, #0
 80014da:	4618      	mov	r0, r3
 80014dc:	f00a fb8d 	bl	800bbfa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014e0:	463b      	mov	r3, r7
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	605a      	str	r2, [r3, #4]
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	60da      	str	r2, [r3, #12]
 80014ec:	611a      	str	r2, [r3, #16]
 80014ee:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014f0:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80014f4:	f005 fb92 	bl	8006c1c <HAL_PWREx_ControlVoltageScaling>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	bf14      	ite	ne
 80014fe:	2301      	movne	r3, #1
 8001500:	2300      	moveq	r3, #0
 8001502:	b2db      	uxtb	r3, r3
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <_Z18SystemClock_Configv+0x40>
  {
    Error_Handler();
 8001508:	f000 fb7e 	bl	8001c08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 800150c:	2318      	movs	r3, #24
 800150e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001510:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001514:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001516:	2301      	movs	r3, #1
 8001518:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800151a:	2310      	movs	r3, #16
 800151c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 800151e:	2300      	movs	r3, #0
 8001520:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 8001522:	2300      	movs	r3, #0
 8001524:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001526:	2302      	movs	r3, #2
 8001528:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800152a:	2301      	movs	r3, #1
 800152c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 800152e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001532:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8001534:	2303      	movs	r3, #3
 8001536:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001538:	2308      	movs	r3, #8
 800153a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 800153c:	2302      	movs	r3, #2
 800153e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001540:	2302      	movs	r3, #2
 8001542:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 8001544:	2301      	movs	r3, #1
 8001546:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8001548:	230c      	movs	r3, #12
 800154a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800154c:	2300      	movs	r3, #0
 800154e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001550:	f107 0318 	add.w	r3, r7, #24
 8001554:	4618      	mov	r0, r3
 8001556:	f005 fce5 	bl	8006f24 <HAL_RCC_OscConfig>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	bf14      	ite	ne
 8001560:	2301      	movne	r3, #1
 8001562:	2300      	moveq	r3, #0
 8001564:	b2db      	uxtb	r3, r3
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 800156a:	f000 fb4d 	bl	8001c08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800156e:	231f      	movs	r3, #31
 8001570:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001572:	2303      	movs	r3, #3
 8001574:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8001576:	2309      	movs	r3, #9
 8001578:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800157a:	2340      	movs	r3, #64	@ 0x40
 800157c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800157e:	2300      	movs	r3, #0
 8001580:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001582:	2300      	movs	r3, #0
 8001584:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001586:	463b      	mov	r3, r7
 8001588:	2100      	movs	r1, #0
 800158a:	4618      	mov	r0, r3
 800158c:	f006 fba6 	bl	8007cdc <HAL_RCC_ClockConfig>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	bf14      	ite	ne
 8001596:	2301      	movne	r3, #1
 8001598:	2300      	moveq	r3, #0
 800159a:	b2db      	uxtb	r3, r3
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <_Z18SystemClock_Configv+0xd8>
  {
    Error_Handler();
 80015a0:	f000 fb32 	bl	8001c08 <Error_Handler>
  }
}
 80015a4:	bf00      	nop
 80015a6:	3778      	adds	r7, #120	@ 0x78
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}

080015ac <_ZL13MX_FLASH_Initv>:
  * @brief FLASH Initialization Function
  * @param None
  * @retval None
  */
static void MX_FLASH_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE END FLASH_Init 0 */

  /* USER CODE BEGIN FLASH_Init 1 */

  /* USER CODE END FLASH_Init 1 */
  if (HAL_FLASH_Unlock() != HAL_OK)
 80015b0:	f003 ff38 	bl	8005424 <HAL_FLASH_Unlock>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	bf14      	ite	ne
 80015ba:	2301      	movne	r3, #1
 80015bc:	2300      	moveq	r3, #0
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <_ZL13MX_FLASH_Initv+0x1c>
  {
    Error_Handler();
 80015c4:	f000 fb20 	bl	8001c08 <Error_Handler>
  }
  if (HAL_FLASH_Lock() != HAL_OK)
 80015c8:	f003 ff4e 	bl	8005468 <HAL_FLASH_Lock>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	bf14      	ite	ne
 80015d2:	2301      	movne	r3, #1
 80015d4:	2300      	moveq	r3, #0
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <_ZL13MX_FLASH_Initv+0x34>
  {
    Error_Handler();
 80015dc:	f000 fb14 	bl	8001c08 <Error_Handler>
  }
  /* USER CODE BEGIN FLASH_Init 2 */

  /* USER CODE END FLASH_Init 2 */

}
 80015e0:	bf00      	nop
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <_ZL14MX_GPDMA1_Initv>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80015ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001620 <_ZL14MX_GPDMA1_Initv+0x3c>)
 80015ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001620 <_ZL14MX_GPDMA1_Initv+0x3c>)
 80015f2:	f043 0301 	orr.w	r3, r3, #1
 80015f6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80015fa:	4b09      	ldr	r3, [pc, #36]	@ (8001620 <_ZL14MX_GPDMA1_Initv+0x3c>)
 80015fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001600:	f003 0301 	and.w	r3, r3, #1
 8001604:	607b      	str	r3, [r7, #4]
 8001606:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel2_IRQn, 0, 0);
 8001608:	2200      	movs	r2, #0
 800160a:	2100      	movs	r1, #0
 800160c:	201f      	movs	r0, #31
 800160e:	f002 ff71 	bl	80044f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel2_IRQn);
 8001612:	201f      	movs	r0, #31
 8001614:	f002 ff88 	bl	8004528 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8001618:	bf00      	nop
 800161a:	3708      	adds	r7, #8
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	46020c00 	.word	0x46020c00

08001624 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
	  hi2c1.Instance = I2C1;
 8001628:	4b22      	ldr	r3, [pc, #136]	@ (80016b4 <_ZL12MX_I2C1_Initv+0x90>)
 800162a:	4a23      	ldr	r2, [pc, #140]	@ (80016b8 <_ZL12MX_I2C1_Initv+0x94>)
 800162c:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.Timing = 0x00303D5B;
 800162e:	4b21      	ldr	r3, [pc, #132]	@ (80016b4 <_ZL12MX_I2C1_Initv+0x90>)
 8001630:	4a22      	ldr	r2, [pc, #136]	@ (80016bc <_ZL12MX_I2C1_Initv+0x98>)
 8001632:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.OwnAddress1 = 0;
 8001634:	4b1f      	ldr	r3, [pc, #124]	@ (80016b4 <_ZL12MX_I2C1_Initv+0x90>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800163a:	4b1e      	ldr	r3, [pc, #120]	@ (80016b4 <_ZL12MX_I2C1_Initv+0x90>)
 800163c:	2201      	movs	r2, #1
 800163e:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001640:	4b1c      	ldr	r3, [pc, #112]	@ (80016b4 <_ZL12MX_I2C1_Initv+0x90>)
 8001642:	2200      	movs	r2, #0
 8001644:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.OwnAddress2 = 0;
 8001646:	4b1b      	ldr	r3, [pc, #108]	@ (80016b4 <_ZL12MX_I2C1_Initv+0x90>)
 8001648:	2200      	movs	r2, #0
 800164a:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800164c:	4b19      	ldr	r3, [pc, #100]	@ (80016b4 <_ZL12MX_I2C1_Initv+0x90>)
 800164e:	2200      	movs	r2, #0
 8001650:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001652:	4b18      	ldr	r3, [pc, #96]	@ (80016b4 <_ZL12MX_I2C1_Initv+0x90>)
 8001654:	2200      	movs	r2, #0
 8001656:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001658:	4b16      	ldr	r3, [pc, #88]	@ (80016b4 <_ZL12MX_I2C1_Initv+0x90>)
 800165a:	2200      	movs	r2, #0
 800165c:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800165e:	4815      	ldr	r0, [pc, #84]	@ (80016b4 <_ZL12MX_I2C1_Initv+0x90>)
 8001660:	f004 f932 	bl	80058c8 <HAL_I2C_Init>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	bf14      	ite	ne
 800166a:	2301      	movne	r3, #1
 800166c:	2300      	moveq	r3, #0
 800166e:	b2db      	uxtb	r3, r3
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <_ZL12MX_I2C1_Initv+0x54>
	  {
	    Error_Handler();
 8001674:	f000 fac8 	bl	8001c08 <Error_Handler>
	  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001678:	2100      	movs	r1, #0
 800167a:	480e      	ldr	r0, [pc, #56]	@ (80016b4 <_ZL12MX_I2C1_Initv+0x90>)
 800167c:	f004 fe3c 	bl	80062f8 <HAL_I2CEx_ConfigAnalogFilter>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	bf14      	ite	ne
 8001686:	2301      	movne	r3, #1
 8001688:	2300      	moveq	r3, #0
 800168a:	b2db      	uxtb	r3, r3
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 8001690:	f000 faba 	bl	8001c08 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001694:	2100      	movs	r1, #0
 8001696:	4807      	ldr	r0, [pc, #28]	@ (80016b4 <_ZL12MX_I2C1_Initv+0x90>)
 8001698:	f004 fe79 	bl	800638e <HAL_I2CEx_ConfigDigitalFilter>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	bf14      	ite	ne
 80016a2:	2301      	movne	r3, #1
 80016a4:	2300      	moveq	r3, #0
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 80016ac:	f000 faac 	bl	8001c08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016b0:	bf00      	nop
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	200001b4 	.word	0x200001b4
 80016b8:	40005400 	.word	0x40005400
 80016bc:	00303d5b 	.word	0x00303d5b

080016c0 <_ZL14MX_LPTIM1_Initv>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80016c4:	4b17      	ldr	r3, [pc, #92]	@ (8001724 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016c6:	4a18      	ldr	r2, [pc, #96]	@ (8001728 <_ZL14MX_LPTIM1_Initv+0x68>)
 80016c8:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80016ca:	4b16      	ldr	r3, [pc, #88]	@ (8001724 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV4;
 80016d0:	4b14      	ldr	r3, [pc, #80]	@ (8001724 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016d6:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80016d8:	4b12      	ldr	r3, [pc, #72]	@ (8001724 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016de:	615a      	str	r2, [r3, #20]
  hlptim1.Init.Period = 24000;
 80016e0:	4b10      	ldr	r3, [pc, #64]	@ (8001724 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016e2:	f645 52c0 	movw	r2, #24000	@ 0x5dc0
 80016e6:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80016e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001724 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80016ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001724 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80016f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001724 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80016fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001724 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hlptim1.Init.RepetitionCounter = 0;
 8001700:	4b08      	ldr	r3, [pc, #32]	@ (8001724 <_ZL14MX_LPTIM1_Initv+0x64>)
 8001702:	2200      	movs	r2, #0
 8001704:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8001706:	4807      	ldr	r0, [pc, #28]	@ (8001724 <_ZL14MX_LPTIM1_Initv+0x64>)
 8001708:	f004 fe8e 	bl	8006428 <HAL_LPTIM_Init>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	bf14      	ite	ne
 8001712:	2301      	movne	r3, #1
 8001714:	2300      	moveq	r3, #0
 8001716:	b2db      	uxtb	r3, r3
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <_ZL14MX_LPTIM1_Initv+0x60>
  {
    Error_Handler();
 800171c:	f000 fa74 	bl	8001c08 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}
 8001724:	20000298 	.word	0x20000298
 8001728:	46004400 	.word	0x46004400

0800172c <_ZL14MX_LPTIM3_Initv>:
  * @brief LPTIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM3_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM3_Init 0 */

  /* USER CODE BEGIN LPTIM3_Init 1 */

  /* USER CODE END LPTIM3_Init 1 */
  hlptim3.Instance = LPTIM3;
 8001730:	4b17      	ldr	r3, [pc, #92]	@ (8001790 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001732:	4a18      	ldr	r2, [pc, #96]	@ (8001794 <_ZL14MX_LPTIM3_Initv+0x68>)
 8001734:	601a      	str	r2, [r3, #0]
  hlptim3.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8001736:	4b16      	ldr	r3, [pc, #88]	@ (8001790 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001738:	2200      	movs	r2, #0
 800173a:	605a      	str	r2, [r3, #4]
  hlptim3.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 800173c:	4b14      	ldr	r3, [pc, #80]	@ (8001790 <_ZL14MX_LPTIM3_Initv+0x64>)
 800173e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001742:	609a      	str	r2, [r3, #8]
  hlptim3.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8001744:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001746:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800174a:	615a      	str	r2, [r3, #20]
  hlptim3.Init.Period = 30000;
 800174c:	4b10      	ldr	r3, [pc, #64]	@ (8001790 <_ZL14MX_LPTIM3_Initv+0x64>)
 800174e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001752:	621a      	str	r2, [r3, #32]
  hlptim3.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8001754:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001756:	2200      	movs	r2, #0
 8001758:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim3.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800175a:	4b0d      	ldr	r3, [pc, #52]	@ (8001790 <_ZL14MX_LPTIM3_Initv+0x64>)
 800175c:	2200      	movs	r2, #0
 800175e:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim3.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8001760:	4b0b      	ldr	r3, [pc, #44]	@ (8001790 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001762:	2200      	movs	r2, #0
 8001764:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim3.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8001766:	4b0a      	ldr	r3, [pc, #40]	@ (8001790 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001768:	2200      	movs	r2, #0
 800176a:	631a      	str	r2, [r3, #48]	@ 0x30
  hlptim3.Init.RepetitionCounter = 0;
 800176c:	4b08      	ldr	r3, [pc, #32]	@ (8001790 <_ZL14MX_LPTIM3_Initv+0x64>)
 800176e:	2200      	movs	r2, #0
 8001770:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim3) != HAL_OK)
 8001772:	4807      	ldr	r0, [pc, #28]	@ (8001790 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001774:	f004 fe58 	bl	8006428 <HAL_LPTIM_Init>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	bf14      	ite	ne
 800177e:	2301      	movne	r3, #1
 8001780:	2300      	moveq	r3, #0
 8001782:	b2db      	uxtb	r3, r3
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <_ZL14MX_LPTIM3_Initv+0x60>
  {
    Error_Handler();
 8001788:	f000 fa3e 	bl	8001c08 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM3_Init 2 */

  /* USER CODE END LPTIM3_Init 2 */

}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}
 8001790:	200002e8 	.word	0x200002e8
 8001794:	46004800 	.word	0x46004800

08001798 <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800179e:	1d3b      	adds	r3, r7, #4
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80017a8:	4b35      	ldr	r3, [pc, #212]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017aa:	4a36      	ldr	r2, [pc, #216]	@ (8001884 <_ZL12MX_SPI2_Initv+0xec>)
 80017ac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80017ae:	4b34      	ldr	r3, [pc, #208]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017b0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80017b4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80017b6:	4b32      	ldr	r3, [pc, #200]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80017bc:	4b30      	ldr	r3, [pc, #192]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017be:	2207      	movs	r2, #7
 80017c0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80017ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017d0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80017d4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017d8:	2200      	movs	r2, #0
 80017da:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017dc:	4b28      	ldr	r3, [pc, #160]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017de:	2200      	movs	r2, #0
 80017e0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017e2:	4b27      	ldr	r3, [pc, #156]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017e8:	4b25      	ldr	r3, [pc, #148]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 80017ee:	4b24      	ldr	r3, [pc, #144]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017f0:	2207      	movs	r2, #7
 80017f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80017f4:	4b22      	ldr	r3, [pc, #136]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017fa:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80017fc:	4b20      	ldr	r3, [pc, #128]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 80017fe:	2200      	movs	r2, #0
 8001800:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001802:	4b1f      	ldr	r3, [pc, #124]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 8001804:	2200      	movs	r2, #0
 8001806:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001808:	4b1d      	ldr	r3, [pc, #116]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 800180a:	2200      	movs	r2, #0
 800180c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800180e:	4b1c      	ldr	r3, [pc, #112]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 8001810:	2200      	movs	r2, #0
 8001812:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001814:	4b1a      	ldr	r3, [pc, #104]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 8001816:	2200      	movs	r2, #0
 8001818:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800181a:	4b19      	ldr	r3, [pc, #100]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 800181c:	2200      	movs	r2, #0
 800181e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001820:	4b17      	ldr	r3, [pc, #92]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 8001822:	2200      	movs	r2, #0
 8001824:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001826:	4b16      	ldr	r3, [pc, #88]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 8001828:	2200      	movs	r2, #0
 800182a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800182c:	4b14      	ldr	r3, [pc, #80]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 800182e:	2200      	movs	r2, #0
 8001830:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001832:	4813      	ldr	r0, [pc, #76]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 8001834:	f007 fc38 	bl	80090a8 <HAL_SPI_Init>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	bf14      	ite	ne
 800183e:	2301      	movne	r3, #1
 8001840:	2300      	moveq	r3, #0
 8001842:	b2db      	uxtb	r3, r3
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <_ZL12MX_SPI2_Initv+0xb4>
  {
    Error_Handler();
 8001848:	f000 f9de 	bl	8001c08 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 800184c:	2300      	movs	r3, #0
 800184e:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8001850:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001854:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8001856:	2300      	movs	r3, #0
 8001858:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 800185a:	1d3b      	adds	r3, r7, #4
 800185c:	4619      	mov	r1, r3
 800185e:	4808      	ldr	r0, [pc, #32]	@ (8001880 <_ZL12MX_SPI2_Initv+0xe8>)
 8001860:	f008 f9d3 	bl	8009c0a <HAL_SPIEx_SetConfigAutonomousMode>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	bf14      	ite	ne
 800186a:	2301      	movne	r3, #1
 800186c:	2300      	moveq	r3, #0
 800186e:	b2db      	uxtb	r3, r3
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <_ZL12MX_SPI2_Initv+0xe0>
  {
    Error_Handler();
 8001874:	f000 f9c8 	bl	8001c08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001878:	bf00      	nop
 800187a:	3710      	adds	r7, #16
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000208 	.word	0x20000208
 8001884:	40003800 	.word	0x40003800

08001888 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08e      	sub	sp, #56	@ 0x38
 800188c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800188e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	609a      	str	r2, [r3, #8]
 800189a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800189c:	f107 031c 	add.w	r3, r7, #28
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018a8:	463b      	mov	r3, r7
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	605a      	str	r2, [r3, #4]
 80018b0:	609a      	str	r2, [r3, #8]
 80018b2:	60da      	str	r2, [r3, #12]
 80018b4:	611a      	str	r2, [r3, #16]
 80018b6:	615a      	str	r2, [r3, #20]
 80018b8:	619a      	str	r2, [r3, #24]


  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018ba:	4b39      	ldr	r3, [pc, #228]	@ (80019a0 <_ZL12MX_TIM3_Initv+0x118>)
 80018bc:	4a39      	ldr	r2, [pc, #228]	@ (80019a4 <_ZL12MX_TIM3_Initv+0x11c>)
 80018be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80018c0:	4b37      	ldr	r3, [pc, #220]	@ (80019a0 <_ZL12MX_TIM3_Initv+0x118>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c6:	4b36      	ldr	r3, [pc, #216]	@ (80019a0 <_ZL12MX_TIM3_Initv+0x118>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 39;
 80018cc:	4b34      	ldr	r3, [pc, #208]	@ (80019a0 <_ZL12MX_TIM3_Initv+0x118>)
 80018ce:	2227      	movs	r2, #39	@ 0x27
 80018d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018d2:	4b33      	ldr	r3, [pc, #204]	@ (80019a0 <_ZL12MX_TIM3_Initv+0x118>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018d8:	4b31      	ldr	r3, [pc, #196]	@ (80019a0 <_ZL12MX_TIM3_Initv+0x118>)
 80018da:	2280      	movs	r2, #128	@ 0x80
 80018dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80018de:	4830      	ldr	r0, [pc, #192]	@ (80019a0 <_ZL12MX_TIM3_Initv+0x118>)
 80018e0:	f008 f9d4 	bl	8009c8c <HAL_TIM_Base_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	bf14      	ite	ne
 80018ea:	2301      	movne	r3, #1
 80018ec:	2300      	moveq	r3, #0
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <_ZL12MX_TIM3_Initv+0x70>
  {
    Error_Handler();
 80018f4:	f000 f988 	bl	8001c08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018fe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001902:	4619      	mov	r1, r3
 8001904:	4826      	ldr	r0, [pc, #152]	@ (80019a0 <_ZL12MX_TIM3_Initv+0x118>)
 8001906:	f008 ff1f 	bl	800a748 <HAL_TIM_ConfigClockSource>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	bf14      	ite	ne
 8001910:	2301      	movne	r3, #1
 8001912:	2300      	moveq	r3, #0
 8001914:	b2db      	uxtb	r3, r3
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <_ZL12MX_TIM3_Initv+0x96>
  {
    Error_Handler();
 800191a:	f000 f975 	bl	8001c08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800191e:	4820      	ldr	r0, [pc, #128]	@ (80019a0 <_ZL12MX_TIM3_Initv+0x118>)
 8001920:	f008 fa0b 	bl	8009d3a <HAL_TIM_PWM_Init>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	bf14      	ite	ne
 800192a:	2301      	movne	r3, #1
 800192c:	2300      	moveq	r3, #0
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <_ZL12MX_TIM3_Initv+0xb0>
  {
    Error_Handler();
 8001934:	f000 f968 	bl	8001c08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001938:	2300      	movs	r3, #0
 800193a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800193c:	2300      	movs	r3, #0
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001940:	f107 031c 	add.w	r3, r7, #28
 8001944:	4619      	mov	r1, r3
 8001946:	4816      	ldr	r0, [pc, #88]	@ (80019a0 <_ZL12MX_TIM3_Initv+0x118>)
 8001948:	f009 fe9e 	bl	800b688 <HAL_TIMEx_MasterConfigSynchronization>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	bf14      	ite	ne
 8001952:	2301      	movne	r3, #1
 8001954:	2300      	moveq	r3, #0
 8001956:	b2db      	uxtb	r3, r3
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <_ZL12MX_TIM3_Initv+0xd8>
  {
    Error_Handler();
 800195c:	f000 f954 	bl	8001c08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001960:	2360      	movs	r3, #96	@ 0x60
 8001962:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001964:	2300      	movs	r3, #0
 8001966:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001968:	2300      	movs	r3, #0
 800196a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800196c:	2300      	movs	r3, #0
 800196e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001970:	463b      	mov	r3, r7
 8001972:	2204      	movs	r2, #4
 8001974:	4619      	mov	r1, r3
 8001976:	480a      	ldr	r0, [pc, #40]	@ (80019a0 <_ZL12MX_TIM3_Initv+0x118>)
 8001978:	f008 fdd2 	bl	800a520 <HAL_TIM_PWM_ConfigChannel>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	bf14      	ite	ne
 8001982:	2301      	movne	r3, #1
 8001984:	2300      	moveq	r3, #0
 8001986:	b2db      	uxtb	r3, r3
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <_ZL12MX_TIM3_Initv+0x108>
  {
    Error_Handler();
 800198c:	f000 f93c 	bl	8001c08 <Error_Handler>
  }

  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001990:	4803      	ldr	r0, [pc, #12]	@ (80019a0 <_ZL12MX_TIM3_Initv+0x118>)
 8001992:	f000 fb97 	bl	80020c4 <HAL_TIM_MspPostInit>

}
 8001996:	bf00      	nop
 8001998:	3738      	adds	r7, #56	@ 0x38
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000338 	.word	0x20000338
 80019a4:	40000400 	.word	0x40000400

080019a8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b08a      	sub	sp, #40	@ 0x28
 80019ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ae:	f107 0314 	add.w	r3, r7, #20
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]
 80019b8:	609a      	str	r2, [r3, #8]
 80019ba:	60da      	str	r2, [r3, #12]
 80019bc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019be:	4b5b      	ldr	r3, [pc, #364]	@ (8001b2c <_ZL12MX_GPIO_Initv+0x184>)
 80019c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019c4:	4a59      	ldr	r2, [pc, #356]	@ (8001b2c <_ZL12MX_GPIO_Initv+0x184>)
 80019c6:	f043 0310 	orr.w	r3, r3, #16
 80019ca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80019ce:	4b57      	ldr	r3, [pc, #348]	@ (8001b2c <_ZL12MX_GPIO_Initv+0x184>)
 80019d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019d4:	f003 0310 	and.w	r3, r3, #16
 80019d8:	613b      	str	r3, [r7, #16]
 80019da:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019dc:	4b53      	ldr	r3, [pc, #332]	@ (8001b2c <_ZL12MX_GPIO_Initv+0x184>)
 80019de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019e2:	4a52      	ldr	r2, [pc, #328]	@ (8001b2c <_ZL12MX_GPIO_Initv+0x184>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80019ec:	4b4f      	ldr	r3, [pc, #316]	@ (8001b2c <_ZL12MX_GPIO_Initv+0x184>)
 80019ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019fa:	4b4c      	ldr	r3, [pc, #304]	@ (8001b2c <_ZL12MX_GPIO_Initv+0x184>)
 80019fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a00:	4a4a      	ldr	r2, [pc, #296]	@ (8001b2c <_ZL12MX_GPIO_Initv+0x184>)
 8001a02:	f043 0302 	orr.w	r3, r3, #2
 8001a06:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a0a:	4b48      	ldr	r3, [pc, #288]	@ (8001b2c <_ZL12MX_GPIO_Initv+0x184>)
 8001a0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	60bb      	str	r3, [r7, #8]
 8001a16:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a18:	4b44      	ldr	r3, [pc, #272]	@ (8001b2c <_ZL12MX_GPIO_Initv+0x184>)
 8001a1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a1e:	4a43      	ldr	r2, [pc, #268]	@ (8001b2c <_ZL12MX_GPIO_Initv+0x184>)
 8001a20:	f043 0308 	orr.w	r3, r3, #8
 8001a24:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a28:	4b40      	ldr	r3, [pc, #256]	@ (8001b2c <_ZL12MX_GPIO_Initv+0x184>)
 8001a2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a2e:	f003 0308 	and.w	r3, r3, #8
 8001a32:	607b      	str	r3, [r7, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]
//  __HAL_RCC_GPIOC_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_Pin|DW3000_RST_RCV_Pin|LED_C_Pin, GPIO_PIN_RESET);
 8001a36:	2200      	movs	r2, #0
 8001a38:	f240 6104 	movw	r1, #1540	@ 0x604
 8001a3c:	483c      	ldr	r0, [pc, #240]	@ (8001b30 <_ZL12MX_GPIO_Initv+0x188>)
 8001a3e:	f003 ff05 	bl	800584c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CE_Pin|LP_Pin, GPIO_PIN_RESET);
 8001a42:	2200      	movs	r2, #0
 8001a44:	21a0      	movs	r1, #160	@ 0xa0
 8001a46:	483b      	ldr	r0, [pc, #236]	@ (8001b34 <_ZL12MX_GPIO_Initv+0x18c>)
 8001a48:	f003 ff00 	bl	800584c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MR_GPIO_Port, MR_Pin, GPIO_PIN_SET);
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	2101      	movs	r1, #1
 8001a50:	4839      	ldr	r0, [pc, #228]	@ (8001b38 <_ZL12MX_GPIO_Initv+0x190>)
 8001a52:	f003 fefb 	bl	800584c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001a56:	2201      	movs	r2, #1
 8001a58:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a5c:	4837      	ldr	r0, [pc, #220]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x194>)
 8001a5e:	f003 fef5 	bl	800584c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BAT_GPIO_Port, LED_BAT_Pin, GPIO_PIN_RESET);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2104      	movs	r1, #4
 8001a66:	4835      	ldr	r0, [pc, #212]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x194>)
 8001a68:	f003 fef0 	bl	800584c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin DW3000_RST_RCV_Pin LED_C_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DW3000_RST_RCV_Pin|LED_C_Pin;
 8001a6c:	f240 6304 	movw	r3, #1540	@ 0x604
 8001a70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a72:	2301      	movs	r3, #1
 8001a74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a7e:	f107 0314 	add.w	r3, r7, #20
 8001a82:	4619      	mov	r1, r3
 8001a84:	482a      	ldr	r0, [pc, #168]	@ (8001b30 <_ZL12MX_GPIO_Initv+0x188>)
 8001a86:	f003 fd09 	bl	800549c <HAL_GPIO_Init>

  /*Configure GPIO pins : CE_Pin LP_Pin */
  GPIO_InitStruct.Pin = CE_Pin|LP_Pin;
 8001a8a:	23a0      	movs	r3, #160	@ 0xa0
 8001a8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a96:	2300      	movs	r3, #0
 8001a98:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9a:	f107 0314 	add.w	r3, r7, #20
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4824      	ldr	r0, [pc, #144]	@ (8001b34 <_ZL12MX_GPIO_Initv+0x18c>)
 8001aa2:	f003 fcfb 	bl	800549c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG_Pin */
  GPIO_InitStruct.Pin = PG_Pin;
 8001aa6:	2340      	movs	r3, #64	@ 0x40
 8001aa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001aaa:	4b25      	ldr	r3, [pc, #148]	@ (8001b40 <_ZL12MX_GPIO_Initv+0x198>)
 8001aac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PG_GPIO_Port, &GPIO_InitStruct);
 8001ab2:	f107 0314 	add.w	r3, r7, #20
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	481e      	ldr	r0, [pc, #120]	@ (8001b34 <_ZL12MX_GPIO_Initv+0x18c>)
 8001aba:	f003 fcef 	bl	800549c <HAL_GPIO_Init>

  /*Configure GPIO pin : MR_Pin */
  GPIO_InitStruct.Pin = MR_Pin;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aca:	2300      	movs	r3, #0
 8001acc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MR_GPIO_Port, &GPIO_InitStruct);
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4818      	ldr	r0, [pc, #96]	@ (8001b38 <_ZL12MX_GPIO_Initv+0x190>)
 8001ad6:	f003 fce1 	bl	800549c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001ada:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ade:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ae8:	2302      	movs	r3, #2
 8001aea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001aec:	f107 0314 	add.w	r3, r7, #20
 8001af0:	4619      	mov	r1, r3
 8001af2:	4812      	ldr	r0, [pc, #72]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x194>)
 8001af4:	f003 fcd2 	bl	800549c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BAT_Pin */
  GPIO_InitStruct.Pin = LED_BAT_Pin;
 8001af8:	2304      	movs	r3, #4
 8001afa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afc:	2301      	movs	r3, #1
 8001afe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b04:	2300      	movs	r3, #0
 8001b06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_BAT_GPIO_Port, &GPIO_InitStruct);
 8001b08:	f107 0314 	add.w	r3, r7, #20
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	480b      	ldr	r0, [pc, #44]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x194>)
 8001b10:	f003 fcc4 	bl	800549c <HAL_GPIO_Init>


  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI6_IRQn, 0, 0);
 8001b14:	2200      	movs	r2, #0
 8001b16:	2100      	movs	r1, #0
 8001b18:	2011      	movs	r0, #17
 8001b1a:	f002 fceb 	bl	80044f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 8001b1e:	2011      	movs	r0, #17
 8001b20:	f002 fd02 	bl	8004528 <HAL_NVIC_EnableIRQ>
/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b24:	bf00      	nop
 8001b26:	3728      	adds	r7, #40	@ 0x28
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	46020c00 	.word	0x46020c00
 8001b30:	42021000 	.word	0x42021000
 8001b34:	42020000 	.word	0x42020000
 8001b38:	42020400 	.word	0x42020400
 8001b3c:	42020c00 	.word	0x42020c00
 8001b40:	10310000 	.word	0x10310000

08001b44 <HAL_LPTIM_CompareMatchCallback>:

/* USER CODE BEGIN 4 */

// Funci√≥n de callback para manejar la interrupci√≥n
	void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim) {
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
		HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 8001b4c:	4812      	ldr	r0, [pc, #72]	@ (8001b98 <HAL_LPTIM_CompareMatchCallback+0x54>)
 8001b4e:	f004 fdbd 	bl	80066cc <HAL_LPTIM_Counter_Stop_IT>
		HAL_LPTIM_Counter_Stop_IT(&hlptim3);
 8001b52:	4812      	ldr	r0, [pc, #72]	@ (8001b9c <HAL_LPTIM_CompareMatchCallback+0x58>)
 8001b54:	f004 fdba 	bl	80066cc <HAL_LPTIM_Counter_Stop_IT>

		if (hlptim->Instance == LPTIM1) {
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a10      	ldr	r2, [pc, #64]	@ (8001ba0 <HAL_LPTIM_CompareMatchCallback+0x5c>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d10b      	bne.n	8001b7a <HAL_LPTIM_CompareMatchCallback+0x36>
			Counter_INT ++;
 8001b62:	4b10      	ldr	r3, [pc, #64]	@ (8001ba4 <HAL_LPTIM_CompareMatchCallback+0x60>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	3301      	adds	r3, #1
 8001b68:	4a0e      	ldr	r2, [pc, #56]	@ (8001ba4 <HAL_LPTIM_CompareMatchCallback+0x60>)
 8001b6a:	6013      	str	r3, [r2, #0]
			if (Counter_INT >= 6){
 8001b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba4 <HAL_LPTIM_CompareMatchCallback+0x60>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2b05      	cmp	r3, #5
 8001b72:	d902      	bls.n	8001b7a <HAL_LPTIM_CompareMatchCallback+0x36>
					HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 8001b74:	4808      	ldr	r0, [pc, #32]	@ (8001b98 <HAL_LPTIM_CompareMatchCallback+0x54>)
 8001b76:	f004 fda9 	bl	80066cc <HAL_LPTIM_Counter_Stop_IT>
			}
		}
		if (hlptim->Instance == LPTIM3) {
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba8 <HAL_LPTIM_CompareMatchCallback+0x64>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d104      	bne.n	8001b8e <HAL_LPTIM_CompareMatchCallback+0x4a>
			Counter_INT ++;
 8001b84:	4b07      	ldr	r3, [pc, #28]	@ (8001ba4 <HAL_LPTIM_CompareMatchCallback+0x60>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	4a06      	ldr	r2, [pc, #24]	@ (8001ba4 <HAL_LPTIM_CompareMatchCallback+0x60>)
 8001b8c:	6013      	str	r3, [r2, #0]
		}
	}
 8001b8e:	bf00      	nop
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000298 	.word	0x20000298
 8001b9c:	200002e8 	.word	0x200002e8
 8001ba0:	46004400 	.word	0x46004400
 8001ba4:	200003fc 	.word	0x200003fc
 8001ba8:	46004800 	.word	0x46004800

08001bac <HAL_TIM_PWM_PulseFinishedCallback>:

	void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
		HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_2);
 8001bb4:	2104      	movs	r1, #4
 8001bb6:	4803      	ldr	r0, [pc, #12]	@ (8001bc4 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 8001bb8:	f008 fb98 	bl	800a2ec <HAL_TIM_PWM_Stop_DMA>
	}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	20000338 	.word	0x20000338

08001bc8 <HAL_GPIO_EXTI_Falling_Callback>:

	void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	80fb      	strh	r3, [r7, #6]
		Power_Good = 0;
 8001bd2:	4b04      	ldr	r3, [pc, #16]	@ (8001be4 <HAL_GPIO_EXTI_Falling_Callback+0x1c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	701a      	strb	r2, [r3, #0]
	}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	20000408 	.word	0x20000408

08001be8 <HAL_GPIO_EXTI_Rising_Callback>:

	void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin){
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	80fb      	strh	r3, [r7, #6]
		Power_Good = 1;
 8001bf2:	4b04      	ldr	r3, [pc, #16]	@ (8001c04 <HAL_GPIO_EXTI_Rising_Callback+0x1c>)
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	701a      	strb	r2, [r3, #0]
	}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr
 8001c04:	20000408 	.word	0x20000408

08001c08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c0c:	b672      	cpsid	i
}
 8001c0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c10:	bf00      	nop
 8001c12:	e7fd      	b.n	8001c10 <Error_Handler+0x8>

08001c14 <_ZN7Bq25155D1Ev>:


#endif /* INC_BQ25150_H_ */
HAL_StatusTypeDef I2C_write(uint8_t, uint8_t, uint8_t, I2C_HandleTypeDef*);

class Bq25155{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3320      	adds	r3, #32
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7fe fb65 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001c30:	b590      	push	{r4, r7, lr}
 8001c32:	b087      	sub	sp, #28
 8001c34:	af04      	add	r7, sp, #16
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	6039      	str	r1, [r7, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d12c      	bne.n	8001c9a <_Z41__static_initialization_and_destruction_0ii+0x6a>
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d127      	bne.n	8001c9a <_Z41__static_initialization_and_destruction_0ii+0x6a>
Gpio NCE(CE_GPIO_Port,CE_Pin);
 8001c4a:	2220      	movs	r2, #32
 8001c4c:	491c      	ldr	r1, [pc, #112]	@ (8001cc0 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001c4e:	481d      	ldr	r0, [pc, #116]	@ (8001cc4 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8001c50:	f7fe fb12 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio NLP(LP_GPIO_Port,LP_Pin);
 8001c54:	2280      	movs	r2, #128	@ 0x80
 8001c56:	491a      	ldr	r1, [pc, #104]	@ (8001cc0 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001c58:	481b      	ldr	r0, [pc, #108]	@ (8001cc8 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8001c5a:	f7fe fb0d 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio MR(MR_GPIO_Port,MR_Pin);
 8001c5e:	2201      	movs	r2, #1
 8001c60:	491a      	ldr	r1, [pc, #104]	@ (8001ccc <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8001c62:	481b      	ldr	r0, [pc, #108]	@ (8001cd0 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8001c64:	f7fe fb08 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio PG(PG_GPIO_Port,PG_Pin);
 8001c68:	2240      	movs	r2, #64	@ 0x40
 8001c6a:	4915      	ldr	r1, [pc, #84]	@ (8001cc0 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001c6c:	4819      	ldr	r0, [pc, #100]	@ (8001cd4 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8001c6e:	f7fe fb03 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
GpioHandler pins;
 8001c72:	4819      	ldr	r0, [pc, #100]	@ (8001cd8 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8001c74:	f7fe fb2c 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
Bq25155 battery_charger(MR, NLP, NCE, &hi2c1);
 8001c78:	4b13      	ldr	r3, [pc, #76]	@ (8001cc8 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8001c7a:	4c15      	ldr	r4, [pc, #84]	@ (8001cd0 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8001c7c:	4a17      	ldr	r2, [pc, #92]	@ (8001cdc <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8001c7e:	9203      	str	r2, [sp, #12]
 8001c80:	4910      	ldr	r1, [pc, #64]	@ (8001cc4 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8001c82:	aa01      	add	r2, sp, #4
 8001c84:	c903      	ldmia	r1, {r0, r1}
 8001c86:	e882 0003 	stmia.w	r2, {r0, r1}
 8001c8a:	685a      	ldr	r2, [r3, #4]
 8001c8c:	9200      	str	r2, [sp, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001c94:	4812      	ldr	r0, [pc, #72]	@ (8001ce0 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8001c96:	f7fe fca0 	bl	80005da <_ZN7Bq25155C1E4GpioS0_S0_P19__I2C_HandleTypeDef>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d10a      	bne.n	8001cb6 <_Z41__static_initialization_and_destruction_0ii+0x86>
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d105      	bne.n	8001cb6 <_Z41__static_initialization_and_destruction_0ii+0x86>
 8001caa:	480d      	ldr	r0, [pc, #52]	@ (8001ce0 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8001cac:	f7ff ffb2 	bl	8001c14 <_ZN7Bq25155D1Ev>
GpioHandler pins;
 8001cb0:	4809      	ldr	r0, [pc, #36]	@ (8001cd8 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8001cb2:	f7fe fb1d 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd90      	pop	{r4, r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	42020000 	.word	0x42020000
 8001cc4:	2000040c 	.word	0x2000040c
 8001cc8:	20000414 	.word	0x20000414
 8001ccc:	42020400 	.word	0x42020400
 8001cd0:	2000041c 	.word	0x2000041c
 8001cd4:	20000424 	.word	0x20000424
 8001cd8:	2000042c 	.word	0x2000042c
 8001cdc:	200001b4 	.word	0x200001b4
 8001ce0:	20000434 	.word	0x20000434

08001ce4 <_GLOBAL__sub_I_tag>:
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001cec:	2001      	movs	r0, #1
 8001cee:	f7ff ff9f 	bl	8001c30 <_Z41__static_initialization_and_destruction_0ii>
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <_GLOBAL__sub_D_tag>:
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001cfc:	2000      	movs	r0, #0
 8001cfe:	f7ff ff97 	bl	8001c30 <_Z41__static_initialization_and_destruction_0ii>
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d34 <HAL_MspInit+0x30>)
 8001d0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d10:	4a08      	ldr	r2, [pc, #32]	@ (8001d34 <HAL_MspInit+0x30>)
 8001d12:	f043 0304 	orr.w	r3, r3, #4
 8001d16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001d1a:	4b06      	ldr	r3, [pc, #24]	@ (8001d34 <HAL_MspInit+0x30>)
 8001d1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d20:	f003 0304 	and.w	r3, r3, #4
 8001d24:	607b      	str	r3, [r7, #4]
 8001d26:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	46020c00 	.word	0x46020c00

08001d38 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b0b8      	sub	sp, #224	@ 0xe0
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
 8001d4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d50:	f107 0310 	add.w	r3, r7, #16
 8001d54:	22b8      	movs	r2, #184	@ 0xb8
 8001d56:	2100      	movs	r1, #0
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f009 ff4e 	bl	800bbfa <memset>
  if(hi2c->Instance==I2C1)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a26      	ldr	r2, [pc, #152]	@ (8001dfc <HAL_I2C_MspInit+0xc4>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d144      	bne.n	8001df2 <HAL_I2C_MspInit+0xba>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d68:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8001d6c:	f04f 0300 	mov.w	r3, #0
 8001d70:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001d74:	2300      	movs	r3, #0
 8001d76:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d78:	f107 0310 	add.w	r3, r7, #16
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f006 fb41 	bl	8008404 <HAL_RCCEx_PeriphCLKConfig>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001d88:	f7ff ff3e 	bl	8001c08 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d8c:	4b1c      	ldr	r3, [pc, #112]	@ (8001e00 <HAL_I2C_MspInit+0xc8>)
 8001d8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d92:	4a1b      	ldr	r2, [pc, #108]	@ (8001e00 <HAL_I2C_MspInit+0xc8>)
 8001d94:	f043 0302 	orr.w	r3, r3, #2
 8001d98:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d9c:	4b18      	ldr	r3, [pc, #96]	@ (8001e00 <HAL_I2C_MspInit+0xc8>)
 8001d9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001daa:	2348      	movs	r3, #72	@ 0x48
 8001dac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001db0:	2312      	movs	r3, #18
 8001db2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db6:	2300      	movs	r3, #0
 8001db8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dc2:	2304      	movs	r3, #4
 8001dc4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001dcc:	4619      	mov	r1, r3
 8001dce:	480d      	ldr	r0, [pc, #52]	@ (8001e04 <HAL_I2C_MspInit+0xcc>)
 8001dd0:	f003 fb64 	bl	800549c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001e00 <HAL_I2C_MspInit+0xc8>)
 8001dd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001dda:	4a09      	ldr	r2, [pc, #36]	@ (8001e00 <HAL_I2C_MspInit+0xc8>)
 8001ddc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001de0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001de4:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <HAL_I2C_MspInit+0xc8>)
 8001de6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001dea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dee:	60bb      	str	r3, [r7, #8]
 8001df0:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001df2:	bf00      	nop
 8001df4:	37e0      	adds	r7, #224	@ 0xe0
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	40005400 	.word	0x40005400
 8001e00:	46020c00 	.word	0x46020c00
 8001e04:	42020400 	.word	0x42020400

08001e08 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b0b2      	sub	sp, #200	@ 0xc8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e10:	f107 0310 	add.w	r3, r7, #16
 8001e14:	22b8      	movs	r2, #184	@ 0xb8
 8001e16:	2100      	movs	r1, #0
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f009 feee 	bl	800bbfa <memset>
  if(hlptim->Instance==LPTIM1)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a31      	ldr	r2, [pc, #196]	@ (8001ee8 <HAL_LPTIM_MspInit+0xe0>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d12b      	bne.n	8001e80 <HAL_LPTIM_MspInit+0x78>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8001e28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e2c:	f04f 0300 	mov.w	r3, #0
 8001e30:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSI;
 8001e34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e3c:	f107 0310 	add.w	r3, r7, #16
 8001e40:	4618      	mov	r0, r3
 8001e42:	f006 fadf 	bl	8008404 <HAL_RCCEx_PeriphCLKConfig>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <HAL_LPTIM_MspInit+0x48>
    {
      Error_Handler();
 8001e4c:	f7ff fedc 	bl	8001c08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8001e50:	4b26      	ldr	r3, [pc, #152]	@ (8001eec <HAL_LPTIM_MspInit+0xe4>)
 8001e52:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001e56:	4a25      	ldr	r2, [pc, #148]	@ (8001eec <HAL_LPTIM_MspInit+0xe4>)
 8001e58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e5c:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001e60:	4b22      	ldr	r3, [pc, #136]	@ (8001eec <HAL_LPTIM_MspInit+0xe4>)
 8001e62:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001e66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2100      	movs	r1, #0
 8001e72:	2043      	movs	r0, #67	@ 0x43
 8001e74:	f002 fb3e 	bl	80044f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8001e78:	2043      	movs	r0, #67	@ 0x43
 8001e7a:	f002 fb55 	bl	8004528 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM3_MspInit 1 */

  /* USER CODE END LPTIM3_MspInit 1 */
  }

}
 8001e7e:	e02f      	b.n	8001ee0 <HAL_LPTIM_MspInit+0xd8>
  else if(hlptim->Instance==LPTIM3)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a1a      	ldr	r2, [pc, #104]	@ (8001ef0 <HAL_LPTIM_MspInit+0xe8>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d12a      	bne.n	8001ee0 <HAL_LPTIM_MspInit+0xd8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM34;
 8001e8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e8e:	f04f 0300 	mov.w	r3, #0
 8001e92:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Lptim34ClockSelection = RCC_LPTIM34CLKSOURCE_LSI;
 8001e96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e9e:	f107 0310 	add.w	r3, r7, #16
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f006 faae 	bl	8008404 <HAL_RCCEx_PeriphCLKConfig>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <HAL_LPTIM_MspInit+0xaa>
      Error_Handler();
 8001eae:	f7ff feab 	bl	8001c08 <Error_Handler>
    __HAL_RCC_LPTIM3_CLK_ENABLE();
 8001eb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001eec <HAL_LPTIM_MspInit+0xe4>)
 8001eb4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001eb8:	4a0c      	ldr	r2, [pc, #48]	@ (8001eec <HAL_LPTIM_MspInit+0xe4>)
 8001eba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ebe:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8001eec <HAL_LPTIM_MspInit+0xe4>)
 8001ec4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001ec8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ecc:	60bb      	str	r3, [r7, #8]
 8001ece:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(LPTIM3_IRQn, 0, 0);
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	2062      	movs	r0, #98	@ 0x62
 8001ed6:	f002 fb0d 	bl	80044f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM3_IRQn);
 8001eda:	2062      	movs	r0, #98	@ 0x62
 8001edc:	f002 fb24 	bl	8004528 <HAL_NVIC_EnableIRQ>
}
 8001ee0:	bf00      	nop
 8001ee2:	37c8      	adds	r7, #200	@ 0xc8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	46004400 	.word	0x46004400
 8001eec:	46020c00 	.word	0x46020c00
 8001ef0:	46004800 	.word	0x46004800

08001ef4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b0b8      	sub	sp, #224	@ 0xe0
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001efc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	605a      	str	r2, [r3, #4]
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	60da      	str	r2, [r3, #12]
 8001f0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f0c:	f107 0310 	add.w	r3, r7, #16
 8001f10:	22b8      	movs	r2, #184	@ 0xb8
 8001f12:	2100      	movs	r1, #0
 8001f14:	4618      	mov	r0, r3
 8001f16:	f009 fe70 	bl	800bbfa <memset>
  if(hspi->Instance==SPI2)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a32      	ldr	r2, [pc, #200]	@ (8001fe8 <HAL_SPI_MspInit+0xf4>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d15c      	bne.n	8001fde <HAL_SPI_MspInit+0xea>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001f24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f28:	f04f 0300 	mov.w	r3, #0
 8001f2c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PCLK1;
 8001f30:	2300      	movs	r3, #0
 8001f32:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f36:	f107 0310 	add.w	r3, r7, #16
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f006 fa62 	bl	8008404 <HAL_RCCEx_PeriphCLKConfig>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8001f46:	f7ff fe5f 	bl	8001c08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f4a:	4b28      	ldr	r3, [pc, #160]	@ (8001fec <HAL_SPI_MspInit+0xf8>)
 8001f4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f50:	4a26      	ldr	r2, [pc, #152]	@ (8001fec <HAL_SPI_MspInit+0xf8>)
 8001f52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f56:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001f5a:	4b24      	ldr	r3, [pc, #144]	@ (8001fec <HAL_SPI_MspInit+0xf8>)
 8001f5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f68:	4b20      	ldr	r3, [pc, #128]	@ (8001fec <HAL_SPI_MspInit+0xf8>)
 8001f6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f6e:	4a1f      	ldr	r2, [pc, #124]	@ (8001fec <HAL_SPI_MspInit+0xf8>)
 8001f70:	f043 0302 	orr.w	r3, r3, #2
 8001f74:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f78:	4b1c      	ldr	r3, [pc, #112]	@ (8001fec <HAL_SPI_MspInit+0xf8>)
 8001f7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	60bb      	str	r3, [r7, #8]
 8001f84:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001f86:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001f8a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8e:	2302      	movs	r3, #2
 8001f90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f94:	2300      	movs	r3, #0
 8001f96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fa0:	2305      	movs	r3, #5
 8001fa2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001faa:	4619      	mov	r1, r3
 8001fac:	4810      	ldr	r0, [pc, #64]	@ (8001ff0 <HAL_SPI_MspInit+0xfc>)
 8001fae:	f003 fa75 	bl	800549c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001fb2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001fb6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fba:	2302      	movs	r3, #2
 8001fbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fcc:	2305      	movs	r3, #5
 8001fce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	4805      	ldr	r0, [pc, #20]	@ (8001ff0 <HAL_SPI_MspInit+0xfc>)
 8001fda:	f003 fa5f 	bl	800549c <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001fde:	bf00      	nop
 8001fe0:	37e0      	adds	r7, #224	@ 0xe0
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40003800 	.word	0x40003800
 8001fec:	46020c00 	.word	0x46020c00
 8001ff0:	42020400 	.word	0x42020400

08001ff4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a2c      	ldr	r2, [pc, #176]	@ (80020b4 <HAL_TIM_Base_MspInit+0xc0>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d151      	bne.n	80020aa <HAL_TIM_Base_MspInit+0xb6>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002006:	4b2c      	ldr	r3, [pc, #176]	@ (80020b8 <HAL_TIM_Base_MspInit+0xc4>)
 8002008:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800200c:	4a2a      	ldr	r2, [pc, #168]	@ (80020b8 <HAL_TIM_Base_MspInit+0xc4>)
 800200e:	f043 0302 	orr.w	r3, r3, #2
 8002012:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002016:	4b28      	ldr	r3, [pc, #160]	@ (80020b8 <HAL_TIM_Base_MspInit+0xc4>)
 8002018:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	60fb      	str	r3, [r7, #12]
 8002022:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* GPDMA1_REQUEST_TIM3_CH2 Init */
    handle_GPDMA1_Channel2.Instance = GPDMA1_Channel2;
 8002024:	4b25      	ldr	r3, [pc, #148]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 8002026:	4a26      	ldr	r2, [pc, #152]	@ (80020c0 <HAL_TIM_Base_MspInit+0xcc>)
 8002028:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel2.Init.Request = GPDMA1_REQUEST_TIM3_CH2;
 800202a:	4b24      	ldr	r3, [pc, #144]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 800202c:	223e      	movs	r2, #62	@ 0x3e
 800202e:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel2.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8002030:	4b22      	ldr	r3, [pc, #136]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 8002032:	2200      	movs	r2, #0
 8002034:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002036:	4b21      	ldr	r3, [pc, #132]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 8002038:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800203c:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel2.Init.SrcInc = DMA_SINC_INCREMENTED;
 800203e:	4b1f      	ldr	r3, [pc, #124]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 8002040:	2208      	movs	r2, #8
 8002042:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel2.Init.DestInc = DMA_DINC_FIXED;
 8002044:	4b1d      	ldr	r3, [pc, #116]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 8002046:	2200      	movs	r2, #0
 8002048:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel2.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 800204a:	4b1c      	ldr	r3, [pc, #112]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 800204c:	2201      	movs	r2, #1
 800204e:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel2.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 8002050:	4b1a      	ldr	r3, [pc, #104]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 8002052:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002056:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel2.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8002058:	4b18      	ldr	r3, [pc, #96]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 800205a:	2200      	movs	r2, #0
 800205c:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel2.Init.SrcBurstLength = 1;
 800205e:	4b17      	ldr	r3, [pc, #92]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 8002060:	2201      	movs	r2, #1
 8002062:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel2.Init.DestBurstLength = 1;
 8002064:	4b15      	ldr	r3, [pc, #84]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 8002066:	2201      	movs	r2, #1
 8002068:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel2.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 800206a:	4b14      	ldr	r3, [pc, #80]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 800206c:	2200      	movs	r2, #0
 800206e:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel2.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8002070:	4b12      	ldr	r3, [pc, #72]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 8002072:	2200      	movs	r2, #0
 8002074:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel2.Init.Mode = DMA_NORMAL;
 8002076:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 8002078:	2200      	movs	r2, #0
 800207a:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel2) != HAL_OK)
 800207c:	480f      	ldr	r0, [pc, #60]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 800207e:	f002 fb15 	bl	80046ac <HAL_DMA_Init>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <HAL_TIM_Base_MspInit+0x98>
    {
      Error_Handler();
 8002088:	f7ff fdbe 	bl	8001c08 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC2], handle_GPDMA1_Channel2);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a0b      	ldr	r2, [pc, #44]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 8002090:	629a      	str	r2, [r3, #40]	@ 0x28
 8002092:	4a0a      	ldr	r2, [pc, #40]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel2, DMA_CHANNEL_NPRIV) != HAL_OK)
 8002098:	2110      	movs	r1, #16
 800209a:	4808      	ldr	r0, [pc, #32]	@ (80020bc <HAL_TIM_Base_MspInit+0xc8>)
 800209c:	f002 fe1c 	bl	8004cd8 <HAL_DMA_ConfigChannelAttributes>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <HAL_TIM_Base_MspInit+0xb6>
    {
      Error_Handler();
 80020a6:	f7ff fdaf 	bl	8001c08 <Error_Handler>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 80020aa:	bf00      	nop
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	40000400 	.word	0x40000400
 80020b8:	46020c00 	.word	0x46020c00
 80020bc:	20000384 	.word	0x20000384
 80020c0:	40020150 	.word	0x40020150

080020c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b088      	sub	sp, #32
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 030c 	add.w	r3, r7, #12
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a12      	ldr	r2, [pc, #72]	@ (800212c <HAL_TIM_MspPostInit+0x68>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d11e      	bne.n	8002124 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e6:	4b12      	ldr	r3, [pc, #72]	@ (8002130 <HAL_TIM_MspPostInit+0x6c>)
 80020e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020ec:	4a10      	ldr	r2, [pc, #64]	@ (8002130 <HAL_TIM_MspPostInit+0x6c>)
 80020ee:	f043 0302 	orr.w	r3, r3, #2
 80020f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80020f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002130 <HAL_TIM_MspPostInit+0x6c>)
 80020f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020fc:	f003 0302 	and.w	r3, r3, #2
 8002100:	60bb      	str	r3, [r7, #8]
 8002102:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002104:	2320      	movs	r3, #32
 8002106:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002108:	2302      	movs	r3, #2
 800210a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002110:	2300      	movs	r3, #0
 8002112:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002114:	2302      	movs	r3, #2
 8002116:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002118:	f107 030c 	add.w	r3, r7, #12
 800211c:	4619      	mov	r1, r3
 800211e:	4805      	ldr	r0, [pc, #20]	@ (8002134 <HAL_TIM_MspPostInit+0x70>)
 8002120:	f003 f9bc 	bl	800549c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002124:	bf00      	nop
 8002126:	3720      	adds	r7, #32
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40000400 	.word	0x40000400
 8002130:	46020c00 	.word	0x46020c00
 8002134:	42020400 	.word	0x42020400

08002138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800213c:	bf00      	nop
 800213e:	e7fd      	b.n	800213c <NMI_Handler+0x4>

08002140 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002144:	bf00      	nop
 8002146:	e7fd      	b.n	8002144 <HardFault_Handler+0x4>

08002148 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800214c:	bf00      	nop
 800214e:	e7fd      	b.n	800214c <MemManage_Handler+0x4>

08002150 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002154:	bf00      	nop
 8002156:	e7fd      	b.n	8002154 <BusFault_Handler+0x4>

08002158 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800215c:	bf00      	nop
 800215e:	e7fd      	b.n	800215c <UsageFault_Handler+0x4>

08002160 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002164:	bf00      	nop
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800216e:	b480      	push	{r7}
 8002170:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002180:	bf00      	nop
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800218e:	f002 f895 	bl	80042bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}

08002196 <EXTI6_IRQHandler>:

/**
  * @brief This function handles EXTI Line6 interrupt.
  */
void EXTI6_IRQHandler(void)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI6_IRQn 0 */

  /* USER CODE END EXTI6_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PG_Pin);
 800219a:	2040      	movs	r0, #64	@ 0x40
 800219c:	f003 fb6e 	bl	800587c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI6_IRQn 1 */

  /* USER CODE END EXTI6_IRQn 1 */
}
 80021a0:	bf00      	nop
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <GPDMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 2 global interrupt.
  */
void GPDMA1_Channel2_IRQHandler(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 0 */

  /* USER CODE END GPDMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel2);
 80021a8:	4802      	ldr	r0, [pc, #8]	@ (80021b4 <GPDMA1_Channel2_IRQHandler+0x10>)
 80021aa:	f002 fc34 	bl	8004a16 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 1 */

  /* USER CODE END GPDMA1_Channel2_IRQn 1 */
}
 80021ae:	bf00      	nop
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	20000384 	.word	0x20000384

080021b8 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 80021bc:	4802      	ldr	r0, [pc, #8]	@ (80021c8 <LPTIM1_IRQHandler+0x10>)
 80021be:	f004 fae1 	bl	8006784 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000298 	.word	0x20000298

080021cc <LPTIM3_IRQHandler>:

/**
  * @brief This function handles LPTIM3 global interrupt.
  */
void LPTIM3_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM3_IRQn 0 */

  /* USER CODE END LPTIM3_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim3);
 80021d0:	4802      	ldr	r0, [pc, #8]	@ (80021dc <LPTIM3_IRQHandler+0x10>)
 80021d2:	f004 fad7 	bl	8006784 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM3_IRQn 1 */

  /* USER CODE END LPTIM3_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	200002e8 	.word	0x200002e8

080021e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  return 1;
 80021e4:	2301      	movs	r3, #1
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <_kill>:

int _kill(int pid, int sig)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021fa:	f009 fd5d 	bl	800bcb8 <__errno>
 80021fe:	4603      	mov	r3, r0
 8002200:	2216      	movs	r2, #22
 8002202:	601a      	str	r2, [r3, #0]
  return -1;
 8002204:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002208:	4618      	mov	r0, r3
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <_exit>:

void _exit (int status)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002218:	f04f 31ff 	mov.w	r1, #4294967295
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f7ff ffe7 	bl	80021f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002222:	bf00      	nop
 8002224:	e7fd      	b.n	8002222 <_exit+0x12>

08002226 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	b086      	sub	sp, #24
 800222a:	af00      	add	r7, sp, #0
 800222c:	60f8      	str	r0, [r7, #12]
 800222e:	60b9      	str	r1, [r7, #8]
 8002230:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]
 8002236:	e00a      	b.n	800224e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002238:	f3af 8000 	nop.w
 800223c:	4601      	mov	r1, r0
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	1c5a      	adds	r2, r3, #1
 8002242:	60ba      	str	r2, [r7, #8]
 8002244:	b2ca      	uxtb	r2, r1
 8002246:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	3301      	adds	r3, #1
 800224c:	617b      	str	r3, [r7, #20]
 800224e:	697a      	ldr	r2, [r7, #20]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	429a      	cmp	r2, r3
 8002254:	dbf0      	blt.n	8002238 <_read+0x12>
  }

  return len;
 8002256:	687b      	ldr	r3, [r7, #4]
}
 8002258:	4618      	mov	r0, r3
 800225a:	3718      	adds	r7, #24
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]
 8002270:	e009      	b.n	8002286 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	1c5a      	adds	r2, r3, #1
 8002276:	60ba      	str	r2, [r7, #8]
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	4618      	mov	r0, r3
 800227c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	3301      	adds	r3, #1
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	697a      	ldr	r2, [r7, #20]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	429a      	cmp	r2, r3
 800228c:	dbf1      	blt.n	8002272 <_write+0x12>
  }
  return len;
 800228e:	687b      	ldr	r3, [r7, #4]
}
 8002290:	4618      	mov	r0, r3
 8002292:	3718      	adds	r7, #24
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <_close>:

int _close(int file)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022c0:	605a      	str	r2, [r3, #4]
  return 0;
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <_isatty>:

int _isatty(int file)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022d8:	2301      	movs	r3, #1
}
 80022da:	4618      	mov	r0, r3
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022e6:	b480      	push	{r7}
 80022e8:	b085      	sub	sp, #20
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	60f8      	str	r0, [r7, #12]
 80022ee:	60b9      	str	r1, [r7, #8]
 80022f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3714      	adds	r7, #20
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002308:	4a14      	ldr	r2, [pc, #80]	@ (800235c <_sbrk+0x5c>)
 800230a:	4b15      	ldr	r3, [pc, #84]	@ (8002360 <_sbrk+0x60>)
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002314:	4b13      	ldr	r3, [pc, #76]	@ (8002364 <_sbrk+0x64>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d102      	bne.n	8002322 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800231c:	4b11      	ldr	r3, [pc, #68]	@ (8002364 <_sbrk+0x64>)
 800231e:	4a12      	ldr	r2, [pc, #72]	@ (8002368 <_sbrk+0x68>)
 8002320:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002322:	4b10      	ldr	r3, [pc, #64]	@ (8002364 <_sbrk+0x64>)
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4413      	add	r3, r2
 800232a:	693a      	ldr	r2, [r7, #16]
 800232c:	429a      	cmp	r2, r3
 800232e:	d207      	bcs.n	8002340 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002330:	f009 fcc2 	bl	800bcb8 <__errno>
 8002334:	4603      	mov	r3, r0
 8002336:	220c      	movs	r2, #12
 8002338:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800233a:	f04f 33ff 	mov.w	r3, #4294967295
 800233e:	e009      	b.n	8002354 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002340:	4b08      	ldr	r3, [pc, #32]	@ (8002364 <_sbrk+0x64>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002346:	4b07      	ldr	r3, [pc, #28]	@ (8002364 <_sbrk+0x64>)
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4413      	add	r3, r2
 800234e:	4a05      	ldr	r2, [pc, #20]	@ (8002364 <_sbrk+0x64>)
 8002350:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002352:	68fb      	ldr	r3, [r7, #12]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3718      	adds	r7, #24
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20040000 	.word	0x20040000
 8002360:	00000400 	.word	0x00000400
 8002364:	20000460 	.word	0x20000460
 8002368:	200005b8 	.word	0x200005b8

0800236c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002370:	4b18      	ldr	r3, [pc, #96]	@ (80023d4 <SystemInit+0x68>)
 8002372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002376:	4a17      	ldr	r2, [pc, #92]	@ (80023d4 <SystemInit+0x68>)
 8002378:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800237c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8002380:	4b15      	ldr	r3, [pc, #84]	@ (80023d8 <SystemInit+0x6c>)
 8002382:	2201      	movs	r2, #1
 8002384:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002386:	4b14      	ldr	r3, [pc, #80]	@ (80023d8 <SystemInit+0x6c>)
 8002388:	2200      	movs	r2, #0
 800238a:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800238c:	4b12      	ldr	r3, [pc, #72]	@ (80023d8 <SystemInit+0x6c>)
 800238e:	2200      	movs	r2, #0
 8002390:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8002392:	4b11      	ldr	r3, [pc, #68]	@ (80023d8 <SystemInit+0x6c>)
 8002394:	2200      	movs	r2, #0
 8002396:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8002398:	4b0f      	ldr	r3, [pc, #60]	@ (80023d8 <SystemInit+0x6c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a0e      	ldr	r2, [pc, #56]	@ (80023d8 <SystemInit+0x6c>)
 800239e:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80023a2:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80023a6:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80023a8:	4b0b      	ldr	r3, [pc, #44]	@ (80023d8 <SystemInit+0x6c>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80023ae:	4b0a      	ldr	r3, [pc, #40]	@ (80023d8 <SystemInit+0x6c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a09      	ldr	r2, [pc, #36]	@ (80023d8 <SystemInit+0x6c>)
 80023b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023b8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80023ba:	4b07      	ldr	r3, [pc, #28]	@ (80023d8 <SystemInit+0x6c>)
 80023bc:	2200      	movs	r2, #0
 80023be:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80023c0:	4b04      	ldr	r3, [pc, #16]	@ (80023d4 <SystemInit+0x68>)
 80023c2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80023c6:	609a      	str	r2, [r3, #8]
  #endif
}
 80023c8:	bf00      	nop
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	e000ed00 	.word	0xe000ed00
 80023d8:	46020c00 	.word	0x46020c00

080023dc <dwt_local_data_init>:
#include <stdio.h>
#include <math.h>
#include <uwb3000Fxx.h>
#include "deca_regs.h"

int dwt_local_data_init(dwt_local_data_t *dwt_local_data) {
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
	//uint16_t otp_addr;
	//uint32_t devid; // @suppress("Line comments")
	uint32_t ldo_tune_lo;
	uint32_t ldo_tune_hi;

	dwt_local_data->dblbuffon = DBL_BUFF_OFF; // Double buffer mode off by default / clear the flag
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	73da      	strb	r2, [r3, #15]
	dwt_local_data->sleep_mode = DWT_RUNSAR; // Configure RUN_SAR on wake by default as it is needed when running PGF_CAL
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2202      	movs	r2, #2
 80023ee:	821a      	strh	r2, [r3, #16]
	dwt_local_data->spicrc = 0;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	751a      	strb	r2, [r3, #20]
	dwt_local_data->stsconfig = 0; //STS off
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	755a      	strb	r2, [r3, #21]
	dwt_local_data->vBatP = 0;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	729a      	strb	r2, [r3, #10]
	dwt_local_data->tempP = 0;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	72da      	strb	r2, [r3, #11]

	dwt_local_data->cbTxDone = NULL;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	629a      	str	r2, [r3, #40]	@ 0x28
	dwt_local_data->cbRxOk = NULL;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	62da      	str	r2, [r3, #44]	@ 0x2c
	dwt_local_data->cbRxTo = NULL;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	631a      	str	r2, [r3, #48]	@ 0x30
	dwt_local_data->cbRxErr = NULL;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	635a      	str	r2, [r3, #52]	@ 0x34
	dwt_local_data->cbSPIRdy = NULL;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	63da      	str	r2, [r3, #60]	@ 0x3c
	dwt_local_data->cbSPIErr = NULL;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	639a      	str	r2, [r3, #56]	@ 0x38

	// Read and validate device ID return -1 if not recognised
	if (dwt_check_dev_id() != DWT_SUCCESS) {
 800242c:	f001 fa02 	bl	8003834 <dwt_check_dev_id>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d002      	beq.n	800243c <dwt_local_data_init+0x60>
		return DWT_ERROR;
 8002436:	f04f 33ff 	mov.w	r3, #4294967295
 800243a:	e082      	b.n	8002542 <dwt_local_data_init+0x166>
	}

	ldo_tune_lo = dwt_otp_read(LDOTUNELO_ADDRESS);
 800243c:	2004      	movs	r0, #4
 800243e:	f000 fb45 	bl	8002acc <dwt_otp_read>
 8002442:	60f8      	str	r0, [r7, #12]
	ldo_tune_hi = dwt_otp_read(LDOTUNEHI_ADDRESS);
 8002444:	2005      	movs	r0, #5
 8002446:	f000 fb41 	bl	8002acc <dwt_otp_read>
 800244a:	60b8      	str	r0, [r7, #8]

	dwt_local_data->bias_tune = (dwt_otp_read(BIAS_TUNE_ADDRESS) >> 16)
 800244c:	200a      	movs	r0, #10
 800244e:	f000 fb3d 	bl	8002acc <dwt_otp_read>
 8002452:	4603      	mov	r3, r0
 8002454:	0c1b      	lsrs	r3, r3, #16
			& BIAS_CTRL_BIAS_MASK;
 8002456:	b2db      	uxtb	r3, r3
 8002458:	f003 031f 	and.w	r3, r3, #31
 800245c:	b2da      	uxtb	r2, r3
	dwt_local_data->bias_tune = (dwt_otp_read(BIAS_TUNE_ADDRESS) >> 16)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	721a      	strb	r2, [r3, #8]

	if ((ldo_tune_lo != 0) && (ldo_tune_hi != 0)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d016      	beq.n	8002496 <dwt_local_data_init+0xba>
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d013      	beq.n	8002496 <dwt_local_data_init+0xba>
			&& (dwt_local_data->bias_tune != 0)) {
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	7a1b      	ldrb	r3, [r3, #8]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d00f      	beq.n	8002496 <dwt_local_data_init+0xba>
		dwt_or16bitoffsetreg(OTP_CFG_ID, 0, LDO_BIAS_KICK);
 8002476:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800247a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800247e:	2100      	movs	r1, #0
 8002480:	4832      	ldr	r0, [pc, #200]	@ (800254c <dwt_local_data_init+0x170>)
 8002482:	f000 fd67 	bl	8002f54 <dwt_modify16bitoffsetreg>
		dwt_and_or16bitoffsetreg(BIAS_CTRL_ID, 0,
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	7a1b      	ldrb	r3, [r3, #8]
 800248a:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800248e:	2100      	movs	r1, #0
 8002490:	482f      	ldr	r0, [pc, #188]	@ (8002550 <dwt_local_data_init+0x174>)
 8002492:	f000 fd5f 	bl	8002f54 <dwt_modify16bitoffsetreg>
				(uint16_t)~BIAS_CTRL_BIAS_MASK, dwt_local_data->bias_tune);
	}

	// Read DGC_CFG from OTP
	if (dwt_otp_read(DGC_TUNE_ADDRESS) == DWT_DGC_CFG0) {
 8002496:	2020      	movs	r0, #32
 8002498:	f000 fb18 	bl	8002acc <dwt_otp_read>
 800249c:	4603      	mov	r3, r0
 800249e:	4a2d      	ldr	r2, [pc, #180]	@ (8002554 <dwt_local_data_init+0x178>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d103      	bne.n	80024ac <dwt_local_data_init+0xd0>
		dwt_local_data->dgc_otp_set = DWT_DGC_LOAD_FROM_OTP;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2201      	movs	r2, #1
 80024a8:	725a      	strb	r2, [r3, #9]
 80024aa:	e002      	b.n	80024b2 <dwt_local_data_init+0xd6>
	} else {
		dwt_local_data->dgc_otp_set = DWT_DGC_LOAD_FROM_SW;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	725a      	strb	r2, [r3, #9]
	}

	// Load Part and Lot ID from OTP
	dwt_local_data->partID = dwt_otp_read(PARTID_ADDRESS);
 80024b2:	2006      	movs	r0, #6
 80024b4:	f000 fb0a 	bl	8002acc <dwt_otp_read>
 80024b8:	4602      	mov	r2, r0
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	601a      	str	r2, [r3, #0]
	dwt_local_data->lotID = dwt_otp_read(LOTID_ADDRESS);
 80024be:	2007      	movs	r0, #7
 80024c0:	f000 fb04 	bl	8002acc <dwt_otp_read>
 80024c4:	4602      	mov	r2, r0
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	605a      	str	r2, [r3, #4]
	dwt_local_data->vBatP = (uint8_t) dwt_otp_read(VBAT_ADDRESS);
 80024ca:	2008      	movs	r0, #8
 80024cc:	f000 fafe 	bl	8002acc <dwt_otp_read>
 80024d0:	4603      	mov	r3, r0
 80024d2:	b2da      	uxtb	r2, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	729a      	strb	r2, [r3, #10]
	dwt_local_data->tempP = (uint8_t) dwt_otp_read(VTEMP_ADDRESS);
 80024d8:	2009      	movs	r0, #9
 80024da:	f000 faf7 	bl	8002acc <dwt_otp_read>
 80024de:	4603      	mov	r3, r0
 80024e0:	b2da      	uxtb	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	72da      	strb	r2, [r3, #11]
	if (dwt_local_data->tempP == 0) { //if the reference temperature has not been programmed in OTP (early eng samples) set to default value
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	7adb      	ldrb	r3, [r3, #11]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d102      	bne.n	80024f4 <dwt_local_data_init+0x118>

		dwt_local_data->tempP = 0x85; //@temp of 20 deg
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2285      	movs	r2, #133	@ 0x85
 80024f2:	72da      	strb	r2, [r3, #11]
	}

	if (dwt_local_data->vBatP == 0) { //if the reference voltage has not been programmed in OTP (early eng samples) set to default value
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	7a9b      	ldrb	r3, [r3, #10]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d102      	bne.n	8002502 <dwt_local_data_init+0x126>

		dwt_local_data->vBatP = 0x74;  //@Vref of 3.0V
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2274      	movs	r2, #116	@ 0x74
 8002500:	729a      	strb	r2, [r3, #10]
	}
	dwt_local_data->otprev = (uint8_t) dwt_otp_read(OTPREV_ADDRESS);
 8002502:	201f      	movs	r0, #31
 8002504:	f000 fae2 	bl	8002acc <dwt_otp_read>
 8002508:	4603      	mov	r3, r0
 800250a:	b2da      	uxtb	r2, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	735a      	strb	r2, [r3, #13]
	dwt_local_data->init_xtrim = dwt_otp_read(XTRIM_ADDRESS) & 0x7f;
 8002510:	201e      	movs	r0, #30
 8002512:	f000 fadb 	bl	8002acc <dwt_otp_read>
 8002516:	4603      	mov	r3, r0
 8002518:	b2db      	uxtb	r3, r3
 800251a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800251e:	b2da      	uxtb	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	739a      	strb	r2, [r3, #14]
	if (dwt_local_data->init_xtrim == 0) {
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	7b9b      	ldrb	r3, [r3, #14]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d102      	bne.n	8002532 <dwt_local_data_init+0x156>
		dwt_local_data->init_xtrim = 0x2E; //set default value
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	222e      	movs	r2, #46	@ 0x2e
 8002530:	739a      	strb	r2, [r3, #14]
	}
	dwt_write8bitoffsetreg(XTAL_ID, 0, dwt_local_data->init_xtrim);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	7b9b      	ldrb	r3, [r3, #14]
 8002536:	461a      	mov	r2, r3
 8002538:	2100      	movs	r1, #0
 800253a:	4807      	ldr	r0, [pc, #28]	@ (8002558 <dwt_local_data_init+0x17c>)
 800253c:	f000 fcc4 	bl	8002ec8 <dwt_write8bitoffsetreg>

	return DWT_SUCCESS;
 8002540:	2300      	movs	r3, #0

} // end dwt_initialise()
 8002542:	4618      	mov	r0, r3
 8002544:	3710      	adds	r7, #16
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	000b0008 	.word	0x000b0008
 8002550:	0011001f 	.word	0x0011001f
 8002554:	10000240 	.word	0x10000240
 8002558:	00090014 	.word	0x00090014

0800255c <tag_init>:

uint8_t tag_init(dwt_config_t *dwt_config, dwt_txconfig_t *dwt_txconfig,
		dwt_local_data_t *dwt_local_data, uint8_t device, uint8_t rate) {
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
 8002568:	70fb      	strb	r3, [r7, #3]
	uint32_t check_idle_rc_ticks;
	uint16_t check_idle_rc_timeout = 300;
 800256a:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800256e:	82fb      	strh	r3, [r7, #22]

	HAL_Delay(2); // Time needed for DW3000 to start up (transition from INIT_RC to IDLE_RC
 8002570:	2002      	movs	r0, #2
 8002572:	f001 fec3 	bl	80042fc <HAL_Delay>
	check_idle_rc_ticks = HAL_GetTick();
 8002576:	f001 feb5 	bl	80042e4 <HAL_GetTick>
 800257a:	6138      	str	r0, [r7, #16]
	while (!dwt_checkidlerc()) /* Need to make sure DW IC is in IDLE_RC before proceeding */
 800257c:	e009      	b.n	8002592 <tag_init+0x36>
		if (HAL_GetTick() - check_idle_rc_ticks > check_idle_rc_timeout)
 800257e:	f001 feb1 	bl	80042e4 <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	1ad2      	subs	r2, r2, r3
 8002588:	8afb      	ldrh	r3, [r7, #22]
 800258a:	429a      	cmp	r2, r3
 800258c:	d901      	bls.n	8002592 <tag_init+0x36>
			return (1);
 800258e:	2301      	movs	r3, #1
 8002590:	e05d      	b.n	800264e <tag_init+0xf2>
	while (!dwt_checkidlerc()) /* Need to make sure DW IC is in IDLE_RC before proceeding */
 8002592:	f001 f987 	bl	80038a4 <dwt_checkidlerc>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d0f0      	beq.n	800257e <tag_init+0x22>

	if (dwt_local_data_init(dwt_local_data) == DWT_ERROR) {
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7ff ff1d 	bl	80023dc <dwt_local_data_init>
 80025a2:	4603      	mov	r3, r0
 80025a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a8:	d105      	bne.n	80025b6 <tag_init+0x5a>
		HAL_Delay(1000);
 80025aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80025ae:	f001 fea5 	bl	80042fc <HAL_Delay>
		return (1);
 80025b2:	2301      	movs	r3, #1
 80025b4:	e04b      	b.n	800264e <tag_init+0xf2>
	}

	dwt_txconfig->power = GAIN_30DB;
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	f04f 32ff 	mov.w	r2, #4294967295
 80025bc:	605a      	str	r2, [r3, #4]

	if (dwt_config2(dwt_config, dwt_local_data)) /* if the dwt_configure returns DWT_ERROR either the PLL or RX calibration has failed the host should reset the device */
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	68f8      	ldr	r0, [r7, #12]
 80025c2:	f000 f849 	bl	8002658 <dwt_config2>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d005      	beq.n	80025d8 <tag_init+0x7c>
	{
		HAL_Delay(1000);
 80025cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80025d0:	f001 fe94 	bl	80042fc <HAL_Delay>
		return (1);
 80025d4:	2301      	movs	r3, #1
 80025d6:	e03a      	b.n	800264e <tag_init+0xf2>
	}
	dwt_configuretxrf(dwt_txconfig);
 80025d8:	68b8      	ldr	r0, [r7, #8]
 80025da:	f000 fdf3 	bl	80031c4 <dwt_configuretxrf>
	/* Set the antenna delay. Modify the parameters to adjust the distance error */
	if (device == DEV_UWB3000F27) {
 80025de:	78fb      	ldrb	r3, [r7, #3]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d108      	bne.n	80025f6 <tag_init+0x9a>
		dwt_settxantennadelay(TX_ANT_DLY_HP);
 80025e4:	f244 001a 	movw	r0, #16410	@ 0x401a
 80025e8:	f000 ff82 	bl	80034f0 <dwt_settxantennadelay>
		dwt_setrxantennadelay(RX_ANT_DLY_HP);
 80025ec:	f244 001a 	movw	r0, #16410	@ 0x401a
 80025f0:	f000 ff6e 	bl	80034d0 <dwt_setrxantennadelay>
 80025f4:	e007      	b.n	8002606 <tag_init+0xaa>
	} else {
		dwt_settxantennadelay(TX_ANT_DLY_LP);
 80025f6:	f643 70f2 	movw	r0, #16370	@ 0x3ff2
 80025fa:	f000 ff79 	bl	80034f0 <dwt_settxantennadelay>
		dwt_setrxantennadelay(RX_ANT_DLY_LP);
 80025fe:	f643 70f2 	movw	r0, #16370	@ 0x3ff2
 8002602:	f000 ff65 	bl	80034d0 <dwt_setrxantennadelay>
	}

	if (rate == RATE_6M8) {
 8002606:	f897 3020 	ldrb.w	r3, [r7, #32]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d10b      	bne.n	8002626 <tag_init+0xca>
		dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS_6M8);
 800260e:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8002612:	f001 f929 	bl	8003868 <dwt_setrxaftertxdelay>
		dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS_6M8);
 8002616:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800261a:	f001 fb33 	bl	8003c84 <dwt_setrxtimeout>
		dwt_setpreambledetecttimeout(PRE_TIMEOUT_6M8);
 800261e:	2005      	movs	r0, #5
 8002620:	f001 fb50 	bl	8003cc4 <dwt_setpreambledetecttimeout>
 8002624:	e009      	b.n	800263a <tag_init+0xde>
	} else {
		dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS_850K);
 8002626:	203c      	movs	r0, #60	@ 0x3c
 8002628:	f001 f91e 	bl	8003868 <dwt_setrxaftertxdelay>
		dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS_850K);
 800262c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002630:	f001 fb28 	bl	8003c84 <dwt_setrxtimeout>
		dwt_setpreambledetecttimeout(PRE_TIMEOUT_850K);
 8002634:	2000      	movs	r0, #0
 8002636:	f001 fb45 	bl	8003cc4 <dwt_setpreambledetecttimeout>
	}

	/* If the UWB3000F27 module is used, DWT_LNA_ENABLE and DWT_PA_ENABLE must be enabled; otherwise, the power amplifier circuit cannot be started */
	dwt_setlnapamode(DWT_LNA_ENABLE | DWT_PA_ENABLE | DWT_TXRX_EN);
 800263a:	2007      	movs	r0, #7
 800263c:	f000 fd82 	bl	8003144 <dwt_setlnapamode>
	dwt_setfinegraintxseq(0);
 8002640:	2000      	movs	r0, #0
 8002642:	f000 fd63 	bl	800310c <dwt_setfinegraintxseq>

	dwt_setleds(DWT_LEDS_ENABLE | DWT_LEDS_INIT_BLINK);
 8002646:	2003      	movs	r0, #3
 8002648:	f001 f944 	bl	80038d4 <dwt_setleds>

	return 0;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3718      	adds	r7, #24
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
	...

08002658 <dwt_config2>:
 * return DWT_SUCCESS or DWT_ERROR
 * Note: If the RX calibration routine fails the device receiver performance will be severely affected,
 * the application should reset device and try again
 *
 */
int dwt_config2(dwt_config_t *config, dwt_local_data_t *dwt_local_data) {
 8002658:	b590      	push	{r4, r7, lr}
 800265a:	b08d      	sub	sp, #52	@ 0x34
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]

	uint8_t channel = config->chan, cnt, flag;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	uint32_t temp;
	uint8_t scp = ((config->rxCode > 24) || (config->txCode > 24)) ? 1 : 0;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	791b      	ldrb	r3, [r3, #4]
 800266e:	2b18      	cmp	r3, #24
 8002670:	d803      	bhi.n	800267a <dwt_config2+0x22>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	78db      	ldrb	r3, [r3, #3]
 8002676:	2b18      	cmp	r3, #24
 8002678:	d901      	bls.n	800267e <dwt_config2+0x26>
 800267a:	2301      	movs	r3, #1
 800267c:	e000      	b.n	8002680 <dwt_config2+0x28>
 800267e:	2300      	movs	r3, #0
 8002680:	f887 3020 	strb.w	r3, [r7, #32]
	uint8_t mode = (config->phrMode == DWT_PHRMODE_EXT) ?
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	79db      	ldrb	r3, [r3, #7]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d101      	bne.n	8002690 <dwt_config2+0x38>
 800268c:	2310      	movs	r3, #16
 800268e:	e000      	b.n	8002692 <dwt_config2+0x3a>
 8002690:	2300      	movs	r3, #0
 8002692:	77fb      	strb	r3, [r7, #31]
	SYS_CFG_PHR_MODE_BIT_MASK :
															0;
	uint16_t sts_len;
	int error = DWT_SUCCESS;
 8002694:	2300      	movs	r3, #0
 8002696:	61bb      	str	r3, [r7, #24]
	uint16_t sts_length_factors[STS_LEN_SUPPORTED] = { 1024, 1448, 2048, 2896,
 8002698:	4b86      	ldr	r3, [pc, #536]	@ (80028b4 <dwt_config2+0x25c>)
 800269a:	f107 0408 	add.w	r4, r7, #8
 800269e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026a0:	c407      	stmia	r4!, {r0, r1, r2}
 80026a2:	8023      	strh	r3, [r4, #0]
			4096, 5793, 8192 };

	int preamble_len;

	switch (config->txPreambLength) {
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	785b      	ldrb	r3, [r3, #1]
 80026a8:	3b01      	subs	r3, #1
 80026aa:	2b06      	cmp	r3, #6
 80026ac:	d81c      	bhi.n	80026e8 <dwt_config2+0x90>
 80026ae:	a201      	add	r2, pc, #4	@ (adr r2, 80026b4 <dwt_config2+0x5c>)
 80026b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b4:	080026d7 	.word	0x080026d7
 80026b8:	080026e9 	.word	0x080026e9
 80026bc:	080026e9 	.word	0x080026e9
 80026c0:	080026d1 	.word	0x080026d1
 80026c4:	080026e3 	.word	0x080026e3
 80026c8:	080026e9 	.word	0x080026e9
 80026cc:	080026dd 	.word	0x080026dd
	case DWT_PLEN_32:
		preamble_len = 32;
 80026d0:	2320      	movs	r3, #32
 80026d2:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 80026d4:	e00c      	b.n	80026f0 <dwt_config2+0x98>
	case DWT_PLEN_64:
		preamble_len = 64;
 80026d6:	2340      	movs	r3, #64	@ 0x40
 80026d8:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 80026da:	e009      	b.n	80026f0 <dwt_config2+0x98>
	case DWT_PLEN_72:
		preamble_len = 72;
 80026dc:	2348      	movs	r3, #72	@ 0x48
 80026de:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 80026e0:	e006      	b.n	80026f0 <dwt_config2+0x98>
	case DWT_PLEN_128:
		preamble_len = 128;
 80026e2:	2380      	movs	r3, #128	@ 0x80
 80026e4:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 80026e6:	e003      	b.n	80026f0 <dwt_config2+0x98>
	default:
		preamble_len = 256;
 80026e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026ec:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 80026ee:	bf00      	nop
	}

	dwt_local_data->sleep_mode &= (~(DWT_ALT_OPS | DWT_SEL_OPS3)); //clear the sleep mode ALT_OPS bit
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	8a1b      	ldrh	r3, [r3, #16]
 80026f4:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80026f8:	b29a      	uxth	r2, r3
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	821a      	strh	r2, [r3, #16]
	dwt_local_data->longFrames = config->phrMode;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	79da      	ldrb	r2, [r3, #7]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	731a      	strb	r2, [r3, #12]
	sts_len = (uint16_t) GET_STS_REG_SET_VALUE((uint16_t )(config->stsLength));
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	7b5b      	ldrb	r3, [r3, #13]
 800270a:	3302      	adds	r3, #2
 800270c:	2201      	movs	r2, #1
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	82fb      	strh	r3, [r7, #22]
	dwt_local_data->ststhreshold = (int16_t) ((((uint32_t) sts_len) * 8)
 8002714:	8afb      	ldrh	r3, [r7, #22]
 8002716:	00db      	lsls	r3, r3, #3
			* STSQUAL_THRESH_64);
 8002718:	ee07 3a90 	vmov	s15, r3
 800271c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002720:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 80028b8 <dwt_config2+0x260>
 8002724:	ee67 7a87 	vmul.f32	s15, s15, s14
	dwt_local_data->ststhreshold = (int16_t) ((((uint32_t) sts_len) * 8)
 8002728:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800272c:	ee17 3a90 	vmov	r3, s15
 8002730:	b21a      	sxth	r2, r3
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	825a      	strh	r2, [r3, #18]
	dwt_local_data->stsconfig = config->stsMode;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	7b1a      	ldrb	r2, [r3, #12]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	755a      	strb	r2, [r3, #21]
	//then set the relevant bits according to configuration of the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
	dwt_modify32bitoffsetreg(SYS_CFG_ID, 0,
			~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK
					| SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK
					| SYS_CFG_CP_SDC_BIT_MASK),
			((uint32_t) config->pdoaMode) << SYS_CFG_PDOA_MODE_BIT_OFFSET
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	7b9b      	ldrb	r3, [r3, #14]
 8002742:	041a      	lsls	r2, r3, #16
					| ((uint16_t) config->stsMode & DWT_STS_CONFIG_MASK)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	7b1b      	ldrb	r3, [r3, #12]
							<< SYS_CFG_CP_SPC_BIT_OFFSET
 8002748:	031b      	lsls	r3, r3, #12
 800274a:	f403 4330 	and.w	r3, r3, #45056	@ 0xb000
					| ((uint16_t) config->stsMode & DWT_STS_CONFIG_MASK)
 800274e:	431a      	orrs	r2, r3
					| (SYS_CFG_PHR_6M8_BIT_MASK
							& ((uint32_t) config->phrRate
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	7a1b      	ldrb	r3, [r3, #8]
									<< SYS_CFG_PHR_6M8_BIT_OFFSET)) | mode);
 8002754:	015b      	lsls	r3, r3, #5
							& ((uint32_t) config->phrRate
 8002756:	f003 0320 	and.w	r3, r3, #32
					| (SYS_CFG_PHR_6M8_BIT_MASK
 800275a:	431a      	orrs	r2, r3
	dwt_modify32bitoffsetreg(SYS_CFG_ID, 0,
 800275c:	7ffb      	ldrb	r3, [r7, #31]
 800275e:	4313      	orrs	r3, r2
 8002760:	4a56      	ldr	r2, [pc, #344]	@ (80028bc <dwt_config2+0x264>)
 8002762:	2100      	movs	r1, #0
 8002764:	2010      	movs	r0, #16
 8002766:	f000 fbc1 	bl	8002eec <dwt_modify32bitoffsetreg>

	if (scp) {
 800276a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d025      	beq.n	80027be <dwt_config2+0x166>
		//configure OPS tables for SCP mode
		dwt_local_data->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS1; //configure correct OPS table is kicked on wakeup
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	8a1b      	ldrh	r3, [r3, #16]
 8002776:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800277a:	b29a      	uxth	r2, r3
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	821a      	strh	r2, [r3, #16]
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 8002780:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002784:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8002788:	2100      	movs	r1, #0
 800278a:	484d      	ldr	r0, [pc, #308]	@ (80028c0 <dwt_config2+0x268>)
 800278c:	f000 fbae 	bl	8002eec <dwt_modify32bitoffsetreg>
		DWT_OPSET_SCP | OTP_CFG_OPS_KICK_BIT_MASK);

		dwt_write32bitoffsetreg(IP_CONFIG_LO_ID, 0, IP_CONFIG_LO_SCP); //Set this if Ipatov analysis is used in SCP mode
 8002790:	f240 3206 	movw	r2, #774	@ 0x306
 8002794:	2100      	movs	r1, #0
 8002796:	484b      	ldr	r0, [pc, #300]	@ (80028c4 <dwt_config2+0x26c>)
 8002798:	f000 fb55 	bl	8002e46 <dwt_write32bitoffsetreg>
		dwt_write32bitoffsetreg(IP_CONFIG_HI_ID, 0, IP_CONFIG_HI_SCP);
 800279c:	2200      	movs	r2, #0
 800279e:	2100      	movs	r1, #0
 80027a0:	f04f 100e 	mov.w	r0, #917518	@ 0xe000e
 80027a4:	f000 fb4f 	bl	8002e46 <dwt_write32bitoffsetreg>

		dwt_write32bitoffsetreg(STS_CONFIG_LO_ID, 0, STS_CONFIG_LO_SCP);
 80027a8:	4a47      	ldr	r2, [pc, #284]	@ (80028c8 <dwt_config2+0x270>)
 80027aa:	2100      	movs	r1, #0
 80027ac:	4847      	ldr	r0, [pc, #284]	@ (80028cc <dwt_config2+0x274>)
 80027ae:	f000 fb4a 	bl	8002e46 <dwt_write32bitoffsetreg>
		dwt_write8bitoffsetreg(STS_CONFIG_HI_ID, 0, STS_CONFIG_HI_SCP);
 80027b2:	227d      	movs	r2, #125	@ 0x7d
 80027b4:	2100      	movs	r1, #0
 80027b6:	4846      	ldr	r0, [pc, #280]	@ (80028d0 <dwt_config2+0x278>)
 80027b8:	f000 fb86 	bl	8002ec8 <dwt_write8bitoffsetreg>
 80027bc:	e051      	b.n	8002862 <dwt_config2+0x20a>
	} else //
	{
		uint16_t sts_mnth;
		if (config->stsMode != DWT_STS_MODE_OFF) {
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	7b1b      	ldrb	r3, [r3, #12]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d032      	beq.n	800282c <dwt_config2+0x1d4>

			//configure CIA STS lower bound
			if ((config->pdoaMode == DWT_PDOA_M1)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	7b9b      	ldrb	r3, [r3, #14]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d003      	beq.n	80027d6 <dwt_config2+0x17e>
					|| (config->pdoaMode == DWT_PDOA_M0)) {
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	7b9b      	ldrb	r3, [r3, #14]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d10e      	bne.n	80027f4 <dwt_config2+0x19c>
				//In PDOA mode 1, number of accumulated symbols is the whole length of the STS
				sts_mnth = get_sts_mnth(
						sts_length_factors[(uint8_t) (config->stsLength)],
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	7b5b      	ldrb	r3, [r3, #13]
				sts_mnth = get_sts_mnth(
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	3330      	adds	r3, #48	@ 0x30
 80027de:	443b      	add	r3, r7
 80027e0:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 80027e4:	2203      	movs	r2, #3
 80027e6:	2110      	movs	r1, #16
 80027e8:	4618      	mov	r0, r3
 80027ea:	f000 fd21 	bl	8003230 <get_sts_mnth>
 80027ee:	4603      	mov	r3, r0
 80027f0:	847b      	strh	r3, [r7, #34]	@ 0x22
 80027f2:	e00d      	b.n	8002810 <dwt_config2+0x1b8>
						CIA_MANUALLOWERBOUND_TH_64, 3);
			} else {
				//In PDOA mode 3 number of accumulated symbols is half of the length of STS symbols
				sts_mnth = get_sts_mnth(
						sts_length_factors[(uint8_t) (config->stsLength)],
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	7b5b      	ldrb	r3, [r3, #13]
				sts_mnth = get_sts_mnth(
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	3330      	adds	r3, #48	@ 0x30
 80027fc:	443b      	add	r3, r7
 80027fe:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8002802:	2204      	movs	r2, #4
 8002804:	2110      	movs	r1, #16
 8002806:	4618      	mov	r0, r3
 8002808:	f000 fd12 	bl	8003230 <get_sts_mnth>
 800280c:	4603      	mov	r3, r0
 800280e:	847b      	strh	r3, [r7, #34]	@ 0x22
						CIA_MANUALLOWERBOUND_TH_64, 4);
			}

			preamble_len += (sts_len) * 8;
 8002810:	8afb      	ldrh	r3, [r7, #22]
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002816:	4413      	add	r3, r2
 8002818:	627b      	str	r3, [r7, #36]	@ 0x24

			dwt_modify16bitoffsetreg(STS_CONFIG_LO_ID, 2,
 800281a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800281c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002820:	f64f 7280 	movw	r2, #65408	@ 0xff80
 8002824:	2102      	movs	r1, #2
 8002826:	4829      	ldr	r0, [pc, #164]	@ (80028cc <dwt_config2+0x274>)
 8002828:	f000 fb94 	bl	8002f54 <dwt_modify16bitoffsetreg>
					sts_mnth & 0x7F);

		}

		//configure OPS tables for non-SCP mode
		if (preamble_len >= 256) {
 800282c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282e:	2bff      	cmp	r3, #255	@ 0xff
 8002830:	dd0f      	ble.n	8002852 <dwt_config2+0x1fa>
			dwt_local_data->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS0;
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	8a1b      	ldrh	r3, [r3, #16]
 8002836:	f043 0320 	orr.w	r3, r3, #32
 800283a:	b29a      	uxth	r2, r3
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	821a      	strh	r2, [r3, #16]
			dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 8002840:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002844:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8002848:	2100      	movs	r1, #0
 800284a:	481d      	ldr	r0, [pc, #116]	@ (80028c0 <dwt_config2+0x268>)
 800284c:	f000 fb4e 	bl	8002eec <dwt_modify32bitoffsetreg>
 8002850:	e007      	b.n	8002862 <dwt_config2+0x20a>
			DWT_OPSET_LONG | OTP_CFG_OPS_KICK_BIT_MASK);
		} else {
			dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 8002852:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002856:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 800285a:	2100      	movs	r1, #0
 800285c:	4818      	ldr	r0, [pc, #96]	@ (80028c0 <dwt_config2+0x268>)
 800285e:	f000 fb45 	bl	8002eec <dwt_modify32bitoffsetreg>
		}

	}

	dwt_modify8bitoffsetreg(DTUNE0_ID, 0,
			(uint8_t) ~DTUNE0_PRE_PAC_SYM_BIT_MASK, config->rxPAC);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	789b      	ldrb	r3, [r3, #2]
	dwt_modify8bitoffsetreg(DTUNE0_ID, 0,
 8002866:	22fc      	movs	r2, #252	@ 0xfc
 8002868:	2100      	movs	r1, #0
 800286a:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 800286e:	f000 fb9c 	bl	8002faa <dwt_modify8bitoffsetreg>

	dwt_write8bitoffsetreg(STS_CFG0_ID, 0, (uint8_t) (sts_len - 1)); /*Starts from 0 that is why -1*/
 8002872:	8afb      	ldrh	r3, [r7, #22]
 8002874:	b2db      	uxtb	r3, r3
 8002876:	3b01      	subs	r3, #1
 8002878:	b2db      	uxtb	r3, r3
 800287a:	461a      	mov	r2, r3
 800287c:	2100      	movs	r1, #0
 800287e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002882:	f000 fb21 	bl	8002ec8 <dwt_write8bitoffsetreg>

	if (config->txPreambLength == DWT_PLEN_72) {
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	785b      	ldrb	r3, [r3, #1]
 800288a:	2b07      	cmp	r3, #7
 800288c:	d103      	bne.n	8002896 <dwt_config2+0x23e>
		dwt_setplenfine(8); //value 8 sets fine preamble length to 72 symbols - this is needed to set 72 length.
 800288e:	2008      	movs	r0, #8
 8002890:	f000 feb6 	bl	8003600 <dwt_setplenfine>
 8002894:	e002      	b.n	800289c <dwt_config2+0x244>
	} else {
		dwt_setplenfine(0); //clear the setting in the FINE_PLEN register.
 8002896:	2000      	movs	r0, #0
 8002898:	f000 feb2 	bl	8003600 <dwt_setplenfine>
	}

	if ((config->stsMode & DWT_STS_MODE_ND) == DWT_STS_MODE_ND) {
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	7b1b      	ldrb	r3, [r3, #12]
 80028a0:	f003 0303 	and.w	r3, r3, #3
 80028a4:	2b03      	cmp	r3, #3
 80028a6:	d119      	bne.n	80028dc <dwt_config2+0x284>
		//configure lower preamble detection threshold for no data STS mode
		dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_NO_DATA);
 80028a8:	4a0a      	ldr	r2, [pc, #40]	@ (80028d4 <dwt_config2+0x27c>)
 80028aa:	2100      	movs	r1, #0
 80028ac:	480a      	ldr	r0, [pc, #40]	@ (80028d8 <dwt_config2+0x280>)
 80028ae:	f000 faca 	bl	8002e46 <dwt_write32bitoffsetreg>
 80028b2:	e018      	b.n	80028e6 <dwt_config2+0x28e>
 80028b4:	0800c7b0 	.word	0x0800c7b0
 80028b8:	3f666666 	.word	0x3f666666
 80028bc:	fffc4fcf 	.word	0xfffc4fcf
 80028c0:	000b0008 	.word	0x000b0008
 80028c4:	000e000c 	.word	0x000e000c
 80028c8:	000c5a0a 	.word	0x000c5a0a
 80028cc:	000e0012 	.word	0x000e0012
 80028d0:	000e0016 	.word	0x000e0016
 80028d4:	af5f35cc 	.word	0xaf5f35cc
 80028d8:	0006000c 	.word	0x0006000c
	} else {
		//configure default preamble detection threshold for other modes
		dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_DEFAULT);
 80028dc:	4a6f      	ldr	r2, [pc, #444]	@ (8002a9c <dwt_config2+0x444>)
 80028de:	2100      	movs	r1, #0
 80028e0:	486f      	ldr	r0, [pc, #444]	@ (8002aa0 <dwt_config2+0x448>)
 80028e2:	f000 fab0 	bl	8002e46 <dwt_write32bitoffsetreg>
	}

	/////////////////////////////////////////////////////////////////////////
	//CHAN_CTRL
	temp = dwt_read32bitoffsetreg(CHAN_CTRL_ID, 0);
 80028e6:	2100      	movs	r1, #0
 80028e8:	486e      	ldr	r0, [pc, #440]	@ (8002aa4 <dwt_config2+0x44c>)
 80028ea:	f000 fa5a 	bl	8002da2 <dwt_read32bitoffsetreg>
 80028ee:	62b8      	str	r0, [r7, #40]	@ 0x28
	temp &= (~(CHAN_CTRL_RX_PCODE_BIT_MASK | CHAN_CTRL_TX_PCODE_BIT_MASK
 80028f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f2:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 80028f6:	f023 031f 	bic.w	r3, r3, #31
 80028fa:	62bb      	str	r3, [r7, #40]	@ 0x28
			| CHAN_CTRL_SFD_TYPE_BIT_MASK | CHAN_CTRL_RF_CHAN_BIT_MASK));

	if (channel == 9)
 80028fc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002900:	2b09      	cmp	r3, #9
 8002902:	d103      	bne.n	800290c <dwt_config2+0x2b4>
		temp |= CHAN_CTRL_RF_CHAN_BIT_MASK;
 8002904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002906:	f043 0301 	orr.w	r3, r3, #1
 800290a:	62bb      	str	r3, [r7, #40]	@ 0x28

	temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK
			& ((uint32_t) config->rxCode << CHAN_CTRL_RX_PCODE_BIT_OFFSET));
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	791b      	ldrb	r3, [r3, #4]
 8002910:	021b      	lsls	r3, r3, #8
 8002912:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
	temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK
 8002916:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002918:	4313      	orrs	r3, r2
 800291a:	62bb      	str	r3, [r7, #40]	@ 0x28
	temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK
			& ((uint32_t) config->txCode << CHAN_CTRL_TX_PCODE_BIT_OFFSET));
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	78db      	ldrb	r3, [r3, #3]
 8002920:	00db      	lsls	r3, r3, #3
 8002922:	b2db      	uxtb	r3, r3
	temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK
 8002924:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002926:	4313      	orrs	r3, r2
 8002928:	62bb      	str	r3, [r7, #40]	@ 0x28
	temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK
			& ((uint32_t) config->sfdType << CHAN_CTRL_SFD_TYPE_BIT_OFFSET));
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	795b      	ldrb	r3, [r3, #5]
 800292e:	005b      	lsls	r3, r3, #1
 8002930:	f003 0306 	and.w	r3, r3, #6
	temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK
 8002934:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002936:	4313      	orrs	r3, r2
 8002938:	62bb      	str	r3, [r7, #40]	@ 0x28

	dwt_write32bitoffsetreg(CHAN_CTRL_ID, 0, temp);
 800293a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800293c:	2100      	movs	r1, #0
 800293e:	4859      	ldr	r0, [pc, #356]	@ (8002aa4 <dwt_config2+0x44c>)
 8002940:	f000 fa81 	bl	8002e46 <dwt_write32bitoffsetreg>
	/////////////////////////////////////////////////////////////////////////
	//TX_FCTRL
	// Set up TX Preamble Size, PRF and Data Rate
	dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
			~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
			((uint32_t) config->dataRate << TX_FCTRL_TXBR_BIT_OFFSET)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	799b      	ldrb	r3, [r3, #6]
 8002948:	029a      	lsls	r2, r3, #10
					| ((uint32_t) config->txPreambLength)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	785b      	ldrb	r3, [r3, #1]
							<< TX_FCTRL_TXPSR_BIT_OFFSET);
 800294e:	031b      	lsls	r3, r3, #12
	dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 8002950:	4313      	orrs	r3, r2
 8002952:	f46f 4274 	mvn.w	r2, #62464	@ 0xf400
 8002956:	2100      	movs	r1, #0
 8002958:	2024      	movs	r0, #36	@ 0x24
 800295a:	f000 fac7 	bl	8002eec <dwt_modify32bitoffsetreg>

	//DTUNE (SFD timeout)
	// Don't allow 0 - SFD timeout will always be enabled
	if (config->sfdTO == 0) {
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	895b      	ldrh	r3, [r3, #10]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d102      	bne.n	800296c <dwt_config2+0x314>
		config->sfdTO = DWT_SFDTOC_DEF;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2281      	movs	r2, #129	@ 0x81
 800296a:	815a      	strh	r2, [r3, #10]
	}
	dwt_write16bitoffsetreg(DTUNE0_ID, 2, config->sfdTO);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	895b      	ldrh	r3, [r3, #10]
 8002970:	461a      	mov	r2, r3
 8002972:	2102      	movs	r1, #2
 8002974:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 8002978:	f000 fa8b 	bl	8002e92 <dwt_write16bitoffsetreg>

	///////////////////////
	// RF
	if (channel == 9) {
 800297c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002980:	2b09      	cmp	r3, #9
 8002982:	d111      	bne.n	80029a8 <dwt_config2+0x350>
		// Setup TX analog for ch9
		dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH9);
 8002984:	4a48      	ldr	r2, [pc, #288]	@ (8002aa8 <dwt_config2+0x450>)
 8002986:	2100      	movs	r1, #0
 8002988:	4848      	ldr	r0, [pc, #288]	@ (8002aac <dwt_config2+0x454>)
 800298a:	f000 fa5c 	bl	8002e46 <dwt_write32bitoffsetreg>
		dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH9);
 800298e:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8002992:	2100      	movs	r1, #0
 8002994:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 8002998:	f000 fa7b 	bl	8002e92 <dwt_write16bitoffsetreg>
		// Setup RX analog for ch9
		dwt_write32bitoffsetreg(RX_CTRL_HI_ID, 0, RF_RXCTRL_CH9);
 800299c:	4a44      	ldr	r2, [pc, #272]	@ (8002ab0 <dwt_config2+0x458>)
 800299e:	2100      	movs	r1, #0
 80029a0:	4844      	ldr	r0, [pc, #272]	@ (8002ab4 <dwt_config2+0x45c>)
 80029a2:	f000 fa50 	bl	8002e46 <dwt_write32bitoffsetreg>
 80029a6:	e00b      	b.n	80029c0 <dwt_config2+0x368>
	} else {
		// Setup TX analog for ch5
		dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH5);
 80029a8:	4a43      	ldr	r2, [pc, #268]	@ (8002ab8 <dwt_config2+0x460>)
 80029aa:	2100      	movs	r1, #0
 80029ac:	483f      	ldr	r0, [pc, #252]	@ (8002aac <dwt_config2+0x454>)
 80029ae:	f000 fa4a 	bl	8002e46 <dwt_write32bitoffsetreg>
		dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH5);
 80029b2:	f641 723c 	movw	r2, #7996	@ 0x1f3c
 80029b6:	2100      	movs	r1, #0
 80029b8:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 80029bc:	f000 fa69 	bl	8002e92 <dwt_write16bitoffsetreg>
	}

	dwt_write8bitoffsetreg(LDO_RLOAD_ID, 1, LDO_RLOAD_VAL_B1);
 80029c0:	2214      	movs	r2, #20
 80029c2:	2101      	movs	r1, #1
 80029c4:	483d      	ldr	r0, [pc, #244]	@ (8002abc <dwt_config2+0x464>)
 80029c6:	f000 fa7f 	bl	8002ec8 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(TX_CTRL_LO_ID, 2, RF_TXCTRL_LO_B2);
 80029ca:	220e      	movs	r2, #14
 80029cc:	2102      	movs	r1, #2
 80029ce:	483c      	ldr	r0, [pc, #240]	@ (8002ac0 <dwt_config2+0x468>)
 80029d0:	f000 fa7a 	bl	8002ec8 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(PLL_CAL_ID, 0, RF_PLL_CFG_LD); // Extend the lock delay
 80029d4:	2281      	movs	r2, #129	@ 0x81
 80029d6:	2100      	movs	r1, #0
 80029d8:	483a      	ldr	r0, [pc, #232]	@ (8002ac4 <dwt_config2+0x46c>)
 80029da:	f000 fa75 	bl	8002ec8 <dwt_write8bitoffsetreg>

	//Verify PLL lock bit is cleared
	dwt_write8bitoffsetreg(SYS_STATUS_ID, 0, SYS_STATUS_CP_LOCK_BIT_MASK);
 80029de:	2202      	movs	r2, #2
 80029e0:	2100      	movs	r1, #0
 80029e2:	2044      	movs	r0, #68	@ 0x44
 80029e4:	f000 fa70 	bl	8002ec8 <dwt_write8bitoffsetreg>

	///////////////////////
	// auto cal the PLL and change to IDLE_PLL state
	dwt_setdwstate(DWT_DW_IDLE);
 80029e8:	2001      	movs	r0, #1
 80029ea:	f000 fb47 	bl	800307c <dwt_setdwstate>

	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 80029ee:	2301      	movs	r3, #1
 80029f0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80029f4:	2300      	movs	r3, #0
 80029f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80029fa:	e014      	b.n	8002a26 <dwt_config2+0x3ce>
		//deca_usleep(DELAY_20uUSec);
		HAL_Delay(1);
 80029fc:	2001      	movs	r0, #1
 80029fe:	f001 fc7d 	bl	80042fc <HAL_Delay>
		if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0)
 8002a02:	2100      	movs	r1, #0
 8002a04:	2044      	movs	r0, #68	@ 0x44
 8002a06:	f000 fa0c 	bl	8002e22 <dwt_read8bitoffsetreg>
 8002a0a:	4603      	mov	r3, r0
				& SYS_STATUS_CP_LOCK_BIT_MASK)) {    //PLL is locked
 8002a0c:	f003 0302 	and.w	r3, r3, #2
		if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0)
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <dwt_config2+0x3c4>
			flag = 0;
 8002a14:	2300      	movs	r3, #0
 8002a16:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
			break;
 8002a1a:	e008      	b.n	8002a2e <dwt_config2+0x3d6>
	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 8002a1c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002a20:	3301      	adds	r3, #1
 8002a22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002a26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002a2a:	2b05      	cmp	r3, #5
 8002a2c:	d9e6      	bls.n	80029fc <dwt_config2+0x3a4>
		}
	}

	if (flag) {
 8002a2e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d002      	beq.n	8002a3c <dwt_config2+0x3e4>
		return DWT_ERROR;
 8002a36:	f04f 33ff 	mov.w	r3, #4294967295
 8002a3a:	e02a      	b.n	8002a92 <dwt_config2+0x43a>
	}

	if ((config->rxCode >= 9) && (config->rxCode <= 24)) //only enable DGC for PRF 64
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	791b      	ldrb	r3, [r3, #4]
 8002a40:	2b08      	cmp	r3, #8
 8002a42:	d91b      	bls.n	8002a7c <dwt_config2+0x424>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	791b      	ldrb	r3, [r3, #4]
 8002a48:	2b18      	cmp	r3, #24
 8002a4a:	d817      	bhi.n	8002a7c <dwt_config2+0x424>
			{
		//load RX LUTs
		/* If the OTP has DGC info programmed into it, do a manual kick from OTP. */
		if (dwt_local_data->dgc_otp_set == DWT_DGC_LOAD_FROM_OTP) {
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	7a5b      	ldrb	r3, [r3, #9]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d105      	bne.n	8002a60 <dwt_config2+0x408>
			_dwt_kick_dgc_on_wakeup((int8_t) channel);
 8002a54:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f000 faeb 	bl	8003034 <_dwt_kick_dgc_on_wakeup>
 8002a5e:	e004      	b.n	8002a6a <dwt_config2+0x412>
		}
		/* Else we manually program hard-coded values into the DGC registers. */
		else {
			dwt_configmrxlut(channel);
 8002a60:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002a64:	4618      	mov	r0, r3
 8002a66:	f000 fc17 	bl	8003298 <dwt_configmrxlut>
		}
		dwt_modify16bitoffsetreg(DGC_CFG_ID, 0x0,
 8002a6a:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 8002a6e:	f248 12ff 	movw	r2, #33279	@ 0x81ff
 8002a72:	2100      	movs	r1, #0
 8002a74:	4814      	ldr	r0, [pc, #80]	@ (8002ac8 <dwt_config2+0x470>)
 8002a76:	f000 fa6d 	bl	8002f54 <dwt_modify16bitoffsetreg>
			{
 8002a7a:	e005      	b.n	8002a88 <dwt_config2+0x430>
				(uint16_t) ~DGC_CFG_THR_64_BIT_MASK,
				DWT_DGC_CFG << DGC_CFG_THR_64_BIT_OFFSET);
	} else {
		dwt_and8bitoffsetreg(DGC_CFG_ID, 0x0,
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	22fe      	movs	r2, #254	@ 0xfe
 8002a80:	2100      	movs	r1, #0
 8002a82:	4811      	ldr	r0, [pc, #68]	@ (8002ac8 <dwt_config2+0x470>)
 8002a84:	f000 fa91 	bl	8002faa <dwt_modify8bitoffsetreg>
				(uint8_t)~DGC_CFG_RX_TUNE_EN_BIT_MASK);
	}

	///////////////////////
	// PGF
	error = dwt_pgf_cal(1); //if the RX calibration routine fails the device receiver performance will be severely affected, the application should reset and try again
 8002a88:	2001      	movs	r0, #1
 8002a8a:	f000 fc8d 	bl	80033a8 <dwt_pgf_cal>
 8002a8e:	61b8      	str	r0, [r7, #24]

	return error;
 8002a90:	69bb      	ldr	r3, [r7, #24]
} // end dwt_configure()
 8002a92:	4618      	mov	r0, r3
 8002a94:	3734      	adds	r7, #52	@ 0x34
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd90      	pop	{r4, r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	af5f584c 	.word	0xaf5f584c
 8002aa0:	0006000c 	.word	0x0006000c
 8002aa4:	00010014 	.word	0x00010014
 8002aa8:	1c010034 	.word	0x1c010034
 8002aac:	0007001c 	.word	0x0007001c
 8002ab0:	08b5a833 	.word	0x08b5a833
 8002ab4:	00070010 	.word	0x00070010
 8002ab8:	1c071134 	.word	0x1c071134
 8002abc:	00070050 	.word	0x00070050
 8002ac0:	00070018 	.word	0x00070018
 8002ac4:	00090008 	.word	0x00090008
 8002ac8:	00030018 	.word	0x00030018

08002acc <dwt_otp_read>:
 *
 * output parameters
 *tx
 * returns the 32bit of read data
 */
uint32_t dwt_otp_read(uint16_t address) {
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	80fb      	strh	r3, [r7, #6]
	uint32_t ret_data = 0;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	60fb      	str	r3, [r7, #12]

	// Set manual access mode
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 8002ada:	2201      	movs	r2, #1
 8002adc:	2100      	movs	r1, #0
 8002ade:	480c      	ldr	r0, [pc, #48]	@ (8002b10 <dwt_otp_read+0x44>)
 8002ae0:	f000 f9d7 	bl	8002e92 <dwt_write16bitoffsetreg>
	// set the address
	dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 8002ae4:	88fb      	ldrh	r3, [r7, #6]
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	2100      	movs	r1, #0
 8002aea:	480a      	ldr	r0, [pc, #40]	@ (8002b14 <dwt_otp_read+0x48>)
 8002aec:	f000 f9d1 	bl	8002e92 <dwt_write16bitoffsetreg>
	// Assert the read strobe
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 8002af0:	2202      	movs	r2, #2
 8002af2:	2100      	movs	r1, #0
 8002af4:	4806      	ldr	r0, [pc, #24]	@ (8002b10 <dwt_otp_read+0x44>)
 8002af6:	f000 f9cc 	bl	8002e92 <dwt_write16bitoffsetreg>
	// attempt a read from OTP address
	ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 8002afa:	2100      	movs	r1, #0
 8002afc:	4806      	ldr	r0, [pc, #24]	@ (8002b18 <dwt_otp_read+0x4c>)
 8002afe:	f000 f950 	bl	8002da2 <dwt_read32bitoffsetreg>
 8002b02:	60f8      	str	r0, [r7, #12]

	// Return the 32bit of read data
	return ret_data;
 8002b04:	68fb      	ldr	r3, [r7, #12]
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3710      	adds	r7, #16
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	000b0008 	.word	0x000b0008
 8002b14:	000b0004 	.word	0x000b0004
 8002b18:	000b0010 	.word	0x000b0010

08002b1c <dwt_xfer3000>:
 *
 * no return value
 */
void dwt_xfer3000(const uint32_t regFileID, //0x0, 0x04-0x7F ; 0x10000, 0x10004, 0x10008-0x1007F; 0x20000 etc
		const uint16_t indx,     //sub-index, calculated from regFileID 0..0x7F,
		const uint16_t length, uint8_t *buffer, const spi_modes_e mode) {
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b088      	sub	sp, #32
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	607b      	str	r3, [r7, #4]
 8002b26:	460b      	mov	r3, r1
 8002b28:	817b      	strh	r3, [r7, #10]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	813b      	strh	r3, [r7, #8]
	 sprintf(str, "%x, %x\r\n", regFileID, indx);
	 uart_transmit(str, strlen(str));
	 Sleep(10);
	 */
	uint8_t header[2];           // Buffer to compose header in
	uint16_t cnt = 0;             // Counter for length of a header
 8002b2e:	2300      	movs	r3, #0
 8002b30:	83fb      	strh	r3, [r7, #30]

	uint16_t reg_file = 0x1F & ((regFileID + indx) >> 16);
 8002b32:	897a      	ldrh	r2, [r7, #10]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	4413      	add	r3, r2
 8002b38:	0c1b      	lsrs	r3, r3, #16
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	f003 031f 	and.w	r3, r3, #31
 8002b40:	83bb      	strh	r3, [r7, #28]
	uint16_t reg_offset = 0x7F & (regFileID + indx);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	b29a      	uxth	r2, r3
 8002b46:	897b      	ldrh	r3, [r7, #10]
 8002b48:	4413      	add	r3, r2
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b50:	837b      	strh	r3, [r7, #26]

	assert(reg_file <= 0x1F);
 8002b52:	8bbb      	ldrh	r3, [r7, #28]
 8002b54:	2b1f      	cmp	r3, #31
 8002b56:	d906      	bls.n	8002b66 <dwt_xfer3000+0x4a>
 8002b58:	4b74      	ldr	r3, [pc, #464]	@ (8002d2c <dwt_xfer3000+0x210>)
 8002b5a:	4a75      	ldr	r2, [pc, #468]	@ (8002d30 <dwt_xfer3000+0x214>)
 8002b5c:	f240 11a7 	movw	r1, #423	@ 0x1a7
 8002b60:	4874      	ldr	r0, [pc, #464]	@ (8002d34 <dwt_xfer3000+0x218>)
 8002b62:	f008 fe57 	bl	800b814 <__assert_func>
	assert(reg_offset <= 0x7F);
 8002b66:	8b7b      	ldrh	r3, [r7, #26]
 8002b68:	2b7f      	cmp	r3, #127	@ 0x7f
 8002b6a:	d906      	bls.n	8002b7a <dwt_xfer3000+0x5e>
 8002b6c:	4b72      	ldr	r3, [pc, #456]	@ (8002d38 <dwt_xfer3000+0x21c>)
 8002b6e:	4a70      	ldr	r2, [pc, #448]	@ (8002d30 <dwt_xfer3000+0x214>)
 8002b70:	f44f 71d4 	mov.w	r1, #424	@ 0x1a8
 8002b74:	486f      	ldr	r0, [pc, #444]	@ (8002d34 <dwt_xfer3000+0x218>)
 8002b76:	f008 fe4d 	bl	800b814 <__assert_func>
	assert(length < 0x3100);
 8002b7a:	893b      	ldrh	r3, [r7, #8]
 8002b7c:	f5b3 5f44 	cmp.w	r3, #12544	@ 0x3100
 8002b80:	d306      	bcc.n	8002b90 <dwt_xfer3000+0x74>
 8002b82:	4b6e      	ldr	r3, [pc, #440]	@ (8002d3c <dwt_xfer3000+0x220>)
 8002b84:	4a6a      	ldr	r2, [pc, #424]	@ (8002d30 <dwt_xfer3000+0x214>)
 8002b86:	f240 11a9 	movw	r1, #425	@ 0x1a9
 8002b8a:	486a      	ldr	r0, [pc, #424]	@ (8002d34 <dwt_xfer3000+0x218>)
 8002b8c:	f008 fe42 	bl	800b814 <__assert_func>
	assert(
 8002b90:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002b92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b96:	d018      	beq.n	8002bca <dwt_xfer3000+0xae>
 8002b98:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d015      	beq.n	8002bca <dwt_xfer3000+0xae>
 8002b9e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002ba0:	f248 0201 	movw	r2, #32769	@ 0x8001
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d010      	beq.n	8002bca <dwt_xfer3000+0xae>
 8002ba8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002baa:	f248 0202 	movw	r2, #32770	@ 0x8002
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d00b      	beq.n	8002bca <dwt_xfer3000+0xae>
 8002bb2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002bb4:	f248 0203 	movw	r2, #32771	@ 0x8003
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d006      	beq.n	8002bca <dwt_xfer3000+0xae>
 8002bbc:	4b60      	ldr	r3, [pc, #384]	@ (8002d40 <dwt_xfer3000+0x224>)
 8002bbe:	4a5c      	ldr	r2, [pc, #368]	@ (8002d30 <dwt_xfer3000+0x214>)
 8002bc0:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8002bc4:	485b      	ldr	r0, [pc, #364]	@ (8002d34 <dwt_xfer3000+0x218>)
 8002bc6:	f008 fe25 	bl	800b814 <__assert_func>
					|| mode == DW3000_SPI_AND_OR_16
					|| mode == DW3000_SPI_AND_OR_32);

	// Write message header selecting WRITE operation and addresses as appropriate
	uint16_t addr;
	addr = (uint16_t) ((reg_file << 9) | (reg_offset << 2));
 8002bca:	8bbb      	ldrh	r3, [r7, #28]
 8002bcc:	025b      	lsls	r3, r3, #9
 8002bce:	b21a      	sxth	r2, r3
 8002bd0:	8b7b      	ldrh	r3, [r7, #26]
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	b21b      	sxth	r3, r3
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	b21b      	sxth	r3, r3
 8002bda:	833b      	strh	r3, [r7, #24]

	header[0] = (uint8_t) ((mode | addr) >> 8); //  & 0xFF; //bit7 + addr[4:0] + sub_addr[6:6]
 8002bdc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002bde:	8b3b      	ldrh	r3, [r7, #24]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	0a1b      	lsrs	r3, r3, #8
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	743b      	strb	r3, [r7, #16]
	header[1] = (uint8_t) (addr | (mode & 0x03)); // & 0xFF; //EAM: subaddr[5:0]+ R/W/AND_OR
 8002bec:	8b3b      	ldrh	r3, [r7, #24]
 8002bee:	b25a      	sxtb	r2, r3
 8002bf0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002bf2:	b25b      	sxtb	r3, r3
 8002bf4:	f003 0303 	and.w	r3, r3, #3
 8002bf8:	b25b      	sxtb	r3, r3
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	b25b      	sxtb	r3, r3
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	747b      	strb	r3, [r7, #17]

	if (/*reg_offset == 0 && */length == 0) { /* Fast Access Commands (FAC)
 8002c02:	893b      	ldrh	r3, [r7, #8]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d115      	bne.n	8002c34 <dwt_xfer3000+0x118>
	 * only write operation is possible for this mode
	 * bit_7=one is W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=one: MODE of FastAccess
	 */
		assert(mode == DW3000_SPI_WR_BIT);
 8002c08:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c0e:	d006      	beq.n	8002c1e <dwt_xfer3000+0x102>
 8002c10:	4b4c      	ldr	r3, [pc, #304]	@ (8002d44 <dwt_xfer3000+0x228>)
 8002c12:	4a47      	ldr	r2, [pc, #284]	@ (8002d30 <dwt_xfer3000+0x214>)
 8002c14:	f240 11bb 	movw	r1, #443	@ 0x1bb
 8002c18:	4846      	ldr	r0, [pc, #280]	@ (8002d34 <dwt_xfer3000+0x218>)
 8002c1a:	f008 fdfb 	bl	800b814 <__assert_func>

		header[0] = (uint8_t) ((DW3000_SPI_WR_BIT >> 8) | (regFileID << 1)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	005b      	lsls	r3, r3, #1
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	f063 037e 	orn	r3, r3, #126	@ 0x7e
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	743b      	strb	r3, [r7, #16]
				| DW3000_SPI_FAC);
		cnt = 1;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	83fb      	strh	r3, [r7, #30]
 8002c32:	e015      	b.n	8002c60 <dwt_xfer3000+0x144>
	} else if (reg_offset == 0 /*&& length > 0*/
 8002c34:	8b7b      	ldrh	r3, [r7, #26]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d10b      	bne.n	8002c52 <dwt_xfer3000+0x136>
			&& (mode == DW3000_SPI_WR_BIT || mode == DW3000_SPI_RD_BIT)) { /* Fast Access Commands with Read/Write support (FACRW)
 8002c3a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c40:	d002      	beq.n	8002c48 <dwt_xfer3000+0x12c>
 8002c42:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d104      	bne.n	8002c52 <dwt_xfer3000+0x136>
			 * bit_7 is R/W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=zero: MODE of FastAccess
			 */
		header[0] |= DW3000_SPI_FARW;
 8002c48:	7c3b      	ldrb	r3, [r7, #16]
 8002c4a:	743b      	strb	r3, [r7, #16]
		cnt = 1;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	83fb      	strh	r3, [r7, #30]
 8002c50:	e006      	b.n	8002c60 <dwt_xfer3000+0x144>
	} else { /* Extended Address Mode with Read/Write support (EAMRW)
	 * b[0] = bit_7 is R/W operation, bit_6 one = ExtendedAddressMode;
	 * b[1] = addr<<2 | (mode&0x3)
	 */
		header[0] |= DW3000_SPI_EAMRW;
 8002c52:	7c3b      	ldrb	r3, [r7, #16]
 8002c54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	743b      	strb	r3, [r7, #16]
		cnt = 2;
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	83fb      	strh	r3, [r7, #30]
	}

	switch (mode) {
 8002c60:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d026      	beq.n	8002cb4 <dwt_xfer3000+0x198>
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	db59      	blt.n	8002d1e <dwt_xfer3000+0x202>
 8002c6a:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8002c6e:	2b03      	cmp	r3, #3
 8002c70:	d855      	bhi.n	8002d1e <dwt_xfer3000+0x202>
	case DW3000_SPI_AND_OR_8:
	case DW3000_SPI_AND_OR_16:
	case DW3000_SPI_AND_OR_32:
	case DW3000_SPI_WR_BIT: {
		uint8_t crc8 = 0;
 8002c72:	2300      	movs	r3, #0
 8002c74:	75fb      	strb	r3, [r7, #23]
		if (pdw3000local->spicrc != DWT_SPI_CRC_MODE_NO) {
 8002c76:	4b34      	ldr	r3, [pc, #208]	@ (8002d48 <dwt_xfer3000+0x22c>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	7d1b      	ldrb	r3, [r3, #20]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d011      	beq.n	8002ca4 <dwt_xfer3000+0x188>
			//generate 8 bit CRC
			crc8 = dwt_generatecrc8(header, cnt, 0);
 8002c80:	8bf9      	ldrh	r1, [r7, #30]
 8002c82:	f107 0310 	add.w	r3, r7, #16
 8002c86:	2200      	movs	r2, #0
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f000 f9ad 	bl	8002fe8 <dwt_generatecrc8>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	75fb      	strb	r3, [r7, #23]
			crc8 = dwt_generatecrc8(buffer, length, crc8);
 8002c92:	893b      	ldrh	r3, [r7, #8]
 8002c94:	7dfa      	ldrb	r2, [r7, #23]
 8002c96:	4619      	mov	r1, r3
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 f9a5 	bl	8002fe8 <dwt_generatecrc8>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	75fb      	strb	r3, [r7, #23]
		} else {

			// Write it to the SPI
			write(cnt, header, length, buffer);
		}
		break;
 8002ca2:	e03e      	b.n	8002d22 <dwt_xfer3000+0x206>
			write(cnt, header, length, buffer);
 8002ca4:	893a      	ldrh	r2, [r7, #8]
 8002ca6:	f107 0110 	add.w	r1, r7, #16
 8002caa:	8bf8      	ldrh	r0, [r7, #30]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f001 f8f3 	bl	8003e98 <write>
		break;
 8002cb2:	e036      	b.n	8002d22 <dwt_xfer3000+0x206>
	}
	case DW3000_SPI_RD_BIT: {
		read(cnt, header, length, buffer);
 8002cb4:	893a      	ldrh	r2, [r7, #8]
 8002cb6:	f107 0110 	add.w	r1, r7, #16
 8002cba:	8bf8      	ldrh	r0, [r7, #30]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f001 f94f 	bl	8003f60 <read>

		//check that the SPI read has correct CRC-8 byte
		//also don't do for SPICRC_CFG_ID register itself to prevent infinite recursion
		if ((pdw3000local->spicrc == DWT_SPI_CRC_MODE_WRRD)
 8002cc2:	4b21      	ldr	r3, [pc, #132]	@ (8002d48 <dwt_xfer3000+0x22c>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	7d1b      	ldrb	r3, [r3, #20]
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d129      	bne.n	8002d20 <dwt_xfer3000+0x204>
				&& (regFileID != SPICRC_CFG_ID)) {
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2b18      	cmp	r3, #24
 8002cd0:	d026      	beq.n	8002d20 <dwt_xfer3000+0x204>
			uint8_t crc8, dwcrc8;
			//generate 8 bit CRC from the read data
			crc8 = dwt_generatecrc8(header, cnt, 0);
 8002cd2:	8bf9      	ldrh	r1, [r7, #30]
 8002cd4:	f107 0310 	add.w	r3, r7, #16
 8002cd8:	2200      	movs	r2, #0
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f000 f984 	bl	8002fe8 <dwt_generatecrc8>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	75bb      	strb	r3, [r7, #22]
			crc8 = dwt_generatecrc8(buffer, length, crc8);
 8002ce4:	893b      	ldrh	r3, [r7, #8]
 8002ce6:	7dba      	ldrb	r2, [r7, #22]
 8002ce8:	4619      	mov	r1, r3
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 f97c 	bl	8002fe8 <dwt_generatecrc8>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	75bb      	strb	r3, [r7, #22]

			//read the CRC that was generated in the DW3000 for the read transaction
			dwcrc8 = dwt_read8bitoffsetreg(SPICRC_CFG_ID, 0);
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	2018      	movs	r0, #24
 8002cf8:	f000 f893 	bl	8002e22 <dwt_read8bitoffsetreg>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	757b      	strb	r3, [r7, #21]

			//if the two CRC don't match report SPI read error
			//potential problem in callback if it will try to read/write SPI with CRC again.
			if (crc8 != dwcrc8) {
 8002d00:	7dba      	ldrb	r2, [r7, #22]
 8002d02:	7d7b      	ldrb	r3, [r7, #21]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d00b      	beq.n	8002d20 <dwt_xfer3000+0x204>
				if (pdw3000local->cbSPIRDErr != NULL)
 8002d08:	4b0f      	ldr	r3, [pc, #60]	@ (8002d48 <dwt_xfer3000+0x22c>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d006      	beq.n	8002d20 <dwt_xfer3000+0x204>
					pdw3000local->cbSPIRDErr();
 8002d12:	4b0d      	ldr	r3, [pc, #52]	@ (8002d48 <dwt_xfer3000+0x22c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d18:	4798      	blx	r3
			}

		}
		break;
 8002d1a:	e001      	b.n	8002d20 <dwt_xfer3000+0x204>
 8002d1c:	e7ff      	b.n	8002d1e <dwt_xfer3000+0x202>
	}
	default:
		while (1)
 8002d1e:	e7fd      	b.n	8002d1c <dwt_xfer3000+0x200>
		break;
 8002d20:	bf00      	nop
			;
		break;
	}

} // end dwt_xfer3000()
 8002d22:	bf00      	nop
 8002d24:	3720      	adds	r7, #32
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	0800c7c0 	.word	0x0800c7c0
 8002d30:	0800c93c 	.word	0x0800c93c
 8002d34:	0800c7d4 	.word	0x0800c7d4
 8002d38:	0800c7f0 	.word	0x0800c7f0
 8002d3c:	0800c804 	.word	0x0800c804
 8002d40:	0800c814 	.word	0x0800c814
 8002d44:	0800c8ac 	.word	0x0800c8ac
 8002d48:	200000ac 	.word	0x200000ac

08002d4c <dwt_writetodevice>:
 *
 * no return value
 */
//static
void dwt_writetodevice(uint32_t regFileID, uint16_t index, uint16_t length,
		uint8_t *buffer) {
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af02      	add	r7, sp, #8
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	607b      	str	r3, [r7, #4]
 8002d56:	460b      	mov	r3, r1
 8002d58:	817b      	strh	r3, [r7, #10]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	813b      	strh	r3, [r7, #8]
	dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_WR_BIT);
 8002d5e:	893a      	ldrh	r2, [r7, #8]
 8002d60:	8979      	ldrh	r1, [r7, #10]
 8002d62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d66:	9300      	str	r3, [sp, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f7ff fed6 	bl	8002b1c <dwt_xfer3000>
}
 8002d70:	bf00      	nop
 8002d72:	3710      	adds	r7, #16
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <dwt_readfromdevice>:
 *
 * no return value
 */
//static
void dwt_readfromdevice(uint32_t regFileID, uint16_t index, uint16_t length,
		uint8_t *buffer) {
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af02      	add	r7, sp, #8
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	607b      	str	r3, [r7, #4]
 8002d82:	460b      	mov	r3, r1
 8002d84:	817b      	strh	r3, [r7, #10]
 8002d86:	4613      	mov	r3, r2
 8002d88:	813b      	strh	r3, [r7, #8]
	dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_RD_BIT);
 8002d8a:	893a      	ldrh	r2, [r7, #8]
 8002d8c:	8979      	ldrh	r1, [r7, #10]
 8002d8e:	2300      	movs	r3, #0
 8002d90:	9300      	str	r3, [sp, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f7ff fec1 	bl	8002b1c <dwt_xfer3000>
}
 8002d9a:	bf00      	nop
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <dwt_read32bitoffsetreg>:
 *
 * output parameters
 *
 * returns 32 bit register value
 */
uint32_t dwt_read32bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b086      	sub	sp, #24
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
 8002daa:	460b      	mov	r3, r1
 8002dac:	807b      	strh	r3, [r7, #2]
	int j;
	uint32_t regval = 0;
 8002dae:	2300      	movs	r3, #0
 8002db0:	613b      	str	r3, [r7, #16]
	uint8_t buffer[4];

	dwt_readfromdevice(regFileID, regOffset, 4, buffer); // Read 4 bytes (32-bits) register into buffer
 8002db2:	f107 030c 	add.w	r3, r7, #12
 8002db6:	8879      	ldrh	r1, [r7, #2]
 8002db8:	2204      	movs	r2, #4
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff ffdc 	bl	8002d78 <dwt_readfromdevice>

	for (j = 3; j >= 0; j--) {
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	617b      	str	r3, [r7, #20]
 8002dc4:	e00b      	b.n	8002dde <dwt_read32bitoffsetreg+0x3c>
		regval = (regval << 8) + buffer[j];
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	021b      	lsls	r3, r3, #8
 8002dca:	f107 010c 	add.w	r1, r7, #12
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	440a      	add	r2, r1
 8002dd2:	7812      	ldrb	r2, [r2, #0]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]
	for (j = 3; j >= 0; j--) {
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	617b      	str	r3, [r7, #20]
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	daf0      	bge.n	8002dc6 <dwt_read32bitoffsetreg+0x24>
	}

	return (regval);
 8002de4:	693b      	ldr	r3, [r7, #16]

} // end dwt_read32bitoffsetreg()
 8002de6:	4618      	mov	r0, r3
 8002de8:	3718      	adds	r7, #24
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <dwt_read16bitoffsetreg>:
 *
 * output parameters
 *
 * returns 16 bit register value
 */
uint16_t dwt_read16bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b084      	sub	sp, #16
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
 8002df6:	460b      	mov	r3, r1
 8002df8:	807b      	strh	r3, [r7, #2]
	uint16_t regval = 0;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	81fb      	strh	r3, [r7, #14]
	uint8_t buffer[2];

	dwt_readfromdevice(regFileID, regOffset, 2, buffer); // Read 2 bytes (16-bits) register into buffer
 8002dfe:	f107 030c 	add.w	r3, r7, #12
 8002e02:	8879      	ldrh	r1, [r7, #2]
 8002e04:	2202      	movs	r2, #2
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7ff ffb6 	bl	8002d78 <dwt_readfromdevice>

	regval = (uint16_t) ((uint16_t) buffer[1] << 8) + buffer[0];
 8002e0c:	7b7b      	ldrb	r3, [r7, #13]
 8002e0e:	021b      	lsls	r3, r3, #8
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	7b3a      	ldrb	r2, [r7, #12]
 8002e14:	4413      	add	r3, r2
 8002e16:	81fb      	strh	r3, [r7, #14]
	return regval;
 8002e18:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3710      	adds	r7, #16
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <dwt_read8bitoffsetreg>:
 *
 * output parameters
 *
 * returns 8-bit register value
 */
uint8_t dwt_read8bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b084      	sub	sp, #16
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	807b      	strh	r3, [r7, #2]
	uint8_t regval;

	dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 8002e2e:	f107 030f 	add.w	r3, r7, #15
 8002e32:	8879      	ldrh	r1, [r7, #2]
 8002e34:	2201      	movs	r2, #1
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f7ff ff9e 	bl	8002d78 <dwt_readfromdevice>

	return regval;
 8002e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint32_t regval) {
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b086      	sub	sp, #24
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	60f8      	str	r0, [r7, #12]
 8002e4e:	460b      	mov	r3, r1
 8002e50:	607a      	str	r2, [r7, #4]
 8002e52:	817b      	strh	r3, [r7, #10]
	int j;
	uint8_t buffer[4];

	for (j = 0; j < 4; j++) {
 8002e54:	2300      	movs	r3, #0
 8002e56:	617b      	str	r3, [r7, #20]
 8002e58:	e00d      	b.n	8002e76 <dwt_write32bitoffsetreg+0x30>
		buffer[j] = (uint8_t) regval;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	b2d9      	uxtb	r1, r3
 8002e5e:	f107 0210 	add.w	r2, r7, #16
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	4413      	add	r3, r2
 8002e66:	460a      	mov	r2, r1
 8002e68:	701a      	strb	r2, [r3, #0]
		regval >>= 8;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	0a1b      	lsrs	r3, r3, #8
 8002e6e:	607b      	str	r3, [r7, #4]
	for (j = 0; j < 4; j++) {
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	3301      	adds	r3, #1
 8002e74:	617b      	str	r3, [r7, #20]
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	2b03      	cmp	r3, #3
 8002e7a:	ddee      	ble.n	8002e5a <dwt_write32bitoffsetreg+0x14>
	}

	dwt_writetodevice(regFileID, regOffset, 4, buffer);
 8002e7c:	f107 0310 	add.w	r3, r7, #16
 8002e80:	8979      	ldrh	r1, [r7, #10]
 8002e82:	2204      	movs	r2, #4
 8002e84:	68f8      	ldr	r0, [r7, #12]
 8002e86:	f7ff ff61 	bl	8002d4c <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 8002e8a:	bf00      	nop
 8002e8c:	3718      	adds	r7, #24
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint16_t regval) {
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b084      	sub	sp, #16
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	807b      	strh	r3, [r7, #2]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[2];

	buffer[0] = (uint8_t) regval;
 8002ea2:	883b      	ldrh	r3, [r7, #0]
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	733b      	strb	r3, [r7, #12]
	buffer[1] = regval >> 8;
 8002ea8:	883b      	ldrh	r3, [r7, #0]
 8002eaa:	0a1b      	lsrs	r3, r3, #8
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	737b      	strb	r3, [r7, #13]

	dwt_writetodevice(regFileID, regOffset, 2, buffer);
 8002eb2:	f107 030c 	add.w	r3, r7, #12
 8002eb6:	8879      	ldrh	r1, [r7, #2]
 8002eb8:	2202      	movs	r2, #2
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f7ff ff46 	bl	8002d4c <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8002ec0:	bf00      	nop
 8002ec2:	3710      	adds	r7, #16
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint8_t regval) {
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	807b      	strh	r3, [r7, #2]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	707b      	strb	r3, [r7, #1]
	//uint8_t   buf[1];
	//buf[0] = regval;
	dwt_writetodevice(regFileID, regOffset, 1, &regval);
 8002ed8:	1c7b      	adds	r3, r7, #1
 8002eda:	8879      	ldrh	r1, [r7, #2]
 8002edc:	2201      	movs	r2, #1
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7ff ff34 	bl	8002d4c <dwt_writetodevice>
}
 8002ee4:	bf00      	nop
 8002ee6:	3708      	adds	r7, #8
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <dwt_modify32bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify32bitoffsetreg(const uint32_t regFileID,
		const uint16_t regOffset, const uint32_t _and, const uint32_t _or) {
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b088      	sub	sp, #32
 8002ef0:	af02      	add	r7, sp, #8
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	607a      	str	r2, [r7, #4]
 8002ef6:	603b      	str	r3, [r7, #0]
 8002ef8:	460b      	mov	r3, r1
 8002efa:	817b      	strh	r3, [r7, #10]
	uint8_t buf[8];
	buf[0] = (uint8_t) _and;    //       &0xFF;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	743b      	strb	r3, [r7, #16]
	buf[1] = (uint8_t) (_and >> 8);    //  &0xFF;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	0a1b      	lsrs	r3, r3, #8
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	747b      	strb	r3, [r7, #17]
	buf[2] = (uint8_t) (_and >> 16);    // &0xFF;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	0c1b      	lsrs	r3, r3, #16
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	74bb      	strb	r3, [r7, #18]
	buf[3] = (uint8_t) (_and >> 24);    // &0xFF;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	0e1b      	lsrs	r3, r3, #24
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	74fb      	strb	r3, [r7, #19]
	buf[4] = (uint8_t) _or;    //        &0xFF;
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	753b      	strb	r3, [r7, #20]
	buf[5] = (uint8_t) (_or >> 8);    //   &0xFF;
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	0a1b      	lsrs	r3, r3, #8
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	757b      	strb	r3, [r7, #21]
	buf[6] = (uint8_t) (_or >> 16);    //  &0xFF;
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	0c1b      	lsrs	r3, r3, #16
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	75bb      	strb	r3, [r7, #22]
	buf[7] = (uint8_t) (_or >> 24);    //  &0xFF;
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	0e1b      	lsrs	r3, r3, #24
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	75fb      	strb	r3, [r7, #23]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_32);
 8002f38:	f107 0310 	add.w	r3, r7, #16
 8002f3c:	8979      	ldrh	r1, [r7, #10]
 8002f3e:	f248 0203 	movw	r2, #32771	@ 0x8003
 8002f42:	9200      	str	r2, [sp, #0]
 8002f44:	2208      	movs	r2, #8
 8002f46:	68f8      	ldr	r0, [r7, #12]
 8002f48:	f7ff fde8 	bl	8002b1c <dwt_xfer3000>
}
 8002f4c:	bf00      	nop
 8002f4e:	3718      	adds	r7, #24
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <dwt_modify16bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify16bitoffsetreg(const uint32_t regFileID,
		const uint16_t regOffset, const uint16_t _and, const uint16_t _or) {
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b088      	sub	sp, #32
 8002f58:	af02      	add	r7, sp, #8
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	4608      	mov	r0, r1
 8002f5e:	4611      	mov	r1, r2
 8002f60:	461a      	mov	r2, r3
 8002f62:	4603      	mov	r3, r0
 8002f64:	817b      	strh	r3, [r7, #10]
 8002f66:	460b      	mov	r3, r1
 8002f68:	813b      	strh	r3, [r7, #8]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	80fb      	strh	r3, [r7, #6]
	uint8_t buf[4];
	buf[0] = (uint8_t) _and;    //       &0xFF;
 8002f6e:	893b      	ldrh	r3, [r7, #8]
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	753b      	strb	r3, [r7, #20]
	buf[1] = (uint8_t) (_and >> 8);    //  &0xFF;
 8002f74:	893b      	ldrh	r3, [r7, #8]
 8002f76:	0a1b      	lsrs	r3, r3, #8
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	757b      	strb	r3, [r7, #21]
	buf[2] = (uint8_t) _or;    //        &0xFF;
 8002f7e:	88fb      	ldrh	r3, [r7, #6]
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	75bb      	strb	r3, [r7, #22]
	buf[3] = (uint8_t) (_or >> 8);    //   &0xFF;
 8002f84:	88fb      	ldrh	r3, [r7, #6]
 8002f86:	0a1b      	lsrs	r3, r3, #8
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	75fb      	strb	r3, [r7, #23]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_16);
 8002f8e:	f107 0314 	add.w	r3, r7, #20
 8002f92:	8979      	ldrh	r1, [r7, #10]
 8002f94:	f248 0202 	movw	r2, #32770	@ 0x8002
 8002f98:	9200      	str	r2, [sp, #0]
 8002f9a:	2204      	movs	r2, #4
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f7ff fdbd 	bl	8002b1c <dwt_xfer3000>
}
 8002fa2:	bf00      	nop
 8002fa4:	3718      	adds	r7, #24
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <dwt_modify8bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify8bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset,
		const uint8_t _and, const uint8_t _or) {
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b086      	sub	sp, #24
 8002fae:	af02      	add	r7, sp, #8
 8002fb0:	6078      	str	r0, [r7, #4]
 8002fb2:	4608      	mov	r0, r1
 8002fb4:	4611      	mov	r1, r2
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	4603      	mov	r3, r0
 8002fba:	807b      	strh	r3, [r7, #2]
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	707b      	strb	r3, [r7, #1]
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	703b      	strb	r3, [r7, #0]
	uint8_t buf[2];
	buf[0] = _and;
 8002fc4:	787b      	ldrb	r3, [r7, #1]
 8002fc6:	733b      	strb	r3, [r7, #12]
	buf[1] = _or;
 8002fc8:	783b      	ldrb	r3, [r7, #0]
 8002fca:	737b      	strb	r3, [r7, #13]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_8);
 8002fcc:	f107 030c 	add.w	r3, r7, #12
 8002fd0:	8879      	ldrh	r1, [r7, #2]
 8002fd2:	f248 0201 	movw	r2, #32769	@ 0x8001
 8002fd6:	9200      	str	r2, [sp, #0]
 8002fd8:	2202      	movs	r2, #2
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f7ff fd9e 	bl	8002b1c <dwt_xfer3000>
}
 8002fe0:	bf00      	nop
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <dwt_generatecrc8>:
 * output parameters
 *
 * returns 8-bit calculate CRC value
 */
uint8_t dwt_generatecrc8(const uint8_t *byteArray, int len,
		uint8_t crcRemainderInit) {
 8002fe8:	b480      	push	{r7}
 8002fea:	b087      	sub	sp, #28
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	71fb      	strb	r3, [r7, #7]
	int byte;

	/*
	 * Divide the message by the polynomial, a byte at a time.
	 */
	for (byte = 0; byte < len; ++byte) {
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	617b      	str	r3, [r7, #20]
 8002ffa:	e00d      	b.n	8003018 <dwt_generatecrc8+0x30>
		data = byteArray[byte] ^ crcRemainderInit;
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	4413      	add	r3, r2
 8003002:	781a      	ldrb	r2, [r3, #0]
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	4053      	eors	r3, r2
 8003008:	74fb      	strb	r3, [r7, #19]
		crcRemainderInit = crcTable[data];    // ^ (crcRemainderInit << 8);
 800300a:	7cfb      	ldrb	r3, [r7, #19]
 800300c:	4a08      	ldr	r2, [pc, #32]	@ (8003030 <dwt_generatecrc8+0x48>)
 800300e:	5cd3      	ldrb	r3, [r2, r3]
 8003010:	71fb      	strb	r3, [r7, #7]
	for (byte = 0; byte < len; ++byte) {
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	3301      	adds	r3, #1
 8003016:	617b      	str	r3, [r7, #20]
 8003018:	697a      	ldr	r2, [r7, #20]
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	429a      	cmp	r2, r3
 800301e:	dbed      	blt.n	8002ffc <dwt_generatecrc8+0x14>
	}

	/*
	 * The final remainder is the CRC.
	 */
	return (crcRemainderInit);
 8003020:	79fb      	ldrb	r3, [r7, #7]
}
 8003022:	4618      	mov	r0, r3
 8003024:	371c      	adds	r7, #28
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	200000b0 	.word	0x200000b0

08003034 <_dwt_kick_dgc_on_wakeup>:
 * output parameters
 *
 * no return value
 */

void _dwt_kick_dgc_on_wakeup(int8_t channel) {
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	71fb      	strb	r3, [r7, #7]
	/* The DGC_SEL bit must be set to '0' for channel 5 and '1' for channel 9 */
	if (channel == 5) {
 800303e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003042:	2b05      	cmp	r3, #5
 8003044:	d107      	bne.n	8003056 <_dwt_kick_dgc_on_wakeup+0x22>
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 8003046:	2340      	movs	r3, #64	@ 0x40
 8003048:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 800304c:	2100      	movs	r1, #0
 800304e:	480a      	ldr	r0, [pc, #40]	@ (8003078 <_dwt_kick_dgc_on_wakeup+0x44>)
 8003050:	f7ff ff4c 	bl	8002eec <dwt_modify32bitoffsetreg>
	} else if (channel == 9) {
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
				(DWT_DGC_SEL_CH9 << OTP_CFG_DGC_SEL_BIT_OFFSET)
						| OTP_CFG_DGC_KICK_BIT_MASK);
	}
}
 8003054:	e00b      	b.n	800306e <_dwt_kick_dgc_on_wakeup+0x3a>
	} else if (channel == 9) {
 8003056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305a:	2b09      	cmp	r3, #9
 800305c:	d107      	bne.n	800306e <_dwt_kick_dgc_on_wakeup+0x3a>
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 800305e:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 8003062:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 8003066:	2100      	movs	r1, #0
 8003068:	4803      	ldr	r0, [pc, #12]	@ (8003078 <_dwt_kick_dgc_on_wakeup+0x44>)
 800306a:	f7ff ff3f 	bl	8002eec <dwt_modify32bitoffsetreg>
}
 800306e:	bf00      	nop
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	000b0008 	.word	0x000b0008

0800307c <dwt_setdwstate>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setdwstate(int state) {
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
	if (state == DWT_DW_IDLE) // Set the auto INIT2IDLE bit so that DW3000 enters IDLE mode before switching clocks to system_PLL
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d109      	bne.n	800309e <dwt_setdwstate+0x22>
	//NOTE: PLL should be configured prior to this, and the device should be in IDLE_RC (if the PLL does not lock device will remain in IDLE_RC)
	{
		//switch clock to auto - if coming here from INIT_RC the clock will be FOSC/4, need to switch to auto prior to setting auto INIT2IDLE bit
		dwt_force_clocks(FORCE_CLK_AUTO);
 800308a:	2005      	movs	r0, #5
 800308c:	f000 fc74 	bl	8003978 <dwt_force_clocks>
		dwt_or8bitoffsetreg(SEQ_CTRL_ID, 0x01, SEQ_CTRL_AINIT2IDLE_BIT_MASK>>8);
 8003090:	2301      	movs	r3, #1
 8003092:	22ff      	movs	r2, #255	@ 0xff
 8003094:	2101      	movs	r1, #1
 8003096:	481b      	ldr	r0, [pc, #108]	@ (8003104 <dwt_setdwstate+0x88>)
 8003098:	f7ff ff87 	bl	8002faa <dwt_modify8bitoffsetreg>
				(uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK,
				SEQ_CTRL_FORCE2INIT_BIT_MASK);
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
				(uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
	}
}
 800309c:	e02e      	b.n	80030fc <dwt_setdwstate+0x80>
	} else if (state == DWT_DW_IDLE_RC) //Change state to IDLE_RC and clear auto INIT2IDLE bit
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d117      	bne.n	80030d4 <dwt_setdwstate+0x58>
		dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSC);
 80030a4:	2303      	movs	r3, #3
 80030a6:	22ff      	movs	r2, #255	@ 0xff
 80030a8:	2100      	movs	r1, #0
 80030aa:	4817      	ldr	r0, [pc, #92]	@ (8003108 <dwt_setdwstate+0x8c>)
 80030ac:	f7ff ff7d 	bl	8002faa <dwt_modify8bitoffsetreg>
		dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0,
 80030b0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80030b4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80030b8:	2100      	movs	r1, #0
 80030ba:	4812      	ldr	r0, [pc, #72]	@ (8003104 <dwt_setdwstate+0x88>)
 80030bc:	f7ff ff16 	bl	8002eec <dwt_modify32bitoffsetreg>
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
 80030c0:	2300      	movs	r3, #0
 80030c2:	227f      	movs	r2, #127	@ 0x7f
 80030c4:	2102      	movs	r1, #2
 80030c6:	480f      	ldr	r0, [pc, #60]	@ (8003104 <dwt_setdwstate+0x88>)
 80030c8:	f7ff ff6f 	bl	8002faa <dwt_modify8bitoffsetreg>
		dwt_force_clocks(FORCE_CLK_AUTO);
 80030cc:	2005      	movs	r0, #5
 80030ce:	f000 fc53 	bl	8003978 <dwt_force_clocks>
}
 80030d2:	e013      	b.n	80030fc <dwt_setdwstate+0x80>
		dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
 80030d4:	2301      	movs	r3, #1
 80030d6:	22ff      	movs	r2, #255	@ 0xff
 80030d8:	2100      	movs	r1, #0
 80030da:	480b      	ldr	r0, [pc, #44]	@ (8003108 <dwt_setdwstate+0x8c>)
 80030dc:	f7ff ff65 	bl	8002faa <dwt_modify8bitoffsetreg>
		dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0,
 80030e0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80030e4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80030e8:	2100      	movs	r1, #0
 80030ea:	4806      	ldr	r0, [pc, #24]	@ (8003104 <dwt_setdwstate+0x88>)
 80030ec:	f7ff fefe 	bl	8002eec <dwt_modify32bitoffsetreg>
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
 80030f0:	2300      	movs	r3, #0
 80030f2:	227f      	movs	r2, #127	@ 0x7f
 80030f4:	2102      	movs	r1, #2
 80030f6:	4803      	ldr	r0, [pc, #12]	@ (8003104 <dwt_setdwstate+0x88>)
 80030f8:	f7ff ff57 	bl	8002faa <dwt_modify8bitoffsetreg>
}
 80030fc:	bf00      	nop
 80030fe:	3708      	adds	r7, #8
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}
 8003104:	00110008 	.word	0x00110008
 8003108:	00110004 	.word	0x00110004

0800310c <dwt_setfinegraintxseq>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setfinegraintxseq(int enable) {
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
	if (enable) {
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d005      	beq.n	8003126 <dwt_setfinegraintxseq+0x1a>
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_ENABLE);
 800311a:	4a07      	ldr	r2, [pc, #28]	@ (8003138 <dwt_setfinegraintxseq+0x2c>)
 800311c:	2102      	movs	r1, #2
 800311e:	4807      	ldr	r0, [pc, #28]	@ (800313c <dwt_setfinegraintxseq+0x30>)
 8003120:	f7ff fe91 	bl	8002e46 <dwt_write32bitoffsetreg>
	} else {
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_DISABLE);
	}
}
 8003124:	e004      	b.n	8003130 <dwt_setfinegraintxseq+0x24>
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_DISABLE);
 8003126:	4a06      	ldr	r2, [pc, #24]	@ (8003140 <dwt_setfinegraintxseq+0x34>)
 8003128:	2102      	movs	r1, #2
 800312a:	4804      	ldr	r0, [pc, #16]	@ (800313c <dwt_setfinegraintxseq+0x30>)
 800312c:	f7ff fe8b 	bl	8002e46 <dwt_write32bitoffsetreg>
}
 8003130:	bf00      	nop
 8003132:	3708      	adds	r7, #8
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	04d28874 	.word	0x04d28874
 800313c:	00110010 	.word	0x00110010
 8003140:	00d20010 	.word	0x00d20010

08003144 <dwt_setlnapamode>:
 *                          : to disable LNA/PA set the bits to 0
 * output parameters
 *
 * no return value
 */
void dwt_setlnapamode(int lna_pa) {
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
	uint32_t gpio_mode = dwt_read32bitreg(GPIO_MODE_ID);
 800314c:	2100      	movs	r1, #0
 800314e:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8003152:	f7ff fe26 	bl	8002da2 <dwt_read32bitoffsetreg>
 8003156:	60f8      	str	r0, [r7, #12]
	gpio_mode &= (~(GPIO_MODE_MSGP0_MODE_BIT_MASK
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	4b14      	ldr	r3, [pc, #80]	@ (80031ac <dwt_setlnapamode+0x68>)
 800315c:	4013      	ands	r3, r2
 800315e:	60fb      	str	r3, [r7, #12]
			| GPIO_MODE_MSGP1_MODE_BIT_MASK | GPIO_MODE_MSGP4_MODE_BIT_MASK
			| GPIO_MODE_MSGP5_MODE_BIT_MASK | GPIO_MODE_MSGP6_MODE_BIT_MASK)); //clear GPIO 4, 5, 6, configuration
	if (lna_pa & DWT_LNA_ENABLE) {
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b00      	cmp	r3, #0
 8003168:	d003      	beq.n	8003172 <dwt_setlnapamode+0x2e>
		gpio_mode |= GPIO_PIN6_EXTRX;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003170:	60fb      	str	r3, [r7, #12]
	}
	if (lna_pa & DWT_PA_ENABLE) {
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d003      	beq.n	8003184 <dwt_setlnapamode+0x40>
		gpio_mode |= (GPIO_PIN4_EXTDA | GPIO_PIN5_EXTTX);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f443 4310 	orr.w	r3, r3, #36864	@ 0x9000
 8003182:	60fb      	str	r3, [r7, #12]
	}
	if (lna_pa & DWT_TXRX_EN) {
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f003 0304 	and.w	r3, r3, #4
 800318a:	2b00      	cmp	r3, #0
 800318c:	d003      	beq.n	8003196 <dwt_setlnapamode+0x52>
		gpio_mode |= (GPIO_PIN0_EXTTXE | GPIO_PIN1_EXTRXE);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	f043 0312 	orr.w	r3, r3, #18
 8003194:	60fb      	str	r3, [r7, #12]
	}

	dwt_write32bitreg(GPIO_MODE_ID, gpio_mode);
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	2100      	movs	r1, #0
 800319a:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 800319e:	f7ff fe52 	bl	8002e46 <dwt_write32bitoffsetreg>
}
 80031a2:	bf00      	nop
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	ffe00fc0 	.word	0xffe00fc0

080031b0 <dwt_readdevid>:
 *
 * output parameters
 *
 * returns the read value which for DW3000 is 0xDECA0312/0xDECA0302
 */
uint32_t dwt_readdevid(void) {
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
	return dwt_read32bitoffsetreg(DEV_ID_ID, 0);
 80031b4:	2100      	movs	r1, #0
 80031b6:	2000      	movs	r0, #0
 80031b8:	f7ff fdf3 	bl	8002da2 <dwt_read32bitoffsetreg>
 80031bc:	4603      	mov	r3, r0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	bd80      	pop	{r7, pc}
	...

080031c4 <dwt_configuretxrf>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuretxrf(dwt_txconfig_t *config) {
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
	if (config->PGcount == 0) {
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	891b      	ldrh	r3, [r3, #8]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d107      	bne.n	80031e4 <dwt_configuretxrf+0x20>
		// Configure RF TX PG_DELAY
		dwt_write8bitoffsetreg(TX_CTRL_HI_ID, 0, config->PGdly);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	461a      	mov	r2, r3
 80031da:	2100      	movs	r1, #0
 80031dc:	4811      	ldr	r0, [pc, #68]	@ (8003224 <dwt_configuretxrf+0x60>)
 80031de:	f7ff fe73 	bl	8002ec8 <dwt_write8bitoffsetreg>
 80031e2:	e013      	b.n	800320c <dwt_configuretxrf+0x48>
	} else {
		uint8_t channel = 5;
 80031e4:	2305      	movs	r3, #5
 80031e6:	73fb      	strb	r3, [r7, #15]
		if (dwt_read8bitoffsetreg(CHAN_CTRL_ID, 0) & 0x1) {
 80031e8:	2100      	movs	r1, #0
 80031ea:	480f      	ldr	r0, [pc, #60]	@ (8003228 <dwt_configuretxrf+0x64>)
 80031ec:	f7ff fe19 	bl	8002e22 <dwt_read8bitoffsetreg>
 80031f0:	4603      	mov	r3, r0
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <dwt_configuretxrf+0x3a>
			channel = 9;
 80031fa:	2309      	movs	r3, #9
 80031fc:	73fb      	strb	r3, [r7, #15]
		}
		dwt_calcbandwidthadj(config->PGcount, channel);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	891b      	ldrh	r3, [r3, #8]
 8003202:	7bfa      	ldrb	r2, [r7, #15]
 8003204:	4611      	mov	r1, r2
 8003206:	4618      	mov	r0, r3
 8003208:	f000 fe00 	bl	8003e0c <dwt_calcbandwidthadj>
	}

	// Configure TX power
	dwt_write32bitreg(TX_POWER_ID, config->power);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	461a      	mov	r2, r3
 8003212:	2100      	movs	r1, #0
 8003214:	4805      	ldr	r0, [pc, #20]	@ (800322c <dwt_configuretxrf+0x68>)
 8003216:	f7ff fe16 	bl	8002e46 <dwt_write32bitoffsetreg>
}
 800321a:	bf00      	nop
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	0007001c 	.word	0x0007001c
 8003228:	00010014 	.word	0x00010014
 800322c:	0001000c 	.word	0x0001000c

08003230 <get_sts_mnth>:
 */
void dwt_configurestsloadiv(void) {
	dwt_or8bitoffsetreg(STS_CTRL_ID, 0, STS_CTRL_LOAD_IV_BIT_MASK);
}

uint16_t get_sts_mnth(uint16_t cipher, uint8_t threshold, uint8_t shift_val) {
 8003230:	b480      	push	{r7}
 8003232:	b085      	sub	sp, #20
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	80fb      	strh	r3, [r7, #6]
 800323a:	460b      	mov	r3, r1
 800323c:	717b      	strb	r3, [r7, #5]
 800323e:	4613      	mov	r3, r2
 8003240:	713b      	strb	r3, [r7, #4]
	uint32_t value;
	uint16_t mod_val;

	value = cipher * (uint32_t) threshold;
 8003242:	88fb      	ldrh	r3, [r7, #6]
 8003244:	797a      	ldrb	r2, [r7, #5]
 8003246:	fb02 f303 	mul.w	r3, r2, r3
 800324a:	60fb      	str	r3, [r7, #12]
	if (shift_val == 3) {
 800324c:	793b      	ldrb	r3, [r7, #4]
 800324e:	2b03      	cmp	r3, #3
 8003250:	d107      	bne.n	8003262 <get_sts_mnth+0x32>
		value *= SQRT_FACTOR; //Factor to sqrt(2)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	22b5      	movs	r2, #181	@ 0xb5
 8003256:	fb02 f303 	mul.w	r3, r2, r3
 800325a:	60fb      	str	r3, [r7, #12]
		value >>= SQRT_SHIFT_VAL;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	09db      	lsrs	r3, r3, #7
 8003260:	60fb      	str	r3, [r7, #12]
	}

	mod_val = value % MOD_VALUE + HALF_MOD;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	b29b      	uxth	r3, r3
 8003266:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800326a:	b29b      	uxth	r3, r3
 800326c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003270:	817b      	strh	r3, [r7, #10]
	value >>= SHIFT_VALUE;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	0adb      	lsrs	r3, r3, #11
 8003276:	60fb      	str	r3, [r7, #12]
	/* Check if modulo greater than MOD_VALUE, if yes add 1 */
	if (mod_val >= MOD_VALUE)
 8003278:	897b      	ldrh	r3, [r7, #10]
 800327a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800327e:	d302      	bcc.n	8003286 <get_sts_mnth+0x56>
		value += 1;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	3301      	adds	r3, #1
 8003284:	60fb      	str	r3, [r7, #12]

	return (uint16_t) value;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	b29b      	uxth	r3, r3
}
 800328a:	4618      	mov	r0, r3
 800328c:	3714      	adds	r7, #20
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
	...

08003298 <dwt_configmrxlut>:
 * input parameters
 * @param[in] channel - Channel that the device will be transmitting/receiving on.
 *
 * no return value
 */
void dwt_configmrxlut(int channel) {
 8003298:	b580      	push	{r7, lr}
 800329a:	b08a      	sub	sp, #40	@ 0x28
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
	uint32_t lut0, lut1, lut2, lut3, lut4, lut5, lut6 = 0;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60fb      	str	r3, [r7, #12]

	if (channel == 5) {
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2b05      	cmp	r3, #5
 80032a8:	d10e      	bne.n	80032c8 <dwt_configmrxlut+0x30>
		lut0 = (uint32_t) CH5_DGC_LUT_0;
 80032aa:	4b27      	ldr	r3, [pc, #156]	@ (8003348 <dwt_configmrxlut+0xb0>)
 80032ac:	627b      	str	r3, [r7, #36]	@ 0x24
		lut1 = (uint32_t) CH5_DGC_LUT_1;
 80032ae:	4b27      	ldr	r3, [pc, #156]	@ (800334c <dwt_configmrxlut+0xb4>)
 80032b0:	623b      	str	r3, [r7, #32]
		lut2 = (uint32_t) CH5_DGC_LUT_2;
 80032b2:	4b27      	ldr	r3, [pc, #156]	@ (8003350 <dwt_configmrxlut+0xb8>)
 80032b4:	61fb      	str	r3, [r7, #28]
		lut3 = (uint32_t) CH5_DGC_LUT_3;
 80032b6:	4b27      	ldr	r3, [pc, #156]	@ (8003354 <dwt_configmrxlut+0xbc>)
 80032b8:	61bb      	str	r3, [r7, #24]
		lut4 = (uint32_t) CH5_DGC_LUT_4;
 80032ba:	4b27      	ldr	r3, [pc, #156]	@ (8003358 <dwt_configmrxlut+0xc0>)
 80032bc:	617b      	str	r3, [r7, #20]
		lut5 = (uint32_t) CH5_DGC_LUT_5;
 80032be:	4b27      	ldr	r3, [pc, #156]	@ (800335c <dwt_configmrxlut+0xc4>)
 80032c0:	613b      	str	r3, [r7, #16]
		lut6 = (uint32_t) CH5_DGC_LUT_6;
 80032c2:	4b27      	ldr	r3, [pc, #156]	@ (8003360 <dwt_configmrxlut+0xc8>)
 80032c4:	60fb      	str	r3, [r7, #12]
 80032c6:	e00d      	b.n	80032e4 <dwt_configmrxlut+0x4c>
	} else {
		lut0 = (uint32_t) CH9_DGC_LUT_0;
 80032c8:	4b26      	ldr	r3, [pc, #152]	@ (8003364 <dwt_configmrxlut+0xcc>)
 80032ca:	627b      	str	r3, [r7, #36]	@ 0x24
		lut1 = (uint32_t) CH9_DGC_LUT_1;
 80032cc:	4b26      	ldr	r3, [pc, #152]	@ (8003368 <dwt_configmrxlut+0xd0>)
 80032ce:	623b      	str	r3, [r7, #32]
		lut2 = (uint32_t) CH9_DGC_LUT_2;
 80032d0:	4b26      	ldr	r3, [pc, #152]	@ (800336c <dwt_configmrxlut+0xd4>)
 80032d2:	61fb      	str	r3, [r7, #28]
		lut3 = (uint32_t) CH9_DGC_LUT_3;
 80032d4:	4b26      	ldr	r3, [pc, #152]	@ (8003370 <dwt_configmrxlut+0xd8>)
 80032d6:	61bb      	str	r3, [r7, #24]
		lut4 = (uint32_t) CH9_DGC_LUT_4;
 80032d8:	4b26      	ldr	r3, [pc, #152]	@ (8003374 <dwt_configmrxlut+0xdc>)
 80032da:	617b      	str	r3, [r7, #20]
		lut5 = (uint32_t) CH9_DGC_LUT_5;
 80032dc:	4b26      	ldr	r3, [pc, #152]	@ (8003378 <dwt_configmrxlut+0xe0>)
 80032de:	613b      	str	r3, [r7, #16]
		lut6 = (uint32_t) CH9_DGC_LUT_6;
 80032e0:	4b25      	ldr	r3, [pc, #148]	@ (8003378 <dwt_configmrxlut+0xe0>)
 80032e2:	60fb      	str	r3, [r7, #12]
	}
	dwt_write32bitoffsetreg(DGC_LUT_0_CFG_ID, 0x0, lut0);
 80032e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032e6:	2100      	movs	r1, #0
 80032e8:	4824      	ldr	r0, [pc, #144]	@ (800337c <dwt_configmrxlut+0xe4>)
 80032ea:	f7ff fdac 	bl	8002e46 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_1_CFG_ID, 0x0, lut1);
 80032ee:	6a3a      	ldr	r2, [r7, #32]
 80032f0:	2100      	movs	r1, #0
 80032f2:	4823      	ldr	r0, [pc, #140]	@ (8003380 <dwt_configmrxlut+0xe8>)
 80032f4:	f7ff fda7 	bl	8002e46 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_2_CFG_ID, 0x0, lut2);
 80032f8:	69fa      	ldr	r2, [r7, #28]
 80032fa:	2100      	movs	r1, #0
 80032fc:	4821      	ldr	r0, [pc, #132]	@ (8003384 <dwt_configmrxlut+0xec>)
 80032fe:	f7ff fda2 	bl	8002e46 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_3_CFG_ID, 0x0, lut3);
 8003302:	69ba      	ldr	r2, [r7, #24]
 8003304:	2100      	movs	r1, #0
 8003306:	4820      	ldr	r0, [pc, #128]	@ (8003388 <dwt_configmrxlut+0xf0>)
 8003308:	f7ff fd9d 	bl	8002e46 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_4_CFG_ID, 0x0, lut4);
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	2100      	movs	r1, #0
 8003310:	481e      	ldr	r0, [pc, #120]	@ (800338c <dwt_configmrxlut+0xf4>)
 8003312:	f7ff fd98 	bl	8002e46 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_5_CFG_ID, 0x0, lut5);
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	2100      	movs	r1, #0
 800331a:	481d      	ldr	r0, [pc, #116]	@ (8003390 <dwt_configmrxlut+0xf8>)
 800331c:	f7ff fd93 	bl	8002e46 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_6_CFG_ID, 0x0, lut6);
 8003320:	68fa      	ldr	r2, [r7, #12]
 8003322:	2100      	movs	r1, #0
 8003324:	481b      	ldr	r0, [pc, #108]	@ (8003394 <dwt_configmrxlut+0xfc>)
 8003326:	f7ff fd8e 	bl	8002e46 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_CFG0_ID, 0x0, DWT_DGC_CFG0);
 800332a:	4a1b      	ldr	r2, [pc, #108]	@ (8003398 <dwt_configmrxlut+0x100>)
 800332c:	2100      	movs	r1, #0
 800332e:	481b      	ldr	r0, [pc, #108]	@ (800339c <dwt_configmrxlut+0x104>)
 8003330:	f7ff fd89 	bl	8002e46 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_CFG1_ID, 0x0, DWT_DGC_CFG1);
 8003334:	4a1a      	ldr	r2, [pc, #104]	@ (80033a0 <dwt_configmrxlut+0x108>)
 8003336:	2100      	movs	r1, #0
 8003338:	481a      	ldr	r0, [pc, #104]	@ (80033a4 <dwt_configmrxlut+0x10c>)
 800333a:	f7ff fd84 	bl	8002e46 <dwt_write32bitoffsetreg>
}
 800333e:	bf00      	nop
 8003340:	3728      	adds	r7, #40	@ 0x28
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	0001c0fd 	.word	0x0001c0fd
 800334c:	0001c43e 	.word	0x0001c43e
 8003350:	0001c6be 	.word	0x0001c6be
 8003354:	0001c77e 	.word	0x0001c77e
 8003358:	0001cf36 	.word	0x0001cf36
 800335c:	0001cfb5 	.word	0x0001cfb5
 8003360:	0001cff5 	.word	0x0001cff5
 8003364:	0002a8fe 	.word	0x0002a8fe
 8003368:	0002ac36 	.word	0x0002ac36
 800336c:	0002a5fe 	.word	0x0002a5fe
 8003370:	0002af3e 	.word	0x0002af3e
 8003374:	0002af7d 	.word	0x0002af7d
 8003378:	0002afb5 	.word	0x0002afb5
 800337c:	00030038 	.word	0x00030038
 8003380:	0003003c 	.word	0x0003003c
 8003384:	00030040 	.word	0x00030040
 8003388:	00030044 	.word	0x00030044
 800338c:	00030048 	.word	0x00030048
 8003390:	0003004c 	.word	0x0003004c
 8003394:	00030050 	.word	0x00030050
 8003398:	10000240 	.word	0x10000240
 800339c:	0003001c 	.word	0x0003001c
 80033a0:	1b6da489 	.word	0x1b6da489
 80033a4:	00030020 	.word	0x00030020

080033a8 <dwt_pgf_cal>:
 * @param ldoen    -   if set to 1 the function will enable LDOs prior to calibration and disable afterwards.
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_pgf_cal(int ldoen) {
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
	int temp;
	uint16_t val;

	//PGF needs LDOs turned on - ensure PGF LDOs are enabled
	if (ldoen == 1) {
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d10d      	bne.n	80033d2 <dwt_pgf_cal+0x2a>
		val = dwt_read16bitoffsetreg(LDO_CTRL_ID, 0);
 80033b6:	2100      	movs	r1, #0
 80033b8:	480e      	ldr	r0, [pc, #56]	@ (80033f4 <dwt_pgf_cal+0x4c>)
 80033ba:	f7ff fd18 	bl	8002dee <dwt_read16bitoffsetreg>
 80033be:	4603      	mov	r3, r0
 80033c0:	81fb      	strh	r3, [r7, #14]

		dwt_or16bitoffsetreg(LDO_CTRL_ID, 0,
 80033c2:	f240 1305 	movw	r3, #261	@ 0x105
 80033c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033ca:	2100      	movs	r1, #0
 80033cc:	4809      	ldr	r0, [pc, #36]	@ (80033f4 <dwt_pgf_cal+0x4c>)
 80033ce:	f7ff fdc1 	bl	8002f54 <dwt_modify16bitoffsetreg>
				( LDO_CTRL_LDO_VDDIF2_EN_BIT_MASK | LDO_CTRL_LDO_VDDMS3_EN_BIT_MASK | LDO_CTRL_LDO_VDDMS1_EN_BIT_MASK));
	}

	//Run PGF Cal
	temp = dwt_run_pgfcal();
 80033d2:	f000 f811 	bl	80033f8 <dwt_run_pgfcal>
 80033d6:	60b8      	str	r0, [r7, #8]

	//Turn off RX LDOs if previously off
	if (ldoen == 1) {
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d105      	bne.n	80033ea <dwt_pgf_cal+0x42>
		dwt_and16bitoffsetreg(LDO_CTRL_ID, 0, val); // restore LDO values
 80033de:	89fa      	ldrh	r2, [r7, #14]
 80033e0:	2300      	movs	r3, #0
 80033e2:	2100      	movs	r1, #0
 80033e4:	4803      	ldr	r0, [pc, #12]	@ (80033f4 <dwt_pgf_cal+0x4c>)
 80033e6:	f7ff fdb5 	bl	8002f54 <dwt_modify16bitoffsetreg>
	}
	return temp;
 80033ea:	68bb      	ldr	r3, [r7, #8]
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3710      	adds	r7, #16
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	00070048 	.word	0x00070048

080033f8 <dwt_run_pgfcal>:
 * input parameters
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_run_pgfcal(void) {
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
	int result = DWT_SUCCESS;
 80033fe:	2300      	movs	r3, #0
 8003400:	60fb      	str	r3, [r7, #12]
	uint32_t data;
	uint32_t val = 0;
 8003402:	2300      	movs	r3, #0
 8003404:	607b      	str	r3, [r7, #4]
	uint8_t cnt, flag;
	//put into cal mode
	//Turn on delay mode
	data = (((uint32_t) 0x02) << RX_CAL_CFG_COMP_DLY_BIT_OFFSET)
 8003406:	4b2d      	ldr	r3, [pc, #180]	@ (80034bc <dwt_run_pgfcal+0xc4>)
 8003408:	603b      	str	r3, [r7, #0]
			| (RX_CAL_CFG_CAL_MODE_BIT_MASK & 0x1);
	dwt_write32bitoffsetreg(RX_CAL_CFG_ID, 0x0, data);
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	2100      	movs	r1, #0
 800340e:	482c      	ldr	r0, [pc, #176]	@ (80034c0 <dwt_run_pgfcal+0xc8>)
 8003410:	f7ff fd19 	bl	8002e46 <dwt_write32bitoffsetreg>
	// Trigger PGF Cal
	dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x0, RX_CAL_CFG_CAL_EN_BIT_MASK);
 8003414:	2310      	movs	r3, #16
 8003416:	22ff      	movs	r2, #255	@ 0xff
 8003418:	2100      	movs	r1, #0
 800341a:	4829      	ldr	r0, [pc, #164]	@ (80034c0 <dwt_run_pgfcal+0xc8>)
 800341c:	f7ff fdc5 	bl	8002faa <dwt_modify8bitoffsetreg>

	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PGF; cnt++) {
 8003420:	2301      	movs	r3, #1
 8003422:	72bb      	strb	r3, [r7, #10]
 8003424:	2300      	movs	r3, #0
 8003426:	72fb      	strb	r3, [r7, #11]
 8003428:	e00f      	b.n	800344a <dwt_run_pgfcal+0x52>
		deca_usleep(DELAY_20uUSec);
 800342a:	2014      	movs	r0, #20
 800342c:	f000 fe11 	bl	8004052 <deca_usleep>
		if (dwt_read8bitoffsetreg(RX_CAL_STS_ID, 0x0) == 1) { //PGF cal is complete
 8003430:	2100      	movs	r1, #0
 8003432:	4824      	ldr	r0, [pc, #144]	@ (80034c4 <dwt_run_pgfcal+0xcc>)
 8003434:	f7ff fcf5 	bl	8002e22 <dwt_read8bitoffsetreg>
 8003438:	4603      	mov	r3, r0
 800343a:	2b01      	cmp	r3, #1
 800343c:	d102      	bne.n	8003444 <dwt_run_pgfcal+0x4c>
			flag = 0;
 800343e:	2300      	movs	r3, #0
 8003440:	72bb      	strb	r3, [r7, #10]
			break;
 8003442:	e005      	b.n	8003450 <dwt_run_pgfcal+0x58>
	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PGF; cnt++) {
 8003444:	7afb      	ldrb	r3, [r7, #11]
 8003446:	3301      	adds	r3, #1
 8003448:	72fb      	strb	r3, [r7, #11]
 800344a:	7afb      	ldrb	r3, [r7, #11]
 800344c:	2b02      	cmp	r3, #2
 800344e:	d9ec      	bls.n	800342a <dwt_run_pgfcal+0x32>
		}
	}
	if (flag) {
 8003450:	7abb      	ldrb	r3, [r7, #10]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d002      	beq.n	800345c <dwt_run_pgfcal+0x64>
		result = DWT_ERROR;
 8003456:	f04f 33ff 	mov.w	r3, #4294967295
 800345a:	60fb      	str	r3, [r7, #12]
	}

	// Put into normal mode
	dwt_write8bitoffsetreg(RX_CAL_CFG_ID, 0x0, 0);
 800345c:	2200      	movs	r2, #0
 800345e:	2100      	movs	r1, #0
 8003460:	4817      	ldr	r0, [pc, #92]	@ (80034c0 <dwt_run_pgfcal+0xc8>)
 8003462:	f7ff fd31 	bl	8002ec8 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(RX_CAL_STS_ID, 0x0, 1); //clear the status
 8003466:	2201      	movs	r2, #1
 8003468:	2100      	movs	r1, #0
 800346a:	4816      	ldr	r0, [pc, #88]	@ (80034c4 <dwt_run_pgfcal+0xcc>)
 800346c:	f7ff fd2c 	bl	8002ec8 <dwt_write8bitoffsetreg>
	dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x2, 0x1); //enable reading
 8003470:	2301      	movs	r3, #1
 8003472:	22ff      	movs	r2, #255	@ 0xff
 8003474:	2102      	movs	r1, #2
 8003476:	4812      	ldr	r0, [pc, #72]	@ (80034c0 <dwt_run_pgfcal+0xc8>)
 8003478:	f7ff fd97 	bl	8002faa <dwt_modify8bitoffsetreg>
	val = dwt_read32bitoffsetreg(RX_CAL_RESI_ID, 0x0);
 800347c:	2100      	movs	r1, #0
 800347e:	4812      	ldr	r0, [pc, #72]	@ (80034c8 <dwt_run_pgfcal+0xd0>)
 8003480:	f7ff fc8f 	bl	8002da2 <dwt_read32bitoffsetreg>
 8003484:	6078      	str	r0, [r7, #4]
	if (val == ERR_RX_CAL_FAIL) {
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 800348c:	4293      	cmp	r3, r2
 800348e:	d102      	bne.n	8003496 <dwt_run_pgfcal+0x9e>
		//PGF I Cal Fail
		result = DWT_ERROR;
 8003490:	f04f 33ff 	mov.w	r3, #4294967295
 8003494:	60fb      	str	r3, [r7, #12]
	}
	val = dwt_read32bitoffsetreg(RX_CAL_RESQ_ID, 0x0);
 8003496:	2100      	movs	r1, #0
 8003498:	480c      	ldr	r0, [pc, #48]	@ (80034cc <dwt_run_pgfcal+0xd4>)
 800349a:	f7ff fc82 	bl	8002da2 <dwt_read32bitoffsetreg>
 800349e:	6078      	str	r0, [r7, #4]
	if (val == ERR_RX_CAL_FAIL) {
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d102      	bne.n	80034b0 <dwt_run_pgfcal+0xb8>
		//PGF Q Cal Fail
		result = DWT_ERROR;
 80034aa:	f04f 33ff 	mov.w	r3, #4294967295
 80034ae:	60fb      	str	r3, [r7, #12]
	}

	return result;
 80034b0:	68fb      	ldr	r3, [r7, #12]
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	00020001 	.word	0x00020001
 80034c0:	0004000c 	.word	0x0004000c
 80034c4:	00040020 	.word	0x00040020
 80034c8:	00040014 	.word	0x00040014
 80034cc:	0004001c 	.word	0x0004001c

080034d0 <dwt_setrxantennadelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16_t rxDelay) {
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	4603      	mov	r3, r0
 80034d8:	80fb      	strh	r3, [r7, #6]
	// Set the RX antenna delay for auto TX timestamp adjustment
	dwt_write16bitoffsetreg(CIA_CONF_ID, 0, rxDelay);
 80034da:	88fb      	ldrh	r3, [r7, #6]
 80034dc:	461a      	mov	r2, r3
 80034de:	2100      	movs	r1, #0
 80034e0:	f44f 2060 	mov.w	r0, #917504	@ 0xe0000
 80034e4:	f7ff fcd5 	bl	8002e92 <dwt_write16bitoffsetreg>
}
 80034e8:	bf00      	nop
 80034ea:	3708      	adds	r7, #8
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <dwt_settxantennadelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_settxantennadelay(uint16_t txDelay) {
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	4603      	mov	r3, r0
 80034f8:	80fb      	strh	r3, [r7, #6]
	// Set the TX antenna delay for auto TX timestamp adjustment
	dwt_write16bitoffsetreg(TX_ANTD_ID, 0, txDelay);
 80034fa:	88fb      	ldrh	r3, [r7, #6]
 80034fc:	461a      	mov	r2, r3
 80034fe:	2100      	movs	r1, #0
 8003500:	4803      	ldr	r0, [pc, #12]	@ (8003510 <dwt_settxantennadelay+0x20>)
 8003502:	f7ff fcc6 	bl	8002e92 <dwt_write16bitoffsetreg>
}
 8003506:	bf00      	nop
 8003508:	3708      	adds	r7, #8
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	00010004 	.word	0x00010004

08003514 <dwt_writetxdata>:
 *
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16_t data_size, uint8_t *data, uint16_t offset) {
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af02      	add	r7, sp, #8
 800351a:	4603      	mov	r3, r0
 800351c:	6039      	str	r1, [r7, #0]
 800351e:	80fb      	strh	r3, [r7, #6]
 8003520:	4613      	mov	r3, r2
 8003522:	80bb      	strh	r3, [r7, #4]
	if ((offset + data_size) < TX_BUFFER_MAX_LEN) {
 8003524:	88ba      	ldrh	r2, [r7, #4]
 8003526:	88fb      	ldrh	r3, [r7, #6]
 8003528:	4413      	add	r3, r2
 800352a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800352e:	da24      	bge.n	800357a <dwt_writetxdata+0x66>
		/* Directly write the data to the IC TX buffer */
		if (offset <= REG_DIRECT_OFFSET_MAX_LEN)
 8003530:	88bb      	ldrh	r3, [r7, #4]
 8003532:	2b7f      	cmp	r3, #127	@ 0x7f
 8003534:	d80a      	bhi.n	800354c <dwt_writetxdata+0x38>
			dwt_xfer3000(TX_BUFFER_ID, offset, data_size, data,
 8003536:	88fa      	ldrh	r2, [r7, #6]
 8003538:	88b9      	ldrh	r1, [r7, #4]
 800353a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800353e:	9300      	str	r3, [sp, #0]
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	f44f 10a0 	mov.w	r0, #1310720	@ 0x140000
 8003546:	f7ff fae9 	bl	8002b1c <dwt_xfer3000>
 800354a:	e014      	b.n	8003576 <dwt_writetxdata+0x62>
					DW3000_SPI_WR_BIT);

		else {
			/* Program the indirect offset register A for specified offset to TX buffer */
			dwt_write32bitreg(INDIRECT_ADDR_A_ID, (TX_BUFFER_ID >> 16));
 800354c:	2214      	movs	r2, #20
 800354e:	2100      	movs	r1, #0
 8003550:	480d      	ldr	r0, [pc, #52]	@ (8003588 <dwt_writetxdata+0x74>)
 8003552:	f7ff fc78 	bl	8002e46 <dwt_write32bitoffsetreg>
			dwt_write32bitreg(ADDR_OFFSET_A_ID, offset);
 8003556:	88bb      	ldrh	r3, [r7, #4]
 8003558:	461a      	mov	r2, r3
 800355a:	2100      	movs	r1, #0
 800355c:	480b      	ldr	r0, [pc, #44]	@ (800358c <dwt_writetxdata+0x78>)
 800355e:	f7ff fc72 	bl	8002e46 <dwt_write32bitoffsetreg>

			/* Indirectly write the data to the IC TX buffer */
			dwt_xfer3000(INDIRECT_POINTER_A_ID, 0, data_size, data,
 8003562:	88fa      	ldrh	r2, [r7, #6]
 8003564:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003568:	9300      	str	r3, [sp, #0]
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	2100      	movs	r1, #0
 800356e:	f44f 10e8 	mov.w	r0, #1900544	@ 0x1d0000
 8003572:	f7ff fad3 	bl	8002b1c <dwt_xfer3000>
					DW3000_SPI_WR_BIT);

		}
		return DWT_SUCCESS;
 8003576:	2300      	movs	r3, #0
 8003578:	e001      	b.n	800357e <dwt_writetxdata+0x6a>
	} else
		return DWT_ERROR;
 800357a:	f04f 33ff 	mov.w	r3, #4294967295
} // end dwt_writetxdata()
 800357e:	4618      	mov	r0, r3
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	001f0004 	.word	0x001f0004
 800358c:	001f0008 	.word	0x001f0008

08003590 <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16_t txFrameLength, uint16_t txBufferOffset,
		uint8_t ranging) {
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	4603      	mov	r3, r0
 8003598:	80fb      	strh	r3, [r7, #6]
 800359a:	460b      	mov	r3, r1
 800359c:	80bb      	strh	r3, [r7, #4]
 800359e:	4613      	mov	r3, r2
 80035a0:	70fb      	strb	r3, [r7, #3]
           (txFrameLength <= STD_FRAME_LEN));
#endif

	//DW3000/3700 - if offset is > 127, 128 needs to be added before data is written, this will be subtracted internally
	//prior to writing the data
	if (txBufferOffset <= 127) {
 80035a2:	88bb      	ldrh	r3, [r7, #4]
 80035a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80035a6:	d80e      	bhi.n	80035c6 <dwt_writetxfctrl+0x36>
		// Write the frame length to the TX frame control register
		reg32 =
				txFrameLength
						| ((uint32_t) (txBufferOffset)
 80035a8:	88fa      	ldrh	r2, [r7, #6]
 80035aa:	88bb      	ldrh	r3, [r7, #4]
								<< TX_FCTRL_TXB_OFFSET_BIT_OFFSET)
 80035ac:	041b      	lsls	r3, r3, #16
						| ((uint32_t) (txBufferOffset)
 80035ae:	431a      	orrs	r2, r3
						| ((uint32_t) ranging << TX_FCTRL_TR_BIT_OFFSET);
 80035b0:	78fb      	ldrb	r3, [r7, #3]
 80035b2:	02db      	lsls	r3, r3, #11
		reg32 =
 80035b4:	4313      	orrs	r3, r2
 80035b6:	60fb      	str	r3, [r7, #12]
		dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	4a10      	ldr	r2, [pc, #64]	@ (80035fc <dwt_writetxfctrl+0x6c>)
 80035bc:	2100      	movs	r1, #0
 80035be:	2024      	movs	r0, #36	@ 0x24
 80035c0:	f7ff fc94 	bl	8002eec <dwt_modify32bitoffsetreg>
				~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK
						| TX_FCTRL_TXFLEN_BIT_MASK), reg32);
		reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
	}

} // end dwt_writetxfctrl()
 80035c4:	e015      	b.n	80035f2 <dwt_writetxfctrl+0x62>
				| ((uint32_t) (txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST)
 80035c6:	88fa      	ldrh	r2, [r7, #6]
 80035c8:	88bb      	ldrh	r3, [r7, #4]
 80035ca:	3380      	adds	r3, #128	@ 0x80
						<< TX_FCTRL_TXB_OFFSET_BIT_OFFSET)
 80035cc:	041b      	lsls	r3, r3, #16
				| ((uint32_t) (txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST)
 80035ce:	431a      	orrs	r2, r3
				| ((uint32_t) ranging << TX_FCTRL_TR_BIT_OFFSET);
 80035d0:	78fb      	ldrb	r3, [r7, #3]
 80035d2:	02db      	lsls	r3, r3, #11
		reg32 = txFrameLength
 80035d4:	4313      	orrs	r3, r2
 80035d6:	60fb      	str	r3, [r7, #12]
		dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4a08      	ldr	r2, [pc, #32]	@ (80035fc <dwt_writetxfctrl+0x6c>)
 80035dc:	2100      	movs	r1, #0
 80035de:	2024      	movs	r0, #36	@ 0x24
 80035e0:	f7ff fc84 	bl	8002eec <dwt_modify32bitoffsetreg>
		reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
 80035e4:	2100      	movs	r1, #0
 80035e6:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80035ea:	f7ff fc1a 	bl	8002e22 <dwt_read8bitoffsetreg>
 80035ee:	4603      	mov	r3, r0
 80035f0:	60fb      	str	r3, [r7, #12]
} // end dwt_writetxfctrl()
 80035f2:	bf00      	nop
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	fc00f400 	.word	0xfc00f400

08003600 <dwt_setplenfine>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setplenfine(uint8_t preambleLength) {
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	4603      	mov	r3, r0
 8003608:	71fb      	strb	r3, [r7, #7]
	dwt_write8bitoffsetreg(TX_FCTRL_HI_ID, 1, preambleLength);
 800360a:	79fb      	ldrb	r3, [r7, #7]
 800360c:	461a      	mov	r2, r3
 800360e:	2101      	movs	r1, #1
 8003610:	2028      	movs	r0, #40	@ 0x28
 8003612:	f7ff fc59 	bl	8002ec8 <dwt_write8bitoffsetreg>
}
 8003616:	bf00      	nop
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
	...

08003620 <dwt_readrxdata>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8_t *buffer, uint16_t length, uint16_t rxBufferOffset) {
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	460b      	mov	r3, r1
 800362a:	807b      	strh	r3, [r7, #2]
 800362c:	4613      	mov	r3, r2
 800362e:	803b      	strh	r3, [r7, #0]
	uint32_t rx_buff_addr;

	if (pdw3000local->dblbuffon == DBL_BUFF_ACCESS_BUFFER_1) //if the flag is 0x3 we are reading from RX_BUFFER_1
 8003630:	4b19      	ldr	r3, [pc, #100]	@ (8003698 <dwt_readrxdata+0x78>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	7bdb      	ldrb	r3, [r3, #15]
 8003636:	2b03      	cmp	r3, #3
 8003638:	d103      	bne.n	8003642 <dwt_readrxdata+0x22>
	{
		rx_buff_addr = RX_BUFFER_1_ID;
 800363a:	f44f 1398 	mov.w	r3, #1245184	@ 0x130000
 800363e:	60fb      	str	r3, [r7, #12]
 8003640:	e002      	b.n	8003648 <dwt_readrxdata+0x28>
	} else //reading from RX_BUFFER_0 - also when non-double buffer mode
	{
		rx_buff_addr = RX_BUFFER_0_ID;
 8003642:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8003646:	60fb      	str	r3, [r7, #12]
	}

	if ((rxBufferOffset + length) <= RX_BUFFER_MAX_LEN) {
 8003648:	883a      	ldrh	r2, [r7, #0]
 800364a:	887b      	ldrh	r3, [r7, #2]
 800364c:	4413      	add	r3, r2
 800364e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003652:	da1d      	bge.n	8003690 <dwt_readrxdata+0x70>
		if (rxBufferOffset <= REG_DIRECT_OFFSET_MAX_LEN) {
 8003654:	883b      	ldrh	r3, [r7, #0]
 8003656:	2b7f      	cmp	r3, #127	@ 0x7f
 8003658:	d806      	bhi.n	8003668 <dwt_readrxdata+0x48>
			/* Directly read data from the IC to the buffer */
			dwt_readfromdevice(rx_buff_addr, rxBufferOffset, length, buffer);
 800365a:	887a      	ldrh	r2, [r7, #2]
 800365c:	8839      	ldrh	r1, [r7, #0]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	f7ff fb89 	bl	8002d78 <dwt_readfromdevice>

			/* Indirectly read data from the IC to the buffer */
			dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
		}
	}
}
 8003666:	e013      	b.n	8003690 <dwt_readrxdata+0x70>
			dwt_write32bitreg(INDIRECT_ADDR_A_ID, (rx_buff_addr >> 16));
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	0c1b      	lsrs	r3, r3, #16
 800366c:	461a      	mov	r2, r3
 800366e:	2100      	movs	r1, #0
 8003670:	480a      	ldr	r0, [pc, #40]	@ (800369c <dwt_readrxdata+0x7c>)
 8003672:	f7ff fbe8 	bl	8002e46 <dwt_write32bitoffsetreg>
			dwt_write32bitreg(ADDR_OFFSET_A_ID, rxBufferOffset);
 8003676:	883b      	ldrh	r3, [r7, #0]
 8003678:	461a      	mov	r2, r3
 800367a:	2100      	movs	r1, #0
 800367c:	4808      	ldr	r0, [pc, #32]	@ (80036a0 <dwt_readrxdata+0x80>)
 800367e:	f7ff fbe2 	bl	8002e46 <dwt_write32bitoffsetreg>
			dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
 8003682:	887a      	ldrh	r2, [r7, #2]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2100      	movs	r1, #0
 8003688:	f44f 10e8 	mov.w	r0, #1900544	@ 0x1d0000
 800368c:	f7ff fb74 	bl	8002d78 <dwt_readfromdevice>
}
 8003690:	bf00      	nop
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	200000ac 	.word	0x200000ac
 800369c:	001f0004 	.word	0x001f0004
 80036a0:	001f0008 	.word	0x001f0008

080036a4 <dwt_readrxtimestamp>:
 *
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readrxtimestamp(uint8_t *timestamp) {
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
	switch (pdw3000local->dblbuffon) //check if in double buffer mode and if so which buffer host is currently accessing
 80036ac:	4b10      	ldr	r3, [pc, #64]	@ (80036f0 <dwt_readrxtimestamp+0x4c>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	7bdb      	ldrb	r3, [r3, #15]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d009      	beq.n	80036ca <dwt_readrxtimestamp+0x26>
 80036b6:	2b03      	cmp	r3, #3
 80036b8:	d10e      	bne.n	80036d8 <dwt_readrxtimestamp+0x34>
	{
	case DBL_BUFF_ACCESS_BUFFER_1:
		//!!! Assumes that Indirect pointer register B was already set. This is done in the dwt_setdblrxbuffmode when mode is enabled.
		dwt_readfromdevice(INDIRECT_POINTER_B_ID, BUF1_RX_TIME - BUF1_RX_FINFO,
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2205      	movs	r2, #5
 80036be:	2104      	movs	r1, #4
 80036c0:	f44f 10f0 	mov.w	r0, #1966080	@ 0x1e0000
 80036c4:	f7ff fb58 	bl	8002d78 <dwt_readfromdevice>
				RX_TIME_RX_STAMP_LEN, timestamp);
		break;
 80036c8:	e00d      	b.n	80036e6 <dwt_readrxtimestamp+0x42>
	case DBL_BUFF_ACCESS_BUFFER_0:
		dwt_readfromdevice(BUF0_RX_TIME, 0, RX_TIME_RX_STAMP_LEN, timestamp);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2205      	movs	r2, #5
 80036ce:	2100      	movs	r1, #0
 80036d0:	4808      	ldr	r0, [pc, #32]	@ (80036f4 <dwt_readrxtimestamp+0x50>)
 80036d2:	f7ff fb51 	bl	8002d78 <dwt_readfromdevice>
		break;
 80036d6:	e006      	b.n	80036e6 <dwt_readrxtimestamp+0x42>
	default:
		dwt_readfromdevice(RX_TIME_0_ID, 0, RX_TIME_RX_STAMP_LEN, timestamp); // Get the adjusted time of arrival
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2205      	movs	r2, #5
 80036dc:	2100      	movs	r1, #0
 80036de:	2064      	movs	r0, #100	@ 0x64
 80036e0:	f7ff fb4a 	bl	8002d78 <dwt_readfromdevice>
		break;
 80036e4:	bf00      	nop
	}
}
 80036e6:	bf00      	nop
 80036e8:	3708      	adds	r7, #8
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	200000ac 	.word	0x200000ac
 80036f4:	00180004 	.word	0x00180004

080036f8 <dwt_aon_write>:
 * output parameters - None
 *
 * no return value
 *
 */
void dwt_aon_write(uint16_t aon_address, uint8_t aon_write_data) {
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	4603      	mov	r3, r0
 8003700:	460a      	mov	r2, r1
 8003702:	80fb      	strh	r3, [r7, #6]
 8003704:	4613      	mov	r3, r2
 8003706:	717b      	strb	r3, [r7, #5]
	uint8_t temp = 0;
 8003708:	2300      	movs	r3, #0
 800370a:	73fb      	strb	r3, [r7, #15]
	if (aon_address >= 0x100)
 800370c:	88fb      	ldrh	r3, [r7, #6]
 800370e:	2bff      	cmp	r3, #255	@ 0xff
 8003710:	d901      	bls.n	8003716 <dwt_aon_write+0x1e>
		temp = AON_CTRL_DCA_WRITE_HI_EN_BIT_MASK;
 8003712:	2320      	movs	r3, #32
 8003714:	73fb      	strb	r3, [r7, #15]
	dwt_write16bitoffsetreg(AON_ADDR_ID, 0x0, aon_address); // Set AON address for write
 8003716:	88fb      	ldrh	r3, [r7, #6]
 8003718:	461a      	mov	r2, r3
 800371a:	2100      	movs	r1, #0
 800371c:	480d      	ldr	r0, [pc, #52]	@ (8003754 <dwt_aon_write+0x5c>)
 800371e:	f7ff fbb8 	bl	8002e92 <dwt_write16bitoffsetreg>
	dwt_write8bitoffsetreg(AON_WDATA_ID, 0x0, aon_write_data); // Set write data
 8003722:	797b      	ldrb	r3, [r7, #5]
 8003724:	461a      	mov	r2, r3
 8003726:	2100      	movs	r1, #0
 8003728:	480b      	ldr	r0, [pc, #44]	@ (8003758 <dwt_aon_write+0x60>)
 800372a:	f7ff fbcd 	bl	8002ec8 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(AON_CTRL_ID, 0x0,
 800372e:	7bfb      	ldrb	r3, [r7, #15]
 8003730:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 8003734:	b2db      	uxtb	r3, r3
 8003736:	461a      	mov	r2, r3
 8003738:	2100      	movs	r1, #0
 800373a:	4808      	ldr	r0, [pc, #32]	@ (800375c <dwt_aon_write+0x64>)
 800373c:	f7ff fbc4 	bl	8002ec8 <dwt_write8bitoffsetreg>
			(temp | AON_CTRL_DCA_ENAB_BIT_MASK | AON_CTRL_DCA_WRITE_EN_BIT_MASK)); //Enable write
	dwt_write8bitoffsetreg(AON_CTRL_ID, 0x0, 0x0); // Clear all enabled bits
 8003740:	2200      	movs	r2, #0
 8003742:	2100      	movs	r1, #0
 8003744:	4805      	ldr	r0, [pc, #20]	@ (800375c <dwt_aon_write+0x64>)
 8003746:	f7ff fbbf 	bl	8002ec8 <dwt_write8bitoffsetreg>
}
 800374a:	bf00      	nop
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	000a000c 	.word	0x000a000c
 8003758:	000a0010 	.word	0x000a0010
 800375c:	000a0004 	.word	0x000a0004

08003760 <_dwt_otpread>:
 *
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32_t _dwt_otpread(uint16_t address) {
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	4603      	mov	r3, r0
 8003768:	80fb      	strh	r3, [r7, #6]
	uint32_t ret_data = 0;
 800376a:	2300      	movs	r3, #0
 800376c:	60fb      	str	r3, [r7, #12]

	// Set manual access mode
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 800376e:	2201      	movs	r2, #1
 8003770:	2100      	movs	r1, #0
 8003772:	480c      	ldr	r0, [pc, #48]	@ (80037a4 <_dwt_otpread+0x44>)
 8003774:	f7ff fb8d 	bl	8002e92 <dwt_write16bitoffsetreg>
	// set the address
	dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 8003778:	88fb      	ldrh	r3, [r7, #6]
 800377a:	461a      	mov	r2, r3
 800377c:	2100      	movs	r1, #0
 800377e:	480a      	ldr	r0, [pc, #40]	@ (80037a8 <_dwt_otpread+0x48>)
 8003780:	f7ff fb87 	bl	8002e92 <dwt_write16bitoffsetreg>
	// Assert the read strobe
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 8003784:	2202      	movs	r2, #2
 8003786:	2100      	movs	r1, #0
 8003788:	4806      	ldr	r0, [pc, #24]	@ (80037a4 <_dwt_otpread+0x44>)
 800378a:	f7ff fb82 	bl	8002e92 <dwt_write16bitoffsetreg>
	// attempt a read from OTP address
	ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 800378e:	2100      	movs	r1, #0
 8003790:	4806      	ldr	r0, [pc, #24]	@ (80037ac <_dwt_otpread+0x4c>)
 8003792:	f7ff fb06 	bl	8002da2 <dwt_read32bitoffsetreg>
 8003796:	60f8      	str	r0, [r7, #12]

	// Return the 32bit of read data
	return ret_data;
 8003798:	68fb      	ldr	r3, [r7, #12]
}
 800379a:	4618      	mov	r0, r3
 800379c:	3710      	adds	r7, #16
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	000b0008 	.word	0x000b0008
 80037a8:	000b0004 	.word	0x000b0004
 80037ac:	000b0010 	.word	0x000b0010

080037b0 <dwt_configuresleepcnt>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuresleepcnt(uint16_t sleepcnt) {
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	80fb      	strh	r3, [r7, #6]

	dwt_aon_write(AON_SLPCNT_LO, (uint8_t) (sleepcnt));
 80037ba:	88fb      	ldrh	r3, [r7, #6]
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	4619      	mov	r1, r3
 80037c0:	f44f 7081 	mov.w	r0, #258	@ 0x102
 80037c4:	f7ff ff98 	bl	80036f8 <dwt_aon_write>
	dwt_aon_write(AON_SLPCNT_HI, (uint8_t) (sleepcnt >> 8));
 80037c8:	88fb      	ldrh	r3, [r7, #6]
 80037ca:	0a1b      	lsrs	r3, r3, #8
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	4619      	mov	r1, r3
 80037d2:	f240 1003 	movw	r0, #259	@ 0x103
 80037d6:	f7ff ff8f 	bl	80036f8 <dwt_aon_write>

}
 80037da:	bf00      	nop
 80037dc:	3708      	adds	r7, #8
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
	...

080037e4 <dwt_configuresleep>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuresleep(uint16_t mode, uint8_t wake) {
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	4603      	mov	r3, r0
 80037ec:	460a      	mov	r2, r1
 80037ee:	80fb      	strh	r3, [r7, #6]
 80037f0:	4613      	mov	r3, r2
 80037f2:	717b      	strb	r3, [r7, #5]
	// Add predefined sleep settings before writing the mode
	pdw3000local->sleep_mode |= mode;
 80037f4:	4b0d      	ldr	r3, [pc, #52]	@ (800382c <dwt_configuresleep+0x48>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	8a19      	ldrh	r1, [r3, #16]
 80037fa:	4b0c      	ldr	r3, [pc, #48]	@ (800382c <dwt_configuresleep+0x48>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	88fa      	ldrh	r2, [r7, #6]
 8003800:	430a      	orrs	r2, r1
 8003802:	b292      	uxth	r2, r2
 8003804:	821a      	strh	r2, [r3, #16]
	dwt_write16bitoffsetreg(AON_DIG_CFG_ID, 0, pdw3000local->sleep_mode);
 8003806:	4b09      	ldr	r3, [pc, #36]	@ (800382c <dwt_configuresleep+0x48>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	8a1b      	ldrh	r3, [r3, #16]
 800380c:	461a      	mov	r2, r3
 800380e:	2100      	movs	r1, #0
 8003810:	f44f 2020 	mov.w	r0, #655360	@ 0xa0000
 8003814:	f7ff fb3d 	bl	8002e92 <dwt_write16bitoffsetreg>

	dwt_write8bitoffsetreg(ANA_CFG_ID, 0, wake); //bit 0 - SLEEP_EN, bit 1 - DEEP_SLEEP=0/SLEEP=1, bit 3 wake on CS
 8003818:	797b      	ldrb	r3, [r7, #5]
 800381a:	461a      	mov	r2, r3
 800381c:	2100      	movs	r1, #0
 800381e:	4804      	ldr	r0, [pc, #16]	@ (8003830 <dwt_configuresleep+0x4c>)
 8003820:	f7ff fb52 	bl	8002ec8 <dwt_write8bitoffsetreg>
}
 8003824:	bf00      	nop
 8003826:	3708      	adds	r7, #8
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	200000ac 	.word	0x200000ac
 8003830:	000a0014 	.word	0x000a0014

08003834 <dwt_check_dev_id>:
 *
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_check_dev_id(void) {
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
	uint32_t dev_id;
	dev_id = dwt_readdevid();
 800383a:	f7ff fcb9 	bl	80031b0 <dwt_readdevid>
 800383e:	6078      	str	r0, [r7, #4]

	if (!((DWT_C0_PDOA_DEV_ID == dev_id) || (DWT_C0_DEV_ID == dev_id))) {
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a07      	ldr	r2, [pc, #28]	@ (8003860 <dwt_check_dev_id+0x2c>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d006      	beq.n	8003856 <dwt_check_dev_id+0x22>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a06      	ldr	r2, [pc, #24]	@ (8003864 <dwt_check_dev_id+0x30>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d002      	beq.n	8003856 <dwt_check_dev_id+0x22>
		return DWT_ERROR;
 8003850:	f04f 33ff 	mov.w	r3, #4294967295
 8003854:	e000      	b.n	8003858 <dwt_check_dev_id+0x24>
	}

	return DWT_SUCCESS;
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3708      	adds	r7, #8
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	deca0312 	.word	0xdeca0312
 8003864:	deca0302 	.word	0xdeca0302

08003868 <dwt_setrxaftertxdelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxaftertxdelay(uint32_t rxDelayTime) {
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
	uint32_t val = dwt_read32bitreg(ACK_RESP_ID); // Read ACK_RESP_T_ID register
 8003870:	2100      	movs	r1, #0
 8003872:	480b      	ldr	r0, [pc, #44]	@ (80038a0 <dwt_setrxaftertxdelay+0x38>)
 8003874:	f7ff fa95 	bl	8002da2 <dwt_read32bitoffsetreg>
 8003878:	60f8      	str	r0, [r7, #12]

	val &= (~ACK_RESP_W4R_TIM_BIT_MASK); // Clear the timer (19:0)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	0d1b      	lsrs	r3, r3, #20
 800387e:	051b      	lsls	r3, r3, #20
 8003880:	60fb      	str	r3, [r7, #12]

	val |= (rxDelayTime & ACK_RESP_W4R_TIM_BIT_MASK); // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003888:	68fa      	ldr	r2, [r7, #12]
 800388a:	4313      	orrs	r3, r2
 800388c:	60fb      	str	r3, [r7, #12]

	dwt_write32bitoffsetreg(ACK_RESP_ID, 0, val);
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	2100      	movs	r1, #0
 8003892:	4803      	ldr	r0, [pc, #12]	@ (80038a0 <dwt_setrxaftertxdelay+0x38>)
 8003894:	f7ff fad7 	bl	8002e46 <dwt_write32bitoffsetreg>
}
 8003898:	bf00      	nop
 800389a:	3710      	adds	r7, #16
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	00010008 	.word	0x00010008

080038a4 <dwt_checkidlerc>:
 *
 * output parameters
 *
 * return value is 1 if the IDLE_RC bit is set and 0 otherwise
 */
uint8_t dwt_checkidlerc(void) {
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
	//HAL_Delay(2); /* wait 2 ms for DW IC to get into IDLE_RC state */
	/* Poll DW IC until IDLE_RC event set. This means that DW IC is in IDLE_RC state and ready */
	uint32_t reg = 0;
 80038aa:	2300      	movs	r3, #0
 80038ac:	607b      	str	r3, [r7, #4]
	reg = ((uint32_t) dwt_read16bitoffsetreg(SYS_STATUS_ID, 2) << 16);
 80038ae:	2102      	movs	r1, #2
 80038b0:	2044      	movs	r0, #68	@ 0x44
 80038b2:	f7ff fa9c 	bl	8002dee <dwt_read16bitoffsetreg>
 80038b6:	4603      	mov	r3, r0
 80038b8:	041b      	lsls	r3, r3, #16
 80038ba:	607b      	str	r3, [r7, #4]

	return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK));
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	bf14      	ite	ne
 80038c6:	2301      	movne	r3, #1
 80038c8:	2300      	moveq	r3, #0
 80038ca:	b2db      	uxtb	r3, r3
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3708      	adds	r7, #8
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <dwt_setleds>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setleds(uint8_t mode) {
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	4603      	mov	r3, r0
 80038dc:	71fb      	strb	r3, [r7, #7]
	uint32_t reg;
	if (mode & DWT_LEDS_ENABLE) {
 80038de:	79fb      	ldrb	r3, [r7, #7]
 80038e0:	f003 0301 	and.w	r3, r3, #1
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d030      	beq.n	800394a <dwt_setleds+0x76>
		// Set up MFIO for LED output.
		dwt_modify32bitoffsetreg(GPIO_MODE_ID, 0,
 80038e8:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80038ec:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 80038f0:	2100      	movs	r1, #0
 80038f2:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 80038f6:	f7ff faf9 	bl	8002eec <dwt_modify32bitoffsetreg>
				~(GPIO_MODE_MSGP3_MODE_BIT_MASK | GPIO_MODE_MSGP2_MODE_BIT_MASK),
				(GPIO_PIN2_RXLED | GPIO_PIN3_TXLED));

		// Enable LP Oscillator to run from counter and turn on de-bounce clock.
		dwt_or32bitoffsetreg(CLK_CTRL_ID, 0,
 80038fa:	f44f 0304 	mov.w	r3, #8650752	@ 0x840000
 80038fe:	f04f 32ff 	mov.w	r2, #4294967295
 8003902:	2100      	movs	r1, #0
 8003904:	481a      	ldr	r0, [pc, #104]	@ (8003970 <dwt_setleds+0x9c>)
 8003906:	f7ff faf1 	bl	8002eec <dwt_modify32bitoffsetreg>
				(CLK_CTRL_GPIO_DCLK_EN_BIT_MASK | CLK_CTRL_LP_CLK_EN_BIT_MASK));

		// Enable LEDs to blink and set default blink time.
		reg = LED_CTRL_BLINK_EN_BIT_MASK | DWT_LEDS_BLINK_TIME_DEF;
 800390a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800390e:	60fb      	str	r3, [r7, #12]
		// Make LEDs blink once if requested.
		if (mode & DWT_LEDS_INIT_BLINK) {
 8003910:	79fb      	ldrb	r3, [r7, #7]
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	2b00      	cmp	r3, #0
 8003918:	d003      	beq.n	8003922 <dwt_setleds+0x4e>
			reg |= LED_CTRL_FORCE_TRIGGER_BIT_MASK;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 8003920:	60fb      	str	r3, [r7, #12]
		}
		dwt_write32bitreg(LED_CTRL_ID, reg);
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	2100      	movs	r1, #0
 8003926:	4813      	ldr	r0, [pc, #76]	@ (8003974 <dwt_setleds+0xa0>)
 8003928:	f7ff fa8d 	bl	8002e46 <dwt_write32bitoffsetreg>
		// Clear force blink bits if needed.
		if (mode & DWT_LEDS_INIT_BLINK) {
 800392c:	79fb      	ldrb	r3, [r7, #7]
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b00      	cmp	r3, #0
 8003934:	d018      	beq.n	8003968 <dwt_setleds+0x94>
			reg &= (~LED_CTRL_FORCE_TRIGGER_BIT_MASK);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 800393c:	60fb      	str	r3, [r7, #12]
			dwt_write32bitreg(LED_CTRL_ID, reg);
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	2100      	movs	r1, #0
 8003942:	480c      	ldr	r0, [pc, #48]	@ (8003974 <dwt_setleds+0xa0>)
 8003944:	f7ff fa7f 	bl	8002e46 <dwt_write32bitoffsetreg>
				~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
		dwt_and16bitoffsetreg(LED_CTRL_ID, 0,
				(uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
	}

}
 8003948:	e00e      	b.n	8003968 <dwt_setleds+0x94>
		dwt_and32bitoffsetreg(GPIO_MODE_ID, 0,
 800394a:	2300      	movs	r3, #0
 800394c:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8003950:	2100      	movs	r1, #0
 8003952:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8003956:	f7ff fac9 	bl	8002eec <dwt_modify32bitoffsetreg>
		dwt_and16bitoffsetreg(LED_CTRL_ID, 0,
 800395a:	2300      	movs	r3, #0
 800395c:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 8003960:	2100      	movs	r1, #0
 8003962:	4804      	ldr	r0, [pc, #16]	@ (8003974 <dwt_setleds+0xa0>)
 8003964:	f7ff faf6 	bl	8002f54 <dwt_modify16bitoffsetreg>
}
 8003968:	bf00      	nop
 800396a:	3710      	adds	r7, #16
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	00110004 	.word	0x00110004
 8003974:	00110016 	.word	0x00110016

08003978 <dwt_force_clocks>:
 * output parameters none
 *
 * no return value
 */

void dwt_force_clocks(int clocks) {
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]

	if (clocks == FORCE_CLK_SYS_TX) {
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2b01      	cmp	r3, #1
 8003984:	d110      	bne.n	80039a8 <dwt_force_clocks+0x30>
		uint16_t regvalue0 = CLK_CTRL_TX_BUF_CLK_ON_BIT_MASK
 8003986:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800398a:	81fb      	strh	r3, [r7, #14]
				| CLK_CTRL_RX_BUF_CLK_ON_BIT_MASK;

		//SYS_CLK_SEL = PLL
		regvalue0 |= ((uint16_t) FORCE_SYSCLK_PLL)
 800398c:	89fb      	ldrh	r3, [r7, #14]
 800398e:	f043 0302 	orr.w	r3, r3, #2
 8003992:	81fb      	strh	r3, [r7, #14]
				<< CLK_CTRL_SYS_CLK_SEL_BIT_OFFSET;

		//TX_CLK_SEL = ON
		regvalue0 |= ((uint16_t) FORCE_CLK_PLL)
 8003994:	89fb      	ldrh	r3, [r7, #14]
 8003996:	f043 0320 	orr.w	r3, r3, #32
 800399a:	81fb      	strh	r3, [r7, #14]
				<< CLK_CTRL_TX_CLK_SEL_BIT_OFFSET;

		dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, regvalue0);
 800399c:	89fb      	ldrh	r3, [r7, #14]
 800399e:	461a      	mov	r2, r3
 80039a0:	2100      	movs	r1, #0
 80039a2:	4808      	ldr	r0, [pc, #32]	@ (80039c4 <dwt_force_clocks+0x4c>)
 80039a4:	f7ff fa75 	bl	8002e92 <dwt_write16bitoffsetreg>

	}

	if (clocks == FORCE_CLK_AUTO) {
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2b05      	cmp	r3, #5
 80039ac:	d105      	bne.n	80039ba <dwt_force_clocks+0x42>
		//Restore auto clock mode
		dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, (uint16_t) DWT_AUTO_CLKS); //we only need to restore the low 16 bits as they are the only ones to change as a result of  FORCE_CLK_SYS_TX
 80039ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039b2:	2100      	movs	r1, #0
 80039b4:	4803      	ldr	r0, [pc, #12]	@ (80039c4 <dwt_force_clocks+0x4c>)
 80039b6:	f7ff fa6c 	bl	8002e92 <dwt_write16bitoffsetreg>
	}

} // end dwt_force_clocks()
 80039ba:	bf00      	nop
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	00110004 	.word	0x00110004

080039c8 <dwt_setdelayedtrxtime>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setdelayedtrxtime(uint32_t starttime) {
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
	dwt_write32bitoffsetreg(DX_TIME_ID, 0, starttime); // Note: bit 0 of this register is ignored
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	2100      	movs	r1, #0
 80039d4:	202c      	movs	r0, #44	@ 0x2c
 80039d6:	f7ff fa36 	bl	8002e46 <dwt_write32bitoffsetreg>
} // end dwt_setdelayedtrxtime()
 80039da:	bf00      	nop
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
	...

080039e4 <dwt_starttx>:
 *               if mode = DWT_START_TX_CCA  | DWT_RESPONSE_EXPECTED - Send the frame if no preamble detected within PTO time and then enable RX*
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */
int dwt_starttx(uint8_t mode) {
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b086      	sub	sp, #24
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	4603      	mov	r3, r0
 80039ec:	71fb      	strb	r3, [r7, #7]
	int retval = DWT_SUCCESS;
 80039ee:	2300      	movs	r3, #0
 80039f0:	617b      	str	r3, [r7, #20]
	uint16_t checkTxOK = 0;
 80039f2:	2300      	movs	r3, #0
 80039f4:	827b      	strh	r3, [r7, #18]
	uint32_t sys_state;

	if ((mode & DWT_START_TX_DELAYED) || (mode & DWT_START_TX_DLY_REF)
 80039f6:	79fb      	ldrb	r3, [r7, #7]
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d10f      	bne.n	8003a20 <dwt_starttx+0x3c>
 8003a00:	79fb      	ldrb	r3, [r7, #7]
 8003a02:	f003 0304 	and.w	r3, r3, #4
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d10a      	bne.n	8003a20 <dwt_starttx+0x3c>
			|| (mode & DWT_START_TX_DLY_RS) || (mode & DWT_START_TX_DLY_TS)) {
 8003a0a:	79fb      	ldrb	r3, [r7, #7]
 8003a0c:	f003 0308 	and.w	r3, r3, #8
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d105      	bne.n	8003a20 <dwt_starttx+0x3c>
 8003a14:	79fb      	ldrb	r3, [r7, #7]
 8003a16:	f003 0310 	and.w	r3, r3, #16
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f000 8085 	beq.w	8003b2a <dwt_starttx+0x146>
		if (mode & DWT_START_TX_DELAYED) //delayed TX
 8003a20:	79fb      	ldrb	r3, [r7, #7]
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d012      	beq.n	8003a50 <dwt_starttx+0x6c>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003a2a:	79fb      	ldrb	r3, [r7, #7]
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d006      	beq.n	8003a42 <dwt_starttx+0x5e>
				dwt_writefastCMD(CMD_DTX_W4R);
 8003a34:	2300      	movs	r3, #0
 8003a36:	2200      	movs	r2, #0
 8003a38:	2100      	movs	r1, #0
 8003a3a:	200d      	movs	r0, #13
 8003a3c:	f7ff f986 	bl	8002d4c <dwt_writetodevice>
 8003a40:	e048      	b.n	8003ad4 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX);
 8003a42:	2300      	movs	r3, #0
 8003a44:	2200      	movs	r2, #0
 8003a46:	2100      	movs	r1, #0
 8003a48:	2003      	movs	r0, #3
 8003a4a:	f7ff f97f 	bl	8002d4c <dwt_writetodevice>
 8003a4e:	e041      	b.n	8003ad4 <dwt_starttx+0xf0>
			}
		} else if (mode & DWT_START_TX_DLY_RS) //delayed TX WRT RX timestamp
 8003a50:	79fb      	ldrb	r3, [r7, #7]
 8003a52:	f003 0308 	and.w	r3, r3, #8
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d012      	beq.n	8003a80 <dwt_starttx+0x9c>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003a5a:	79fb      	ldrb	r3, [r7, #7]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d006      	beq.n	8003a72 <dwt_starttx+0x8e>
				dwt_writefastCMD(CMD_DTX_RS_W4R);
 8003a64:	2300      	movs	r3, #0
 8003a66:	2200      	movs	r2, #0
 8003a68:	2100      	movs	r1, #0
 8003a6a:	200f      	movs	r0, #15
 8003a6c:	f7ff f96e 	bl	8002d4c <dwt_writetodevice>
 8003a70:	e030      	b.n	8003ad4 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_RS);
 8003a72:	2300      	movs	r3, #0
 8003a74:	2200      	movs	r2, #0
 8003a76:	2100      	movs	r1, #0
 8003a78:	2007      	movs	r0, #7
 8003a7a:	f7ff f967 	bl	8002d4c <dwt_writetodevice>
 8003a7e:	e029      	b.n	8003ad4 <dwt_starttx+0xf0>
			}
		} else if (mode & DWT_START_TX_DLY_TS) //delayed TX WRT TX timestamp
 8003a80:	79fb      	ldrb	r3, [r7, #7]
 8003a82:	f003 0310 	and.w	r3, r3, #16
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d012      	beq.n	8003ab0 <dwt_starttx+0xcc>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003a8a:	79fb      	ldrb	r3, [r7, #7]
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d006      	beq.n	8003aa2 <dwt_starttx+0xbe>
				dwt_writefastCMD(CMD_DTX_TS_W4R);
 8003a94:	2300      	movs	r3, #0
 8003a96:	2200      	movs	r2, #0
 8003a98:	2100      	movs	r1, #0
 8003a9a:	200e      	movs	r0, #14
 8003a9c:	f7ff f956 	bl	8002d4c <dwt_writetodevice>
 8003aa0:	e018      	b.n	8003ad4 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_TS);
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	2005      	movs	r0, #5
 8003aaa:	f7ff f94f 	bl	8002d4c <dwt_writetodevice>
 8003aae:	e011      	b.n	8003ad4 <dwt_starttx+0xf0>
			}
		} else  //delayed TX WRT reference time
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003ab0:	79fb      	ldrb	r3, [r7, #7]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d006      	beq.n	8003ac8 <dwt_starttx+0xe4>
				dwt_writefastCMD(CMD_DTX_REF_W4R);
 8003aba:	2300      	movs	r3, #0
 8003abc:	2200      	movs	r2, #0
 8003abe:	2100      	movs	r1, #0
 8003ac0:	2010      	movs	r0, #16
 8003ac2:	f7ff f943 	bl	8002d4c <dwt_writetodevice>
 8003ac6:	e005      	b.n	8003ad4 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_REF);
 8003ac8:	2300      	movs	r3, #0
 8003aca:	2200      	movs	r2, #0
 8003acc:	2100      	movs	r1, #0
 8003ace:	2009      	movs	r0, #9
 8003ad0:	f7ff f93c 	bl	8002d4c <dwt_writetodevice>
			}
		}

		checkTxOK = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 8003ad4:	2103      	movs	r1, #3
 8003ad6:	2044      	movs	r0, #68	@ 0x44
 8003ad8:	f7ff f9a3 	bl	8002e22 <dwt_read8bitoffsetreg>
 8003adc:	4603      	mov	r3, r0
 8003ade:	827b      	strh	r3, [r7, #18]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003ae0:	8a7b      	ldrh	r3, [r7, #18]
 8003ae2:	f003 0308 	and.w	r3, r3, #8
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d115      	bne.n	8003b16 <dwt_starttx+0x132>
				{
			sys_state = dwt_read32bitreg(SYS_STATE_LO_ID);
 8003aea:	2100      	movs	r1, #0
 8003aec:	4826      	ldr	r0, [pc, #152]	@ (8003b88 <dwt_starttx+0x1a4>)
 8003aee:	f7ff f958 	bl	8002da2 <dwt_read32bitoffsetreg>
 8003af2:	60f8      	str	r0, [r7, #12]
			if (sys_state == DW_SYS_STATE_TXERR) {
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
 8003afa:	d109      	bne.n	8003b10 <dwt_starttx+0x12c>
				//uart_transmit("TXE", 3);
				dwt_writefastCMD(CMD_TXRXOFF);
 8003afc:	2300      	movs	r3, #0
 8003afe:	2200      	movs	r2, #0
 8003b00:	2100      	movs	r1, #0
 8003b02:	2000      	movs	r0, #0
 8003b04:	f7ff f922 	bl	8002d4c <dwt_writetodevice>
				retval = DWT_ERROR; // Failed !
 8003b08:	f04f 33ff 	mov.w	r3, #4294967295
 8003b0c:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003b0e:	e036      	b.n	8003b7e <dwt_starttx+0x19a>
			} else {
				retval = DWT_SUCCESS; // All okay
 8003b10:	2300      	movs	r3, #0
 8003b12:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003b14:	e033      	b.n	8003b7e <dwt_starttx+0x19a>
			}
		} else {
			//uart_transmit("HPDWARN", 7);
			dwt_writefastCMD(CMD_TXRXOFF);
 8003b16:	2300      	movs	r3, #0
 8003b18:	2200      	movs	r2, #0
 8003b1a:	2100      	movs	r1, #0
 8003b1c:	2000      	movs	r0, #0
 8003b1e:	f7ff f915 	bl	8002d4c <dwt_writetodevice>
			retval = DWT_ERROR; // Failed !
 8003b22:	f04f 33ff 	mov.w	r3, #4294967295
 8003b26:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003b28:	e029      	b.n	8003b7e <dwt_starttx+0x19a>

			//optionally could return error, and still send the frame at indicated time
			//then if the application want to cancel the sending this can be done in a separate command.
		}
	} else if (mode & DWT_START_TX_CCA) {
 8003b2a:	79fb      	ldrb	r3, [r7, #7]
 8003b2c:	f003 0320 	and.w	r3, r3, #32
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d012      	beq.n	8003b5a <dwt_starttx+0x176>
		if (mode & DWT_RESPONSE_EXPECTED) {
 8003b34:	79fb      	ldrb	r3, [r7, #7]
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d006      	beq.n	8003b4c <dwt_starttx+0x168>
			dwt_writefastCMD(CMD_CCA_TX_W4R);
 8003b3e:	2300      	movs	r3, #0
 8003b40:	2200      	movs	r2, #0
 8003b42:	2100      	movs	r1, #0
 8003b44:	2011      	movs	r0, #17
 8003b46:	f7ff f901 	bl	8002d4c <dwt_writetodevice>
 8003b4a:	e018      	b.n	8003b7e <dwt_starttx+0x19a>
		} else {
			dwt_writefastCMD(CMD_CCA_TX);
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	2200      	movs	r2, #0
 8003b50:	2100      	movs	r1, #0
 8003b52:	200b      	movs	r0, #11
 8003b54:	f7ff f8fa 	bl	8002d4c <dwt_writetodevice>
 8003b58:	e011      	b.n	8003b7e <dwt_starttx+0x19a>
		}
	} else {
		if (mode & DWT_RESPONSE_EXPECTED) {
 8003b5a:	79fb      	ldrb	r3, [r7, #7]
 8003b5c:	f003 0302 	and.w	r3, r3, #2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d006      	beq.n	8003b72 <dwt_starttx+0x18e>
			dwt_writefastCMD(CMD_TX_W4R);
 8003b64:	2300      	movs	r3, #0
 8003b66:	2200      	movs	r2, #0
 8003b68:	2100      	movs	r1, #0
 8003b6a:	200c      	movs	r0, #12
 8003b6c:	f7ff f8ee 	bl	8002d4c <dwt_writetodevice>
 8003b70:	e005      	b.n	8003b7e <dwt_starttx+0x19a>
		} else {
			dwt_writefastCMD(CMD_TX);
 8003b72:	2300      	movs	r3, #0
 8003b74:	2200      	movs	r2, #0
 8003b76:	2100      	movs	r1, #0
 8003b78:	2001      	movs	r0, #1
 8003b7a:	f7ff f8e7 	bl	8002d4c <dwt_writetodevice>
		}
	}

	return (retval);
 8003b7e:	697b      	ldr	r3, [r7, #20]

} // end dwt_starttx()
 8003b80:	4618      	mov	r0, r3
 8003b82:	3718      	adds	r7, #24
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	000f0030 	.word	0x000f0030

08003b8c <dwt_rxenable>:
 * e.g.
 * (DWT_START_RX_DELAYED | DWT_IDLE_ON_DLY_ERR) 0x03 used to disable re-enabling of receiver if delayed RX failed due to "late" error
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed receive enable will be too far in the future if delayed time has passed)
 */
int dwt_rxenable(int mode) {
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
	uint8_t temp1;

	if (mode == DWT_START_RX_IMMEDIATE) {
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d106      	bne.n	8003ba8 <dwt_rxenable+0x1c>
		dwt_writefastCMD(CMD_RX);
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	2002      	movs	r0, #2
 8003ba2:	f7ff f8d3 	bl	8002d4c <dwt_writetodevice>
 8003ba6:	e067      	b.n	8003c78 <dwt_rxenable+0xec>
	} else //delayed RX
	{
		switch (mode & ~DWT_IDLE_ON_DLY_ERR) {
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f023 0302 	bic.w	r3, r3, #2
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	2b0f      	cmp	r3, #15
 8003bb2:	d83f      	bhi.n	8003c34 <dwt_rxenable+0xa8>
 8003bb4:	a201      	add	r2, pc, #4	@ (adr r2, 8003bbc <dwt_rxenable+0x30>)
 8003bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bba:	bf00      	nop
 8003bbc:	08003bfd 	.word	0x08003bfd
 8003bc0:	08003c35 	.word	0x08003c35
 8003bc4:	08003c35 	.word	0x08003c35
 8003bc8:	08003c0b 	.word	0x08003c0b
 8003bcc:	08003c35 	.word	0x08003c35
 8003bd0:	08003c35 	.word	0x08003c35
 8003bd4:	08003c35 	.word	0x08003c35
 8003bd8:	08003c19 	.word	0x08003c19
 8003bdc:	08003c35 	.word	0x08003c35
 8003be0:	08003c35 	.word	0x08003c35
 8003be4:	08003c35 	.word	0x08003c35
 8003be8:	08003c35 	.word	0x08003c35
 8003bec:	08003c35 	.word	0x08003c35
 8003bf0:	08003c35 	.word	0x08003c35
 8003bf4:	08003c35 	.word	0x08003c35
 8003bf8:	08003c27 	.word	0x08003c27
		case DWT_START_RX_DELAYED:
			dwt_writefastCMD(CMD_DRX);
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	2200      	movs	r2, #0
 8003c00:	2100      	movs	r1, #0
 8003c02:	2004      	movs	r0, #4
 8003c04:	f7ff f8a2 	bl	8002d4c <dwt_writetodevice>
			break;
 8003c08:	e017      	b.n	8003c3a <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_REF:
			dwt_writefastCMD(CMD_DRX_REF);
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	2100      	movs	r1, #0
 8003c10:	200a      	movs	r0, #10
 8003c12:	f7ff f89b 	bl	8002d4c <dwt_writetodevice>
			break;
 8003c16:	e010      	b.n	8003c3a <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_RS:
			dwt_writefastCMD(CMD_DRX_RS);
 8003c18:	2300      	movs	r3, #0
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	2100      	movs	r1, #0
 8003c1e:	2008      	movs	r0, #8
 8003c20:	f7ff f894 	bl	8002d4c <dwt_writetodevice>
			break;
 8003c24:	e009      	b.n	8003c3a <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_TS:
			dwt_writefastCMD(CMD_DRX_TS);
 8003c26:	2300      	movs	r3, #0
 8003c28:	2200      	movs	r2, #0
 8003c2a:	2100      	movs	r1, #0
 8003c2c:	2006      	movs	r0, #6
 8003c2e:	f7ff f88d 	bl	8002d4c <dwt_writetodevice>
			break;
 8003c32:	e002      	b.n	8003c3a <dwt_rxenable+0xae>
		default:
			return DWT_ERROR; // return error
 8003c34:	f04f 33ff 	mov.w	r3, #4294967295
 8003c38:	e01f      	b.n	8003c7a <dwt_rxenable+0xee>
		}

		temp1 = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8003c3a:	2103      	movs	r1, #3
 8003c3c:	2044      	movs	r0, #68	@ 0x44
 8003c3e:	f7ff f8f0 	bl	8002e22 <dwt_read8bitoffsetreg>
 8003c42:	4603      	mov	r3, r0
 8003c44:	73fb      	strb	r3, [r7, #15]
		if ((temp1 & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) != 0) // if delay has passed do immediate RX on unless DWT_IDLE_ON_DLY_ERR is true
 8003c46:	7bfb      	ldrb	r3, [r7, #15]
 8003c48:	f003 0308 	and.w	r3, r3, #8
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d013      	beq.n	8003c78 <dwt_rxenable+0xec>
				{
			dwt_writefastCMD(CMD_TXRXOFF);
 8003c50:	2300      	movs	r3, #0
 8003c52:	2200      	movs	r2, #0
 8003c54:	2100      	movs	r1, #0
 8003c56:	2000      	movs	r0, #0
 8003c58:	f7ff f878 	bl	8002d4c <dwt_writetodevice>

			if ((mode & DWT_IDLE_ON_DLY_ERR) == 0) // if DWT_IDLE_ON_DLY_ERR not set then re-enable receiver
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f003 0302 	and.w	r3, r3, #2
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d105      	bne.n	8003c72 <dwt_rxenable+0xe6>
					{
				dwt_writefastCMD(CMD_RX);
 8003c66:	2300      	movs	r3, #0
 8003c68:	2200      	movs	r2, #0
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	2002      	movs	r0, #2
 8003c6e:	f7ff f86d 	bl	8002d4c <dwt_writetodevice>
			}
			return DWT_ERROR; // return warning indication
 8003c72:	f04f 33ff 	mov.w	r3, #4294967295
 8003c76:	e000      	b.n	8003c7a <dwt_rxenable+0xee>
		}
	}

	return DWT_SUCCESS;
 8003c78:	2300      	movs	r3, #0
} // end dwt_rxenable()
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3710      	adds	r7, #16
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop

08003c84 <dwt_setrxtimeout>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint32_t time) {
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
	if (time > 0) {
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d00d      	beq.n	8003cae <dwt_setrxtimeout+0x2a>
		dwt_write32bitoffsetreg(RX_FWTO_ID, 0, time);
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	2100      	movs	r1, #0
 8003c96:	2034      	movs	r0, #52	@ 0x34
 8003c98:	f7ff f8d5 	bl	8002e46 <dwt_write32bitoffsetreg>

		dwt_or16bitoffsetreg(SYS_CFG_ID, 0, SYS_CFG_RXWTOE_BIT_MASK); //set the RX FWTO bit
 8003c9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ca0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	2010      	movs	r0, #16
 8003ca8:	f7ff f954 	bl	8002f54 <dwt_modify16bitoffsetreg>
	} else {
		dwt_and16bitoffsetreg(SYS_CFG_ID, 0,
				(uint16_t)(~SYS_CFG_RXWTOE_BIT_MASK)); //clear the RX FWTO bit
	}
} // end dwt_setrxtimeout()
 8003cac:	e006      	b.n	8003cbc <dwt_setrxtimeout+0x38>
		dwt_and16bitoffsetreg(SYS_CFG_ID, 0,
 8003cae:	2300      	movs	r3, #0
 8003cb0:	f64f 52ff 	movw	r2, #65023	@ 0xfdff
 8003cb4:	2100      	movs	r1, #0
 8003cb6:	2010      	movs	r0, #16
 8003cb8:	f7ff f94c 	bl	8002f54 <dwt_modify16bitoffsetreg>
} // end dwt_setrxtimeout()
 8003cbc:	bf00      	nop
 8003cbe:	3708      	adds	r7, #8
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <dwt_setpreambledetecttimeout>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setpreambledetecttimeout(uint16_t timeout) {
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	4603      	mov	r3, r0
 8003ccc:	80fb      	strh	r3, [r7, #6]
	dwt_write16bitoffsetreg(DTUNE1_ID, 0, timeout);
 8003cce:	88fb      	ldrh	r3, [r7, #6]
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	4803      	ldr	r0, [pc, #12]	@ (8003ce4 <dwt_setpreambledetecttimeout+0x20>)
 8003cd6:	f7ff f8dc 	bl	8002e92 <dwt_write16bitoffsetreg>
}
 8003cda:	bf00      	nop
 8003cdc:	3708      	adds	r7, #8
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	00060004 	.word	0x00060004

08003ce8 <dwt_disable_rf_tx>:
 * output parameters
 * None
 *
 */
static
void dwt_disable_rf_tx(uint8_t switch_config) {
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	4603      	mov	r3, r0
 8003cf0:	71fb      	strb	r3, [r7, #7]
	//Turn off TX LDOs
	dwt_write32bitoffsetreg(LDO_CTRL_ID, 0, 0x00000000);
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	2100      	movs	r1, #0
 8003cf6:	480b      	ldr	r0, [pc, #44]	@ (8003d24 <dwt_disable_rf_tx+0x3c>)
 8003cf8:	f7ff f8a5 	bl	8002e46 <dwt_write32bitoffsetreg>

	//Disable RF blocks for TX (configure RF_ENABLE_ID reg)
	dwt_write32bitoffsetreg(RF_ENABLE_ID, 0, 0x00000000);
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	2100      	movs	r1, #0
 8003d00:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8003d04:	f7ff f89f 	bl	8002e46 <dwt_write32bitoffsetreg>

	if (switch_config) {
 8003d08:	79fb      	ldrb	r3, [r7, #7]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d005      	beq.n	8003d1a <dwt_disable_rf_tx+0x32>
		//Restore the TXRX switch to auto
		dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_AUTO);
 8003d0e:	f04f 52e0 	mov.w	r2, #469762048	@ 0x1c000000
 8003d12:	2100      	movs	r1, #0
 8003d14:	4804      	ldr	r0, [pc, #16]	@ (8003d28 <dwt_disable_rf_tx+0x40>)
 8003d16:	f7ff f896 	bl	8002e46 <dwt_write32bitoffsetreg>
	}
}
 8003d1a:	bf00      	nop
 8003d1c:	3708      	adds	r7, #8
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
 8003d22:	bf00      	nop
 8003d24:	00070048 	.word	0x00070048
 8003d28:	00070014 	.word	0x00070014

08003d2c <dwt_enable_rf_tx>:
 *
 * output parameters
 *
 */
static
void dwt_enable_rf_tx(uint32_t channel, uint8_t switch_control) {
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b082      	sub	sp, #8
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	460b      	mov	r3, r1
 8003d36:	70fb      	strb	r3, [r7, #3]
	//Turn on TX LDOs
	dwt_or32bitoffsetreg(LDO_CTRL_ID, 0,
 8003d38:	f04f 2308 	mov.w	r3, #134219776	@ 0x8000800
 8003d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d40:	2100      	movs	r1, #0
 8003d42:	4815      	ldr	r0, [pc, #84]	@ (8003d98 <dwt_enable_rf_tx+0x6c>)
 8003d44:	f7ff f8d2 	bl	8002eec <dwt_modify32bitoffsetreg>
			(LDO_CTRL_LDO_VDDHVTX_VREF_BIT_MASK | LDO_CTRL_LDO_VDDHVTX_EN_BIT_MASK));
	dwt_or32bitoffsetreg(LDO_CTRL_ID, 0,
 8003d48:	f04f 1360 	mov.w	r3, #6291552	@ 0x600060
 8003d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d50:	2100      	movs	r1, #0
 8003d52:	4811      	ldr	r0, [pc, #68]	@ (8003d98 <dwt_enable_rf_tx+0x6c>)
 8003d54:	f7ff f8ca 	bl	8002eec <dwt_modify32bitoffsetreg>
			(LDO_CTRL_LDO_VDDTX2_VREF_BIT_MASK | LDO_CTRL_LDO_VDDTX1_VREF_BIT_MASK | LDO_CTRL_LDO_VDDTX2_EN_BIT_MASK | LDO_CTRL_LDO_VDDTX1_EN_BIT_MASK));

	//Enable RF blocks for TX (configure RF_ENABLE_ID reg)
	if (channel == SEL_CHANNEL5) {
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2b05      	cmp	r3, #5
 8003d5c:	d108      	bne.n	8003d70 <dwt_enable_rf_tx+0x44>
		dwt_or32bitoffsetreg(RF_ENABLE_ID, 0,
 8003d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8003d9c <dwt_enable_rf_tx+0x70>)
 8003d60:	f04f 32ff 	mov.w	r2, #4294967295
 8003d64:	2100      	movs	r1, #0
 8003d66:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8003d6a:	f7ff f8bf 	bl	8002eec <dwt_modify32bitoffsetreg>
 8003d6e:	e007      	b.n	8003d80 <dwt_enable_rf_tx+0x54>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_CH5_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	} else {
		dwt_or32bitoffsetreg(RF_ENABLE_ID, 0,
 8003d70:	4b0b      	ldr	r3, [pc, #44]	@ (8003da0 <dwt_enable_rf_tx+0x74>)
 8003d72:	f04f 32ff 	mov.w	r2, #4294967295
 8003d76:	2100      	movs	r1, #0
 8003d78:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8003d7c:	f7ff f8b6 	bl	8002eec <dwt_modify32bitoffsetreg>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	}

	if (switch_control) {
 8003d80:	78fb      	ldrb	r3, [r7, #3]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d004      	beq.n	8003d90 <dwt_enable_rf_tx+0x64>
		//configure the TXRX switch for TX mode
		dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_TX);
 8003d86:	4a07      	ldr	r2, [pc, #28]	@ (8003da4 <dwt_enable_rf_tx+0x78>)
 8003d88:	2100      	movs	r1, #0
 8003d8a:	4807      	ldr	r0, [pc, #28]	@ (8003da8 <dwt_enable_rf_tx+0x7c>)
 8003d8c:	f7ff f85b 	bl	8002e46 <dwt_write32bitoffsetreg>
	}

}
 8003d90:	bf00      	nop
 8003d92:	3708      	adds	r7, #8
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	00070048 	.word	0x00070048
 8003d9c:	02003c00 	.word	0x02003c00
 8003da0:	02001c00 	.word	0x02001c00
 8003da4:	01011100 	.word	0x01011100
 8003da8:	00070014 	.word	0x00070014

08003dac <dwt_enable_rftx_blocks>:
 * None
 *
 * No return value
 */
static
void dwt_enable_rftx_blocks(uint32_t channel) {
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
	if (channel == SEL_CHANNEL5) {
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b05      	cmp	r3, #5
 8003db8:	d107      	bne.n	8003dca <dwt_enable_rftx_blocks+0x1e>
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
 8003dba:	4b0b      	ldr	r3, [pc, #44]	@ (8003de8 <dwt_enable_rftx_blocks+0x3c>)
 8003dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8003dc0:	2100      	movs	r1, #0
 8003dc2:	480a      	ldr	r0, [pc, #40]	@ (8003dec <dwt_enable_rftx_blocks+0x40>)
 8003dc4:	f7ff f892 	bl	8002eec <dwt_modify32bitoffsetreg>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_CH5_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	} else if (channel == SEL_CHANNEL9) {
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	}
}
 8003dc8:	e009      	b.n	8003dde <dwt_enable_rftx_blocks+0x32>
	} else if (channel == SEL_CHANNEL9) {
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b09      	cmp	r3, #9
 8003dce:	d106      	bne.n	8003dde <dwt_enable_rftx_blocks+0x32>
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
 8003dd0:	4b07      	ldr	r3, [pc, #28]	@ (8003df0 <dwt_enable_rftx_blocks+0x44>)
 8003dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8003dd6:	2100      	movs	r1, #0
 8003dd8:	4804      	ldr	r0, [pc, #16]	@ (8003dec <dwt_enable_rftx_blocks+0x40>)
 8003dda:	f7ff f887 	bl	8002eec <dwt_modify32bitoffsetreg>
}
 8003dde:	bf00      	nop
 8003de0:	3708      	adds	r7, #8
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	02003c00 	.word	0x02003c00
 8003dec:	00070004 	.word	0x00070004
 8003df0:	02001c00 	.word	0x02001c00

08003df4 <dwt_disable_rftx_blocks>:
 * None
 *
 * No return value
 */
static
void dwt_disable_rftx_blocks(void) {
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
	dwt_write32bitoffsetreg(RF_CTRL_MASK_ID, 0, 0x00000000);
 8003df8:	2200      	movs	r2, #0
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	4802      	ldr	r0, [pc, #8]	@ (8003e08 <dwt_disable_rftx_blocks+0x14>)
 8003dfe:	f7ff f822 	bl	8002e46 <dwt_write32bitoffsetreg>
}
 8003e02:	bf00      	nop
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	00070004 	.word	0x00070004

08003e0c <dwt_calcbandwidthadj>:
 * @param channel - int - The channel to configure for the corrected bandwidth (5 or 9)
 *
 * output parameters:
 * returns: (uint8_t) The setting that was written to the PG_DELAY register (when calibration completed)
 */
uint8_t dwt_calcbandwidthadj(uint16_t target_count, int channel) {
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	4603      	mov	r3, r0
 8003e14:	6039      	str	r1, [r7, #0]
 8003e16:	80fb      	strh	r3, [r7, #6]
	// Force system clock to FOSC/4 and TX clocks on and enable RF blocks
	dwt_force_clocks(FORCE_CLK_SYS_TX);
 8003e18:	2001      	movs	r0, #1
 8003e1a:	f7ff fdad 	bl	8003978 <dwt_force_clocks>
	dwt_enable_rf_tx((uint32_t) channel, 0);
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	2100      	movs	r1, #0
 8003e22:	4618      	mov	r0, r3
 8003e24:	f7ff ff82 	bl	8003d2c <dwt_enable_rf_tx>
	dwt_enable_rftx_blocks((uint32_t) channel);
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7ff ffbe 	bl	8003dac <dwt_enable_rftx_blocks>

	// Write to the PG target before kicking off PG auto-cal with given target value
	dwt_write16bitoffsetreg(PG_CAL_TARGET_ID, 0x0,
 8003e30:	88fb      	ldrh	r3, [r7, #6]
 8003e32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	461a      	mov	r2, r3
 8003e3a:	2100      	movs	r1, #0
 8003e3c:	4813      	ldr	r0, [pc, #76]	@ (8003e8c <dwt_calcbandwidthadj+0x80>)
 8003e3e:	f7ff f828 	bl	8002e92 <dwt_write16bitoffsetreg>
			target_count & PG_CAL_TARGET_TARGET_BIT_MASK);
	// Run PG count cal
	dwt_or8bitoffsetreg(PGC_CTRL_ID, 0x0,
 8003e42:	2303      	movs	r3, #3
 8003e44:	22ff      	movs	r2, #255	@ 0xff
 8003e46:	2100      	movs	r1, #0
 8003e48:	4811      	ldr	r0, [pc, #68]	@ (8003e90 <dwt_calcbandwidthadj+0x84>)
 8003e4a:	f7ff f8ae 	bl	8002faa <dwt_modify8bitoffsetreg>
			(uint8_t)(PGC_CTRL_PGC_START_BIT_MASK | PGC_CTRL_PGC_AUTO_CAL_BIT_MASK));
	// Wait for calibration to complete
	while (dwt_read8bitoffsetreg(PGC_CTRL_ID, 0) & PGC_CTRL_PGC_START_BIT_MASK)
 8003e4e:	bf00      	nop
 8003e50:	2100      	movs	r1, #0
 8003e52:	480f      	ldr	r0, [pc, #60]	@ (8003e90 <dwt_calcbandwidthadj+0x84>)
 8003e54:	f7fe ffe5 	bl	8002e22 <dwt_read8bitoffsetreg>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1f6      	bne.n	8003e50 <dwt_calcbandwidthadj+0x44>
		;

	//Restore clocks to AUTO and turn off TX blocks
	dwt_disable_rftx_blocks();
 8003e62:	f7ff ffc7 	bl	8003df4 <dwt_disable_rftx_blocks>
	dwt_disable_rf_tx(0);
 8003e66:	2000      	movs	r0, #0
 8003e68:	f7ff ff3e 	bl	8003ce8 <dwt_disable_rf_tx>
	dwt_force_clocks(FORCE_CLK_AUTO);
 8003e6c:	2005      	movs	r0, #5
 8003e6e:	f7ff fd83 	bl	8003978 <dwt_force_clocks>

	return (dwt_read8bitoffsetreg(TX_CTRL_HI_ID, 0)
 8003e72:	2100      	movs	r1, #0
 8003e74:	4807      	ldr	r0, [pc, #28]	@ (8003e94 <dwt_calcbandwidthadj+0x88>)
 8003e76:	f7fe ffd4 	bl	8002e22 <dwt_read8bitoffsetreg>
 8003e7a:	4603      	mov	r3, r0
			& TX_CTRL_HI_TX_PG_DELAY_BIT_MASK);
 8003e7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e80:	b2db      	uxtb	r3, r3
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3708      	adds	r7, #8
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	0008001c 	.word	0x0008001c
 8003e90:	00080010 	.word	0x00080010
 8003e94:	0007001c 	.word	0x0007001c

08003e98 <write>:

 ===============================================================================================
 */

HAL_StatusTypeDef write(uint16_t headerLength, uint8_t *headerBuffer,
		uint32_t bodylength, uint8_t *bodyBuffer) {
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b0a0      	sub	sp, #128	@ 0x80
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60b9      	str	r1, [r7, #8]
 8003ea0:	607a      	str	r2, [r7, #4]
 8003ea2:	603b      	str	r3, [r7, #0]
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	81fb      	strh	r3, [r7, #14]
	HAL_StatusTypeDef res;
	uint8_t buf[100] = { 0 };
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	613b      	str	r3, [r7, #16]
 8003eac:	f107 0314 	add.w	r3, r7, #20
 8003eb0:	2260      	movs	r2, #96	@ 0x60
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f007 fea0 	bl	800bbfa <memset>
	int i;
	int j;
	for (i = 0; i < headerLength; i++)
 8003eba:	2300      	movs	r3, #0
 8003ebc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003ebe:	e00c      	b.n	8003eda <write+0x42>
		buf[i] = headerBuffer[i];
 8003ec0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ec2:	68ba      	ldr	r2, [r7, #8]
 8003ec4:	4413      	add	r3, r2
 8003ec6:	7819      	ldrb	r1, [r3, #0]
 8003ec8:	f107 0210 	add.w	r2, r7, #16
 8003ecc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ece:	4413      	add	r3, r2
 8003ed0:	460a      	mov	r2, r1
 8003ed2:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < headerLength; i++)
 8003ed4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003eda:	89fb      	ldrh	r3, [r7, #14]
 8003edc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	dbee      	blt.n	8003ec0 <write+0x28>

	for (j = 0; j < bodylength; j++)
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003ee6:	e00d      	b.n	8003f04 <write+0x6c>
		buf[i + j] = bodyBuffer[j];
 8003ee8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003eea:	683a      	ldr	r2, [r7, #0]
 8003eec:	441a      	add	r2, r3
 8003eee:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003ef0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ef2:	440b      	add	r3, r1
 8003ef4:	7812      	ldrb	r2, [r2, #0]
 8003ef6:	3380      	adds	r3, #128	@ 0x80
 8003ef8:	443b      	add	r3, r7
 8003efa:	f803 2c70 	strb.w	r2, [r3, #-112]
	for (j = 0; j < bodylength; j++)
 8003efe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f00:	3301      	adds	r3, #1
 8003f02:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d8ed      	bhi.n	8003ee8 <write+0x50>

	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_RESET); // pull the pin low
 8003f0c:	4b13      	ldr	r3, [pc, #76]	@ (8003f5c <write+0xc4>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	4a12      	ldr	r2, [pc, #72]	@ (8003f5c <write+0xc4>)
 8003f12:	8911      	ldrh	r1, [r2, #8]
 8003f14:	2200      	movs	r2, #0
 8003f16:	4618      	mov	r0, r3
 8003f18:	f001 fc98 	bl	800584c <HAL_GPIO_WritePin>
	res = HAL_SPI_Transmit(hw.spi, buf, i + j, 0xffff);
 8003f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8003f5c <write+0xc4>)
 8003f1e:	6818      	ldr	r0, [r3, #0]
 8003f20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003f22:	b29a      	uxth	r2, r3
 8003f24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	4413      	add	r3, r2
 8003f2a:	b29a      	uxth	r2, r3
 8003f2c:	f107 0110 	add.w	r1, r7, #16
 8003f30:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003f34:	f005 f9ce 	bl	80092d4 <HAL_SPI_Transmit>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_SET); // pull the pin high
 8003f3e:	4b07      	ldr	r3, [pc, #28]	@ (8003f5c <write+0xc4>)
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	4a06      	ldr	r2, [pc, #24]	@ (8003f5c <write+0xc4>)
 8003f44:	8911      	ldrh	r1, [r2, #8]
 8003f46:	2201      	movs	r2, #1
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f001 fc7f 	bl	800584c <HAL_GPIO_WritePin>

	return (res);
 8003f4e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3780      	adds	r7, #128	@ 0x80
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	20000098 	.word	0x20000098

08003f60 <read>:

HAL_StatusTypeDef read(uint16_t headerLength, const uint8_t *headerBuffer,
		uint32_t readlength, uint8_t *readBuffer) {
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b086      	sub	sp, #24
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60b9      	str	r1, [r7, #8]
 8003f68:	607a      	str	r2, [r7, #4]
 8003f6a:	603b      	str	r3, [r7, #0]
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	81fb      	strh	r3, [r7, #14]
	HAL_StatusTypeDef res;
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_RESET); // pull the pin low
 8003f70:	4b16      	ldr	r3, [pc, #88]	@ (8003fcc <read+0x6c>)
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	4a15      	ldr	r2, [pc, #84]	@ (8003fcc <read+0x6c>)
 8003f76:	8911      	ldrh	r1, [r2, #8]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f001 fc66 	bl	800584c <HAL_GPIO_WritePin>
	res = HAL_SPI_Transmit(hw.spi, (uint8_t*) headerBuffer, headerLength,
 8003f80:	4b12      	ldr	r3, [pc, #72]	@ (8003fcc <read+0x6c>)
 8003f82:	6818      	ldr	r0, [r3, #0]
 8003f84:	89fa      	ldrh	r2, [r7, #14]
 8003f86:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003f8a:	68b9      	ldr	r1, [r7, #8]
 8003f8c:	f005 f9a2 	bl	80092d4 <HAL_SPI_Transmit>
 8003f90:	4603      	mov	r3, r0
 8003f92:	75fb      	strb	r3, [r7, #23]
			0xffff);
	if (res == HAL_OK)
 8003f94:	7dfb      	ldrb	r3, [r7, #23]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d10a      	bne.n	8003fb0 <read+0x50>
		res = HAL_SPI_Receive(hw.spi, readBuffer, readlength, 0xffff);
 8003f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8003fcc <read+0x6c>)
 8003f9c:	6818      	ldr	r0, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003fa6:	6839      	ldr	r1, [r7, #0]
 8003fa8:	f005 fba4 	bl	80096f4 <HAL_SPI_Receive>
 8003fac:	4603      	mov	r3, r0
 8003fae:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_SET); // pull the pin high
 8003fb0:	4b06      	ldr	r3, [pc, #24]	@ (8003fcc <read+0x6c>)
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	4a05      	ldr	r2, [pc, #20]	@ (8003fcc <read+0x6c>)
 8003fb6:	8911      	ldrh	r1, [r2, #8]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f001 fc46 	bl	800584c <HAL_GPIO_WritePin>
	return (res);
 8003fc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3718      	adds	r7, #24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	20000098 	.word	0x20000098

08003fd0 <get_rx_timestamp_u64>:
 *
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
uint64_t get_rx_timestamp_u64(void) {
 8003fd0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003fd4:	b084      	sub	sp, #16
 8003fd6:	af00      	add	r7, sp, #0
	uint8_t ts_tab[5];
	uint64_t ts = 0;
 8003fd8:	f04f 0200 	mov.w	r2, #0
 8003fdc:	f04f 0300 	mov.w	r3, #0
 8003fe0:	e9c7 2302 	strd	r2, r3, [r7, #8]
	int8_t i;
	dwt_readrxtimestamp(ts_tab);
 8003fe4:	463b      	mov	r3, r7
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7ff fb5c 	bl	80036a4 <dwt_readrxtimestamp>
	for (i = 4; i >= 0; i--) {
 8003fec:	2304      	movs	r3, #4
 8003fee:	71fb      	strb	r3, [r7, #7]
 8003ff0:	e023      	b.n	800403a <get_rx_timestamp_u64+0x6a>
		ts <<= 8;
 8003ff2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003ff6:	f04f 0200 	mov.w	r2, #0
 8003ffa:	f04f 0300 	mov.w	r3, #0
 8003ffe:	020b      	lsls	r3, r1, #8
 8004000:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004004:	0202      	lsls	r2, r0, #8
 8004006:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ts |= ts_tab[i];
 800400a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800400e:	3310      	adds	r3, #16
 8004010:	443b      	add	r3, r7
 8004012:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2200      	movs	r2, #0
 800401a:	461c      	mov	r4, r3
 800401c:	4615      	mov	r5, r2
 800401e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004022:	ea42 0804 	orr.w	r8, r2, r4
 8004026:	ea43 0905 	orr.w	r9, r3, r5
 800402a:	e9c7 8902 	strd	r8, r9, [r7, #8]
	for (i = 4; i >= 0; i--) {
 800402e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004032:	b2db      	uxtb	r3, r3
 8004034:	3b01      	subs	r3, #1
 8004036:	b2db      	uxtb	r3, r3
 8004038:	71fb      	strb	r3, [r7, #7]
 800403a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800403e:	2b00      	cmp	r3, #0
 8004040:	dad7      	bge.n	8003ff2 <get_rx_timestamp_u64+0x22>
	}
	return ts;
 8004042:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8004046:	4610      	mov	r0, r2
 8004048:	4619      	mov	r1, r3
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08004052 <deca_usleep>:
	for (i = 0; i < RESP_MSG_TS_LEN; i++) {
		ts_field[i] = (uint8_t) (ts >> (i * 8));
	}
}

void deca_usleep(unsigned int usec) {
 8004052:	b480      	push	{r7}
 8004054:	b085      	sub	sp, #20
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
	unsigned int i;

	usec *= 12;
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	4613      	mov	r3, r2
 800405e:	005b      	lsls	r3, r3, #1
 8004060:	4413      	add	r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	607b      	str	r3, [r7, #4]
	for (i = 0; i < usec; i++) {
 8004066:	2300      	movs	r3, #0
 8004068:	60fb      	str	r3, [r7, #12]
 800406a:	e003      	b.n	8004074 <deca_usleep+0x22>
		__NOP();
 800406c:	bf00      	nop
	for (i = 0; i < usec; i++) {
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	3301      	adds	r3, #1
 8004072:	60fb      	str	r3, [r7, #12]
 8004074:	68fa      	ldr	r2, [r7, #12]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	429a      	cmp	r2, r3
 800407a:	d3f7      	bcc.n	800406c <deca_usleep+0x1a>
	}
}
 800407c:	bf00      	nop
 800407e:	bf00      	nop
 8004080:	3714      	adds	r7, #20
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
	...

0800408c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800408c:	480d      	ldr	r0, [pc, #52]	@ (80040c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800408e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004090:	f7fe f96c 	bl	800236c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004094:	480c      	ldr	r0, [pc, #48]	@ (80040c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8004096:	490d      	ldr	r1, [pc, #52]	@ (80040cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8004098:	4a0d      	ldr	r2, [pc, #52]	@ (80040d0 <LoopForever+0xe>)
  movs r3, #0
 800409a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800409c:	e002      	b.n	80040a4 <LoopCopyDataInit>

0800409e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800409e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040a2:	3304      	adds	r3, #4

080040a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040a8:	d3f9      	bcc.n	800409e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040aa:	4a0a      	ldr	r2, [pc, #40]	@ (80040d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80040ac:	4c0a      	ldr	r4, [pc, #40]	@ (80040d8 <LoopForever+0x16>)
  movs r3, #0
 80040ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040b0:	e001      	b.n	80040b6 <LoopFillZerobss>

080040b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040b4:	3204      	adds	r2, #4

080040b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040b8:	d3fb      	bcc.n	80040b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80040ba:	f007 fe03 	bl	800bcc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80040be:	f7fc fee7 	bl	8000e90 <main>

080040c2 <LoopForever>:

LoopForever:
    b LoopForever
 80040c2:	e7fe      	b.n	80040c2 <LoopForever>
  ldr   r0, =_estack
 80040c4:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80040c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040cc:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80040d0:	0800ca4c 	.word	0x0800ca4c
  ldr r2, =_sbss
 80040d4:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80040d8:	200005b2 	.word	0x200005b2

080040dc <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80040dc:	e7fe      	b.n	80040dc <ADC1_IRQHandler>
	...

080040e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040e4:	4b12      	ldr	r3, [pc, #72]	@ (8004130 <HAL_Init+0x50>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a11      	ldr	r2, [pc, #68]	@ (8004130 <HAL_Init+0x50>)
 80040ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040f0:	2003      	movs	r0, #3
 80040f2:	f000 f9f4 	bl	80044de <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80040f6:	f003 ffe3 	bl	80080c0 <HAL_RCC_GetSysClockFreq>
 80040fa:	4602      	mov	r2, r0
 80040fc:	4b0d      	ldr	r3, [pc, #52]	@ (8004134 <HAL_Init+0x54>)
 80040fe:	6a1b      	ldr	r3, [r3, #32]
 8004100:	f003 030f 	and.w	r3, r3, #15
 8004104:	490c      	ldr	r1, [pc, #48]	@ (8004138 <HAL_Init+0x58>)
 8004106:	5ccb      	ldrb	r3, [r1, r3]
 8004108:	fa22 f303 	lsr.w	r3, r2, r3
 800410c:	4a0b      	ldr	r2, [pc, #44]	@ (800413c <HAL_Init+0x5c>)
 800410e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004110:	2004      	movs	r0, #4
 8004112:	f000 fa39 	bl	8004588 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004116:	200f      	movs	r0, #15
 8004118:	f000 f85a 	bl	80041d0 <HAL_InitTick>
 800411c:	4603      	mov	r3, r0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d001      	beq.n	8004126 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e002      	b.n	800412c <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004126:	f7fd fded 	bl	8001d04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	bd80      	pop	{r7, pc}
 8004130:	40022000 	.word	0x40022000
 8004134:	46020c00 	.word	0x46020c00
 8004138:	0800c8ec 	.word	0x0800c8ec
 800413c:	20000010 	.word	0x20000010

08004140 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8004144:	4b18      	ldr	r3, [pc, #96]	@ (80041a8 <HAL_DeInit+0x68>)
 8004146:	4a19      	ldr	r2, [pc, #100]	@ (80041ac <HAL_DeInit+0x6c>)
 8004148:	675a      	str	r2, [r3, #116]	@ 0x74
 800414a:	4b17      	ldr	r3, [pc, #92]	@ (80041a8 <HAL_DeInit+0x68>)
 800414c:	4a18      	ldr	r2, [pc, #96]	@ (80041b0 <HAL_DeInit+0x70>)
 800414e:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 8004150:	4b15      	ldr	r3, [pc, #84]	@ (80041a8 <HAL_DeInit+0x68>)
 8004152:	2200      	movs	r2, #0
 8004154:	675a      	str	r2, [r3, #116]	@ 0x74
 8004156:	4b14      	ldr	r3, [pc, #80]	@ (80041a8 <HAL_DeInit+0x68>)
 8004158:	2200      	movs	r2, #0
 800415a:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 800415c:	4b12      	ldr	r3, [pc, #72]	@ (80041a8 <HAL_DeInit+0x68>)
 800415e:	4a15      	ldr	r2, [pc, #84]	@ (80041b4 <HAL_DeInit+0x74>)
 8004160:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 8004162:	4b11      	ldr	r3, [pc, #68]	@ (80041a8 <HAL_DeInit+0x68>)
 8004164:	2200      	movs	r2, #0
 8004166:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
 8004168:	4b0f      	ldr	r3, [pc, #60]	@ (80041a8 <HAL_DeInit+0x68>)
 800416a:	4a13      	ldr	r2, [pc, #76]	@ (80041b8 <HAL_DeInit+0x78>)
 800416c:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 800416e:	4b0e      	ldr	r3, [pc, #56]	@ (80041a8 <HAL_DeInit+0x68>)
 8004170:	2200      	movs	r2, #0
 8004172:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 8004174:	4b0c      	ldr	r3, [pc, #48]	@ (80041a8 <HAL_DeInit+0x68>)
 8004176:	4a11      	ldr	r2, [pc, #68]	@ (80041bc <HAL_DeInit+0x7c>)
 8004178:	665a      	str	r2, [r3, #100]	@ 0x64
 800417a:	4b0b      	ldr	r3, [pc, #44]	@ (80041a8 <HAL_DeInit+0x68>)
 800417c:	f240 1211 	movw	r2, #273	@ 0x111
 8004180:	669a      	str	r2, [r3, #104]	@ 0x68
  __HAL_RCC_AHB2_RELEASE_RESET();
 8004182:	4b09      	ldr	r3, [pc, #36]	@ (80041a8 <HAL_DeInit+0x68>)
 8004184:	2200      	movs	r2, #0
 8004186:	665a      	str	r2, [r3, #100]	@ 0x64
 8004188:	4b07      	ldr	r3, [pc, #28]	@ (80041a8 <HAL_DeInit+0x68>)
 800418a:	2200      	movs	r2, #0
 800418c:	669a      	str	r2, [r3, #104]	@ 0x68

  __HAL_RCC_AHB3_FORCE_RESET();
 800418e:	4b06      	ldr	r3, [pc, #24]	@ (80041a8 <HAL_DeInit+0x68>)
 8004190:	f240 6261 	movw	r2, #1633	@ 0x661
 8004194:	66da      	str	r2, [r3, #108]	@ 0x6c
  __HAL_RCC_AHB3_RELEASE_RESET();
 8004196:	4b04      	ldr	r3, [pc, #16]	@ (80041a8 <HAL_DeInit+0x68>)
 8004198:	2200      	movs	r2, #0
 800419a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 800419c:	f000 f810 	bl	80041c0 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	46020c00 	.word	0x46020c00
 80041ac:	027e403f 	.word	0x027e403f
 80041b0:	00800222 	.word	0x00800222
 80041b4:	00677800 	.word	0x00677800
 80041b8:	0007100f 	.word	0x0007100f
 80041bc:	19bf55ff 	.word	0x19bf55ff

080041c0 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80041c0:	b480      	push	{r7}
 80041c2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 80041c4:	bf00      	nop
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
	...

080041d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80041dc:	4b33      	ldr	r3, [pc, #204]	@ (80042ac <HAL_InitTick+0xdc>)
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d101      	bne.n	80041e8 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e05c      	b.n	80042a2 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80041e8:	4b31      	ldr	r3, [pc, #196]	@ (80042b0 <HAL_InitTick+0xe0>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0304 	and.w	r3, r3, #4
 80041f0:	2b04      	cmp	r3, #4
 80041f2:	d10c      	bne.n	800420e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80041f4:	4b2f      	ldr	r3, [pc, #188]	@ (80042b4 <HAL_InitTick+0xe4>)
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	4b2c      	ldr	r3, [pc, #176]	@ (80042ac <HAL_InitTick+0xdc>)
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	4619      	mov	r1, r3
 80041fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004202:	fbb3 f3f1 	udiv	r3, r3, r1
 8004206:	fbb2 f3f3 	udiv	r3, r2, r3
 800420a:	60fb      	str	r3, [r7, #12]
 800420c:	e037      	b.n	800427e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800420e:	f000 fa13 	bl	8004638 <HAL_SYSTICK_GetCLKSourceConfig>
 8004212:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2b02      	cmp	r3, #2
 8004218:	d023      	beq.n	8004262 <HAL_InitTick+0x92>
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	2b02      	cmp	r3, #2
 800421e:	d82d      	bhi.n	800427c <HAL_InitTick+0xac>
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d003      	beq.n	800422e <HAL_InitTick+0x5e>
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d00d      	beq.n	8004248 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 800422c:	e026      	b.n	800427c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800422e:	4b21      	ldr	r3, [pc, #132]	@ (80042b4 <HAL_InitTick+0xe4>)
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	4b1e      	ldr	r3, [pc, #120]	@ (80042ac <HAL_InitTick+0xdc>)
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	4619      	mov	r1, r3
 8004238:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800423c:	fbb3 f3f1 	udiv	r3, r3, r1
 8004240:	fbb2 f3f3 	udiv	r3, r2, r3
 8004244:	60fb      	str	r3, [r7, #12]
        break;
 8004246:	e01a      	b.n	800427e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8004248:	4b18      	ldr	r3, [pc, #96]	@ (80042ac <HAL_InitTick+0xdc>)
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	461a      	mov	r2, r3
 800424e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004252:	fbb3 f3f2 	udiv	r3, r3, r2
 8004256:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800425a:	fbb2 f3f3 	udiv	r3, r2, r3
 800425e:	60fb      	str	r3, [r7, #12]
        break;
 8004260:	e00d      	b.n	800427e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8004262:	4b12      	ldr	r3, [pc, #72]	@ (80042ac <HAL_InitTick+0xdc>)
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	461a      	mov	r2, r3
 8004268:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800426c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004270:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004274:	fbb2 f3f3 	udiv	r3, r2, r3
 8004278:	60fb      	str	r3, [r7, #12]
        break;
 800427a:	e000      	b.n	800427e <HAL_InitTick+0xae>
        break;
 800427c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f000 f960 	bl	8004544 <HAL_SYSTICK_Config>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d001      	beq.n	800428e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e009      	b.n	80042a2 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800428e:	2200      	movs	r2, #0
 8004290:	6879      	ldr	r1, [r7, #4]
 8004292:	f04f 30ff 	mov.w	r0, #4294967295
 8004296:	f000 f92d 	bl	80044f4 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800429a:	4a07      	ldr	r2, [pc, #28]	@ (80042b8 <HAL_InitTick+0xe8>)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	20000018 	.word	0x20000018
 80042b0:	e000e010 	.word	0xe000e010
 80042b4:	20000010 	.word	0x20000010
 80042b8:	20000014 	.word	0x20000014

080042bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80042c0:	4b06      	ldr	r3, [pc, #24]	@ (80042dc <HAL_IncTick+0x20>)
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	461a      	mov	r2, r3
 80042c6:	4b06      	ldr	r3, [pc, #24]	@ (80042e0 <HAL_IncTick+0x24>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4413      	add	r3, r2
 80042cc:	4a04      	ldr	r2, [pc, #16]	@ (80042e0 <HAL_IncTick+0x24>)
 80042ce:	6013      	str	r3, [r2, #0]
}
 80042d0:	bf00      	nop
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	20000018 	.word	0x20000018
 80042e0:	20000464 	.word	0x20000464

080042e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042e4:	b480      	push	{r7}
 80042e6:	af00      	add	r7, sp, #0
  return uwTick;
 80042e8:	4b03      	ldr	r3, [pc, #12]	@ (80042f8 <HAL_GetTick+0x14>)
 80042ea:	681b      	ldr	r3, [r3, #0]
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	20000464 	.word	0x20000464

080042fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b084      	sub	sp, #16
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004304:	f7ff ffee 	bl	80042e4 <HAL_GetTick>
 8004308:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004314:	d005      	beq.n	8004322 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004316:	4b0a      	ldr	r3, [pc, #40]	@ (8004340 <HAL_Delay+0x44>)
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	461a      	mov	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	4413      	add	r3, r2
 8004320:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004322:	bf00      	nop
 8004324:	f7ff ffde 	bl	80042e4 <HAL_GetTick>
 8004328:	4602      	mov	r2, r0
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	68fa      	ldr	r2, [r7, #12]
 8004330:	429a      	cmp	r2, r3
 8004332:	d8f7      	bhi.n	8004324 <HAL_Delay+0x28>
  {
  }
}
 8004334:	bf00      	nop
 8004336:	bf00      	nop
 8004338:	3710      	adds	r7, #16
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	20000018 	.word	0x20000018

08004344 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8004344:	b480      	push	{r7}
 8004346:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8004348:	4b05      	ldr	r3, [pc, #20]	@ (8004360 <HAL_SuspendTick+0x1c>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a04      	ldr	r2, [pc, #16]	@ (8004360 <HAL_SuspendTick+0x1c>)
 800434e:	f023 0302 	bic.w	r3, r3, #2
 8004352:	6013      	str	r3, [r2, #0]
}
 8004354:	bf00      	nop
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
 800435e:	bf00      	nop
 8004360:	e000e010 	.word	0xe000e010

08004364 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8004364:	b480      	push	{r7}
 8004366:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8004368:	4b05      	ldr	r3, [pc, #20]	@ (8004380 <HAL_ResumeTick+0x1c>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a04      	ldr	r2, [pc, #16]	@ (8004380 <HAL_ResumeTick+0x1c>)
 800436e:	f043 0302 	orr.w	r3, r3, #2
 8004372:	6013      	str	r3, [r2, #0]
}
 8004374:	bf00      	nop
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	e000e010 	.word	0xe000e010

08004384 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004384:	b480      	push	{r7}
 8004386:	b085      	sub	sp, #20
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f003 0307 	and.w	r3, r3, #7
 8004392:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004394:	4b0c      	ldr	r3, [pc, #48]	@ (80043c8 <__NVIC_SetPriorityGrouping+0x44>)
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800439a:	68ba      	ldr	r2, [r7, #8]
 800439c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80043a0:	4013      	ands	r3, r2
 80043a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80043ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80043b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043b6:	4a04      	ldr	r2, [pc, #16]	@ (80043c8 <__NVIC_SetPriorityGrouping+0x44>)
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	60d3      	str	r3, [r2, #12]
}
 80043bc:	bf00      	nop
 80043be:	3714      	adds	r7, #20
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr
 80043c8:	e000ed00 	.word	0xe000ed00

080043cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80043cc:	b480      	push	{r7}
 80043ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80043d0:	4b04      	ldr	r3, [pc, #16]	@ (80043e4 <__NVIC_GetPriorityGrouping+0x18>)
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	0a1b      	lsrs	r3, r3, #8
 80043d6:	f003 0307 	and.w	r3, r3, #7
}
 80043da:	4618      	mov	r0, r3
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr
 80043e4:	e000ed00 	.word	0xe000ed00

080043e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	4603      	mov	r3, r0
 80043f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	db0b      	blt.n	8004412 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043fa:	79fb      	ldrb	r3, [r7, #7]
 80043fc:	f003 021f 	and.w	r2, r3, #31
 8004400:	4907      	ldr	r1, [pc, #28]	@ (8004420 <__NVIC_EnableIRQ+0x38>)
 8004402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004406:	095b      	lsrs	r3, r3, #5
 8004408:	2001      	movs	r0, #1
 800440a:	fa00 f202 	lsl.w	r2, r0, r2
 800440e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004412:	bf00      	nop
 8004414:	370c      	adds	r7, #12
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	e000e100 	.word	0xe000e100

08004424 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	4603      	mov	r3, r0
 800442c:	6039      	str	r1, [r7, #0]
 800442e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004434:	2b00      	cmp	r3, #0
 8004436:	db0a      	blt.n	800444e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	b2da      	uxtb	r2, r3
 800443c:	490c      	ldr	r1, [pc, #48]	@ (8004470 <__NVIC_SetPriority+0x4c>)
 800443e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004442:	0112      	lsls	r2, r2, #4
 8004444:	b2d2      	uxtb	r2, r2
 8004446:	440b      	add	r3, r1
 8004448:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800444c:	e00a      	b.n	8004464 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	b2da      	uxtb	r2, r3
 8004452:	4908      	ldr	r1, [pc, #32]	@ (8004474 <__NVIC_SetPriority+0x50>)
 8004454:	79fb      	ldrb	r3, [r7, #7]
 8004456:	f003 030f 	and.w	r3, r3, #15
 800445a:	3b04      	subs	r3, #4
 800445c:	0112      	lsls	r2, r2, #4
 800445e:	b2d2      	uxtb	r2, r2
 8004460:	440b      	add	r3, r1
 8004462:	761a      	strb	r2, [r3, #24]
}
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	e000e100 	.word	0xe000e100
 8004474:	e000ed00 	.word	0xe000ed00

08004478 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004478:	b480      	push	{r7}
 800447a:	b089      	sub	sp, #36	@ 0x24
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f003 0307 	and.w	r3, r3, #7
 800448a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800448c:	69fb      	ldr	r3, [r7, #28]
 800448e:	f1c3 0307 	rsb	r3, r3, #7
 8004492:	2b04      	cmp	r3, #4
 8004494:	bf28      	it	cs
 8004496:	2304      	movcs	r3, #4
 8004498:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	3304      	adds	r3, #4
 800449e:	2b06      	cmp	r3, #6
 80044a0:	d902      	bls.n	80044a8 <NVIC_EncodePriority+0x30>
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	3b03      	subs	r3, #3
 80044a6:	e000      	b.n	80044aa <NVIC_EncodePriority+0x32>
 80044a8:	2300      	movs	r3, #0
 80044aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044ac:	f04f 32ff 	mov.w	r2, #4294967295
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	fa02 f303 	lsl.w	r3, r2, r3
 80044b6:	43da      	mvns	r2, r3
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	401a      	ands	r2, r3
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044c0:	f04f 31ff 	mov.w	r1, #4294967295
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	fa01 f303 	lsl.w	r3, r1, r3
 80044ca:	43d9      	mvns	r1, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044d0:	4313      	orrs	r3, r2
         );
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3724      	adds	r7, #36	@ 0x24
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr

080044de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044de:	b580      	push	{r7, lr}
 80044e0:	b082      	sub	sp, #8
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f7ff ff4c 	bl	8004384 <__NVIC_SetPriorityGrouping>
}
 80044ec:	bf00      	nop
 80044ee:	3708      	adds	r7, #8
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}

080044f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b086      	sub	sp, #24
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	4603      	mov	r3, r0
 80044fc:	60b9      	str	r1, [r7, #8]
 80044fe:	607a      	str	r2, [r7, #4]
 8004500:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004502:	f7ff ff63 	bl	80043cc <__NVIC_GetPriorityGrouping>
 8004506:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	68b9      	ldr	r1, [r7, #8]
 800450c:	6978      	ldr	r0, [r7, #20]
 800450e:	f7ff ffb3 	bl	8004478 <NVIC_EncodePriority>
 8004512:	4602      	mov	r2, r0
 8004514:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004518:	4611      	mov	r1, r2
 800451a:	4618      	mov	r0, r3
 800451c:	f7ff ff82 	bl	8004424 <__NVIC_SetPriority>
}
 8004520:	bf00      	nop
 8004522:	3718      	adds	r7, #24
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}

08004528 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
 800452e:	4603      	mov	r3, r0
 8004530:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004536:	4618      	mov	r0, r3
 8004538:	f7ff ff56 	bl	80043e8 <__NVIC_EnableIRQ>
}
 800453c:	bf00      	nop
 800453e:	3708      	adds	r7, #8
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	3b01      	subs	r3, #1
 8004550:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004554:	d301      	bcc.n	800455a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8004556:	2301      	movs	r3, #1
 8004558:	e00d      	b.n	8004576 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800455a:	4a0a      	ldr	r2, [pc, #40]	@ (8004584 <HAL_SYSTICK_Config+0x40>)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	3b01      	subs	r3, #1
 8004560:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8004562:	4b08      	ldr	r3, [pc, #32]	@ (8004584 <HAL_SYSTICK_Config+0x40>)
 8004564:	2200      	movs	r2, #0
 8004566:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8004568:	4b06      	ldr	r3, [pc, #24]	@ (8004584 <HAL_SYSTICK_Config+0x40>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a05      	ldr	r2, [pc, #20]	@ (8004584 <HAL_SYSTICK_Config+0x40>)
 800456e:	f043 0303 	orr.w	r3, r3, #3
 8004572:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	e000e010 	.word	0xe000e010

08004588 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2b04      	cmp	r3, #4
 8004594:	d844      	bhi.n	8004620 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8004596:	a201      	add	r2, pc, #4	@ (adr r2, 800459c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8004598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800459c:	080045bf 	.word	0x080045bf
 80045a0:	080045dd 	.word	0x080045dd
 80045a4:	080045ff 	.word	0x080045ff
 80045a8:	08004621 	.word	0x08004621
 80045ac:	080045b1 	.word	0x080045b1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80045b0:	4b1f      	ldr	r3, [pc, #124]	@ (8004630 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a1e      	ldr	r2, [pc, #120]	@ (8004630 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80045b6:	f043 0304 	orr.w	r3, r3, #4
 80045ba:	6013      	str	r3, [r2, #0]
      break;
 80045bc:	e031      	b.n	8004622 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80045be:	4b1c      	ldr	r3, [pc, #112]	@ (8004630 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a1b      	ldr	r2, [pc, #108]	@ (8004630 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80045c4:	f023 0304 	bic.w	r3, r3, #4
 80045c8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80045ca:	4b1a      	ldr	r3, [pc, #104]	@ (8004634 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80045cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045d0:	4a18      	ldr	r2, [pc, #96]	@ (8004634 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80045d2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80045d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80045da:	e022      	b.n	8004622 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80045dc:	4b14      	ldr	r3, [pc, #80]	@ (8004630 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a13      	ldr	r2, [pc, #76]	@ (8004630 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80045e2:	f023 0304 	bic.w	r3, r3, #4
 80045e6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80045e8:	4b12      	ldr	r3, [pc, #72]	@ (8004634 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80045ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045ee:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80045f2:	4a10      	ldr	r2, [pc, #64]	@ (8004634 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80045f4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80045f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80045fc:	e011      	b.n	8004622 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80045fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004630 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a0b      	ldr	r2, [pc, #44]	@ (8004630 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004604:	f023 0304 	bic.w	r3, r3, #4
 8004608:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 800460a:	4b0a      	ldr	r3, [pc, #40]	@ (8004634 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800460c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004610:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004614:	4a07      	ldr	r2, [pc, #28]	@ (8004634 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004616:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800461a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800461e:	e000      	b.n	8004622 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8004620:	bf00      	nop
  }
}
 8004622:	bf00      	nop
 8004624:	370c      	adds	r7, #12
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop
 8004630:	e000e010 	.word	0xe000e010
 8004634:	46020c00 	.word	0x46020c00

08004638 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800463e:	4b19      	ldr	r3, [pc, #100]	@ (80046a4 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0304 	and.w	r3, r3, #4
 8004646:	2b00      	cmp	r3, #0
 8004648:	d002      	beq.n	8004650 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800464a:	2304      	movs	r3, #4
 800464c:	607b      	str	r3, [r7, #4]
 800464e:	e021      	b.n	8004694 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8004650:	4b15      	ldr	r3, [pc, #84]	@ (80046a8 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8004652:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004656:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800465a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004662:	d011      	beq.n	8004688 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800466a:	d810      	bhi.n	800468e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d004      	beq.n	800467c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004678:	d003      	beq.n	8004682 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800467a:	e008      	b.n	800468e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800467c:	2300      	movs	r3, #0
 800467e:	607b      	str	r3, [r7, #4]
        break;
 8004680:	e008      	b.n	8004694 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8004682:	2301      	movs	r3, #1
 8004684:	607b      	str	r3, [r7, #4]
        break;
 8004686:	e005      	b.n	8004694 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8004688:	2302      	movs	r3, #2
 800468a:	607b      	str	r3, [r7, #4]
        break;
 800468c:	e002      	b.n	8004694 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800468e:	2300      	movs	r3, #0
 8004690:	607b      	str	r3, [r7, #4]
        break;
 8004692:	bf00      	nop
    }
  }
  return systick_source;
 8004694:	687b      	ldr	r3, [r7, #4]
}
 8004696:	4618      	mov	r0, r3
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr
 80046a2:	bf00      	nop
 80046a4:	e000e010 	.word	0xe000e010
 80046a8:	46020c00 	.word	0x46020c00

080046ac <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 80046b4:	f7ff fe16 	bl	80042e4 <HAL_GetTick>
 80046b8:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d101      	bne.n	80046c4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e0db      	b.n	800487c <HAL_DMA_Init+0x1d0>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a6e      	ldr	r2, [pc, #440]	@ (8004884 <HAL_DMA_Init+0x1d8>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	f000 809f 	beq.w	800480e <HAL_DMA_Init+0x162>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a6c      	ldr	r2, [pc, #432]	@ (8004888 <HAL_DMA_Init+0x1dc>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	f000 8099 	beq.w	800480e <HAL_DMA_Init+0x162>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a6a      	ldr	r2, [pc, #424]	@ (800488c <HAL_DMA_Init+0x1e0>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	f000 8093 	beq.w	800480e <HAL_DMA_Init+0x162>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a68      	ldr	r2, [pc, #416]	@ (8004890 <HAL_DMA_Init+0x1e4>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	f000 808d 	beq.w	800480e <HAL_DMA_Init+0x162>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a66      	ldr	r2, [pc, #408]	@ (8004894 <HAL_DMA_Init+0x1e8>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	f000 8087 	beq.w	800480e <HAL_DMA_Init+0x162>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a64      	ldr	r2, [pc, #400]	@ (8004898 <HAL_DMA_Init+0x1ec>)
 8004706:	4293      	cmp	r3, r2
 8004708:	f000 8081 	beq.w	800480e <HAL_DMA_Init+0x162>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a62      	ldr	r2, [pc, #392]	@ (800489c <HAL_DMA_Init+0x1f0>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d07b      	beq.n	800480e <HAL_DMA_Init+0x162>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a61      	ldr	r2, [pc, #388]	@ (80048a0 <HAL_DMA_Init+0x1f4>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d076      	beq.n	800480e <HAL_DMA_Init+0x162>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a5f      	ldr	r2, [pc, #380]	@ (80048a4 <HAL_DMA_Init+0x1f8>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d071      	beq.n	800480e <HAL_DMA_Init+0x162>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a5e      	ldr	r2, [pc, #376]	@ (80048a8 <HAL_DMA_Init+0x1fc>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d06c      	beq.n	800480e <HAL_DMA_Init+0x162>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a5c      	ldr	r2, [pc, #368]	@ (80048ac <HAL_DMA_Init+0x200>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d067      	beq.n	800480e <HAL_DMA_Init+0x162>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a5b      	ldr	r2, [pc, #364]	@ (80048b0 <HAL_DMA_Init+0x204>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d062      	beq.n	800480e <HAL_DMA_Init+0x162>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a59      	ldr	r2, [pc, #356]	@ (80048b4 <HAL_DMA_Init+0x208>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d05d      	beq.n	800480e <HAL_DMA_Init+0x162>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a58      	ldr	r2, [pc, #352]	@ (80048b8 <HAL_DMA_Init+0x20c>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d058      	beq.n	800480e <HAL_DMA_Init+0x162>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a56      	ldr	r2, [pc, #344]	@ (80048bc <HAL_DMA_Init+0x210>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d053      	beq.n	800480e <HAL_DMA_Init+0x162>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a55      	ldr	r2, [pc, #340]	@ (80048c0 <HAL_DMA_Init+0x214>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d04e      	beq.n	800480e <HAL_DMA_Init+0x162>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a53      	ldr	r2, [pc, #332]	@ (80048c4 <HAL_DMA_Init+0x218>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d049      	beq.n	800480e <HAL_DMA_Init+0x162>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a52      	ldr	r2, [pc, #328]	@ (80048c8 <HAL_DMA_Init+0x21c>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d044      	beq.n	800480e <HAL_DMA_Init+0x162>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a50      	ldr	r2, [pc, #320]	@ (80048cc <HAL_DMA_Init+0x220>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d03f      	beq.n	800480e <HAL_DMA_Init+0x162>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a4f      	ldr	r2, [pc, #316]	@ (80048d0 <HAL_DMA_Init+0x224>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d03a      	beq.n	800480e <HAL_DMA_Init+0x162>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a4d      	ldr	r2, [pc, #308]	@ (80048d4 <HAL_DMA_Init+0x228>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d035      	beq.n	800480e <HAL_DMA_Init+0x162>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a4c      	ldr	r2, [pc, #304]	@ (80048d8 <HAL_DMA_Init+0x22c>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d030      	beq.n	800480e <HAL_DMA_Init+0x162>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a4a      	ldr	r2, [pc, #296]	@ (80048dc <HAL_DMA_Init+0x230>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d02b      	beq.n	800480e <HAL_DMA_Init+0x162>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a49      	ldr	r2, [pc, #292]	@ (80048e0 <HAL_DMA_Init+0x234>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d026      	beq.n	800480e <HAL_DMA_Init+0x162>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a47      	ldr	r2, [pc, #284]	@ (80048e4 <HAL_DMA_Init+0x238>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d021      	beq.n	800480e <HAL_DMA_Init+0x162>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a46      	ldr	r2, [pc, #280]	@ (80048e8 <HAL_DMA_Init+0x23c>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d01c      	beq.n	800480e <HAL_DMA_Init+0x162>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a44      	ldr	r2, [pc, #272]	@ (80048ec <HAL_DMA_Init+0x240>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d017      	beq.n	800480e <HAL_DMA_Init+0x162>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a43      	ldr	r2, [pc, #268]	@ (80048f0 <HAL_DMA_Init+0x244>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d012      	beq.n	800480e <HAL_DMA_Init+0x162>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a41      	ldr	r2, [pc, #260]	@ (80048f4 <HAL_DMA_Init+0x248>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d00d      	beq.n	800480e <HAL_DMA_Init+0x162>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a40      	ldr	r2, [pc, #256]	@ (80048f8 <HAL_DMA_Init+0x24c>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d008      	beq.n	800480e <HAL_DMA_Init+0x162>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a3e      	ldr	r2, [pc, #248]	@ (80048fc <HAL_DMA_Init+0x250>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d003      	beq.n	800480e <HAL_DMA_Init+0x162>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a3d      	ldr	r2, [pc, #244]	@ (8004900 <HAL_DMA_Init+0x254>)
 800480c:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2202      	movs	r2, #2
 800481a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	695a      	ldr	r2, [r3, #20]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f042 0206 	orr.w	r2, r2, #6
 800482c:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800482e:	e00f      	b.n	8004850 <HAL_DMA_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8004830:	f7ff fd58 	bl	80042e4 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b05      	cmp	r3, #5
 800483c:	d908      	bls.n	8004850 <HAL_DMA_Init+0x1a4>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2210      	movs	r2, #16
 8004842:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2203      	movs	r2, #3
 8004848:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e015      	b.n	800487c <HAL_DMA_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	695b      	ldr	r3, [r3, #20]
 8004856:	f003 0301 	and.w	r3, r3, #1
 800485a:	2b00      	cmp	r3, #0
 800485c:	d1e8      	bne.n	8004830 <HAL_DMA_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f000 fa9c 	bl	8004d9c <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3710      	adds	r7, #16
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}
 8004884:	40020050 	.word	0x40020050
 8004888:	50020050 	.word	0x50020050
 800488c:	400200d0 	.word	0x400200d0
 8004890:	500200d0 	.word	0x500200d0
 8004894:	40020150 	.word	0x40020150
 8004898:	50020150 	.word	0x50020150
 800489c:	400201d0 	.word	0x400201d0
 80048a0:	500201d0 	.word	0x500201d0
 80048a4:	40020250 	.word	0x40020250
 80048a8:	50020250 	.word	0x50020250
 80048ac:	400202d0 	.word	0x400202d0
 80048b0:	500202d0 	.word	0x500202d0
 80048b4:	40020350 	.word	0x40020350
 80048b8:	50020350 	.word	0x50020350
 80048bc:	400203d0 	.word	0x400203d0
 80048c0:	500203d0 	.word	0x500203d0
 80048c4:	40020450 	.word	0x40020450
 80048c8:	50020450 	.word	0x50020450
 80048cc:	400204d0 	.word	0x400204d0
 80048d0:	500204d0 	.word	0x500204d0
 80048d4:	40020550 	.word	0x40020550
 80048d8:	50020550 	.word	0x50020550
 80048dc:	400205d0 	.word	0x400205d0
 80048e0:	500205d0 	.word	0x500205d0
 80048e4:	40020650 	.word	0x40020650
 80048e8:	50020650 	.word	0x50020650
 80048ec:	400206d0 	.word	0x400206d0
 80048f0:	500206d0 	.word	0x500206d0
 80048f4:	40020750 	.word	0x40020750
 80048f8:	50020750 	.word	0x50020750
 80048fc:	400207d0 	.word	0x400207d0
 8004900:	500207d0 	.word	0x500207d0

08004904 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	60f8      	str	r0, [r7, #12]
 800490c:	60b9      	str	r1, [r7, #8]
 800490e:	607a      	str	r2, [r7, #4]
 8004910:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d101      	bne.n	800491c <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e04f      	b.n	80049bc <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004922:	2b01      	cmp	r3, #1
 8004924:	d101      	bne.n	800492a <HAL_DMA_Start_IT+0x26>
 8004926:	2302      	movs	r3, #2
 8004928:	e048      	b.n	80049bc <HAL_DMA_Start_IT+0xb8>
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2201      	movs	r2, #1
 800492e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004938:	b2db      	uxtb	r3, r3
 800493a:	2b01      	cmp	r3, #1
 800493c:	d136      	bne.n	80049ac <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2202      	movs	r2, #2
 8004942:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2200      	movs	r2, #0
 800494a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	68b9      	ldr	r1, [r7, #8]
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 f9fc 	bl	8004d50 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	695a      	ldr	r2, [r3, #20]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8004966:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800496c:	2b00      	cmp	r3, #0
 800496e:	d007      	beq.n	8004980 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	695a      	ldr	r2, [r3, #20]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800497e:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004984:	2b00      	cmp	r3, #0
 8004986:	d007      	beq.n	8004998 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	695a      	ldr	r2, [r3, #20]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004996:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	695a      	ldr	r2, [r3, #20]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f042 0201 	orr.w	r2, r2, #1
 80049a6:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
 80049aa:	e007      	b.n	80049bc <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2240      	movs	r2, #64	@ 0x40
 80049b0:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3710      	adds	r7, #16
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e019      	b.n	8004a0a <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b02      	cmp	r3, #2
 80049e0:	d004      	beq.n	80049ec <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2220      	movs	r2, #32
 80049e6:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e00e      	b.n	8004a0a <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2204      	movs	r2, #4
 80049f0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	6812      	ldr	r2, [r2, #0]
 80049fe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004a02:	f043 0304 	orr.w	r3, r3, #4
 8004a06:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr

08004a16 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8004a16:	b580      	push	{r7, lr}
 8004a18:	b086      	sub	sp, #24
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004a26:	f023 030f 	bic.w	r3, r3, #15
 8004a2a:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a34:	3b50      	subs	r3, #80	@ 0x50
 8004a36:	09db      	lsrs	r3, r3, #7
 8004a38:	f003 031f 	and.w	r3, r3, #31
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a42:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	693a      	ldr	r2, [r7, #16]
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	f000 813b 	beq.w	8004ccc <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d011      	beq.n	8004a88 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00a      	beq.n	8004a88 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004a7a:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a80:	f043 0201 	orr.w	r2, r3, #1
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d011      	beq.n	8004aba <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	695b      	ldr	r3, [r3, #20]
 8004a9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d00a      	beq.n	8004aba <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004aac:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab2:	f043 0202 	orr.w	r2, r3, #2
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d011      	beq.n	8004aec <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	695b      	ldr	r3, [r3, #20]
 8004ace:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00a      	beq.n	8004aec <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004ade:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae4:	f043 0204 	orr.w	r2, r3, #4
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	691b      	ldr	r3, [r3, #16]
 8004af2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d011      	beq.n	8004b1e <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	695b      	ldr	r3, [r3, #20]
 8004b00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00a      	beq.n	8004b1e <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004b10:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b16:	f043 0208 	orr.w	r2, r3, #8
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	691b      	ldr	r3, [r3, #16]
 8004b24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d013      	beq.n	8004b54 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d00c      	beq.n	8004b54 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b42:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d003      	beq.n	8004b54 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d04c      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	695b      	ldr	r3, [r3, #20]
 8004b68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d045      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004b78:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	2b04      	cmp	r3, #4
 8004b84:	d12e      	bne.n	8004be4 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	695a      	ldr	r2, [r3, #20]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b94:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	695a      	ldr	r2, [r3, #20]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f042 0202 	orr.w	r2, r2, #2
 8004ba4:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d007      	beq.n	8004bca <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d07a      	beq.n	8004cd0 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	4798      	blx	r3
        }

        return;
 8004be2:	e075      	b.n	8004cd0 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2205      	movs	r2, #5
 8004be8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d003      	beq.n	8004bfc <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d039      	beq.n	8004c7e <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	695b      	ldr	r3, [r3, #20]
 8004c10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d032      	beq.n	8004c7e <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d012      	beq.n	8004c4a <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d116      	bne.n	8004c5c <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d111      	bne.n	8004c5c <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c44:	2201      	movs	r2, #1
 8004c46:	731a      	strb	r2, [r3, #12]
 8004c48:	e008      	b.n	8004c5c <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d103      	bne.n	8004c5c <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8004c64:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d003      	beq.n	8004c7e <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d025      	beq.n	8004cd2 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	695a      	ldr	r2, [r3, #20]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f042 0202 	orr.w	r2, r2, #2
 8004c94:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d003      	beq.n	8004cb2 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cae:	2201      	movs	r2, #1
 8004cb0:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d007      	beq.n	8004cd2 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	4798      	blx	r3
 8004cca:	e002      	b.n	8004cd2 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8004ccc:	bf00      	nop
 8004cce:	e000      	b.n	8004cd2 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8004cd0:	bf00      	nop
    }
  }
}
 8004cd2:	3718      	adds	r7, #24
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e02b      	b.n	8004d44 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004cf4:	f023 030f 	bic.w	r3, r3, #15
 8004cf8:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d02:	3b50      	subs	r3, #80	@ 0x50
 8004d04:	09db      	lsrs	r3, r3, #7
 8004d06:	f003 031f 	and.w	r3, r3, #31
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d10:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	f003 0310 	and.w	r3, r3, #16
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d012      	beq.n	8004d42 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	f003 0311 	and.w	r3, r3, #17
 8004d22:	2b11      	cmp	r3, #17
 8004d24:	d106      	bne.n	8004d34 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	685a      	ldr	r2, [r3, #4]
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	431a      	orrs	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	605a      	str	r2, [r3, #4]
 8004d32:	e006      	b.n	8004d42 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	43db      	mvns	r3, r3
 8004d3c:	401a      	ands	r2, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8004d42:	2300      	movs	r3, #0
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3714      	adds	r7, #20
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr

08004d50 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b085      	sub	sp, #20
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
 8004d5c:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d64:	0c1b      	lsrs	r3, r3, #16
 8004d66:	041b      	lsls	r3, r3, #16
 8004d68:	683a      	ldr	r2, [r7, #0]
 8004d6a:	b291      	uxth	r1, r2
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	6812      	ldr	r2, [r2, #0]
 8004d70:	430b      	orrs	r3, r1
 8004d72:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8004d7c:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68ba      	ldr	r2, [r7, #8]
 8004d84:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004d8e:	bf00      	nop
 8004d90:	3714      	adds	r7, #20
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
	...

08004d9c <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b085      	sub	sp, #20
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6a1b      	ldr	r3, [r3, #32]
 8004da8:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	695b      	ldr	r3, [r3, #20]
 8004db0:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	695a      	ldr	r2, [r3, #20]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	431a      	orrs	r2, r3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	699b      	ldr	r3, [r3, #24]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a53      	ldr	r2, [pc, #332]	@ (8004f28 <DMA_Init+0x18c>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	f000 80a0 	beq.w	8004f22 <DMA_Init+0x186>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a51      	ldr	r2, [pc, #324]	@ (8004f2c <DMA_Init+0x190>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	f000 809a 	beq.w	8004f22 <DMA_Init+0x186>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a4f      	ldr	r2, [pc, #316]	@ (8004f30 <DMA_Init+0x194>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	f000 8094 	beq.w	8004f22 <DMA_Init+0x186>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a4d      	ldr	r2, [pc, #308]	@ (8004f34 <DMA_Init+0x198>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	f000 808e 	beq.w	8004f22 <DMA_Init+0x186>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a4b      	ldr	r2, [pc, #300]	@ (8004f38 <DMA_Init+0x19c>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	f000 8088 	beq.w	8004f22 <DMA_Init+0x186>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a49      	ldr	r2, [pc, #292]	@ (8004f3c <DMA_Init+0x1a0>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	f000 8082 	beq.w	8004f22 <DMA_Init+0x186>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a47      	ldr	r2, [pc, #284]	@ (8004f40 <DMA_Init+0x1a4>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d07c      	beq.n	8004f22 <DMA_Init+0x186>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a45      	ldr	r2, [pc, #276]	@ (8004f44 <DMA_Init+0x1a8>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d077      	beq.n	8004f22 <DMA_Init+0x186>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a44      	ldr	r2, [pc, #272]	@ (8004f48 <DMA_Init+0x1ac>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d072      	beq.n	8004f22 <DMA_Init+0x186>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a42      	ldr	r2, [pc, #264]	@ (8004f4c <DMA_Init+0x1b0>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d06d      	beq.n	8004f22 <DMA_Init+0x186>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a41      	ldr	r2, [pc, #260]	@ (8004f50 <DMA_Init+0x1b4>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d068      	beq.n	8004f22 <DMA_Init+0x186>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a3f      	ldr	r2, [pc, #252]	@ (8004f54 <DMA_Init+0x1b8>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d063      	beq.n	8004f22 <DMA_Init+0x186>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a3e      	ldr	r2, [pc, #248]	@ (8004f58 <DMA_Init+0x1bc>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d05e      	beq.n	8004f22 <DMA_Init+0x186>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a3c      	ldr	r2, [pc, #240]	@ (8004f5c <DMA_Init+0x1c0>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d059      	beq.n	8004f22 <DMA_Init+0x186>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a3b      	ldr	r2, [pc, #236]	@ (8004f60 <DMA_Init+0x1c4>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d054      	beq.n	8004f22 <DMA_Init+0x186>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a39      	ldr	r2, [pc, #228]	@ (8004f64 <DMA_Init+0x1c8>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d04f      	beq.n	8004f22 <DMA_Init+0x186>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a38      	ldr	r2, [pc, #224]	@ (8004f68 <DMA_Init+0x1cc>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d04a      	beq.n	8004f22 <DMA_Init+0x186>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a36      	ldr	r2, [pc, #216]	@ (8004f6c <DMA_Init+0x1d0>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d045      	beq.n	8004f22 <DMA_Init+0x186>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a35      	ldr	r2, [pc, #212]	@ (8004f70 <DMA_Init+0x1d4>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d040      	beq.n	8004f22 <DMA_Init+0x186>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a33      	ldr	r2, [pc, #204]	@ (8004f74 <DMA_Init+0x1d8>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d03b      	beq.n	8004f22 <DMA_Init+0x186>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a32      	ldr	r2, [pc, #200]	@ (8004f78 <DMA_Init+0x1dc>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d036      	beq.n	8004f22 <DMA_Init+0x186>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a30      	ldr	r2, [pc, #192]	@ (8004f7c <DMA_Init+0x1e0>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d031      	beq.n	8004f22 <DMA_Init+0x186>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a2f      	ldr	r2, [pc, #188]	@ (8004f80 <DMA_Init+0x1e4>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d02c      	beq.n	8004f22 <DMA_Init+0x186>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a2d      	ldr	r2, [pc, #180]	@ (8004f84 <DMA_Init+0x1e8>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d027      	beq.n	8004f22 <DMA_Init+0x186>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a2c      	ldr	r2, [pc, #176]	@ (8004f88 <DMA_Init+0x1ec>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d022      	beq.n	8004f22 <DMA_Init+0x186>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a2a      	ldr	r2, [pc, #168]	@ (8004f8c <DMA_Init+0x1f0>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d01d      	beq.n	8004f22 <DMA_Init+0x186>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a29      	ldr	r2, [pc, #164]	@ (8004f90 <DMA_Init+0x1f4>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d018      	beq.n	8004f22 <DMA_Init+0x186>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a27      	ldr	r2, [pc, #156]	@ (8004f94 <DMA_Init+0x1f8>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d013      	beq.n	8004f22 <DMA_Init+0x186>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a26      	ldr	r2, [pc, #152]	@ (8004f98 <DMA_Init+0x1fc>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d00e      	beq.n	8004f22 <DMA_Init+0x186>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a24      	ldr	r2, [pc, #144]	@ (8004f9c <DMA_Init+0x200>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d009      	beq.n	8004f22 <DMA_Init+0x186>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a23      	ldr	r2, [pc, #140]	@ (8004fa0 <DMA_Init+0x204>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d004      	beq.n	8004f22 <DMA_Init+0x186>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a21      	ldr	r2, [pc, #132]	@ (8004fa4 <DMA_Init+0x208>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d142      	bne.n	8004fa8 <DMA_Init+0x20c>
 8004f22:	2301      	movs	r3, #1
 8004f24:	e041      	b.n	8004faa <DMA_Init+0x20e>
 8004f26:	bf00      	nop
 8004f28:	40020050 	.word	0x40020050
 8004f2c:	50020050 	.word	0x50020050
 8004f30:	400200d0 	.word	0x400200d0
 8004f34:	500200d0 	.word	0x500200d0
 8004f38:	40020150 	.word	0x40020150
 8004f3c:	50020150 	.word	0x50020150
 8004f40:	400201d0 	.word	0x400201d0
 8004f44:	500201d0 	.word	0x500201d0
 8004f48:	40020250 	.word	0x40020250
 8004f4c:	50020250 	.word	0x50020250
 8004f50:	400202d0 	.word	0x400202d0
 8004f54:	500202d0 	.word	0x500202d0
 8004f58:	40020350 	.word	0x40020350
 8004f5c:	50020350 	.word	0x50020350
 8004f60:	400203d0 	.word	0x400203d0
 8004f64:	500203d0 	.word	0x500203d0
 8004f68:	40020450 	.word	0x40020450
 8004f6c:	50020450 	.word	0x50020450
 8004f70:	400204d0 	.word	0x400204d0
 8004f74:	500204d0 	.word	0x500204d0
 8004f78:	40020550 	.word	0x40020550
 8004f7c:	50020550 	.word	0x50020550
 8004f80:	400205d0 	.word	0x400205d0
 8004f84:	500205d0 	.word	0x500205d0
 8004f88:	40020650 	.word	0x40020650
 8004f8c:	50020650 	.word	0x50020650
 8004f90:	400206d0 	.word	0x400206d0
 8004f94:	500206d0 	.word	0x500206d0
 8004f98:	40020750 	.word	0x40020750
 8004f9c:	50020750 	.word	0x50020750
 8004fa0:	400207d0 	.word	0x400207d0
 8004fa4:	500207d0 	.word	0x500207d0
 8004fa8:	2300      	movs	r3, #0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d012      	beq.n	8004fd4 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	051b      	lsls	r3, r3, #20
 8004fba:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8004fbe:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	011b      	lsls	r3, r3, #4
 8004fc8:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8004fcc:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8004fce:	68fa      	ldr	r2, [r7, #12]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fda:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	430a      	orrs	r2, r1
 8004fe6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	689a      	ldr	r2, [r3, #8]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ff4:	431a      	orrs	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005006:	f040 80b0 	bne.w	800516a <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a82      	ldr	r2, [pc, #520]	@ (8005218 <DMA_Init+0x47c>)
 8005010:	4293      	cmp	r3, r2
 8005012:	f000 80a0 	beq.w	8005156 <DMA_Init+0x3ba>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a80      	ldr	r2, [pc, #512]	@ (800521c <DMA_Init+0x480>)
 800501c:	4293      	cmp	r3, r2
 800501e:	f000 809a 	beq.w	8005156 <DMA_Init+0x3ba>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a7e      	ldr	r2, [pc, #504]	@ (8005220 <DMA_Init+0x484>)
 8005028:	4293      	cmp	r3, r2
 800502a:	f000 8094 	beq.w	8005156 <DMA_Init+0x3ba>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a7c      	ldr	r2, [pc, #496]	@ (8005224 <DMA_Init+0x488>)
 8005034:	4293      	cmp	r3, r2
 8005036:	f000 808e 	beq.w	8005156 <DMA_Init+0x3ba>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a7a      	ldr	r2, [pc, #488]	@ (8005228 <DMA_Init+0x48c>)
 8005040:	4293      	cmp	r3, r2
 8005042:	f000 8088 	beq.w	8005156 <DMA_Init+0x3ba>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a78      	ldr	r2, [pc, #480]	@ (800522c <DMA_Init+0x490>)
 800504c:	4293      	cmp	r3, r2
 800504e:	f000 8082 	beq.w	8005156 <DMA_Init+0x3ba>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a76      	ldr	r2, [pc, #472]	@ (8005230 <DMA_Init+0x494>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d07c      	beq.n	8005156 <DMA_Init+0x3ba>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a74      	ldr	r2, [pc, #464]	@ (8005234 <DMA_Init+0x498>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d077      	beq.n	8005156 <DMA_Init+0x3ba>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a73      	ldr	r2, [pc, #460]	@ (8005238 <DMA_Init+0x49c>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d072      	beq.n	8005156 <DMA_Init+0x3ba>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a71      	ldr	r2, [pc, #452]	@ (800523c <DMA_Init+0x4a0>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d06d      	beq.n	8005156 <DMA_Init+0x3ba>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a70      	ldr	r2, [pc, #448]	@ (8005240 <DMA_Init+0x4a4>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d068      	beq.n	8005156 <DMA_Init+0x3ba>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a6e      	ldr	r2, [pc, #440]	@ (8005244 <DMA_Init+0x4a8>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d063      	beq.n	8005156 <DMA_Init+0x3ba>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a6d      	ldr	r2, [pc, #436]	@ (8005248 <DMA_Init+0x4ac>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d05e      	beq.n	8005156 <DMA_Init+0x3ba>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a6b      	ldr	r2, [pc, #428]	@ (800524c <DMA_Init+0x4b0>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d059      	beq.n	8005156 <DMA_Init+0x3ba>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a6a      	ldr	r2, [pc, #424]	@ (8005250 <DMA_Init+0x4b4>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d054      	beq.n	8005156 <DMA_Init+0x3ba>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a68      	ldr	r2, [pc, #416]	@ (8005254 <DMA_Init+0x4b8>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d04f      	beq.n	8005156 <DMA_Init+0x3ba>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a67      	ldr	r2, [pc, #412]	@ (8005258 <DMA_Init+0x4bc>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d04a      	beq.n	8005156 <DMA_Init+0x3ba>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a65      	ldr	r2, [pc, #404]	@ (800525c <DMA_Init+0x4c0>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d045      	beq.n	8005156 <DMA_Init+0x3ba>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a64      	ldr	r2, [pc, #400]	@ (8005260 <DMA_Init+0x4c4>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d040      	beq.n	8005156 <DMA_Init+0x3ba>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a62      	ldr	r2, [pc, #392]	@ (8005264 <DMA_Init+0x4c8>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d03b      	beq.n	8005156 <DMA_Init+0x3ba>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a61      	ldr	r2, [pc, #388]	@ (8005268 <DMA_Init+0x4cc>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d036      	beq.n	8005156 <DMA_Init+0x3ba>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a5f      	ldr	r2, [pc, #380]	@ (800526c <DMA_Init+0x4d0>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d031      	beq.n	8005156 <DMA_Init+0x3ba>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a5e      	ldr	r2, [pc, #376]	@ (8005270 <DMA_Init+0x4d4>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d02c      	beq.n	8005156 <DMA_Init+0x3ba>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a5c      	ldr	r2, [pc, #368]	@ (8005274 <DMA_Init+0x4d8>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d027      	beq.n	8005156 <DMA_Init+0x3ba>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a5b      	ldr	r2, [pc, #364]	@ (8005278 <DMA_Init+0x4dc>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d022      	beq.n	8005156 <DMA_Init+0x3ba>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a59      	ldr	r2, [pc, #356]	@ (800527c <DMA_Init+0x4e0>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d01d      	beq.n	8005156 <DMA_Init+0x3ba>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a58      	ldr	r2, [pc, #352]	@ (8005280 <DMA_Init+0x4e4>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d018      	beq.n	8005156 <DMA_Init+0x3ba>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a56      	ldr	r2, [pc, #344]	@ (8005284 <DMA_Init+0x4e8>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d013      	beq.n	8005156 <DMA_Init+0x3ba>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a55      	ldr	r2, [pc, #340]	@ (8005288 <DMA_Init+0x4ec>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d00e      	beq.n	8005156 <DMA_Init+0x3ba>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a53      	ldr	r2, [pc, #332]	@ (800528c <DMA_Init+0x4f0>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d009      	beq.n	8005156 <DMA_Init+0x3ba>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a52      	ldr	r2, [pc, #328]	@ (8005290 <DMA_Init+0x4f4>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d004      	beq.n	8005156 <DMA_Init+0x3ba>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a50      	ldr	r2, [pc, #320]	@ (8005294 <DMA_Init+0x4f8>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d101      	bne.n	800515a <DMA_Init+0x3be>
 8005156:	2301      	movs	r3, #1
 8005158:	e000      	b.n	800515c <DMA_Init+0x3c0>
 800515a:	2300      	movs	r3, #0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00d      	beq.n	800517c <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005166:	60fb      	str	r3, [r7, #12]
 8005168:	e008      	b.n	800517c <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005172:	d103      	bne.n	800517c <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800517a:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005182:	4b45      	ldr	r3, [pc, #276]	@ (8005298 <DMA_Init+0x4fc>)
 8005184:	4013      	ands	r3, r2
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	6812      	ldr	r2, [r2, #0]
 800518a:	68f9      	ldr	r1, [r7, #12]
 800518c:	430b      	orrs	r3, r1
 800518e:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	2200      	movs	r2, #0
 8005196:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a36      	ldr	r2, [pc, #216]	@ (8005278 <DMA_Init+0x4dc>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d022      	beq.n	80051e8 <DMA_Init+0x44c>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a35      	ldr	r2, [pc, #212]	@ (800527c <DMA_Init+0x4e0>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d01d      	beq.n	80051e8 <DMA_Init+0x44c>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a33      	ldr	r2, [pc, #204]	@ (8005280 <DMA_Init+0x4e4>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d018      	beq.n	80051e8 <DMA_Init+0x44c>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a32      	ldr	r2, [pc, #200]	@ (8005284 <DMA_Init+0x4e8>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d013      	beq.n	80051e8 <DMA_Init+0x44c>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a30      	ldr	r2, [pc, #192]	@ (8005288 <DMA_Init+0x4ec>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d00e      	beq.n	80051e8 <DMA_Init+0x44c>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a2f      	ldr	r2, [pc, #188]	@ (800528c <DMA_Init+0x4f0>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d009      	beq.n	80051e8 <DMA_Init+0x44c>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a2d      	ldr	r2, [pc, #180]	@ (8005290 <DMA_Init+0x4f4>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d004      	beq.n	80051e8 <DMA_Init+0x44c>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a2c      	ldr	r2, [pc, #176]	@ (8005294 <DMA_Init+0x4f8>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d101      	bne.n	80051ec <DMA_Init+0x450>
 80051e8:	2301      	movs	r3, #1
 80051ea:	e000      	b.n	80051ee <DMA_Init+0x452>
 80051ec:	2300      	movs	r3, #0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d007      	beq.n	8005202 <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2200      	movs	r2, #0
 80051f8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2200      	movs	r2, #0
 8005200:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2200      	movs	r2, #0
 8005208:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800520a:	bf00      	nop
 800520c:	3714      	adds	r7, #20
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop
 8005218:	40020050 	.word	0x40020050
 800521c:	50020050 	.word	0x50020050
 8005220:	400200d0 	.word	0x400200d0
 8005224:	500200d0 	.word	0x500200d0
 8005228:	40020150 	.word	0x40020150
 800522c:	50020150 	.word	0x50020150
 8005230:	400201d0 	.word	0x400201d0
 8005234:	500201d0 	.word	0x500201d0
 8005238:	40020250 	.word	0x40020250
 800523c:	50020250 	.word	0x50020250
 8005240:	400202d0 	.word	0x400202d0
 8005244:	500202d0 	.word	0x500202d0
 8005248:	40020350 	.word	0x40020350
 800524c:	50020350 	.word	0x50020350
 8005250:	400203d0 	.word	0x400203d0
 8005254:	500203d0 	.word	0x500203d0
 8005258:	40020450 	.word	0x40020450
 800525c:	50020450 	.word	0x50020450
 8005260:	400204d0 	.word	0x400204d0
 8005264:	500204d0 	.word	0x500204d0
 8005268:	40020550 	.word	0x40020550
 800526c:	50020550 	.word	0x50020550
 8005270:	400205d0 	.word	0x400205d0
 8005274:	500205d0 	.word	0x500205d0
 8005278:	40020650 	.word	0x40020650
 800527c:	50020650 	.word	0x50020650
 8005280:	400206d0 	.word	0x400206d0
 8005284:	500206d0 	.word	0x500206d0
 8005288:	40020750 	.word	0x40020750
 800528c:	50020750 	.word	0x50020750
 8005290:	400207d0 	.word	0x400207d0
 8005294:	500207d0 	.word	0x500207d0
 8005298:	3cc03180 	.word	0x3cc03180

0800529c <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b086      	sub	sp, #24
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d003      	beq.n	80052b2 <HAL_DMAEx_List_Start_IT+0x16>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e082      	b.n	80053bc <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80052bc:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	695b      	ldr	r3, [r3, #20]
 80052c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052c8:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80052ca:	7dfb      	ldrb	r3, [r7, #23]
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d005      	beq.n	80052dc <HAL_DMAEx_List_Start_IT+0x40>
 80052d0:	7dfb      	ldrb	r3, [r7, #23]
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d16a      	bne.n	80053ac <HAL_DMAEx_List_Start_IT+0x110>
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d067      	beq.n	80053ac <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d157      	bne.n	8005398 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d101      	bne.n	80052f6 <HAL_DMAEx_List_Start_IT+0x5a>
 80052f2:	2302      	movs	r3, #2
 80052f4:	e062      	b.n	80053bc <HAL_DMAEx_List_Start_IT+0x120>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2201      	movs	r2, #1
 80052fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2202      	movs	r2, #2
 8005302:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800530a:	2202      	movs	r2, #2
 800530c:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005318:	2200      	movs	r2, #0
 800531a:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	695a      	ldr	r2, [r3, #20]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 800532a:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005330:	2b00      	cmp	r3, #0
 8005332:	d007      	beq.n	8005344 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	695a      	ldr	r2, [r3, #20]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005342:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005348:	2b00      	cmp	r3, #0
 800534a:	d007      	beq.n	800535c <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	695a      	ldr	r2, [r3, #20]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800535a:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f107 010c 	add.w	r1, r7, #12
 8005366:	2200      	movs	r2, #0
 8005368:	4618      	mov	r0, r3
 800536a:	f000 f82b 	bl	80053c4 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4619      	mov	r1, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	0c0b      	lsrs	r3, r1, #16
 800537c:	041b      	lsls	r3, r3, #16
 800537e:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	461a      	mov	r2, r3
 8005388:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800538c:	4013      	ands	r3, r2
 800538e:	68f9      	ldr	r1, [r7, #12]
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	6812      	ldr	r2, [r2, #0]
 8005394:	430b      	orrs	r3, r1
 8005396:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	695a      	ldr	r2, [r3, #20]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f042 0201 	orr.w	r2, r2, #1
 80053a6:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80053a8:	2300      	movs	r3, #0
 80053aa:	e007      	b.n	80053bc <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2240      	movs	r2, #64	@ 0x40
 80053b0:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3718      	adds	r7, #24
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}

080053c4 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b085      	sub	sp, #20
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	60f8      	str	r0, [r7, #12]
 80053cc:	60b9      	str	r1, [r7, #8]
 80053ce:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6a1b      	ldr	r3, [r3, #32]
 80053d4:	f003 0302 	and.w	r3, r3, #2
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d00c      	beq.n	80053f6 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d002      	beq.n	80053e8 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	4a0d      	ldr	r2, [pc, #52]	@ (800541c <DMA_List_GetCLLRNodeInfo+0x58>)
 80053e6:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00f      	beq.n	800540e <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2207      	movs	r2, #7
 80053f2:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 80053f4:	e00b      	b.n	800540e <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d002      	beq.n	8005402 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	4a08      	ldr	r2, [pc, #32]	@ (8005420 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8005400:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d002      	beq.n	800540e <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2205      	movs	r2, #5
 800540c:	601a      	str	r2, [r3, #0]
}
 800540e:	bf00      	nop
 8005410:	3714      	adds	r7, #20
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	fe010000 	.word	0xfe010000
 8005420:	f8010000 	.word	0xf8010000

08005424 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005424:	b480      	push	{r7}
 8005426:	b083      	sub	sp, #12
 8005428:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800542a:	2300      	movs	r3, #0
 800542c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 800542e:	4b0b      	ldr	r3, [pc, #44]	@ (800545c <HAL_FLASH_Unlock+0x38>)
 8005430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005432:	2b00      	cmp	r3, #0
 8005434:	da0b      	bge.n	800544e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 8005436:	4b09      	ldr	r3, [pc, #36]	@ (800545c <HAL_FLASH_Unlock+0x38>)
 8005438:	4a09      	ldr	r2, [pc, #36]	@ (8005460 <HAL_FLASH_Unlock+0x3c>)
 800543a:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 800543c:	4b07      	ldr	r3, [pc, #28]	@ (800545c <HAL_FLASH_Unlock+0x38>)
 800543e:	4a09      	ldr	r2, [pc, #36]	@ (8005464 <HAL_FLASH_Unlock+0x40>)
 8005440:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 8005442:	4b06      	ldr	r3, [pc, #24]	@ (800545c <HAL_FLASH_Unlock+0x38>)
 8005444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005446:	2b00      	cmp	r3, #0
 8005448:	da01      	bge.n	800544e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 800544e:	79fb      	ldrb	r3, [r7, #7]
}
 8005450:	4618      	mov	r0, r3
 8005452:	370c      	adds	r7, #12
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr
 800545c:	40022000 	.word	0x40022000
 8005460:	45670123 	.word	0x45670123
 8005464:	cdef89ab 	.word	0xcdef89ab

08005468 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_LOCK);
 8005472:	4b09      	ldr	r3, [pc, #36]	@ (8005498 <HAL_FLASH_Lock+0x30>)
 8005474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005476:	4a08      	ldr	r2, [pc, #32]	@ (8005498 <HAL_FLASH_Lock+0x30>)
 8005478:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800547c:	6293      	str	r3, [r2, #40]	@ 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 800547e:	4b06      	ldr	r3, [pc, #24]	@ (8005498 <HAL_FLASH_Lock+0x30>)
 8005480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005482:	2b00      	cmp	r3, #0
 8005484:	da01      	bge.n	800548a <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8005486:	2300      	movs	r3, #0
 8005488:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 800548a:	79fb      	ldrb	r3, [r7, #7]
}
 800548c:	4618      	mov	r0, r3
 800548e:	370c      	adds	r7, #12
 8005490:	46bd      	mov	sp, r7
 8005492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005496:	4770      	bx	lr
 8005498:	40022000 	.word	0x40022000

0800549c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800549c:	b480      	push	{r7}
 800549e:	b089      	sub	sp, #36	@ 0x24
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80054a6:	2300      	movs	r3, #0
 80054a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80054ae:	e1ba      	b.n	8005826 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	2101      	movs	r1, #1
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	fa01 f303 	lsl.w	r3, r1, r3
 80054bc:	4013      	ands	r3, r2
 80054be:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	f000 81aa 	beq.w	8005820 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a55      	ldr	r2, [pc, #340]	@ (8005624 <HAL_GPIO_Init+0x188>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d15d      	bne.n	8005590 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80054da:	2201      	movs	r2, #1
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	fa02 f303 	lsl.w	r3, r2, r3
 80054e2:	43db      	mvns	r3, r3
 80054e4:	69fa      	ldr	r2, [r7, #28]
 80054e6:	4013      	ands	r3, r2
 80054e8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	f003 0201 	and.w	r2, r3, #1
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	fa02 f303 	lsl.w	r3, r2, r3
 80054f8:	69fa      	ldr	r2, [r7, #28]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	69fa      	ldr	r2, [r7, #28]
 8005502:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8005504:	4a48      	ldr	r2, [pc, #288]	@ (8005628 <HAL_GPIO_Init+0x18c>)
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800550c:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800550e:	4a46      	ldr	r2, [pc, #280]	@ (8005628 <HAL_GPIO_Init+0x18c>)
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	00db      	lsls	r3, r3, #3
 8005514:	4413      	add	r3, r2
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	08da      	lsrs	r2, r3, #3
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	3208      	adds	r2, #8
 8005522:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005526:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	f003 0307 	and.w	r3, r3, #7
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	220f      	movs	r2, #15
 8005532:	fa02 f303 	lsl.w	r3, r2, r3
 8005536:	43db      	mvns	r3, r3
 8005538:	69fa      	ldr	r2, [r7, #28]
 800553a:	4013      	ands	r3, r2
 800553c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	f003 0307 	and.w	r3, r3, #7
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	220b      	movs	r2, #11
 8005548:	fa02 f303 	lsl.w	r3, r2, r3
 800554c:	69fa      	ldr	r2, [r7, #28]
 800554e:	4313      	orrs	r3, r2
 8005550:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8005552:	69bb      	ldr	r3, [r7, #24]
 8005554:	08da      	lsrs	r2, r3, #3
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	3208      	adds	r2, #8
 800555a:	69f9      	ldr	r1, [r7, #28]
 800555c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	005b      	lsls	r3, r3, #1
 800556a:	2203      	movs	r2, #3
 800556c:	fa02 f303 	lsl.w	r3, r2, r3
 8005570:	43db      	mvns	r3, r3
 8005572:	69fa      	ldr	r2, [r7, #28]
 8005574:	4013      	ands	r3, r2
 8005576:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	005b      	lsls	r3, r3, #1
 800557c:	2202      	movs	r2, #2
 800557e:	fa02 f303 	lsl.w	r3, r2, r3
 8005582:	69fa      	ldr	r2, [r7, #28]
 8005584:	4313      	orrs	r3, r2
 8005586:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	69fa      	ldr	r2, [r7, #28]
 800558c:	601a      	str	r2, [r3, #0]
 800558e:	e067      	b.n	8005660 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	2b02      	cmp	r3, #2
 8005596:	d003      	beq.n	80055a0 <HAL_GPIO_Init+0x104>
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	2b12      	cmp	r3, #18
 800559e:	d145      	bne.n	800562c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	08da      	lsrs	r2, r3, #3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	3208      	adds	r2, #8
 80055a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055ac:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	f003 0307 	and.w	r3, r3, #7
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	220f      	movs	r2, #15
 80055b8:	fa02 f303 	lsl.w	r3, r2, r3
 80055bc:	43db      	mvns	r3, r3
 80055be:	69fa      	ldr	r2, [r7, #28]
 80055c0:	4013      	ands	r3, r2
 80055c2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	691b      	ldr	r3, [r3, #16]
 80055c8:	f003 020f 	and.w	r2, r3, #15
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	f003 0307 	and.w	r3, r3, #7
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	fa02 f303 	lsl.w	r3, r2, r3
 80055d8:	69fa      	ldr	r2, [r7, #28]
 80055da:	4313      	orrs	r3, r2
 80055dc:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	08da      	lsrs	r2, r3, #3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	3208      	adds	r2, #8
 80055e6:	69f9      	ldr	r1, [r7, #28]
 80055e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	005b      	lsls	r3, r3, #1
 80055f6:	2203      	movs	r2, #3
 80055f8:	fa02 f303 	lsl.w	r3, r2, r3
 80055fc:	43db      	mvns	r3, r3
 80055fe:	69fa      	ldr	r2, [r7, #28]
 8005600:	4013      	ands	r3, r2
 8005602:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	f003 0203 	and.w	r2, r3, #3
 800560c:	69bb      	ldr	r3, [r7, #24]
 800560e:	005b      	lsls	r3, r3, #1
 8005610:	fa02 f303 	lsl.w	r3, r2, r3
 8005614:	69fa      	ldr	r2, [r7, #28]
 8005616:	4313      	orrs	r3, r2
 8005618:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	69fa      	ldr	r2, [r7, #28]
 800561e:	601a      	str	r2, [r3, #0]
 8005620:	e01e      	b.n	8005660 <HAL_GPIO_Init+0x1c4>
 8005622:	bf00      	nop
 8005624:	46020000 	.word	0x46020000
 8005628:	0800c94c 	.word	0x0800c94c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	005b      	lsls	r3, r3, #1
 8005636:	2203      	movs	r2, #3
 8005638:	fa02 f303 	lsl.w	r3, r2, r3
 800563c:	43db      	mvns	r3, r3
 800563e:	69fa      	ldr	r2, [r7, #28]
 8005640:	4013      	ands	r3, r2
 8005642:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	f003 0203 	and.w	r2, r3, #3
 800564c:	69bb      	ldr	r3, [r7, #24]
 800564e:	005b      	lsls	r3, r3, #1
 8005650:	fa02 f303 	lsl.w	r3, r2, r3
 8005654:	69fa      	ldr	r2, [r7, #28]
 8005656:	4313      	orrs	r3, r2
 8005658:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	69fa      	ldr	r2, [r7, #28]
 800565e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d00b      	beq.n	8005680 <HAL_GPIO_Init+0x1e4>
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	2b02      	cmp	r3, #2
 800566e:	d007      	beq.n	8005680 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005674:	2b11      	cmp	r3, #17
 8005676:	d003      	beq.n	8005680 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	2b12      	cmp	r3, #18
 800567e:	d130      	bne.n	80056e2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	005b      	lsls	r3, r3, #1
 800568a:	2203      	movs	r2, #3
 800568c:	fa02 f303 	lsl.w	r3, r2, r3
 8005690:	43db      	mvns	r3, r3
 8005692:	69fa      	ldr	r2, [r7, #28]
 8005694:	4013      	ands	r3, r2
 8005696:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	68da      	ldr	r2, [r3, #12]
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	005b      	lsls	r3, r3, #1
 80056a0:	fa02 f303 	lsl.w	r3, r2, r3
 80056a4:	69fa      	ldr	r2, [r7, #28]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	69fa      	ldr	r2, [r7, #28]
 80056ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80056b6:	2201      	movs	r2, #1
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	fa02 f303 	lsl.w	r3, r2, r3
 80056be:	43db      	mvns	r3, r3
 80056c0:	69fa      	ldr	r2, [r7, #28]
 80056c2:	4013      	ands	r3, r2
 80056c4:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	091b      	lsrs	r3, r3, #4
 80056cc:	f003 0201 	and.w	r2, r3, #1
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	fa02 f303 	lsl.w	r3, r2, r3
 80056d6:	69fa      	ldr	r2, [r7, #28]
 80056d8:	4313      	orrs	r3, r2
 80056da:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	69fa      	ldr	r2, [r7, #28]
 80056e0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	2b03      	cmp	r3, #3
 80056e8:	d017      	beq.n	800571a <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80056f0:	69bb      	ldr	r3, [r7, #24]
 80056f2:	005b      	lsls	r3, r3, #1
 80056f4:	2203      	movs	r2, #3
 80056f6:	fa02 f303 	lsl.w	r3, r2, r3
 80056fa:	43db      	mvns	r3, r3
 80056fc:	69fa      	ldr	r2, [r7, #28]
 80056fe:	4013      	ands	r3, r2
 8005700:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	689a      	ldr	r2, [r3, #8]
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	005b      	lsls	r3, r3, #1
 800570a:	fa02 f303 	lsl.w	r3, r2, r3
 800570e:	69fa      	ldr	r2, [r7, #28]
 8005710:	4313      	orrs	r3, r2
 8005712:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	69fa      	ldr	r2, [r7, #28]
 8005718:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d07c      	beq.n	8005820 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8005726:	4a47      	ldr	r2, [pc, #284]	@ (8005844 <HAL_GPIO_Init+0x3a8>)
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	089b      	lsrs	r3, r3, #2
 800572c:	3318      	adds	r3, #24
 800572e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005732:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	f003 0303 	and.w	r3, r3, #3
 800573a:	00db      	lsls	r3, r3, #3
 800573c:	220f      	movs	r2, #15
 800573e:	fa02 f303 	lsl.w	r3, r2, r3
 8005742:	43db      	mvns	r3, r3
 8005744:	69fa      	ldr	r2, [r7, #28]
 8005746:	4013      	ands	r3, r2
 8005748:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	0a9a      	lsrs	r2, r3, #10
 800574e:	4b3e      	ldr	r3, [pc, #248]	@ (8005848 <HAL_GPIO_Init+0x3ac>)
 8005750:	4013      	ands	r3, r2
 8005752:	697a      	ldr	r2, [r7, #20]
 8005754:	f002 0203 	and.w	r2, r2, #3
 8005758:	00d2      	lsls	r2, r2, #3
 800575a:	4093      	lsls	r3, r2
 800575c:	69fa      	ldr	r2, [r7, #28]
 800575e:	4313      	orrs	r3, r2
 8005760:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8005762:	4938      	ldr	r1, [pc, #224]	@ (8005844 <HAL_GPIO_Init+0x3a8>)
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	089b      	lsrs	r3, r3, #2
 8005768:	3318      	adds	r3, #24
 800576a:	69fa      	ldr	r2, [r7, #28]
 800576c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8005770:	4b34      	ldr	r3, [pc, #208]	@ (8005844 <HAL_GPIO_Init+0x3a8>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	43db      	mvns	r3, r3
 800577a:	69fa      	ldr	r2, [r7, #28]
 800577c:	4013      	ands	r3, r2
 800577e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005788:	2b00      	cmp	r3, #0
 800578a:	d003      	beq.n	8005794 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 800578c:	69fa      	ldr	r2, [r7, #28]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	4313      	orrs	r3, r2
 8005792:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8005794:	4a2b      	ldr	r2, [pc, #172]	@ (8005844 <HAL_GPIO_Init+0x3a8>)
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800579a:	4b2a      	ldr	r3, [pc, #168]	@ (8005844 <HAL_GPIO_Init+0x3a8>)
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	43db      	mvns	r3, r3
 80057a4:	69fa      	ldr	r2, [r7, #28]
 80057a6:	4013      	ands	r3, r2
 80057a8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d003      	beq.n	80057be <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 80057b6:	69fa      	ldr	r2, [r7, #28]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80057be:	4a21      	ldr	r2, [pc, #132]	@ (8005844 <HAL_GPIO_Init+0x3a8>)
 80057c0:	69fb      	ldr	r3, [r7, #28]
 80057c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80057c4:	4b1f      	ldr	r3, [pc, #124]	@ (8005844 <HAL_GPIO_Init+0x3a8>)
 80057c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057ca:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	43db      	mvns	r3, r3
 80057d0:	69fa      	ldr	r2, [r7, #28]
 80057d2:	4013      	ands	r3, r2
 80057d4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d003      	beq.n	80057ea <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 80057e2:	69fa      	ldr	r2, [r7, #28]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80057ea:	4a16      	ldr	r2, [pc, #88]	@ (8005844 <HAL_GPIO_Init+0x3a8>)
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80057f2:	4b14      	ldr	r3, [pc, #80]	@ (8005844 <HAL_GPIO_Init+0x3a8>)
 80057f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057f8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	43db      	mvns	r3, r3
 80057fe:	69fa      	ldr	r2, [r7, #28]
 8005800:	4013      	ands	r3, r2
 8005802:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800580c:	2b00      	cmp	r3, #0
 800580e:	d003      	beq.n	8005818 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8005810:	69fa      	ldr	r2, [r7, #28]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	4313      	orrs	r3, r2
 8005816:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8005818:	4a0a      	ldr	r2, [pc, #40]	@ (8005844 <HAL_GPIO_Init+0x3a8>)
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	3301      	adds	r3, #1
 8005824:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	fa22 f303 	lsr.w	r3, r2, r3
 8005830:	2b00      	cmp	r3, #0
 8005832:	f47f ae3d 	bne.w	80054b0 <HAL_GPIO_Init+0x14>
  }
}
 8005836:	bf00      	nop
 8005838:	bf00      	nop
 800583a:	3724      	adds	r7, #36	@ 0x24
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr
 8005844:	46022000 	.word	0x46022000
 8005848:	002f7f7f 	.word	0x002f7f7f

0800584c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800584c:	b480      	push	{r7}
 800584e:	b083      	sub	sp, #12
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
 8005854:	460b      	mov	r3, r1
 8005856:	807b      	strh	r3, [r7, #2]
 8005858:	4613      	mov	r3, r2
 800585a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800585c:	787b      	ldrb	r3, [r7, #1]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d003      	beq.n	800586a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005862:	887a      	ldrh	r2, [r7, #2]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8005868:	e002      	b.n	8005870 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 800586a:	887a      	ldrh	r2, [r7, #2]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005870:	bf00      	nop
 8005872:	370c      	adds	r7, #12
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b082      	sub	sp, #8
 8005880:	af00      	add	r7, sp, #0
 8005882:	4603      	mov	r3, r0
 8005884:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8005886:	4b0f      	ldr	r3, [pc, #60]	@ (80058c4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005888:	68da      	ldr	r2, [r3, #12]
 800588a:	88fb      	ldrh	r3, [r7, #6]
 800588c:	4013      	ands	r3, r2
 800588e:	2b00      	cmp	r3, #0
 8005890:	d006      	beq.n	80058a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8005892:	4a0c      	ldr	r2, [pc, #48]	@ (80058c4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005894:	88fb      	ldrh	r3, [r7, #6]
 8005896:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8005898:	88fb      	ldrh	r3, [r7, #6]
 800589a:	4618      	mov	r0, r3
 800589c:	f7fc f9a4 	bl	8001be8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 80058a0:	4b08      	ldr	r3, [pc, #32]	@ (80058c4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80058a2:	691a      	ldr	r2, [r3, #16]
 80058a4:	88fb      	ldrh	r3, [r7, #6]
 80058a6:	4013      	ands	r3, r2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d006      	beq.n	80058ba <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80058ac:	4a05      	ldr	r2, [pc, #20]	@ (80058c4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80058ae:	88fb      	ldrh	r3, [r7, #6]
 80058b0:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80058b2:	88fb      	ldrh	r3, [r7, #6]
 80058b4:	4618      	mov	r0, r3
 80058b6:	f7fc f987 	bl	8001bc8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80058ba:	bf00      	nop
 80058bc:	3708      	adds	r7, #8
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	46022000 	.word	0x46022000

080058c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b082      	sub	sp, #8
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d101      	bne.n	80058da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e08d      	b.n	80059f6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d106      	bne.n	80058f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f7fc fa22 	bl	8001d38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2224      	movs	r2, #36	@ 0x24
 80058f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f022 0201 	bic.w	r2, r2, #1
 800590a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	685a      	ldr	r2, [r3, #4]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005918:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	689a      	ldr	r2, [r3, #8]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005928:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	2b01      	cmp	r3, #1
 8005930:	d107      	bne.n	8005942 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	689a      	ldr	r2, [r3, #8]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800593e:	609a      	str	r2, [r3, #8]
 8005940:	e006      	b.n	8005950 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	689a      	ldr	r2, [r3, #8]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800594e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	2b02      	cmp	r3, #2
 8005956:	d108      	bne.n	800596a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	685a      	ldr	r2, [r3, #4]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005966:	605a      	str	r2, [r3, #4]
 8005968:	e007      	b.n	800597a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	685a      	ldr	r2, [r3, #4]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005978:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	6812      	ldr	r2, [r2, #0]
 8005984:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005988:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800598c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	68da      	ldr	r2, [r3, #12]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800599c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	691a      	ldr	r2, [r3, #16]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	695b      	ldr	r3, [r3, #20]
 80059a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	699b      	ldr	r3, [r3, #24]
 80059ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	430a      	orrs	r2, r1
 80059b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	69d9      	ldr	r1, [r3, #28]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6a1a      	ldr	r2, [r3, #32]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	430a      	orrs	r2, r1
 80059c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f042 0201 	orr.w	r2, r2, #1
 80059d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2200      	movs	r2, #0
 80059dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2220      	movs	r2, #32
 80059e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80059f4:	2300      	movs	r3, #0
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3708      	adds	r7, #8
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
	...

08005a00 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b088      	sub	sp, #32
 8005a04:	af02      	add	r7, sp, #8
 8005a06:	60f8      	str	r0, [r7, #12]
 8005a08:	607a      	str	r2, [r7, #4]
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	817b      	strh	r3, [r7, #10]
 8005a10:	4613      	mov	r3, r2
 8005a12:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	2b20      	cmp	r3, #32
 8005a1e:	f040 80da 	bne.w	8005bd6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d101      	bne.n	8005a30 <HAL_I2C_Master_Transmit+0x30>
 8005a2c:	2302      	movs	r3, #2
 8005a2e:	e0d3      	b.n	8005bd8 <HAL_I2C_Master_Transmit+0x1d8>
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005a38:	f7fe fc54 	bl	80042e4 <HAL_GetTick>
 8005a3c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	9300      	str	r3, [sp, #0]
 8005a42:	2319      	movs	r3, #25
 8005a44:	2201      	movs	r2, #1
 8005a46:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f000 fa5e 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d001      	beq.n	8005a5a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e0be      	b.n	8005bd8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2221      	movs	r2, #33	@ 0x21
 8005a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2210      	movs	r2, #16
 8005a66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	893a      	ldrh	r2, [r7, #8]
 8005a7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	2bff      	cmp	r3, #255	@ 0xff
 8005a8a:	d90e      	bls.n	8005aaa <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	22ff      	movs	r2, #255	@ 0xff
 8005a90:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a96:	b2da      	uxtb	r2, r3
 8005a98:	8979      	ldrh	r1, [r7, #10]
 8005a9a:	4b51      	ldr	r3, [pc, #324]	@ (8005be0 <HAL_I2C_Master_Transmit+0x1e0>)
 8005a9c:	9300      	str	r3, [sp, #0]
 8005a9e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005aa2:	68f8      	ldr	r0, [r7, #12]
 8005aa4:	f000 fbf6 	bl	8006294 <I2C_TransferConfig>
 8005aa8:	e06c      	b.n	8005b84 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ab8:	b2da      	uxtb	r2, r3
 8005aba:	8979      	ldrh	r1, [r7, #10]
 8005abc:	4b48      	ldr	r3, [pc, #288]	@ (8005be0 <HAL_I2C_Master_Transmit+0x1e0>)
 8005abe:	9300      	str	r3, [sp, #0]
 8005ac0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	f000 fbe5 	bl	8006294 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005aca:	e05b      	b.n	8005b84 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	6a39      	ldr	r1, [r7, #32]
 8005ad0:	68f8      	ldr	r0, [r7, #12]
 8005ad2:	f000 fa74 	bl	8005fbe <I2C_WaitOnTXISFlagUntilTimeout>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d001      	beq.n	8005ae0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	e07b      	b.n	8005bd8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae4:	781a      	ldrb	r2, [r3, #0]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af0:	1c5a      	adds	r2, r3, #1
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	3b01      	subs	r3, #1
 8005afe:	b29a      	uxth	r2, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b08:	3b01      	subs	r3, #1
 8005b0a:	b29a      	uxth	r2, r3
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d034      	beq.n	8005b84 <HAL_I2C_Master_Transmit+0x184>
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d130      	bne.n	8005b84 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	9300      	str	r3, [sp, #0]
 8005b26:	6a3b      	ldr	r3, [r7, #32]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	2180      	movs	r1, #128	@ 0x80
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	f000 f9ed 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 8005b32:	4603      	mov	r3, r0
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d001      	beq.n	8005b3c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e04d      	b.n	8005bd8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	2bff      	cmp	r3, #255	@ 0xff
 8005b44:	d90e      	bls.n	8005b64 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	22ff      	movs	r2, #255	@ 0xff
 8005b4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b50:	b2da      	uxtb	r2, r3
 8005b52:	8979      	ldrh	r1, [r7, #10]
 8005b54:	2300      	movs	r3, #0
 8005b56:	9300      	str	r3, [sp, #0]
 8005b58:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005b5c:	68f8      	ldr	r0, [r7, #12]
 8005b5e:	f000 fb99 	bl	8006294 <I2C_TransferConfig>
 8005b62:	e00f      	b.n	8005b84 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b72:	b2da      	uxtb	r2, r3
 8005b74:	8979      	ldrh	r1, [r7, #10]
 8005b76:	2300      	movs	r3, #0
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005b7e:	68f8      	ldr	r0, [r7, #12]
 8005b80:	f000 fb88 	bl	8006294 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d19e      	bne.n	8005acc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	6a39      	ldr	r1, [r7, #32]
 8005b92:	68f8      	ldr	r0, [r7, #12]
 8005b94:	f000 fa5a 	bl	800604c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e01a      	b.n	8005bd8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	6859      	ldr	r1, [r3, #4]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8005be4 <HAL_I2C_Master_Transmit+0x1e4>)
 8005bb6:	400b      	ands	r3, r1
 8005bb8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2220      	movs	r2, #32
 8005bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	e000      	b.n	8005bd8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8005bd6:	2302      	movs	r3, #2
  }
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3718      	adds	r7, #24
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	80002000 	.word	0x80002000
 8005be4:	fe00e800 	.word	0xfe00e800

08005be8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b088      	sub	sp, #32
 8005bec:	af02      	add	r7, sp, #8
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	4608      	mov	r0, r1
 8005bf2:	4611      	mov	r1, r2
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	817b      	strh	r3, [r7, #10]
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	813b      	strh	r3, [r7, #8]
 8005bfe:	4613      	mov	r3, r2
 8005c00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	2b20      	cmp	r3, #32
 8005c0c:	f040 80fd 	bne.w	8005e0a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c10:	6a3b      	ldr	r3, [r7, #32]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d002      	beq.n	8005c1c <HAL_I2C_Mem_Read+0x34>
 8005c16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d105      	bne.n	8005c28 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c22:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e0f1      	b.n	8005e0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d101      	bne.n	8005c36 <HAL_I2C_Mem_Read+0x4e>
 8005c32:	2302      	movs	r3, #2
 8005c34:	e0ea      	b.n	8005e0c <HAL_I2C_Mem_Read+0x224>
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c3e:	f7fe fb51 	bl	80042e4 <HAL_GetTick>
 8005c42:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	9300      	str	r3, [sp, #0]
 8005c48:	2319      	movs	r3, #25
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 f95b 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d001      	beq.n	8005c60 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e0d5      	b.n	8005e0c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2222      	movs	r2, #34	@ 0x22
 8005c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2240      	movs	r2, #64	@ 0x40
 8005c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6a3a      	ldr	r2, [r7, #32]
 8005c7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005c80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c88:	88f8      	ldrh	r0, [r7, #6]
 8005c8a:	893a      	ldrh	r2, [r7, #8]
 8005c8c:	8979      	ldrh	r1, [r7, #10]
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	9301      	str	r3, [sp, #4]
 8005c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c94:	9300      	str	r3, [sp, #0]
 8005c96:	4603      	mov	r3, r0
 8005c98:	68f8      	ldr	r0, [r7, #12]
 8005c9a:	f000 f8bf 	bl	8005e1c <I2C_RequestMemoryRead>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d005      	beq.n	8005cb0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e0ad      	b.n	8005e0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	2bff      	cmp	r3, #255	@ 0xff
 8005cb8:	d90e      	bls.n	8005cd8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	22ff      	movs	r2, #255	@ 0xff
 8005cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cc4:	b2da      	uxtb	r2, r3
 8005cc6:	8979      	ldrh	r1, [r7, #10]
 8005cc8:	4b52      	ldr	r3, [pc, #328]	@ (8005e14 <HAL_I2C_Mem_Read+0x22c>)
 8005cca:	9300      	str	r3, [sp, #0]
 8005ccc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005cd0:	68f8      	ldr	r0, [r7, #12]
 8005cd2:	f000 fadf 	bl	8006294 <I2C_TransferConfig>
 8005cd6:	e00f      	b.n	8005cf8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cdc:	b29a      	uxth	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ce6:	b2da      	uxtb	r2, r3
 8005ce8:	8979      	ldrh	r1, [r7, #10]
 8005cea:	4b4a      	ldr	r3, [pc, #296]	@ (8005e14 <HAL_I2C_Mem_Read+0x22c>)
 8005cec:	9300      	str	r3, [sp, #0]
 8005cee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005cf2:	68f8      	ldr	r0, [r7, #12]
 8005cf4:	f000 face 	bl	8006294 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	9300      	str	r3, [sp, #0]
 8005cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cfe:	2200      	movs	r2, #0
 8005d00:	2104      	movs	r1, #4
 8005d02:	68f8      	ldr	r0, [r7, #12]
 8005d04:	f000 f902 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d001      	beq.n	8005d12 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e07c      	b.n	8005e0c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1c:	b2d2      	uxtb	r2, r2
 8005d1e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d24:	1c5a      	adds	r2, r3, #1
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d2e:	3b01      	subs	r3, #1
 8005d30:	b29a      	uxth	r2, r3
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	b29a      	uxth	r2, r3
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d034      	beq.n	8005db8 <HAL_I2C_Mem_Read+0x1d0>
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d130      	bne.n	8005db8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	9300      	str	r3, [sp, #0]
 8005d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	2180      	movs	r1, #128	@ 0x80
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f000 f8d3 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d001      	beq.n	8005d70 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e04d      	b.n	8005e0c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	2bff      	cmp	r3, #255	@ 0xff
 8005d78:	d90e      	bls.n	8005d98 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	22ff      	movs	r2, #255	@ 0xff
 8005d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d84:	b2da      	uxtb	r2, r3
 8005d86:	8979      	ldrh	r1, [r7, #10]
 8005d88:	2300      	movs	r3, #0
 8005d8a:	9300      	str	r3, [sp, #0]
 8005d8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d90:	68f8      	ldr	r0, [r7, #12]
 8005d92:	f000 fa7f 	bl	8006294 <I2C_TransferConfig>
 8005d96:	e00f      	b.n	8005db8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d9c:	b29a      	uxth	r2, r3
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005da6:	b2da      	uxtb	r2, r3
 8005da8:	8979      	ldrh	r1, [r7, #10]
 8005daa:	2300      	movs	r3, #0
 8005dac:	9300      	str	r3, [sp, #0]
 8005dae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005db2:	68f8      	ldr	r0, [r7, #12]
 8005db4:	f000 fa6e 	bl	8006294 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d19a      	bne.n	8005cf8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dc2:	697a      	ldr	r2, [r7, #20]
 8005dc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	f000 f940 	bl	800604c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d001      	beq.n	8005dd6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e01a      	b.n	8005e0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2220      	movs	r2, #32
 8005ddc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	6859      	ldr	r1, [r3, #4]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	4b0b      	ldr	r3, [pc, #44]	@ (8005e18 <HAL_I2C_Mem_Read+0x230>)
 8005dea:	400b      	ands	r3, r1
 8005dec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2220      	movs	r2, #32
 8005df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e06:	2300      	movs	r3, #0
 8005e08:	e000      	b.n	8005e0c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005e0a:	2302      	movs	r3, #2
  }
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3718      	adds	r7, #24
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	80002400 	.word	0x80002400
 8005e18:	fe00e800 	.word	0xfe00e800

08005e1c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b086      	sub	sp, #24
 8005e20:	af02      	add	r7, sp, #8
 8005e22:	60f8      	str	r0, [r7, #12]
 8005e24:	4608      	mov	r0, r1
 8005e26:	4611      	mov	r1, r2
 8005e28:	461a      	mov	r2, r3
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	817b      	strh	r3, [r7, #10]
 8005e2e:	460b      	mov	r3, r1
 8005e30:	813b      	strh	r3, [r7, #8]
 8005e32:	4613      	mov	r3, r2
 8005e34:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005e36:	88fb      	ldrh	r3, [r7, #6]
 8005e38:	b2da      	uxtb	r2, r3
 8005e3a:	8979      	ldrh	r1, [r7, #10]
 8005e3c:	4b20      	ldr	r3, [pc, #128]	@ (8005ec0 <I2C_RequestMemoryRead+0xa4>)
 8005e3e:	9300      	str	r3, [sp, #0]
 8005e40:	2300      	movs	r3, #0
 8005e42:	68f8      	ldr	r0, [r7, #12]
 8005e44:	f000 fa26 	bl	8006294 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e48:	69fa      	ldr	r2, [r7, #28]
 8005e4a:	69b9      	ldr	r1, [r7, #24]
 8005e4c:	68f8      	ldr	r0, [r7, #12]
 8005e4e:	f000 f8b6 	bl	8005fbe <I2C_WaitOnTXISFlagUntilTimeout>
 8005e52:	4603      	mov	r3, r0
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d001      	beq.n	8005e5c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e02c      	b.n	8005eb6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e5c:	88fb      	ldrh	r3, [r7, #6]
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d105      	bne.n	8005e6e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e62:	893b      	ldrh	r3, [r7, #8]
 8005e64:	b2da      	uxtb	r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e6c:	e015      	b.n	8005e9a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005e6e:	893b      	ldrh	r3, [r7, #8]
 8005e70:	0a1b      	lsrs	r3, r3, #8
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	b2da      	uxtb	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e7c:	69fa      	ldr	r2, [r7, #28]
 8005e7e:	69b9      	ldr	r1, [r7, #24]
 8005e80:	68f8      	ldr	r0, [r7, #12]
 8005e82:	f000 f89c 	bl	8005fbe <I2C_WaitOnTXISFlagUntilTimeout>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d001      	beq.n	8005e90 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e012      	b.n	8005eb6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e90:	893b      	ldrh	r3, [r7, #8]
 8005e92:	b2da      	uxtb	r2, r3
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	9300      	str	r3, [sp, #0]
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	2140      	movs	r1, #64	@ 0x40
 8005ea4:	68f8      	ldr	r0, [r7, #12]
 8005ea6:	f000 f831 	bl	8005f0c <I2C_WaitOnFlagUntilTimeout>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d001      	beq.n	8005eb4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e000      	b.n	8005eb6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005eb4:	2300      	movs	r3, #0
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	3710      	adds	r7, #16
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}
 8005ebe:	bf00      	nop
 8005ec0:	80002000 	.word	0x80002000

08005ec4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	699b      	ldr	r3, [r3, #24]
 8005ed2:	f003 0302 	and.w	r3, r3, #2
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d103      	bne.n	8005ee2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	f003 0301 	and.w	r3, r3, #1
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d007      	beq.n	8005f00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	699a      	ldr	r2, [r3, #24]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f042 0201 	orr.w	r2, r2, #1
 8005efe:	619a      	str	r2, [r3, #24]
  }
}
 8005f00:	bf00      	nop
 8005f02:	370c      	adds	r7, #12
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr

08005f0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	603b      	str	r3, [r7, #0]
 8005f18:	4613      	mov	r3, r2
 8005f1a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f1c:	e03b      	b.n	8005f96 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f1e:	69ba      	ldr	r2, [r7, #24]
 8005f20:	6839      	ldr	r1, [r7, #0]
 8005f22:	68f8      	ldr	r0, [r7, #12]
 8005f24:	f000 f8d6 	bl	80060d4 <I2C_IsErrorOccurred>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d001      	beq.n	8005f32 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e041      	b.n	8005fb6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f38:	d02d      	beq.n	8005f96 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f3a:	f7fe f9d3 	bl	80042e4 <HAL_GetTick>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	1ad3      	subs	r3, r2, r3
 8005f44:	683a      	ldr	r2, [r7, #0]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d302      	bcc.n	8005f50 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d122      	bne.n	8005f96 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	699a      	ldr	r2, [r3, #24]
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	4013      	ands	r3, r2
 8005f5a:	68ba      	ldr	r2, [r7, #8]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	bf0c      	ite	eq
 8005f60:	2301      	moveq	r3, #1
 8005f62:	2300      	movne	r3, #0
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	461a      	mov	r2, r3
 8005f68:	79fb      	ldrb	r3, [r7, #7]
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d113      	bne.n	8005f96 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f72:	f043 0220 	orr.w	r2, r3, #32
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2220      	movs	r2, #32
 8005f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	e00f      	b.n	8005fb6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	699a      	ldr	r2, [r3, #24]
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	bf0c      	ite	eq
 8005fa6:	2301      	moveq	r3, #1
 8005fa8:	2300      	movne	r3, #0
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	461a      	mov	r2, r3
 8005fae:	79fb      	ldrb	r3, [r7, #7]
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d0b4      	beq.n	8005f1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3710      	adds	r7, #16
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}

08005fbe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005fbe:	b580      	push	{r7, lr}
 8005fc0:	b084      	sub	sp, #16
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	60f8      	str	r0, [r7, #12]
 8005fc6:	60b9      	str	r1, [r7, #8]
 8005fc8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005fca:	e033      	b.n	8006034 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	68b9      	ldr	r1, [r7, #8]
 8005fd0:	68f8      	ldr	r0, [r7, #12]
 8005fd2:	f000 f87f 	bl	80060d4 <I2C_IsErrorOccurred>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d001      	beq.n	8005fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e031      	b.n	8006044 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fe6:	d025      	beq.n	8006034 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fe8:	f7fe f97c 	bl	80042e4 <HAL_GetTick>
 8005fec:	4602      	mov	r2, r0
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	1ad3      	subs	r3, r2, r3
 8005ff2:	68ba      	ldr	r2, [r7, #8]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d302      	bcc.n	8005ffe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d11a      	bne.n	8006034 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	699b      	ldr	r3, [r3, #24]
 8006004:	f003 0302 	and.w	r3, r3, #2
 8006008:	2b02      	cmp	r3, #2
 800600a:	d013      	beq.n	8006034 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006010:	f043 0220 	orr.w	r2, r3, #32
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2220      	movs	r2, #32
 800601c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2200      	movs	r2, #0
 8006024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e007      	b.n	8006044 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	699b      	ldr	r3, [r3, #24]
 800603a:	f003 0302 	and.w	r3, r3, #2
 800603e:	2b02      	cmp	r3, #2
 8006040:	d1c4      	bne.n	8005fcc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3710      	adds	r7, #16
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}

0800604c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006058:	e02f      	b.n	80060ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	68b9      	ldr	r1, [r7, #8]
 800605e:	68f8      	ldr	r0, [r7, #12]
 8006060:	f000 f838 	bl	80060d4 <I2C_IsErrorOccurred>
 8006064:	4603      	mov	r3, r0
 8006066:	2b00      	cmp	r3, #0
 8006068:	d001      	beq.n	800606e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e02d      	b.n	80060ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800606e:	f7fe f939 	bl	80042e4 <HAL_GetTick>
 8006072:	4602      	mov	r2, r0
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	68ba      	ldr	r2, [r7, #8]
 800607a:	429a      	cmp	r2, r3
 800607c:	d302      	bcc.n	8006084 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d11a      	bne.n	80060ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	699b      	ldr	r3, [r3, #24]
 800608a:	f003 0320 	and.w	r3, r3, #32
 800608e:	2b20      	cmp	r3, #32
 8006090:	d013      	beq.n	80060ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006096:	f043 0220 	orr.w	r2, r3, #32
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2220      	movs	r2, #32
 80060a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e007      	b.n	80060ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	699b      	ldr	r3, [r3, #24]
 80060c0:	f003 0320 	and.w	r3, r3, #32
 80060c4:	2b20      	cmp	r3, #32
 80060c6:	d1c8      	bne.n	800605a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80060c8:	2300      	movs	r3, #0
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
	...

080060d4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b08a      	sub	sp, #40	@ 0x28
 80060d8:	af00      	add	r7, sp, #0
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	60b9      	str	r1, [r7, #8]
 80060de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060e0:	2300      	movs	r3, #0
 80060e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80060ee:	2300      	movs	r3, #0
 80060f0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80060f6:	69bb      	ldr	r3, [r7, #24]
 80060f8:	f003 0310 	and.w	r3, r3, #16
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d068      	beq.n	80061d2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	2210      	movs	r2, #16
 8006106:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006108:	e049      	b.n	800619e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006110:	d045      	beq.n	800619e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006112:	f7fe f8e7 	bl	80042e4 <HAL_GetTick>
 8006116:	4602      	mov	r2, r0
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	429a      	cmp	r2, r3
 8006120:	d302      	bcc.n	8006128 <I2C_IsErrorOccurred+0x54>
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d13a      	bne.n	800619e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006132:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800613a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	699b      	ldr	r3, [r3, #24]
 8006142:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006146:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800614a:	d121      	bne.n	8006190 <I2C_IsErrorOccurred+0xbc>
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006152:	d01d      	beq.n	8006190 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006154:	7cfb      	ldrb	r3, [r7, #19]
 8006156:	2b20      	cmp	r3, #32
 8006158:	d01a      	beq.n	8006190 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	685a      	ldr	r2, [r3, #4]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006168:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800616a:	f7fe f8bb 	bl	80042e4 <HAL_GetTick>
 800616e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006170:	e00e      	b.n	8006190 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006172:	f7fe f8b7 	bl	80042e4 <HAL_GetTick>
 8006176:	4602      	mov	r2, r0
 8006178:	69fb      	ldr	r3, [r7, #28]
 800617a:	1ad3      	subs	r3, r2, r3
 800617c:	2b19      	cmp	r3, #25
 800617e:	d907      	bls.n	8006190 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006180:	6a3b      	ldr	r3, [r7, #32]
 8006182:	f043 0320 	orr.w	r3, r3, #32
 8006186:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800618e:	e006      	b.n	800619e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	f003 0320 	and.w	r3, r3, #32
 800619a:	2b20      	cmp	r3, #32
 800619c:	d1e9      	bne.n	8006172 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	699b      	ldr	r3, [r3, #24]
 80061a4:	f003 0320 	and.w	r3, r3, #32
 80061a8:	2b20      	cmp	r3, #32
 80061aa:	d003      	beq.n	80061b4 <I2C_IsErrorOccurred+0xe0>
 80061ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d0aa      	beq.n	800610a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80061b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d103      	bne.n	80061c4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2220      	movs	r2, #32
 80061c2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80061c4:	6a3b      	ldr	r3, [r7, #32]
 80061c6:	f043 0304 	orr.w	r3, r3, #4
 80061ca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	699b      	ldr	r3, [r3, #24]
 80061d8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00b      	beq.n	80061fc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80061e4:	6a3b      	ldr	r3, [r7, #32]
 80061e6:	f043 0301 	orr.w	r3, r3, #1
 80061ea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80061f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80061fc:	69bb      	ldr	r3, [r7, #24]
 80061fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00b      	beq.n	800621e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006206:	6a3b      	ldr	r3, [r7, #32]
 8006208:	f043 0308 	orr.w	r3, r3, #8
 800620c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006216:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006224:	2b00      	cmp	r3, #0
 8006226:	d00b      	beq.n	8006240 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006228:	6a3b      	ldr	r3, [r7, #32]
 800622a:	f043 0302 	orr.w	r3, r3, #2
 800622e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006238:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006240:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006244:	2b00      	cmp	r3, #0
 8006246:	d01c      	beq.n	8006282 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006248:	68f8      	ldr	r0, [r7, #12]
 800624a:	f7ff fe3b 	bl	8005ec4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	6859      	ldr	r1, [r3, #4]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	4b0d      	ldr	r3, [pc, #52]	@ (8006290 <I2C_IsErrorOccurred+0x1bc>)
 800625a:	400b      	ands	r3, r1
 800625c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006262:	6a3b      	ldr	r3, [r7, #32]
 8006264:	431a      	orrs	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2220      	movs	r2, #32
 800626e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006282:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006286:	4618      	mov	r0, r3
 8006288:	3728      	adds	r7, #40	@ 0x28
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	fe00e800 	.word	0xfe00e800

08006294 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006294:	b480      	push	{r7}
 8006296:	b087      	sub	sp, #28
 8006298:	af00      	add	r7, sp, #0
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	607b      	str	r3, [r7, #4]
 800629e:	460b      	mov	r3, r1
 80062a0:	817b      	strh	r3, [r7, #10]
 80062a2:	4613      	mov	r3, r2
 80062a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80062a6:	897b      	ldrh	r3, [r7, #10]
 80062a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80062ac:	7a7b      	ldrb	r3, [r7, #9]
 80062ae:	041b      	lsls	r3, r3, #16
 80062b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80062b4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80062ba:	6a3b      	ldr	r3, [r7, #32]
 80062bc:	4313      	orrs	r3, r2
 80062be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80062c2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	685a      	ldr	r2, [r3, #4]
 80062ca:	6a3b      	ldr	r3, [r7, #32]
 80062cc:	0d5b      	lsrs	r3, r3, #21
 80062ce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80062d2:	4b08      	ldr	r3, [pc, #32]	@ (80062f4 <I2C_TransferConfig+0x60>)
 80062d4:	430b      	orrs	r3, r1
 80062d6:	43db      	mvns	r3, r3
 80062d8:	ea02 0103 	and.w	r1, r2, r3
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	697a      	ldr	r2, [r7, #20]
 80062e2:	430a      	orrs	r2, r1
 80062e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80062e6:	bf00      	nop
 80062e8:	371c      	adds	r7, #28
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	03ff63ff 	.word	0x03ff63ff

080062f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006308:	b2db      	uxtb	r3, r3
 800630a:	2b20      	cmp	r3, #32
 800630c:	d138      	bne.n	8006380 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006314:	2b01      	cmp	r3, #1
 8006316:	d101      	bne.n	800631c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006318:	2302      	movs	r3, #2
 800631a:	e032      	b.n	8006382 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2224      	movs	r2, #36	@ 0x24
 8006328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f022 0201 	bic.w	r2, r2, #1
 800633a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800634a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	6819      	ldr	r1, [r3, #0]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	683a      	ldr	r2, [r7, #0]
 8006358:	430a      	orrs	r2, r1
 800635a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f042 0201 	orr.w	r2, r2, #1
 800636a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2220      	movs	r2, #32
 8006370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800637c:	2300      	movs	r3, #0
 800637e:	e000      	b.n	8006382 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006380:	2302      	movs	r3, #2
  }
}
 8006382:	4618      	mov	r0, r3
 8006384:	370c      	adds	r7, #12
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr

0800638e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800638e:	b480      	push	{r7}
 8006390:	b085      	sub	sp, #20
 8006392:	af00      	add	r7, sp, #0
 8006394:	6078      	str	r0, [r7, #4]
 8006396:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	2b20      	cmp	r3, #32
 80063a2:	d139      	bne.n	8006418 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d101      	bne.n	80063b2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80063ae:	2302      	movs	r3, #2
 80063b0:	e033      	b.n	800641a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2201      	movs	r2, #1
 80063b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2224      	movs	r2, #36	@ 0x24
 80063be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f022 0201 	bic.w	r2, r2, #1
 80063d0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80063e0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	021b      	lsls	r3, r3, #8
 80063e6:	68fa      	ldr	r2, [r7, #12]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f042 0201 	orr.w	r2, r2, #1
 8006402:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2220      	movs	r2, #32
 8006408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2200      	movs	r2, #0
 8006410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006414:	2300      	movs	r3, #0
 8006416:	e000      	b.n	800641a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006418:	2302      	movs	r3, #2
  }
}
 800641a:	4618      	mov	r0, r3
 800641c:	3714      	adds	r7, #20
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr
	...

08006428 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b084      	sub	sp, #16
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d101      	bne.n	800643a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e0e7      	b.n	800660a <HAL_LPTIM_Init+0x1e2>
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(hlptim->Init.Period));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8006446:	b2db      	uxtb	r3, r3
 8006448:	2b00      	cmp	r3, #0
 800644a:	d106      	bne.n	800645a <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f7fb fcd7 	bl	8001e08 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2202      	movs	r2, #2
 800645e:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	691a      	ldr	r2, [r3, #16]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f042 0201 	orr.w	r2, r2, #1
 8006470:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800647a:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006484:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8006486:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 fb44 	bl	8006b18 <LPTIM_WaitForFlag>
 8006490:	4603      	mov	r3, r0
 8006492:	2b03      	cmp	r3, #3
 8006494:	d101      	bne.n	800649a <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e0b7      	b.n	800660a <HAL_LPTIM_Init+0x1e2>
  }


  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	2210      	movs	r2, #16
 80064a0:	605a      	str	r2, [r3, #4]

  /* Set LPTIM Period */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, hlptim->Init.Period);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	6a12      	ldr	r2, [r2, #32]
 80064aa:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80064ac:	2110      	movs	r1, #16
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 fb32 	bl	8006b18 <LPTIM_WaitForFlag>
 80064b4:	4603      	mov	r3, r0
 80064b6:	2b03      	cmp	r3, #3
 80064b8:	d101      	bne.n	80064be <HAL_LPTIM_Init+0x96>
  {
    return HAL_TIMEOUT;
 80064ba:	2303      	movs	r3, #3
 80064bc:	e0a5      	b.n	800660a <HAL_LPTIM_Init+0x1e2>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c4:	f003 0302 	and.w	r3, r3, #2
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d10e      	bne.n	80064ea <HAL_LPTIM_Init+0xc2>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d107      	bne.n	80064ea <HAL_LPTIM_Init+0xc2>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	691a      	ldr	r2, [r3, #16]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f022 0201 	bic.w	r2, r2, #1
 80064e8:	611a      	str	r2, [r3, #16]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d004      	beq.n	8006504 <HAL_LPTIM_Init+0xdc>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006502:	d103      	bne.n	800650c <HAL_LPTIM_Init+0xe4>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f023 031e 	bic.w	r3, r3, #30
 800650a:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	695b      	ldr	r3, [r3, #20]
 8006510:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006514:	4293      	cmp	r3, r2
 8006516:	d005      	beq.n	8006524 <HAL_LPTIM_Init+0xfc>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800651e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006522:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	4b3b      	ldr	r3, [pc, #236]	@ (8006614 <HAL_LPTIM_Init+0x1ec>)
 8006528:	4013      	ands	r3, r2
 800652a:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006534:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.Clock.Prescaler |
 800653a:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8006540:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006542:	68fa      	ldr	r2, [r7, #12]
 8006544:	4313      	orrs	r3, r2
 8006546:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d107      	bne.n	8006560 <HAL_LPTIM_Init+0x138>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006558:	4313      	orrs	r3, r2
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	4313      	orrs	r3, r2
 800655e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	2b01      	cmp	r3, #1
 8006566:	d004      	beq.n	8006572 <HAL_LPTIM_Init+0x14a>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006570:	d107      	bne.n	8006582 <HAL_LPTIM_Init+0x15a>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800657a:	4313      	orrs	r3, r2
 800657c:	68fa      	ldr	r2, [r7, #12]
 800657e:	4313      	orrs	r3, r2
 8006580:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	695b      	ldr	r3, [r3, #20]
 8006586:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800658a:	4293      	cmp	r3, r2
 800658c:	d00a      	beq.n	80065a4 <HAL_LPTIM_Init+0x17c>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006596:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 800659c:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800659e:	68fa      	ldr	r2, [r7, #12]
 80065a0:	4313      	orrs	r3, r2
 80065a2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68fa      	ldr	r2, [r7, #12]
 80065aa:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a19      	ldr	r2, [pc, #100]	@ (8006618 <HAL_LPTIM_Init+0x1f0>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d004      	beq.n	80065c0 <HAL_LPTIM_Init+0x198>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a18      	ldr	r2, [pc, #96]	@ (800661c <HAL_LPTIM_Init+0x1f4>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d108      	bne.n	80065d2 <HAL_LPTIM_Init+0x1aa>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	430a      	orrs	r2, r1
 80065ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80065d0:	e00e      	b.n	80065f0 <HAL_LPTIM_Init+0x1c8>
  }
  else
  {
    if ((hlptim->Instance == LPTIM3) || (hlptim->Instance == LPTIM4))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a12      	ldr	r2, [pc, #72]	@ (8006620 <HAL_LPTIM_Init+0x1f8>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d004      	beq.n	80065e6 <HAL_LPTIM_Init+0x1be>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a10      	ldr	r2, [pc, #64]	@ (8006624 <HAL_LPTIM_Init+0x1fc>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d104      	bne.n	80065f0 <HAL_LPTIM_Init+0x1c8>
    {
      /* Check LPTIM3 Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM3 Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80065ee:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Initialize the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_READY);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2201      	movs	r2, #1
 8006604:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3710      	adds	r7, #16
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
 8006612:	bf00      	nop
 8006614:	ff39f1fe 	.word	0xff39f1fe
 8006618:	46004400 	.word	0x46004400
 800661c:	40009400 	.word	0x40009400
 8006620:	46004800 	.word	0x46004800
 8006624:	46004c00 	.word	0x46004c00

08006628 <HAL_LPTIM_TimeOut_Start_IT>:
  * @param  Timeout Specifies the TimeOut value to reset the counter.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Timeout)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PULSE(Timeout));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2202      	movs	r2, #2
 8006636:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Set TIMOUT bit to enable the timeout function */
  hlptim->Instance->CFGR |= LPTIM_CFGR_TIMOUT;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	68da      	ldr	r2, [r3, #12]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8006648:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	691a      	ldr	r2, [r3, #16]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f042 0201 	orr.w	r2, r2, #1
 8006658:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006662:	605a      	str	r2, [r3, #4]

  /* Enable Compare match CH1 interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CC1);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	689a      	ldr	r2, [r3, #8]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f042 0201 	orr.w	r2, r2, #1
 8006672:	609a      	str	r2, [r3, #8]

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8006674:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f000 fa4d 	bl	8006b18 <LPTIM_WaitForFlag>
 800667e:	4603      	mov	r3, r0
 8006680:	2b03      	cmp	r3, #3
 8006682:	d101      	bne.n	8006688 <HAL_LPTIM_TimeOut_Start_IT+0x60>
  {
    return HAL_TIMEOUT;
 8006684:	2303      	movs	r3, #3
 8006686:	e01d      	b.n	80066c4 <HAL_LPTIM_TimeOut_Start_IT+0x9c>
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	2208      	movs	r2, #8
 800668e:	605a      	str	r2, [r3, #4]

  /* Load the Timeout value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, Timeout);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	683a      	ldr	r2, [r7, #0]
 8006696:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 8006698:	2108      	movs	r1, #8
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f000 fa3c 	bl	8006b18 <LPTIM_WaitForFlag>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b03      	cmp	r3, #3
 80066a4:	d101      	bne.n	80066aa <HAL_LPTIM_TimeOut_Start_IT+0x82>
  {
    return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e00c      	b.n	80066c4 <HAL_LPTIM_TimeOut_Start_IT+0x9c>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	691a      	ldr	r2, [r3, #16]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f042 0204 	orr.w	r2, r2, #4
 80066b8:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2201      	movs	r2, #1
 80066be:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 80066c2:	2300      	movs	r3, #0
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3708      	adds	r7, #8
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}

080066cc <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b082      	sub	sp, #8
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2202      	movs	r2, #2
 80066d8:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066e2:	f003 0302 	and.w	r3, r3, #2
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d10e      	bne.n	8006708 <HAL_LPTIM_Counter_Stop_IT+0x3c>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d107      	bne.n	8006708 <HAL_LPTIM_Counter_Stop_IT+0x3c>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	691a      	ldr	r2, [r3, #16]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f022 0201 	bic.w	r2, r2, #1
 8006706:	611a      	str	r2, [r3, #16]


  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	691a      	ldr	r2, [r3, #16]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f042 0201 	orr.w	r2, r2, #1
 8006716:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006720:	605a      	str	r2, [r3, #4]

  /* Disable interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK | LPTIM_IT_UPDATE);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	689a      	ldr	r2, [r3, #8]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f422 72c9 	bic.w	r2, r2, #402	@ 0x192
 8006730:	609a      	str	r2, [r3, #8]

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8006732:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 f9ee 	bl	8006b18 <LPTIM_WaitForFlag>
 800673c:	4603      	mov	r3, r0
 800673e:	2b03      	cmp	r3, #3
 8006740:	d101      	bne.n	8006746 <HAL_LPTIM_Counter_Stop_IT+0x7a>
  {
    return HAL_TIMEOUT;
 8006742:	2303      	movs	r3, #3
 8006744:	e01a      	b.n	800677c <HAL_LPTIM_Counter_Stop_IT+0xb0>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800674c:	f003 0302 	and.w	r3, r3, #2
 8006750:	2b00      	cmp	r3, #0
 8006752:	d10e      	bne.n	8006772 <HAL_LPTIM_Counter_Stop_IT+0xa6>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800675a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d107      	bne.n	8006772 <HAL_LPTIM_Counter_Stop_IT+0xa6>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	691a      	ldr	r2, [r3, #16]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f022 0201 	bic.w	r2, r2, #1
 8006770:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2201      	movs	r2, #1
 8006776:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 800677a:	2300      	movs	r3, #0
}
 800677c:	4618      	mov	r0, r3
 800677e:	3708      	adds	r7, #8
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b082      	sub	sp, #8
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  /* Capture Compare 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1) != RESET)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 0301 	and.w	r3, r3, #1
 8006796:	2b01      	cmp	r3, #1
 8006798:	d120      	bne.n	80067dc <HAL_LPTIM_IRQHandler+0x58>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1) != RESET)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	f003 0301 	and.w	r3, r3, #1
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d119      	bne.n	80067dc <HAL_LPTIM_IRQHandler+0x58>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2201      	movs	r2, #1
 80067ae:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC1SEL) != 0x00U)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067be:	f003 0301 	and.w	r3, r3, #1
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d003      	beq.n	80067ce <HAL_LPTIM_IRQHandler+0x4a>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 f992 	bl	8006af0 <HAL_LPTIM_IC_CaptureCallback>
 80067cc:	e002      	b.n	80067d4 <HAL_LPTIM_IRQHandler+0x50>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7fb f9b8 	bl	8001b44 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Capture Compare 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2) != RESET)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80067e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067ea:	d122      	bne.n	8006832 <HAL_LPTIM_IRQHandler+0xae>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2) != RESET)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80067f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067fa:	d11a      	bne.n	8006832 <HAL_LPTIM_IRQHandler+0xae>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006804:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2202      	movs	r2, #2
 800680a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC2SEL) != 0x00U)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006814:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006818:	2b00      	cmp	r3, #0
 800681a:	d003      	beq.n	8006824 <HAL_LPTIM_IRQHandler+0xa0>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f000 f967 	bl	8006af0 <HAL_LPTIM_IC_CaptureCallback>
 8006822:	e002      	b.n	800682a <HAL_LPTIM_IRQHandler+0xa6>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f7fb f98d 	bl	8001b44 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Over Capture 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1O) != RESET)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800683c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006840:	d117      	bne.n	8006872 <HAL_LPTIM_IRQHandler+0xee>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1O) != RESET)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800684c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006850:	d10f      	bne.n	8006872 <HAL_LPTIM_IRQHandler+0xee>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1O);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800685a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f000 f94d 	bl	8006b04 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Over Capture 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2O) != RESET)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800687c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006880:	d117      	bne.n	80068b2 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2O) != RESET)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800688c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006890:	d10f      	bne.n	80068b2 <HAL_LPTIM_IRQHandler+0x12e>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2O);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800689a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2202      	movs	r2, #2
 80068a0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f000 f92d 	bl	8006b04 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f003 0302 	and.w	r3, r3, #2
 80068bc:	2b02      	cmp	r3, #2
 80068be:	d10d      	bne.n	80068dc <HAL_LPTIM_IRQHandler+0x158>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	f003 0302 	and.w	r3, r3, #2
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	d106      	bne.n	80068dc <HAL_LPTIM_IRQHandler+0x158>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	2202      	movs	r2, #2
 80068d4:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f000 f8ba 	bl	8006a50 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f003 0304 	and.w	r3, r3, #4
 80068e6:	2b04      	cmp	r3, #4
 80068e8:	d10d      	bne.n	8006906 <HAL_LPTIM_IRQHandler+0x182>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	f003 0304 	and.w	r3, r3, #4
 80068f4:	2b04      	cmp	r3, #4
 80068f6:	d106      	bne.n	8006906 <HAL_LPTIM_IRQHandler+0x182>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2204      	movs	r2, #4
 80068fe:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 f8af 	bl	8006a64 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP1OK) != RESET)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 0308 	and.w	r3, r3, #8
 8006910:	2b08      	cmp	r3, #8
 8006912:	d111      	bne.n	8006938 <HAL_LPTIM_IRQHandler+0x1b4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP1OK) != RESET)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	f003 0308 	and.w	r3, r3, #8
 800691e:	2b08      	cmp	r3, #8
 8006920:	d10a      	bne.n	8006938 <HAL_LPTIM_IRQHandler+0x1b4>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2208      	movs	r2, #8
 8006928:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2201      	movs	r2, #1
 800692e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 f8a0 	bl	8006a78 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP2OK) != RESET)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006942:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006946:	d113      	bne.n	8006970 <HAL_LPTIM_IRQHandler+0x1ec>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP2OK) != RESET)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006952:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006956:	d10b      	bne.n	8006970 <HAL_LPTIM_IRQHandler+0x1ec>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8006960:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2202      	movs	r2, #2
 8006966:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f000 f884 	bl	8006a78 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f003 0310 	and.w	r3, r3, #16
 800697a:	2b10      	cmp	r3, #16
 800697c:	d10d      	bne.n	800699a <HAL_LPTIM_IRQHandler+0x216>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	f003 0310 	and.w	r3, r3, #16
 8006988:	2b10      	cmp	r3, #16
 800698a:	d106      	bne.n	800699a <HAL_LPTIM_IRQHandler+0x216>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2210      	movs	r2, #16
 8006992:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f000 f879 	bl	8006a8c <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0320 	and.w	r3, r3, #32
 80069a4:	2b20      	cmp	r3, #32
 80069a6:	d10d      	bne.n	80069c4 <HAL_LPTIM_IRQHandler+0x240>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f003 0320 	and.w	r3, r3, #32
 80069b2:	2b20      	cmp	r3, #32
 80069b4:	d106      	bne.n	80069c4 <HAL_LPTIM_IRQHandler+0x240>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2220      	movs	r2, #32
 80069bc:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 f86e 	bl	8006aa0 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ce:	2b40      	cmp	r3, #64	@ 0x40
 80069d0:	d10d      	bne.n	80069ee <HAL_LPTIM_IRQHandler+0x26a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069dc:	2b40      	cmp	r3, #64	@ 0x40
 80069de:	d106      	bne.n	80069ee <HAL_LPTIM_IRQHandler+0x26a>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2240      	movs	r2, #64	@ 0x40
 80069e6:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 f863 	bl	8006ab4 <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069f8:	2b80      	cmp	r3, #128	@ 0x80
 80069fa:	d10d      	bne.n	8006a18 <HAL_LPTIM_IRQHandler+0x294>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a06:	2b80      	cmp	r3, #128	@ 0x80
 8006a08:	d106      	bne.n	8006a18 <HAL_LPTIM_IRQHandler+0x294>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	2280      	movs	r2, #128	@ 0x80
 8006a10:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 f858 	bl	8006ac8 <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a26:	d10f      	bne.n	8006a48 <HAL_LPTIM_IRQHandler+0x2c4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a36:	d107      	bne.n	8006a48 <HAL_LPTIM_IRQHandler+0x2c4>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a40:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 f84a 	bl	8006adc <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a48:	bf00      	nop
 8006a4a:	3708      	adds	r7, #8
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}

08006a50 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8006a58:	bf00      	nop
 8006a5a:	370c      	adds	r7, #12
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8006a6c:	bf00      	nop
 8006a6e:	370c      	adds	r7, #12
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr

08006a78 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b083      	sub	sp, #12
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8006a80:	bf00      	nop
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b083      	sub	sp, #12
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8006a94:	bf00      	nop
 8006a96:	370c      	adds	r7, #12
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr

08006aa0 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8006aa8:	bf00      	nop
 8006aaa:	370c      	adds	r7, #12
 8006aac:	46bd      	mov	sp, r7
 8006aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab2:	4770      	bx	lr

08006ab4 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b083      	sub	sp, #12
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8006abc:	bf00      	nop
 8006abe:	370c      	adds	r7, #12
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr

08006ac8 <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b083      	sub	sp, #12
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 8006ad0:	bf00      	nop
 8006ad2:	370c      	adds	r7, #12
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr

08006adc <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b083      	sub	sp, #12
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 8006ae4:	bf00      	nop
 8006ae6:	370c      	adds	r7, #12
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr

08006af0 <HAL_LPTIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_CaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b083      	sub	sp, #12
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006af8:	bf00      	nop
 8006afa:	370c      	adds	r7, #12
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr

08006b04 <HAL_LPTIM_IC_OverCaptureCallback>:
  * @brief  Over Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_OverCaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_OverCaptureCallback could be implemented in the user file
   */
}
 8006b0c:	bf00      	nop
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b085      	sub	sp, #20
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8006b22:	2300      	movs	r3, #0
 8006b24:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8006b26:	4b12      	ldr	r3, [pc, #72]	@ (8006b70 <LPTIM_WaitForFlag+0x58>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a12      	ldr	r2, [pc, #72]	@ (8006b74 <LPTIM_WaitForFlag+0x5c>)
 8006b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b30:	0b9b      	lsrs	r3, r3, #14
 8006b32:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006b36:	fb02 f303 	mul.w	r3, r2, r3
 8006b3a:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	3b01      	subs	r3, #1
 8006b40:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d101      	bne.n	8006b4c <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	4013      	ands	r3, r2
 8006b56:	683a      	ldr	r2, [r7, #0]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d002      	beq.n	8006b62 <LPTIM_WaitForFlag+0x4a>
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d1ec      	bne.n	8006b3c <LPTIM_WaitForFlag+0x24>

  return result;
 8006b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3714      	adds	r7, #20
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr
 8006b70:	20000010 	.word	0x20000010
 8006b74:	d1b71759 	.word	0xd1b71759

08006b78 <HAL_PWR_DisablePVD>:
/**
  * @brief  Disable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_DisablePVD(void)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_PVDE);
 8006b7c:	4b05      	ldr	r3, [pc, #20]	@ (8006b94 <HAL_PWR_DisablePVD+0x1c>)
 8006b7e:	691b      	ldr	r3, [r3, #16]
 8006b80:	4a04      	ldr	r2, [pc, #16]	@ (8006b94 <HAL_PWR_DisablePVD+0x1c>)
 8006b82:	f023 0310 	bic.w	r3, r3, #16
 8006b86:	6113      	str	r3, [r2, #16]
}
 8006b88:	bf00      	nop
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop
 8006b94:	46020800 	.word	0x46020800

08006b98 <HAL_PWR_DisableWakeUpPin>:
  *                     @arg @ref PWR_WAKEUP_PIN7
  *                     @arg @ref PWR_WAKEUP_PIN8
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPin));

  /* Disable wake-up pin */
  CLEAR_BIT(PWR->WUCR1, (PWR_EWUP_MASK & WakeUpPin));
 8006ba0:	4b06      	ldr	r3, [pc, #24]	@ (8006bbc <HAL_PWR_DisableWakeUpPin+0x24>)
 8006ba2:	695a      	ldr	r2, [r3, #20]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	b2db      	uxtb	r3, r3
 8006ba8:	43db      	mvns	r3, r3
 8006baa:	4904      	ldr	r1, [pc, #16]	@ (8006bbc <HAL_PWR_DisableWakeUpPin+0x24>)
 8006bac:	4013      	ands	r3, r2
 8006bae:	614b      	str	r3, [r1, #20]
}
 8006bb0:	bf00      	nop
 8006bb2:	370c      	adds	r7, #12
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr
 8006bbc:	46020800 	.word	0x46020800

08006bc0 <HAL_PWR_EnterSTOPMode>:
  *                                                  no clear of pending event before.
  * @note   In System STOP mode, all I/O pins keep the same state as in Run mode.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t StopEntry)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b083      	sub	sp, #12
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	460b      	mov	r3, r1
 8006bca:	70fb      	strb	r3, [r7, #3]

  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(StopEntry));

  /* Select Stop 0 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, 0U);
 8006bcc:	4b11      	ldr	r3, [pc, #68]	@ (8006c14 <HAL_PWR_EnterSTOPMode+0x54>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a10      	ldr	r2, [pc, #64]	@ (8006c14 <HAL_PWR_EnterSTOPMode+0x54>)
 8006bd2:	f023 0307 	bic.w	r3, r3, #7
 8006bd6:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8006c18 <HAL_PWR_EnterSTOPMode+0x58>)
 8006bda:	691b      	ldr	r3, [r3, #16]
 8006bdc:	4a0e      	ldr	r2, [pc, #56]	@ (8006c18 <HAL_PWR_EnterSTOPMode+0x58>)
 8006bde:	f043 0304 	orr.w	r3, r3, #4
 8006be2:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (StopEntry == PWR_STOPENTRY_WFI)
 8006be4:	78fb      	ldrb	r3, [r7, #3]
 8006be6:	2b01      	cmp	r3, #1
 8006be8:	d101      	bne.n	8006bee <HAL_PWR_EnterSTOPMode+0x2e>
  {
    /* Wait For Interrupt Request */
    __WFI();
 8006bea:	bf30      	wfi
 8006bec:	e005      	b.n	8006bfa <HAL_PWR_EnterSTOPMode+0x3a>
  }
  else
  {
    if (StopEntry != PWR_STOPENTRY_WFE_NO_EVT_CLEAR)
 8006bee:	78fb      	ldrb	r3, [r7, #3]
 8006bf0:	2b03      	cmp	r3, #3
 8006bf2:	d001      	beq.n	8006bf8 <HAL_PWR_EnterSTOPMode+0x38>
    {
      /* Clear all pending event */
      __SEV();
 8006bf4:	bf40      	sev
      __WFE();
 8006bf6:	bf20      	wfe
    }

    /* Request Wait For Event */
    __WFE();
 8006bf8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006bfa:	4b07      	ldr	r3, [pc, #28]	@ (8006c18 <HAL_PWR_EnterSTOPMode+0x58>)
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	4a06      	ldr	r2, [pc, #24]	@ (8006c18 <HAL_PWR_EnterSTOPMode+0x58>)
 8006c00:	f023 0304 	bic.w	r3, r3, #4
 8006c04:	6113      	str	r3, [r2, #16]
}
 8006c06:	bf00      	nop
 8006c08:	370c      	adds	r7, #12
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr
 8006c12:	bf00      	nop
 8006c14:	46020800 	.word	0x46020800
 8006c18:	e000ed00 	.word	0xe000ed00

08006c1c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b085      	sub	sp, #20
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8006c24:	4b39      	ldr	r3, [pc, #228]	@ (8006d0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006c2c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8006c2e:	68ba      	ldr	r2, [r7, #8]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d10b      	bne.n	8006c4e <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c3c:	d905      	bls.n	8006c4a <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006c3e:	4b33      	ldr	r3, [pc, #204]	@ (8006d0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006c40:	68db      	ldr	r3, [r3, #12]
 8006c42:	4a32      	ldr	r2, [pc, #200]	@ (8006d0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006c44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c48:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	e057      	b.n	8006cfe <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c54:	d90a      	bls.n	8006c6c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8006c56:	4b2d      	ldr	r3, [pc, #180]	@ (8006d0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006c58:	68db      	ldr	r3, [r3, #12]
 8006c5a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	4a2a      	ldr	r2, [pc, #168]	@ (8006d0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006c64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c68:	60d3      	str	r3, [r2, #12]
 8006c6a:	e007      	b.n	8006c7c <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8006c6c:	4b27      	ldr	r3, [pc, #156]	@ (8006d0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006c74:	4925      	ldr	r1, [pc, #148]	@ (8006d0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8006c7c:	4b24      	ldr	r3, [pc, #144]	@ (8006d10 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a24      	ldr	r2, [pc, #144]	@ (8006d14 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006c82:	fba2 2303 	umull	r2, r3, r2, r3
 8006c86:	099b      	lsrs	r3, r3, #6
 8006c88:	2232      	movs	r2, #50	@ 0x32
 8006c8a:	fb02 f303 	mul.w	r3, r2, r3
 8006c8e:	4a21      	ldr	r2, [pc, #132]	@ (8006d14 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006c90:	fba2 2303 	umull	r2, r3, r2, r3
 8006c94:	099b      	lsrs	r3, r3, #6
 8006c96:	3301      	adds	r3, #1
 8006c98:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8006c9a:	e002      	b.n	8006ca2 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	3b01      	subs	r3, #1
 8006ca0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8006ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8006d0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d102      	bne.n	8006cb4 <HAL_PWREx_ControlVoltageScaling+0x98>
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d1f3      	bne.n	8006c9c <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d01b      	beq.n	8006cf2 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8006cba:	4b15      	ldr	r3, [pc, #84]	@ (8006d10 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a15      	ldr	r2, [pc, #84]	@ (8006d14 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc4:	099b      	lsrs	r3, r3, #6
 8006cc6:	2232      	movs	r2, #50	@ 0x32
 8006cc8:	fb02 f303 	mul.w	r3, r2, r3
 8006ccc:	4a11      	ldr	r2, [pc, #68]	@ (8006d14 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006cce:	fba2 2303 	umull	r2, r3, r2, r3
 8006cd2:	099b      	lsrs	r3, r3, #6
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006cd8:	e002      	b.n	8006ce0 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	3b01      	subs	r3, #1
 8006cde:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8006d0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006ce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ce4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d102      	bne.n	8006cf2 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1f3      	bne.n	8006cda <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d101      	bne.n	8006cfc <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8006cf8:	2303      	movs	r3, #3
 8006cfa:	e000      	b.n	8006cfe <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8006cfc:	2300      	movs	r3, #0
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3714      	adds	r7, #20
 8006d02:	46bd      	mov	sp, r7
 8006d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d08:	4770      	bx	lr
 8006d0a:	bf00      	nop
 8006d0c:	46020800 	.word	0x46020800
 8006d10:	20000010 	.word	0x20000010
 8006d14:	10624dd3 	.word	0x10624dd3

08006d18 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8006d1c:	4b04      	ldr	r3, [pc, #16]	@ (8006d30 <HAL_PWREx_GetVoltageRange+0x18>)
 8006d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr
 8006d2e:	bf00      	nop
 8006d30:	46020800 	.word	0x46020800

08006d34 <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b082      	sub	sp, #8
 8006d38:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8006d3a:	f7fd fad3 	bl	80042e4 <HAL_GetTick>
 8006d3e:	6078      	str	r0, [r7, #4]

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSISON);
 8006d40:	4b71      	ldr	r3, [pc, #452]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a70      	ldr	r2, [pc, #448]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006d46:	f043 0301 	orr.w	r3, r3, #1
 8006d4a:	6013      	str	r3, [r2, #0]

  /* Insure MSIRDY bit is set before writing default MSIRANGE value */
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006d4c:	e008      	b.n	8006d60 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006d4e:	f7fd fac9 	bl	80042e4 <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d901      	bls.n	8006d60 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8006d5c:	2303      	movs	r3, #3
 8006d5e:	e0cf      	b.n	8006f00 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006d60:	4b69      	ldr	r3, [pc, #420]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 0304 	and.w	r3, r3, #4
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d0f0      	beq.n	8006d4e <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSISRANGE, RCC_MSIRANGE_4);
 8006d6c:	4b66      	ldr	r3, [pc, #408]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006d74:	4a64      	ldr	r2, [pc, #400]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006d76:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006d7a:	6093      	str	r3, [r2, #8]

  /* Set MSITRIM default value */
  WRITE_REG(RCC->ICSCR2, 0x00084210U);
 8006d7c:	4b62      	ldr	r3, [pc, #392]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006d7e:	4a63      	ldr	r2, [pc, #396]	@ (8006f0c <HAL_RCC_DeInit+0x1d8>)
 8006d80:	60da      	str	r2, [r3, #12]

  /* Set MSIKRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIKRANGE, RCC_MSIKRANGE_4);
 8006d82:	4b61      	ldr	r3, [pc, #388]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8006d8a:	4a5f      	ldr	r2, [pc, #380]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006d8c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006d90:	6093      	str	r3, [r2, #8]

  /* Set MSIRGSEL default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL, 0x0U);
 8006d92:	4b5d      	ldr	r3, [pc, #372]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	4a5c      	ldr	r2, [pc, #368]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006d98:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006d9c:	6093      	str	r3, [r2, #8]

  tickstart = HAL_GetTick();
 8006d9e:	f7fd faa1 	bl	80042e4 <HAL_GetTick>
 8006da2:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR1);
 8006da4:	4b58      	ldr	r3, [pc, #352]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006da6:	2200      	movs	r2, #0
 8006da8:	61da      	str	r2, [r3, #28]
  CLEAR_REG(RCC->CFGR2);
 8006daa:	4b57      	ldr	r3, [pc, #348]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006dac:	2200      	movs	r2, #0
 8006dae:	621a      	str	r2, [r3, #32]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 8006db0:	e00a      	b.n	8006dc8 <HAL_RCC_DeInit+0x94>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006db2:	f7fd fa97 	bl	80042e4 <HAL_GetTick>
 8006db6:	4602      	mov	r2, r0
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	1ad3      	subs	r3, r2, r3
 8006dbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d901      	bls.n	8006dc8 <HAL_RCC_DeInit+0x94>
    {
      return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e09b      	b.n	8006f00 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 8006dc8:	4b4f      	ldr	r3, [pc, #316]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006dca:	69db      	ldr	r3, [r3, #28]
 8006dcc:	f003 030c 	and.w	r3, r3, #12
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d1ee      	bne.n	8006db2 <HAL_RCC_DeInit+0x7e>
    }
  }

  /* Reset MSIKON, HSECSSON , HSEON, HSEBYP, HSION, HSIKERON, PLL1ON, PLL2ON, PLL3ON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_MSIKON | RCC_CR_MSIPLLSEL | RCC_CR_MSIPLLFAST | RCC_CR_MSIKERON | RCC_CR_CSSON | \
 8006dd4:	4b4c      	ldr	r3, [pc, #304]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	494b      	ldr	r1, [pc, #300]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006dda:	4b4d      	ldr	r3, [pc, #308]	@ (8006f10 <HAL_RCC_DeInit+0x1dc>)
 8006ddc:	4013      	ands	r3, r2
 8006dde:	600b      	str	r3, [r1, #0]
            RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON | RCC_CR_HSI48ON | \
            RCC_CR_HSEON | RCC_CR_SHSION);

  /* Reset HSEBYP & HSEEXT bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP | RCC_CR_HSEEXT);
 8006de0:	4b49      	ldr	r3, [pc, #292]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a48      	ldr	r2, [pc, #288]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006de6:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
 8006dea:	6013      	str	r3, [r2, #0]

  tickstart = HAL_GetTick();
 8006dec:	f7fd fa7a 	bl	80042e4 <HAL_GetTick>
 8006df0:	6078      	str	r0, [r7, #4]

  /* Clear PLL1ON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
 8006df2:	4b45      	ldr	r3, [pc, #276]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a44      	ldr	r2, [pc, #272]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006df8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006dfc:	6013      	str	r3, [r2, #0]

  /* Wait till PLL1 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006dfe:	e008      	b.n	8006e12 <HAL_RCC_DeInit+0xde>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e00:	f7fd fa70 	bl	80042e4 <HAL_GetTick>
 8006e04:	4602      	mov	r2, r0
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	1ad3      	subs	r3, r2, r3
 8006e0a:	2b02      	cmp	r3, #2
 8006e0c:	d901      	bls.n	8006e12 <HAL_RCC_DeInit+0xde>
    {
      return HAL_TIMEOUT;
 8006e0e:	2303      	movs	r3, #3
 8006e10:	e076      	b.n	8006f00 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006e12:	4b3d      	ldr	r3, [pc, #244]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d1f0      	bne.n	8006e00 <HAL_RCC_DeInit+0xcc>
    }
  }

  tickstart = HAL_GetTick();
 8006e1e:	f7fd fa61 	bl	80042e4 <HAL_GetTick>
 8006e22:	6078      	str	r0, [r7, #4]

  /* Reset PLL2N bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
 8006e24:	4b38      	ldr	r3, [pc, #224]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a37      	ldr	r2, [pc, #220]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006e2a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006e2e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL2 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 8006e30:	e008      	b.n	8006e44 <HAL_RCC_DeInit+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e32:	f7fd fa57 	bl	80042e4 <HAL_GetTick>
 8006e36:	4602      	mov	r2, r0
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	1ad3      	subs	r3, r2, r3
 8006e3c:	2b02      	cmp	r3, #2
 8006e3e:	d901      	bls.n	8006e44 <HAL_RCC_DeInit+0x110>
    {
      return HAL_TIMEOUT;
 8006e40:	2303      	movs	r3, #3
 8006e42:	e05d      	b.n	8006f00 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 8006e44:	4b30      	ldr	r3, [pc, #192]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d1f0      	bne.n	8006e32 <HAL_RCC_DeInit+0xfe>
    }
  }

  tickstart = HAL_GetTick();
 8006e50:	f7fd fa48 	bl	80042e4 <HAL_GetTick>
 8006e54:	6078      	str	r0, [r7, #4]

  /* Reset PLL3 bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
 8006e56:	4b2c      	ldr	r3, [pc, #176]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a2b      	ldr	r2, [pc, #172]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006e5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e60:	6013      	str	r3, [r2, #0]

  /* Wait till PLL3 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8006e62:	e008      	b.n	8006e76 <HAL_RCC_DeInit+0x142>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e64:	f7fd fa3e 	bl	80042e4 <HAL_GetTick>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	1ad3      	subs	r3, r2, r3
 8006e6e:	2b02      	cmp	r3, #2
 8006e70:	d901      	bls.n	8006e76 <HAL_RCC_DeInit+0x142>
    {
      return HAL_TIMEOUT;
 8006e72:	2303      	movs	r3, #3
 8006e74:	e044      	b.n	8006f00 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8006e76:	4b24      	ldr	r3, [pc, #144]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1f0      	bne.n	8006e64 <HAL_RCC_DeInit+0x130>
    }
  }

  /* Reset PLL1CFGR register */
  CLEAR_REG(RCC->PLL1CFGR);
 8006e82:	4b21      	ldr	r3, [pc, #132]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006e84:	2200      	movs	r2, #0
 8006e86:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLL1DIVR register */
  WRITE_REG(RCC->PLL1DIVR, PLLDIVR_RESET_VALUE);
 8006e88:	4b1f      	ldr	r3, [pc, #124]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006e8a:	4a22      	ldr	r2, [pc, #136]	@ (8006f14 <HAL_RCC_DeInit+0x1e0>)
 8006e8c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL1FRACR register */
  CLEAR_REG(RCC->PLL1FRACR);
 8006e8e:	4b1e      	ldr	r3, [pc, #120]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006e90:	2200      	movs	r2, #0
 8006e92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2CFGR register */
  CLEAR_REG(RCC->PLL2CFGR);
 8006e94:	4b1c      	ldr	r3, [pc, #112]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006e96:	2200      	movs	r2, #0
 8006e98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset PLL2DIVR register */
  WRITE_REG(RCC->PLL2DIVR, PLLDIVR_RESET_VALUE);
 8006e9a:	4b1b      	ldr	r3, [pc, #108]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006e9c:	4a1d      	ldr	r2, [pc, #116]	@ (8006f14 <HAL_RCC_DeInit+0x1e0>)
 8006e9e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Reset PLL2FRACR register */
  CLEAR_REG(RCC->PLL2FRACR);
 8006ea0:	4b19      	ldr	r3, [pc, #100]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3CFGR register */
  CLEAR_REG(RCC->PLL3CFGR);
 8006ea6:	4b18      	ldr	r3, [pc, #96]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset PLL3DIVR register */
  WRITE_REG(RCC->PLL3DIVR, PLLDIVR_RESET_VALUE);
 8006eac:	4b16      	ldr	r3, [pc, #88]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006eae:	4a19      	ldr	r2, [pc, #100]	@ (8006f14 <HAL_RCC_DeInit+0x1e0>)
 8006eb0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset PLL3FRACR register */
  CLEAR_REG(RCC->PLL3FRACR);
 8006eb2:	4b15      	ldr	r3, [pc, #84]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8006eb8:	4b13      	ldr	r3, [pc, #76]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006eba:	2200      	movs	r2, #0
 8006ebc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupts flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 8006ebe:	4b12      	ldr	r3, [pc, #72]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ec4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8006ec6:	4b10      	ldr	r3, [pc, #64]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006ec8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006ecc:	4a0e      	ldr	r2, [pc, #56]	@ (8006f08 <HAL_RCC_DeInit+0x1d4>)
 8006ece:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006ed2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 8006ed6:	4b10      	ldr	r3, [pc, #64]	@ (8006f18 <HAL_RCC_DeInit+0x1e4>)
 8006ed8:	4a10      	ldr	r2, [pc, #64]	@ (8006f1c <HAL_RCC_DeInit+0x1e8>)
 8006eda:	601a      	str	r2, [r3, #0]

  /* Decreasing the number of wait states because of lower CPU frequency */

  /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 8006edc:	4b10      	ldr	r3, [pc, #64]	@ (8006f20 <HAL_RCC_DeInit+0x1ec>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a0f      	ldr	r2, [pc, #60]	@ (8006f20 <HAL_RCC_DeInit+0x1ec>)
 8006ee2:	f023 030f 	bic.w	r3, r3, #15
 8006ee6:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 8006ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8006f20 <HAL_RCC_DeInit+0x1ec>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 030f 	and.w	r3, r3, #15
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d001      	beq.n	8006ef8 <HAL_RCC_DeInit+0x1c4>
  {
    return HAL_ERROR;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	e003      	b.n	8006f00 <HAL_RCC_DeInit+0x1cc>
  }

  /* Adapt Systick interrupt period */
  return (HAL_InitTick(TICK_INT_PRIORITY));
 8006ef8:	200f      	movs	r0, #15
 8006efa:	f7fd f969 	bl	80041d0 <HAL_InitTick>
 8006efe:	4603      	mov	r3, r0

}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3708      	adds	r7, #8
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}
 8006f08:	46020c00 	.word	0x46020c00
 8006f0c:	00084210 	.word	0x00084210
 8006f10:	eaf6ac2d 	.word	0xeaf6ac2d
 8006f14:	01010280 	.word	0x01010280
 8006f18:	20000010 	.word	0x20000010
 8006f1c:	003d0900 	.word	0x003d0900
 8006f20:	40022000 	.word	0x40022000

08006f24 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b08e      	sub	sp, #56	@ 0x38
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d102      	bne.n	8006f3e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	f000 bec8 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f3e:	4b99      	ldr	r3, [pc, #612]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8006f40:	69db      	ldr	r3, [r3, #28]
 8006f42:	f003 030c 	and.w	r3, r3, #12
 8006f46:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f48:	4b96      	ldr	r3, [pc, #600]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8006f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f4c:	f003 0303 	and.w	r3, r3, #3
 8006f50:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f003 0310 	and.w	r3, r3, #16
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	f000 816c 	beq.w	8007238 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d007      	beq.n	8006f76 <HAL_RCC_OscConfig+0x52>
 8006f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f68:	2b0c      	cmp	r3, #12
 8006f6a:	f040 80de 	bne.w	800712a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	f040 80da 	bne.w	800712a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	69db      	ldr	r3, [r3, #28]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d102      	bne.n	8006f84 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	f000 bea5 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f88:	4b86      	ldr	r3, [pc, #536]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d004      	beq.n	8006f9e <HAL_RCC_OscConfig+0x7a>
 8006f94:	4b83      	ldr	r3, [pc, #524]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8006f96:	689b      	ldr	r3, [r3, #8]
 8006f98:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006f9c:	e005      	b.n	8006faa <HAL_RCC_OscConfig+0x86>
 8006f9e:	4b81      	ldr	r3, [pc, #516]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8006fa0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006fa4:	041b      	lsls	r3, r3, #16
 8006fa6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d255      	bcs.n	800705a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d10a      	bne.n	8006fca <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f001 f99d 	bl	80082f8 <RCC_SetFlashLatencyFromMSIRange>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d002      	beq.n	8006fca <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	f000 be82 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8006fca:	4b76      	ldr	r3, [pc, #472]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	4a75      	ldr	r2, [pc, #468]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8006fd0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006fd4:	6093      	str	r3, [r2, #8]
 8006fd6:	4b73      	ldr	r3, [pc, #460]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fe2:	4970      	ldr	r1, [pc, #448]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fec:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006ff0:	d309      	bcc.n	8007006 <HAL_RCC_OscConfig+0xe2>
 8006ff2:	4b6c      	ldr	r3, [pc, #432]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	f023 021f 	bic.w	r2, r3, #31
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6a1b      	ldr	r3, [r3, #32]
 8006ffe:	4969      	ldr	r1, [pc, #420]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007000:	4313      	orrs	r3, r2
 8007002:	60cb      	str	r3, [r1, #12]
 8007004:	e07e      	b.n	8007104 <HAL_RCC_OscConfig+0x1e0>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800700a:	2b00      	cmp	r3, #0
 800700c:	da0a      	bge.n	8007024 <HAL_RCC_OscConfig+0x100>
 800700e:	4b65      	ldr	r3, [pc, #404]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007010:	68db      	ldr	r3, [r3, #12]
 8007012:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a1b      	ldr	r3, [r3, #32]
 800701a:	015b      	lsls	r3, r3, #5
 800701c:	4961      	ldr	r1, [pc, #388]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 800701e:	4313      	orrs	r3, r2
 8007020:	60cb      	str	r3, [r1, #12]
 8007022:	e06f      	b.n	8007104 <HAL_RCC_OscConfig+0x1e0>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007028:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800702c:	d30a      	bcc.n	8007044 <HAL_RCC_OscConfig+0x120>
 800702e:	4b5d      	ldr	r3, [pc, #372]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6a1b      	ldr	r3, [r3, #32]
 800703a:	029b      	lsls	r3, r3, #10
 800703c:	4959      	ldr	r1, [pc, #356]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 800703e:	4313      	orrs	r3, r2
 8007040:	60cb      	str	r3, [r1, #12]
 8007042:	e05f      	b.n	8007104 <HAL_RCC_OscConfig+0x1e0>
 8007044:	4b57      	ldr	r3, [pc, #348]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a1b      	ldr	r3, [r3, #32]
 8007050:	03db      	lsls	r3, r3, #15
 8007052:	4954      	ldr	r1, [pc, #336]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007054:	4313      	orrs	r3, r2
 8007056:	60cb      	str	r3, [r1, #12]
 8007058:	e054      	b.n	8007104 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800705a:	4b52      	ldr	r3, [pc, #328]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	4a51      	ldr	r2, [pc, #324]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007060:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007064:	6093      	str	r3, [r2, #8]
 8007066:	4b4f      	ldr	r3, [pc, #316]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007068:	689b      	ldr	r3, [r3, #8]
 800706a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007072:	494c      	ldr	r1, [pc, #304]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007074:	4313      	orrs	r3, r2
 8007076:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800707c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007080:	d309      	bcc.n	8007096 <HAL_RCC_OscConfig+0x172>
 8007082:	4b48      	ldr	r3, [pc, #288]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007084:	68db      	ldr	r3, [r3, #12]
 8007086:	f023 021f 	bic.w	r2, r3, #31
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6a1b      	ldr	r3, [r3, #32]
 800708e:	4945      	ldr	r1, [pc, #276]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007090:	4313      	orrs	r3, r2
 8007092:	60cb      	str	r3, [r1, #12]
 8007094:	e028      	b.n	80070e8 <HAL_RCC_OscConfig+0x1c4>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800709a:	2b00      	cmp	r3, #0
 800709c:	da0a      	bge.n	80070b4 <HAL_RCC_OscConfig+0x190>
 800709e:	4b41      	ldr	r3, [pc, #260]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 80070a0:	68db      	ldr	r3, [r3, #12]
 80070a2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6a1b      	ldr	r3, [r3, #32]
 80070aa:	015b      	lsls	r3, r3, #5
 80070ac:	493d      	ldr	r1, [pc, #244]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 80070ae:	4313      	orrs	r3, r2
 80070b0:	60cb      	str	r3, [r1, #12]
 80070b2:	e019      	b.n	80070e8 <HAL_RCC_OscConfig+0x1c4>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070bc:	d30a      	bcc.n	80070d4 <HAL_RCC_OscConfig+0x1b0>
 80070be:	4b39      	ldr	r3, [pc, #228]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6a1b      	ldr	r3, [r3, #32]
 80070ca:	029b      	lsls	r3, r3, #10
 80070cc:	4935      	ldr	r1, [pc, #212]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 80070ce:	4313      	orrs	r3, r2
 80070d0:	60cb      	str	r3, [r1, #12]
 80070d2:	e009      	b.n	80070e8 <HAL_RCC_OscConfig+0x1c4>
 80070d4:	4b33      	ldr	r3, [pc, #204]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 80070d6:	68db      	ldr	r3, [r3, #12]
 80070d8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6a1b      	ldr	r3, [r3, #32]
 80070e0:	03db      	lsls	r3, r3, #15
 80070e2:	4930      	ldr	r1, [pc, #192]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 80070e4:	4313      	orrs	r3, r2
 80070e6:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80070e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d10a      	bne.n	8007104 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070f2:	4618      	mov	r0, r3
 80070f4:	f001 f900 	bl	80082f8 <RCC_SetFlashLatencyFromMSIRange>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d002      	beq.n	8007104 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	f000 bde5 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8007104:	f001 f8de 	bl	80082c4 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007108:	4b27      	ldr	r3, [pc, #156]	@ (80071a8 <HAL_RCC_OscConfig+0x284>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4618      	mov	r0, r3
 800710e:	f7fd f85f 	bl	80041d0 <HAL_InitTick>
 8007112:	4603      	mov	r3, r0
 8007114:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8007118:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800711c:	2b00      	cmp	r3, #0
 800711e:	f000 808a 	beq.w	8007236 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8007122:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007126:	f000 bdd2 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	69db      	ldr	r3, [r3, #28]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d066      	beq.n	8007200 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8007132:	4b1c      	ldr	r3, [pc, #112]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a1b      	ldr	r2, [pc, #108]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007138:	f043 0301 	orr.w	r3, r3, #1
 800713c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800713e:	f7fd f8d1 	bl	80042e4 <HAL_GetTick>
 8007142:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007144:	e009      	b.n	800715a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007146:	f7fd f8cd 	bl	80042e4 <HAL_GetTick>
 800714a:	4602      	mov	r2, r0
 800714c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800714e:	1ad3      	subs	r3, r2, r3
 8007150:	2b02      	cmp	r3, #2
 8007152:	d902      	bls.n	800715a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8007154:	2303      	movs	r3, #3
 8007156:	f000 bdba 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800715a:	4b12      	ldr	r3, [pc, #72]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f003 0304 	and.w	r3, r3, #4
 8007162:	2b00      	cmp	r3, #0
 8007164:	d0ef      	beq.n	8007146 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007166:	4b0f      	ldr	r3, [pc, #60]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	4a0e      	ldr	r2, [pc, #56]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 800716c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007170:	6093      	str	r3, [r2, #8]
 8007172:	4b0c      	ldr	r3, [pc, #48]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800717e:	4909      	ldr	r1, [pc, #36]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007180:	4313      	orrs	r3, r2
 8007182:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007188:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800718c:	d30e      	bcc.n	80071ac <HAL_RCC_OscConfig+0x288>
 800718e:	4b05      	ldr	r3, [pc, #20]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 8007190:	68db      	ldr	r3, [r3, #12]
 8007192:	f023 021f 	bic.w	r2, r3, #31
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6a1b      	ldr	r3, [r3, #32]
 800719a:	4902      	ldr	r1, [pc, #8]	@ (80071a4 <HAL_RCC_OscConfig+0x280>)
 800719c:	4313      	orrs	r3, r2
 800719e:	60cb      	str	r3, [r1, #12]
 80071a0:	e04a      	b.n	8007238 <HAL_RCC_OscConfig+0x314>
 80071a2:	bf00      	nop
 80071a4:	46020c00 	.word	0x46020c00
 80071a8:	20000014 	.word	0x20000014
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	da0a      	bge.n	80071ca <HAL_RCC_OscConfig+0x2a6>
 80071b4:	4b98      	ldr	r3, [pc, #608]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80071b6:	68db      	ldr	r3, [r3, #12]
 80071b8:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6a1b      	ldr	r3, [r3, #32]
 80071c0:	015b      	lsls	r3, r3, #5
 80071c2:	4995      	ldr	r1, [pc, #596]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80071c4:	4313      	orrs	r3, r2
 80071c6:	60cb      	str	r3, [r1, #12]
 80071c8:	e036      	b.n	8007238 <HAL_RCC_OscConfig+0x314>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071d2:	d30a      	bcc.n	80071ea <HAL_RCC_OscConfig+0x2c6>
 80071d4:	4b90      	ldr	r3, [pc, #576]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a1b      	ldr	r3, [r3, #32]
 80071e0:	029b      	lsls	r3, r3, #10
 80071e2:	498d      	ldr	r1, [pc, #564]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80071e4:	4313      	orrs	r3, r2
 80071e6:	60cb      	str	r3, [r1, #12]
 80071e8:	e026      	b.n	8007238 <HAL_RCC_OscConfig+0x314>
 80071ea:	4b8b      	ldr	r3, [pc, #556]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a1b      	ldr	r3, [r3, #32]
 80071f6:	03db      	lsls	r3, r3, #15
 80071f8:	4987      	ldr	r1, [pc, #540]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80071fa:	4313      	orrs	r3, r2
 80071fc:	60cb      	str	r3, [r1, #12]
 80071fe:	e01b      	b.n	8007238 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8007200:	4b85      	ldr	r3, [pc, #532]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a84      	ldr	r2, [pc, #528]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 8007206:	f023 0301 	bic.w	r3, r3, #1
 800720a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800720c:	f7fd f86a 	bl	80042e4 <HAL_GetTick>
 8007210:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8007212:	e009      	b.n	8007228 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007214:	f7fd f866 	bl	80042e4 <HAL_GetTick>
 8007218:	4602      	mov	r2, r0
 800721a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800721c:	1ad3      	subs	r3, r2, r3
 800721e:	2b02      	cmp	r3, #2
 8007220:	d902      	bls.n	8007228 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	f000 bd53 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8007228:	4b7b      	ldr	r3, [pc, #492]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 0304 	and.w	r3, r3, #4
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1ef      	bne.n	8007214 <HAL_RCC_OscConfig+0x2f0>
 8007234:	e000      	b.n	8007238 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8007236:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f003 0301 	and.w	r3, r3, #1
 8007240:	2b00      	cmp	r3, #0
 8007242:	f000 808b 	beq.w	800735c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8007246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007248:	2b08      	cmp	r3, #8
 800724a:	d005      	beq.n	8007258 <HAL_RCC_OscConfig+0x334>
 800724c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724e:	2b0c      	cmp	r3, #12
 8007250:	d109      	bne.n	8007266 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007254:	2b03      	cmp	r3, #3
 8007256:	d106      	bne.n	8007266 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d17d      	bne.n	800735c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8007260:	2301      	movs	r3, #1
 8007262:	f000 bd34 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800726e:	d106      	bne.n	800727e <HAL_RCC_OscConfig+0x35a>
 8007270:	4b69      	ldr	r3, [pc, #420]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a68      	ldr	r2, [pc, #416]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 8007276:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800727a:	6013      	str	r3, [r2, #0]
 800727c:	e041      	b.n	8007302 <HAL_RCC_OscConfig+0x3de>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007286:	d112      	bne.n	80072ae <HAL_RCC_OscConfig+0x38a>
 8007288:	4b63      	ldr	r3, [pc, #396]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a62      	ldr	r2, [pc, #392]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 800728e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007292:	6013      	str	r3, [r2, #0]
 8007294:	4b60      	ldr	r3, [pc, #384]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a5f      	ldr	r2, [pc, #380]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 800729a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800729e:	6013      	str	r3, [r2, #0]
 80072a0:	4b5d      	ldr	r3, [pc, #372]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a5c      	ldr	r2, [pc, #368]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072aa:	6013      	str	r3, [r2, #0]
 80072ac:	e029      	b.n	8007302 <HAL_RCC_OscConfig+0x3de>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80072b6:	d112      	bne.n	80072de <HAL_RCC_OscConfig+0x3ba>
 80072b8:	4b57      	ldr	r3, [pc, #348]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a56      	ldr	r2, [pc, #344]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80072c2:	6013      	str	r3, [r2, #0]
 80072c4:	4b54      	ldr	r3, [pc, #336]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a53      	ldr	r2, [pc, #332]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80072ce:	6013      	str	r3, [r2, #0]
 80072d0:	4b51      	ldr	r3, [pc, #324]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a50      	ldr	r2, [pc, #320]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072da:	6013      	str	r3, [r2, #0]
 80072dc:	e011      	b.n	8007302 <HAL_RCC_OscConfig+0x3de>
 80072de:	4b4e      	ldr	r3, [pc, #312]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a4d      	ldr	r2, [pc, #308]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072e8:	6013      	str	r3, [r2, #0]
 80072ea:	4b4b      	ldr	r3, [pc, #300]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a4a      	ldr	r2, [pc, #296]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80072f4:	6013      	str	r3, [r2, #0]
 80072f6:	4b48      	ldr	r3, [pc, #288]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a47      	ldr	r2, [pc, #284]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80072fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007300:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d014      	beq.n	8007334 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800730a:	f7fc ffeb 	bl	80042e4 <HAL_GetTick>
 800730e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007310:	e009      	b.n	8007326 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007312:	f7fc ffe7 	bl	80042e4 <HAL_GetTick>
 8007316:	4602      	mov	r2, r0
 8007318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800731a:	1ad3      	subs	r3, r2, r3
 800731c:	2b64      	cmp	r3, #100	@ 0x64
 800731e:	d902      	bls.n	8007326 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8007320:	2303      	movs	r3, #3
 8007322:	f000 bcd4 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007326:	4b3c      	ldr	r3, [pc, #240]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800732e:	2b00      	cmp	r3, #0
 8007330:	d0ef      	beq.n	8007312 <HAL_RCC_OscConfig+0x3ee>
 8007332:	e013      	b.n	800735c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8007334:	f7fc ffd6 	bl	80042e4 <HAL_GetTick>
 8007338:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800733a:	e009      	b.n	8007350 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800733c:	f7fc ffd2 	bl	80042e4 <HAL_GetTick>
 8007340:	4602      	mov	r2, r0
 8007342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007344:	1ad3      	subs	r3, r2, r3
 8007346:	2b64      	cmp	r3, #100	@ 0x64
 8007348:	d902      	bls.n	8007350 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800734a:	2303      	movs	r3, #3
 800734c:	f000 bcbf 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007350:	4b31      	ldr	r3, [pc, #196]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007358:	2b00      	cmp	r3, #0
 800735a:	d1ef      	bne.n	800733c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 0302 	and.w	r3, r3, #2
 8007364:	2b00      	cmp	r3, #0
 8007366:	d05f      	beq.n	8007428 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8007368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736a:	2b04      	cmp	r3, #4
 800736c:	d005      	beq.n	800737a <HAL_RCC_OscConfig+0x456>
 800736e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007370:	2b0c      	cmp	r3, #12
 8007372:	d114      	bne.n	800739e <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007376:	2b02      	cmp	r3, #2
 8007378:	d111      	bne.n	800739e <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d102      	bne.n	8007388 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	f000 bca3 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8007388:	4b23      	ldr	r3, [pc, #140]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	691b      	ldr	r3, [r3, #16]
 8007394:	041b      	lsls	r3, r3, #16
 8007396:	4920      	ldr	r1, [pc, #128]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 8007398:	4313      	orrs	r3, r2
 800739a:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800739c:	e044      	b.n	8007428 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d024      	beq.n	80073f0 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80073a6:	4b1c      	ldr	r3, [pc, #112]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a1b      	ldr	r2, [pc, #108]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80073ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073b0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80073b2:	f7fc ff97 	bl	80042e4 <HAL_GetTick>
 80073b6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073b8:	e009      	b.n	80073ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073ba:	f7fc ff93 	bl	80042e4 <HAL_GetTick>
 80073be:	4602      	mov	r2, r0
 80073c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073c2:	1ad3      	subs	r3, r2, r3
 80073c4:	2b02      	cmp	r3, #2
 80073c6:	d902      	bls.n	80073ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80073c8:	2303      	movs	r3, #3
 80073ca:	f000 bc80 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073ce:	4b12      	ldr	r3, [pc, #72]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d0ef      	beq.n	80073ba <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80073da:	4b0f      	ldr	r3, [pc, #60]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	691b      	ldr	r3, [r3, #16]
 80073e6:	041b      	lsls	r3, r3, #16
 80073e8:	490b      	ldr	r1, [pc, #44]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80073ea:	4313      	orrs	r3, r2
 80073ec:	610b      	str	r3, [r1, #16]
 80073ee:	e01b      	b.n	8007428 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80073f0:	4b09      	ldr	r3, [pc, #36]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a08      	ldr	r2, [pc, #32]	@ (8007418 <HAL_RCC_OscConfig+0x4f4>)
 80073f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073fa:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80073fc:	f7fc ff72 	bl	80042e4 <HAL_GetTick>
 8007400:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007402:	e00b      	b.n	800741c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007404:	f7fc ff6e 	bl	80042e4 <HAL_GetTick>
 8007408:	4602      	mov	r2, r0
 800740a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800740c:	1ad3      	subs	r3, r2, r3
 800740e:	2b02      	cmp	r3, #2
 8007410:	d904      	bls.n	800741c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	f000 bc5b 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
 8007418:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800741c:	4baf      	ldr	r3, [pc, #700]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007424:	2b00      	cmp	r3, #0
 8007426:	d1ed      	bne.n	8007404 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f003 0308 	and.w	r3, r3, #8
 8007430:	2b00      	cmp	r3, #0
 8007432:	f000 80c8 	beq.w	80075c6 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8007436:	2300      	movs	r3, #0
 8007438:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800743c:	4ba7      	ldr	r3, [pc, #668]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 800743e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007442:	f003 0304 	and.w	r3, r3, #4
 8007446:	2b00      	cmp	r3, #0
 8007448:	d111      	bne.n	800746e <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800744a:	4ba4      	ldr	r3, [pc, #656]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 800744c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007450:	4aa2      	ldr	r2, [pc, #648]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 8007452:	f043 0304 	orr.w	r3, r3, #4
 8007456:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800745a:	4ba0      	ldr	r3, [pc, #640]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 800745c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007460:	f003 0304 	and.w	r3, r3, #4
 8007464:	617b      	str	r3, [r7, #20]
 8007466:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8007468:	2301      	movs	r3, #1
 800746a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800746e:	4b9c      	ldr	r3, [pc, #624]	@ (80076e0 <HAL_RCC_OscConfig+0x7bc>)
 8007470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007472:	f003 0301 	and.w	r3, r3, #1
 8007476:	2b00      	cmp	r3, #0
 8007478:	d119      	bne.n	80074ae <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800747a:	4b99      	ldr	r3, [pc, #612]	@ (80076e0 <HAL_RCC_OscConfig+0x7bc>)
 800747c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800747e:	4a98      	ldr	r2, [pc, #608]	@ (80076e0 <HAL_RCC_OscConfig+0x7bc>)
 8007480:	f043 0301 	orr.w	r3, r3, #1
 8007484:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007486:	f7fc ff2d 	bl	80042e4 <HAL_GetTick>
 800748a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800748c:	e009      	b.n	80074a2 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800748e:	f7fc ff29 	bl	80042e4 <HAL_GetTick>
 8007492:	4602      	mov	r2, r0
 8007494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007496:	1ad3      	subs	r3, r2, r3
 8007498:	2b02      	cmp	r3, #2
 800749a:	d902      	bls.n	80074a2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 800749c:	2303      	movs	r3, #3
 800749e:	f000 bc16 	b.w	8007cce <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80074a2:	4b8f      	ldr	r3, [pc, #572]	@ (80076e0 <HAL_RCC_OscConfig+0x7bc>)
 80074a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a6:	f003 0301 	and.w	r3, r3, #1
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d0ef      	beq.n	800748e <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	695b      	ldr	r3, [r3, #20]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d05f      	beq.n	8007576 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80074b6:	4b89      	ldr	r3, [pc, #548]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 80074b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074bc:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	699a      	ldr	r2, [r3, #24]
 80074c2:	6a3b      	ldr	r3, [r7, #32]
 80074c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d037      	beq.n	800753c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80074cc:	6a3b      	ldr	r3, [r7, #32]
 80074ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d006      	beq.n	80074e4 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80074d6:	6a3b      	ldr	r3, [r7, #32]
 80074d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d101      	bne.n	80074e4 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	e3f4      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80074e4:	6a3b      	ldr	r3, [r7, #32]
 80074e6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d01b      	beq.n	8007526 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80074ee:	4b7b      	ldr	r3, [pc, #492]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 80074f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074f4:	4a79      	ldr	r2, [pc, #484]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 80074f6:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80074fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80074fe:	f7fc fef1 	bl	80042e4 <HAL_GetTick>
 8007502:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007504:	e008      	b.n	8007518 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007506:	f7fc feed 	bl	80042e4 <HAL_GetTick>
 800750a:	4602      	mov	r2, r0
 800750c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	2b05      	cmp	r3, #5
 8007512:	d901      	bls.n	8007518 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8007514:	2303      	movs	r3, #3
 8007516:	e3da      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007518:	4b70      	ldr	r3, [pc, #448]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 800751a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800751e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007522:	2b00      	cmp	r3, #0
 8007524:	d1ef      	bne.n	8007506 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8007526:	4b6d      	ldr	r3, [pc, #436]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 8007528:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800752c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	699b      	ldr	r3, [r3, #24]
 8007534:	4969      	ldr	r1, [pc, #420]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 8007536:	4313      	orrs	r3, r2
 8007538:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800753c:	4b67      	ldr	r3, [pc, #412]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 800753e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007542:	4a66      	ldr	r2, [pc, #408]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 8007544:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007548:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800754c:	f7fc feca 	bl	80042e4 <HAL_GetTick>
 8007550:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007552:	e008      	b.n	8007566 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007554:	f7fc fec6 	bl	80042e4 <HAL_GetTick>
 8007558:	4602      	mov	r2, r0
 800755a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800755c:	1ad3      	subs	r3, r2, r3
 800755e:	2b05      	cmp	r3, #5
 8007560:	d901      	bls.n	8007566 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8007562:	2303      	movs	r3, #3
 8007564:	e3b3      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007566:	4b5d      	ldr	r3, [pc, #372]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 8007568:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800756c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007570:	2b00      	cmp	r3, #0
 8007572:	d0ef      	beq.n	8007554 <HAL_RCC_OscConfig+0x630>
 8007574:	e01b      	b.n	80075ae <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8007576:	4b59      	ldr	r3, [pc, #356]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 8007578:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800757c:	4a57      	ldr	r2, [pc, #348]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 800757e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8007582:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8007586:	f7fc fead 	bl	80042e4 <HAL_GetTick>
 800758a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800758c:	e008      	b.n	80075a0 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800758e:	f7fc fea9 	bl	80042e4 <HAL_GetTick>
 8007592:	4602      	mov	r2, r0
 8007594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	2b05      	cmp	r3, #5
 800759a:	d901      	bls.n	80075a0 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 800759c:	2303      	movs	r3, #3
 800759e:	e396      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80075a0:	4b4e      	ldr	r3, [pc, #312]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 80075a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1ef      	bne.n	800758e <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80075ae:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d107      	bne.n	80075c6 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075b6:	4b49      	ldr	r3, [pc, #292]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 80075b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075bc:	4a47      	ldr	r2, [pc, #284]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 80075be:	f023 0304 	bic.w	r3, r3, #4
 80075c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f003 0304 	and.w	r3, r3, #4
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	f000 8111 	beq.w	80077f6 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80075d4:	2300      	movs	r3, #0
 80075d6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075da:	4b40      	ldr	r3, [pc, #256]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 80075dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075e0:	f003 0304 	and.w	r3, r3, #4
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d111      	bne.n	800760c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075e8:	4b3c      	ldr	r3, [pc, #240]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 80075ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075ee:	4a3b      	ldr	r2, [pc, #236]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 80075f0:	f043 0304 	orr.w	r3, r3, #4
 80075f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80075f8:	4b38      	ldr	r3, [pc, #224]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 80075fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075fe:	f003 0304 	and.w	r3, r3, #4
 8007602:	613b      	str	r3, [r7, #16]
 8007604:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8007606:	2301      	movs	r3, #1
 8007608:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800760c:	4b34      	ldr	r3, [pc, #208]	@ (80076e0 <HAL_RCC_OscConfig+0x7bc>)
 800760e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007610:	f003 0301 	and.w	r3, r3, #1
 8007614:	2b00      	cmp	r3, #0
 8007616:	d118      	bne.n	800764a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007618:	4b31      	ldr	r3, [pc, #196]	@ (80076e0 <HAL_RCC_OscConfig+0x7bc>)
 800761a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800761c:	4a30      	ldr	r2, [pc, #192]	@ (80076e0 <HAL_RCC_OscConfig+0x7bc>)
 800761e:	f043 0301 	orr.w	r3, r3, #1
 8007622:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007624:	f7fc fe5e 	bl	80042e4 <HAL_GetTick>
 8007628:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800762a:	e008      	b.n	800763e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800762c:	f7fc fe5a 	bl	80042e4 <HAL_GetTick>
 8007630:	4602      	mov	r2, r0
 8007632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007634:	1ad3      	subs	r3, r2, r3
 8007636:	2b02      	cmp	r3, #2
 8007638:	d901      	bls.n	800763e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800763a:	2303      	movs	r3, #3
 800763c:	e347      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800763e:	4b28      	ldr	r3, [pc, #160]	@ (80076e0 <HAL_RCC_OscConfig+0x7bc>)
 8007640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007642:	f003 0301 	and.w	r3, r3, #1
 8007646:	2b00      	cmp	r3, #0
 8007648:	d0f0      	beq.n	800762c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	f003 0301 	and.w	r3, r3, #1
 8007652:	2b00      	cmp	r3, #0
 8007654:	d01f      	beq.n	8007696 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	f003 0304 	and.w	r3, r3, #4
 800765e:	2b00      	cmp	r3, #0
 8007660:	d010      	beq.n	8007684 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007662:	4b1e      	ldr	r3, [pc, #120]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 8007664:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007668:	4a1c      	ldr	r2, [pc, #112]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 800766a:	f043 0304 	orr.w	r3, r3, #4
 800766e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007672:	4b1a      	ldr	r3, [pc, #104]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 8007674:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007678:	4a18      	ldr	r2, [pc, #96]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 800767a:	f043 0301 	orr.w	r3, r3, #1
 800767e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007682:	e018      	b.n	80076b6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007684:	4b15      	ldr	r3, [pc, #84]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 8007686:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800768a:	4a14      	ldr	r2, [pc, #80]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 800768c:	f043 0301 	orr.w	r3, r3, #1
 8007690:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007694:	e00f      	b.n	80076b6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007696:	4b11      	ldr	r3, [pc, #68]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 8007698:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800769c:	4a0f      	ldr	r2, [pc, #60]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 800769e:	f023 0301 	bic.w	r3, r3, #1
 80076a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80076a6:	4b0d      	ldr	r3, [pc, #52]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 80076a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076ac:	4a0b      	ldr	r2, [pc, #44]	@ (80076dc <HAL_RCC_OscConfig+0x7b8>)
 80076ae:	f023 0304 	bic.w	r3, r3, #4
 80076b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d057      	beq.n	800776e <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80076be:	f7fc fe11 	bl	80042e4 <HAL_GetTick>
 80076c2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80076c4:	e00e      	b.n	80076e4 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076c6:	f7fc fe0d 	bl	80042e4 <HAL_GetTick>
 80076ca:	4602      	mov	r2, r0
 80076cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ce:	1ad3      	subs	r3, r2, r3
 80076d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d905      	bls.n	80076e4 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80076d8:	2303      	movs	r3, #3
 80076da:	e2f8      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
 80076dc:	46020c00 	.word	0x46020c00
 80076e0:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80076e4:	4b9c      	ldr	r3, [pc, #624]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 80076e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076ea:	f003 0302 	and.w	r3, r3, #2
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d0e9      	beq.n	80076c6 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d01b      	beq.n	8007736 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80076fe:	4b96      	ldr	r3, [pc, #600]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007700:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007704:	4a94      	ldr	r2, [pc, #592]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007706:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800770a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800770e:	e00a      	b.n	8007726 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007710:	f7fc fde8 	bl	80042e4 <HAL_GetTick>
 8007714:	4602      	mov	r2, r0
 8007716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007718:	1ad3      	subs	r3, r2, r3
 800771a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800771e:	4293      	cmp	r3, r2
 8007720:	d901      	bls.n	8007726 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8007722:	2303      	movs	r3, #3
 8007724:	e2d3      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8007726:	4b8c      	ldr	r3, [pc, #560]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007728:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800772c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007730:	2b00      	cmp	r3, #0
 8007732:	d0ed      	beq.n	8007710 <HAL_RCC_OscConfig+0x7ec>
 8007734:	e053      	b.n	80077de <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007736:	4b88      	ldr	r3, [pc, #544]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007738:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800773c:	4a86      	ldr	r2, [pc, #536]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 800773e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007742:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007746:	e00a      	b.n	800775e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007748:	f7fc fdcc 	bl	80042e4 <HAL_GetTick>
 800774c:	4602      	mov	r2, r0
 800774e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007750:	1ad3      	subs	r3, r2, r3
 8007752:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007756:	4293      	cmp	r3, r2
 8007758:	d901      	bls.n	800775e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800775a:	2303      	movs	r3, #3
 800775c:	e2b7      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800775e:	4b7e      	ldr	r3, [pc, #504]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007760:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007764:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007768:	2b00      	cmp	r3, #0
 800776a:	d1ed      	bne.n	8007748 <HAL_RCC_OscConfig+0x824>
 800776c:	e037      	b.n	80077de <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800776e:	f7fc fdb9 	bl	80042e4 <HAL_GetTick>
 8007772:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007774:	e00a      	b.n	800778c <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007776:	f7fc fdb5 	bl	80042e4 <HAL_GetTick>
 800777a:	4602      	mov	r2, r0
 800777c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800777e:	1ad3      	subs	r3, r2, r3
 8007780:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007784:	4293      	cmp	r3, r2
 8007786:	d901      	bls.n	800778c <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8007788:	2303      	movs	r3, #3
 800778a:	e2a0      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800778c:	4b72      	ldr	r3, [pc, #456]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 800778e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007792:	f003 0302 	and.w	r3, r3, #2
 8007796:	2b00      	cmp	r3, #0
 8007798:	d1ed      	bne.n	8007776 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800779a:	4b6f      	ldr	r3, [pc, #444]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 800779c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d01a      	beq.n	80077de <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80077a8:	4b6b      	ldr	r3, [pc, #428]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 80077aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077ae:	4a6a      	ldr	r2, [pc, #424]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 80077b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077b4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80077b8:	e00a      	b.n	80077d0 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077ba:	f7fc fd93 	bl	80042e4 <HAL_GetTick>
 80077be:	4602      	mov	r2, r0
 80077c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c2:	1ad3      	subs	r3, r2, r3
 80077c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d901      	bls.n	80077d0 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80077cc:	2303      	movs	r3, #3
 80077ce:	e27e      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80077d0:	4b61      	ldr	r3, [pc, #388]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 80077d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1ed      	bne.n	80077ba <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80077de:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d107      	bne.n	80077f6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80077e6:	4b5c      	ldr	r3, [pc, #368]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 80077e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80077ec:	4a5a      	ldr	r2, [pc, #360]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 80077ee:	f023 0304 	bic.w	r3, r3, #4
 80077f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 0320 	and.w	r3, r3, #32
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d036      	beq.n	8007870 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007806:	2b00      	cmp	r3, #0
 8007808:	d019      	beq.n	800783e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800780a:	4b53      	ldr	r3, [pc, #332]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a52      	ldr	r2, [pc, #328]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007810:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007814:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007816:	f7fc fd65 	bl	80042e4 <HAL_GetTick>
 800781a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800781c:	e008      	b.n	8007830 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800781e:	f7fc fd61 	bl	80042e4 <HAL_GetTick>
 8007822:	4602      	mov	r2, r0
 8007824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007826:	1ad3      	subs	r3, r2, r3
 8007828:	2b02      	cmp	r3, #2
 800782a:	d901      	bls.n	8007830 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 800782c:	2303      	movs	r3, #3
 800782e:	e24e      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8007830:	4b49      	ldr	r3, [pc, #292]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007838:	2b00      	cmp	r3, #0
 800783a:	d0f0      	beq.n	800781e <HAL_RCC_OscConfig+0x8fa>
 800783c:	e018      	b.n	8007870 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800783e:	4b46      	ldr	r3, [pc, #280]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4a45      	ldr	r2, [pc, #276]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007844:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007848:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800784a:	f7fc fd4b 	bl	80042e4 <HAL_GetTick>
 800784e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007850:	e008      	b.n	8007864 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007852:	f7fc fd47 	bl	80042e4 <HAL_GetTick>
 8007856:	4602      	mov	r2, r0
 8007858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800785a:	1ad3      	subs	r3, r2, r3
 800785c:	2b02      	cmp	r3, #2
 800785e:	d901      	bls.n	8007864 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8007860:	2303      	movs	r3, #3
 8007862:	e234      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007864:	4b3c      	ldr	r3, [pc, #240]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800786c:	2b00      	cmp	r3, #0
 800786e:	d1f0      	bne.n	8007852 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007878:	2b00      	cmp	r3, #0
 800787a:	d036      	beq.n	80078ea <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007880:	2b00      	cmp	r3, #0
 8007882:	d019      	beq.n	80078b8 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8007884:	4b34      	ldr	r3, [pc, #208]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a33      	ldr	r2, [pc, #204]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 800788a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800788e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007890:	f7fc fd28 	bl	80042e4 <HAL_GetTick>
 8007894:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8007896:	e008      	b.n	80078aa <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8007898:	f7fc fd24 	bl	80042e4 <HAL_GetTick>
 800789c:	4602      	mov	r2, r0
 800789e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a0:	1ad3      	subs	r3, r2, r3
 80078a2:	2b02      	cmp	r3, #2
 80078a4:	d901      	bls.n	80078aa <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80078a6:	2303      	movs	r3, #3
 80078a8:	e211      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80078aa:	4b2b      	ldr	r3, [pc, #172]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d0f0      	beq.n	8007898 <HAL_RCC_OscConfig+0x974>
 80078b6:	e018      	b.n	80078ea <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80078b8:	4b27      	ldr	r3, [pc, #156]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a26      	ldr	r2, [pc, #152]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 80078be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80078c2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80078c4:	f7fc fd0e 	bl	80042e4 <HAL_GetTick>
 80078c8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80078ca:	e008      	b.n	80078de <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80078cc:	f7fc fd0a 	bl	80042e4 <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	d901      	bls.n	80078de <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	e1f7      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80078de:	4b1e      	ldr	r3, [pc, #120]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d1f0      	bne.n	80078cc <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d07f      	beq.n	80079f6 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d062      	beq.n	80079c4 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80078fe:	4b16      	ldr	r3, [pc, #88]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	4a15      	ldr	r2, [pc, #84]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007904:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007908:	6093      	str	r3, [r2, #8]
 800790a:	4b13      	ldr	r3, [pc, #76]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007916:	4910      	ldr	r1, [pc, #64]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007918:	4313      	orrs	r3, r2
 800791a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007920:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007924:	d309      	bcc.n	800793a <HAL_RCC_OscConfig+0xa16>
 8007926:	4b0c      	ldr	r3, [pc, #48]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007928:	68db      	ldr	r3, [r3, #12]
 800792a:	f023 021f 	bic.w	r2, r3, #31
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a1b      	ldr	r3, [r3, #32]
 8007932:	4909      	ldr	r1, [pc, #36]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007934:	4313      	orrs	r3, r2
 8007936:	60cb      	str	r3, [r1, #12]
 8007938:	e02a      	b.n	8007990 <HAL_RCC_OscConfig+0xa6c>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800793e:	2b00      	cmp	r3, #0
 8007940:	da0c      	bge.n	800795c <HAL_RCC_OscConfig+0xa38>
 8007942:	4b05      	ldr	r3, [pc, #20]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a1b      	ldr	r3, [r3, #32]
 800794e:	015b      	lsls	r3, r3, #5
 8007950:	4901      	ldr	r1, [pc, #4]	@ (8007958 <HAL_RCC_OscConfig+0xa34>)
 8007952:	4313      	orrs	r3, r2
 8007954:	60cb      	str	r3, [r1, #12]
 8007956:	e01b      	b.n	8007990 <HAL_RCC_OscConfig+0xa6c>
 8007958:	46020c00 	.word	0x46020c00
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007960:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007964:	d30a      	bcc.n	800797c <HAL_RCC_OscConfig+0xa58>
 8007966:	4ba1      	ldr	r3, [pc, #644]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007968:	68db      	ldr	r3, [r3, #12]
 800796a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a1b      	ldr	r3, [r3, #32]
 8007972:	029b      	lsls	r3, r3, #10
 8007974:	499d      	ldr	r1, [pc, #628]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007976:	4313      	orrs	r3, r2
 8007978:	60cb      	str	r3, [r1, #12]
 800797a:	e009      	b.n	8007990 <HAL_RCC_OscConfig+0xa6c>
 800797c:	4b9b      	ldr	r3, [pc, #620]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6a1b      	ldr	r3, [r3, #32]
 8007988:	03db      	lsls	r3, r3, #15
 800798a:	4998      	ldr	r1, [pc, #608]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 800798c:	4313      	orrs	r3, r2
 800798e:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8007990:	4b96      	ldr	r3, [pc, #600]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a95      	ldr	r2, [pc, #596]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007996:	f043 0310 	orr.w	r3, r3, #16
 800799a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800799c:	f7fc fca2 	bl	80042e4 <HAL_GetTick>
 80079a0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80079a2:	e008      	b.n	80079b6 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80079a4:	f7fc fc9e 	bl	80042e4 <HAL_GetTick>
 80079a8:	4602      	mov	r2, r0
 80079aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ac:	1ad3      	subs	r3, r2, r3
 80079ae:	2b02      	cmp	r3, #2
 80079b0:	d901      	bls.n	80079b6 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e18b      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80079b6:	4b8d      	ldr	r3, [pc, #564]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f003 0320 	and.w	r3, r3, #32
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d0f0      	beq.n	80079a4 <HAL_RCC_OscConfig+0xa80>
 80079c2:	e018      	b.n	80079f6 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80079c4:	4b89      	ldr	r3, [pc, #548]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a88      	ldr	r2, [pc, #544]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 80079ca:	f023 0310 	bic.w	r3, r3, #16
 80079ce:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80079d0:	f7fc fc88 	bl	80042e4 <HAL_GetTick>
 80079d4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80079d6:	e008      	b.n	80079ea <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80079d8:	f7fc fc84 	bl	80042e4 <HAL_GetTick>
 80079dc:	4602      	mov	r2, r0
 80079de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	2b02      	cmp	r3, #2
 80079e4:	d901      	bls.n	80079ea <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	e171      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80079ea:	4b80      	ldr	r3, [pc, #512]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f003 0320 	and.w	r3, r3, #32
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d1f0      	bne.n	80079d8 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	f000 8166 	beq.w	8007ccc <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8007a00:	2300      	movs	r3, #0
 8007a02:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a06:	4b79      	ldr	r3, [pc, #484]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007a08:	69db      	ldr	r3, [r3, #28]
 8007a0a:	f003 030c 	and.w	r3, r3, #12
 8007a0e:	2b0c      	cmp	r3, #12
 8007a10:	f000 80f2 	beq.w	8007bf8 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a18:	2b02      	cmp	r3, #2
 8007a1a:	f040 80c5 	bne.w	8007ba8 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8007a1e:	4b73      	ldr	r3, [pc, #460]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	4a72      	ldr	r2, [pc, #456]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007a24:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a28:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007a2a:	f7fc fc5b 	bl	80042e4 <HAL_GetTick>
 8007a2e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007a30:	e008      	b.n	8007a44 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a32:	f7fc fc57 	bl	80042e4 <HAL_GetTick>
 8007a36:	4602      	mov	r2, r0
 8007a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a3a:	1ad3      	subs	r3, r2, r3
 8007a3c:	2b02      	cmp	r3, #2
 8007a3e:	d901      	bls.n	8007a44 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8007a40:	2303      	movs	r3, #3
 8007a42:	e144      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007a44:	4b69      	ldr	r3, [pc, #420]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d1f0      	bne.n	8007a32 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a50:	4b66      	ldr	r3, [pc, #408]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a56:	f003 0304 	and.w	r3, r3, #4
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d111      	bne.n	8007a82 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8007a5e:	4b63      	ldr	r3, [pc, #396]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007a60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a64:	4a61      	ldr	r2, [pc, #388]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007a66:	f043 0304 	orr.w	r3, r3, #4
 8007a6a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007a6e:	4b5f      	ldr	r3, [pc, #380]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007a70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a74:	f003 0304 	and.w	r3, r3, #4
 8007a78:	60fb      	str	r3, [r7, #12]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8007a82:	4b5b      	ldr	r3, [pc, #364]	@ (8007bf0 <HAL_RCC_OscConfig+0xccc>)
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007a8a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007a8e:	d102      	bne.n	8007a96 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8007a90:	2301      	movs	r3, #1
 8007a92:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007a96:	4b56      	ldr	r3, [pc, #344]	@ (8007bf0 <HAL_RCC_OscConfig+0xccc>)
 8007a98:	68db      	ldr	r3, [r3, #12]
 8007a9a:	4a55      	ldr	r2, [pc, #340]	@ (8007bf0 <HAL_RCC_OscConfig+0xccc>)
 8007a9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007aa0:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8007aa2:	4b52      	ldr	r3, [pc, #328]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aa6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007aaa:	f023 0303 	bic.w	r3, r3, #3
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007ab6:	3a01      	subs	r2, #1
 8007ab8:	0212      	lsls	r2, r2, #8
 8007aba:	4311      	orrs	r1, r2
 8007abc:	687a      	ldr	r2, [r7, #4]
 8007abe:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007ac0:	430a      	orrs	r2, r1
 8007ac2:	494a      	ldr	r1, [pc, #296]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	628b      	str	r3, [r1, #40]	@ 0x28
 8007ac8:	4b48      	ldr	r3, [pc, #288]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007aca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007acc:	4b49      	ldr	r3, [pc, #292]	@ (8007bf4 <HAL_RCC_OscConfig+0xcd0>)
 8007ace:	4013      	ands	r3, r2
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007ad4:	3a01      	subs	r2, #1
 8007ad6:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007ada:	687a      	ldr	r2, [r7, #4]
 8007adc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007ade:	3a01      	subs	r2, #1
 8007ae0:	0252      	lsls	r2, r2, #9
 8007ae2:	b292      	uxth	r2, r2
 8007ae4:	4311      	orrs	r1, r2
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007aea:	3a01      	subs	r2, #1
 8007aec:	0412      	lsls	r2, r2, #16
 8007aee:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007af2:	4311      	orrs	r1, r2
 8007af4:	687a      	ldr	r2, [r7, #4]
 8007af6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007af8:	3a01      	subs	r2, #1
 8007afa:	0612      	lsls	r2, r2, #24
 8007afc:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007b00:	430a      	orrs	r2, r1
 8007b02:	493a      	ldr	r1, [pc, #232]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b04:	4313      	orrs	r3, r2
 8007b06:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8007b08:	4b38      	ldr	r3, [pc, #224]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b0c:	4a37      	ldr	r2, [pc, #220]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b0e:	f023 0310 	bic.w	r3, r3, #16
 8007b12:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b18:	4a34      	ldr	r2, [pc, #208]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b1a:	00db      	lsls	r3, r3, #3
 8007b1c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8007b1e:	4b33      	ldr	r3, [pc, #204]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b22:	4a32      	ldr	r2, [pc, #200]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b24:	f043 0310 	orr.w	r3, r3, #16
 8007b28:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8007b2a:	4b30      	ldr	r3, [pc, #192]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b2e:	f023 020c 	bic.w	r2, r3, #12
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b36:	492d      	ldr	r1, [pc, #180]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8007b3c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d105      	bne.n	8007b50 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007b44:	4b2a      	ldr	r3, [pc, #168]	@ (8007bf0 <HAL_RCC_OscConfig+0xccc>)
 8007b46:	68db      	ldr	r3, [r3, #12]
 8007b48:	4a29      	ldr	r2, [pc, #164]	@ (8007bf0 <HAL_RCC_OscConfig+0xccc>)
 8007b4a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007b4e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8007b50:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d107      	bne.n	8007b68 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8007b58:	4b24      	ldr	r3, [pc, #144]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b5e:	4a23      	ldr	r2, [pc, #140]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b60:	f023 0304 	bic.w	r3, r3, #4
 8007b64:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8007b68:	4b20      	ldr	r3, [pc, #128]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a1f      	ldr	r2, [pc, #124]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007b72:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007b74:	f7fc fbb6 	bl	80042e4 <HAL_GetTick>
 8007b78:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007b7a:	e008      	b.n	8007b8e <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b7c:	f7fc fbb2 	bl	80042e4 <HAL_GetTick>
 8007b80:	4602      	mov	r2, r0
 8007b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b84:	1ad3      	subs	r3, r2, r3
 8007b86:	2b02      	cmp	r3, #2
 8007b88:	d901      	bls.n	8007b8e <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8007b8a:	2303      	movs	r3, #3
 8007b8c:	e09f      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007b8e:	4b17      	ldr	r3, [pc, #92]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d0f0      	beq.n	8007b7c <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007b9a:	4b14      	ldr	r3, [pc, #80]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b9e:	4a13      	ldr	r2, [pc, #76]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007ba0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007ba4:	6293      	str	r3, [r2, #40]	@ 0x28
 8007ba6:	e091      	b.n	8007ccc <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8007ba8:	4b10      	ldr	r3, [pc, #64]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a0f      	ldr	r2, [pc, #60]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007bae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007bb2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007bb4:	f7fc fb96 	bl	80042e4 <HAL_GetTick>
 8007bb8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007bba:	e008      	b.n	8007bce <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bbc:	f7fc fb92 	bl	80042e4 <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	2b02      	cmp	r3, #2
 8007bc8:	d901      	bls.n	8007bce <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	e07f      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007bce:	4b07      	ldr	r3, [pc, #28]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d1f0      	bne.n	8007bbc <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8007bda:	4b04      	ldr	r3, [pc, #16]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bde:	4a03      	ldr	r2, [pc, #12]	@ (8007bec <HAL_RCC_OscConfig+0xcc8>)
 8007be0:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8007be4:	f023 0303 	bic.w	r3, r3, #3
 8007be8:	6293      	str	r3, [r2, #40]	@ 0x28
 8007bea:	e06f      	b.n	8007ccc <HAL_RCC_OscConfig+0xda8>
 8007bec:	46020c00 	.word	0x46020c00
 8007bf0:	46020800 	.word	0x46020800
 8007bf4:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8007bf8:	4b37      	ldr	r3, [pc, #220]	@ (8007cd8 <HAL_RCC_OscConfig+0xdb4>)
 8007bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bfc:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007bfe:	4b36      	ldr	r3, [pc, #216]	@ (8007cd8 <HAL_RCC_OscConfig+0xdb4>)
 8007c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c02:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	d039      	beq.n	8007c80 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8007c0c:	69fb      	ldr	r3, [r7, #28]
 8007c0e:	f003 0203 	and.w	r2, r3, #3
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d132      	bne.n	8007c80 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8007c1a:	69fb      	ldr	r3, [r7, #28]
 8007c1c:	0a1b      	lsrs	r3, r3, #8
 8007c1e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c26:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d129      	bne.n	8007c80 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d122      	bne.n	8007c80 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c44:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d11a      	bne.n	8007c80 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8007c4a:	69bb      	ldr	r3, [r7, #24]
 8007c4c:	0a5b      	lsrs	r3, r3, #9
 8007c4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c56:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	d111      	bne.n	8007c80 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8007c5c:	69bb      	ldr	r3, [r7, #24]
 8007c5e:	0c1b      	lsrs	r3, r3, #16
 8007c60:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c68:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d108      	bne.n	8007c80 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8007c6e:	69bb      	ldr	r3, [r7, #24]
 8007c70:	0e1b      	lsrs	r3, r3, #24
 8007c72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c7a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d001      	beq.n	8007c84 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	e024      	b.n	8007cce <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007c84:	4b14      	ldr	r3, [pc, #80]	@ (8007cd8 <HAL_RCC_OscConfig+0xdb4>)
 8007c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c88:	08db      	lsrs	r3, r3, #3
 8007c8a:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d01a      	beq.n	8007ccc <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8007c96:	4b10      	ldr	r3, [pc, #64]	@ (8007cd8 <HAL_RCC_OscConfig+0xdb4>)
 8007c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c9a:	4a0f      	ldr	r2, [pc, #60]	@ (8007cd8 <HAL_RCC_OscConfig+0xdb4>)
 8007c9c:	f023 0310 	bic.w	r3, r3, #16
 8007ca0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ca2:	f7fc fb1f 	bl	80042e4 <HAL_GetTick>
 8007ca6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8007ca8:	bf00      	nop
 8007caa:	f7fc fb1b 	bl	80042e4 <HAL_GetTick>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d0f9      	beq.n	8007caa <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007cba:	4a07      	ldr	r2, [pc, #28]	@ (8007cd8 <HAL_RCC_OscConfig+0xdb4>)
 8007cbc:	00db      	lsls	r3, r3, #3
 8007cbe:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8007cc0:	4b05      	ldr	r3, [pc, #20]	@ (8007cd8 <HAL_RCC_OscConfig+0xdb4>)
 8007cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cc4:	4a04      	ldr	r2, [pc, #16]	@ (8007cd8 <HAL_RCC_OscConfig+0xdb4>)
 8007cc6:	f043 0310 	orr.w	r3, r3, #16
 8007cca:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8007ccc:	2300      	movs	r3, #0
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3738      	adds	r7, #56	@ 0x38
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}
 8007cd6:	bf00      	nop
 8007cd8:	46020c00 	.word	0x46020c00

08007cdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b086      	sub	sp, #24
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d101      	bne.n	8007cf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007cec:	2301      	movs	r3, #1
 8007cee:	e1d9      	b.n	80080a4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007cf0:	4b9b      	ldr	r3, [pc, #620]	@ (8007f60 <HAL_RCC_ClockConfig+0x284>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f003 030f 	and.w	r3, r3, #15
 8007cf8:	683a      	ldr	r2, [r7, #0]
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d910      	bls.n	8007d20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cfe:	4b98      	ldr	r3, [pc, #608]	@ (8007f60 <HAL_RCC_ClockConfig+0x284>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f023 020f 	bic.w	r2, r3, #15
 8007d06:	4996      	ldr	r1, [pc, #600]	@ (8007f60 <HAL_RCC_ClockConfig+0x284>)
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d0e:	4b94      	ldr	r3, [pc, #592]	@ (8007f60 <HAL_RCC_ClockConfig+0x284>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f003 030f 	and.w	r3, r3, #15
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d001      	beq.n	8007d20 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e1c1      	b.n	80080a4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f003 0310 	and.w	r3, r3, #16
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d010      	beq.n	8007d4e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	695a      	ldr	r2, [r3, #20]
 8007d30:	4b8c      	ldr	r3, [pc, #560]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d34:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d908      	bls.n	8007d4e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8007d3c:	4b89      	ldr	r3, [pc, #548]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d40:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	695b      	ldr	r3, [r3, #20]
 8007d48:	4986      	ldr	r1, [pc, #536]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f003 0308 	and.w	r3, r3, #8
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d012      	beq.n	8007d80 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	691a      	ldr	r2, [r3, #16]
 8007d5e:	4b81      	ldr	r3, [pc, #516]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007d60:	6a1b      	ldr	r3, [r3, #32]
 8007d62:	091b      	lsrs	r3, r3, #4
 8007d64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d909      	bls.n	8007d80 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8007d6c:	4b7d      	ldr	r3, [pc, #500]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007d6e:	6a1b      	ldr	r3, [r3, #32]
 8007d70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	691b      	ldr	r3, [r3, #16]
 8007d78:	011b      	lsls	r3, r3, #4
 8007d7a:	497a      	ldr	r1, [pc, #488]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f003 0304 	and.w	r3, r3, #4
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d010      	beq.n	8007dae <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	68da      	ldr	r2, [r3, #12]
 8007d90:	4b74      	ldr	r3, [pc, #464]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007d92:	6a1b      	ldr	r3, [r3, #32]
 8007d94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d908      	bls.n	8007dae <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8007d9c:	4b71      	ldr	r3, [pc, #452]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007d9e:	6a1b      	ldr	r3, [r3, #32]
 8007da0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	68db      	ldr	r3, [r3, #12]
 8007da8:	496e      	ldr	r1, [pc, #440]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007daa:	4313      	orrs	r3, r2
 8007dac:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f003 0302 	and.w	r3, r3, #2
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d010      	beq.n	8007ddc <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	689a      	ldr	r2, [r3, #8]
 8007dbe:	4b69      	ldr	r3, [pc, #420]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007dc0:	6a1b      	ldr	r3, [r3, #32]
 8007dc2:	f003 030f 	and.w	r3, r3, #15
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d908      	bls.n	8007ddc <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8007dca:	4b66      	ldr	r3, [pc, #408]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007dcc:	6a1b      	ldr	r3, [r3, #32]
 8007dce:	f023 020f 	bic.w	r2, r3, #15
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	4963      	ldr	r1, [pc, #396]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f003 0301 	and.w	r3, r3, #1
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	f000 80d2 	beq.w	8007f8e <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8007dea:	2300      	movs	r3, #0
 8007dec:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	2b03      	cmp	r3, #3
 8007df4:	d143      	bne.n	8007e7e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007df6:	4b5b      	ldr	r3, [pc, #364]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007df8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007dfc:	f003 0304 	and.w	r3, r3, #4
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d110      	bne.n	8007e26 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8007e04:	4b57      	ldr	r3, [pc, #348]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007e06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e0a:	4a56      	ldr	r2, [pc, #344]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007e0c:	f043 0304 	orr.w	r3, r3, #4
 8007e10:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007e14:	4b53      	ldr	r3, [pc, #332]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007e16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e1a:	f003 0304 	and.w	r3, r3, #4
 8007e1e:	60bb      	str	r3, [r7, #8]
 8007e20:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8007e22:	2301      	movs	r3, #1
 8007e24:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8007e26:	f7fc fa5d 	bl	80042e4 <HAL_GetTick>
 8007e2a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8007e2c:	4b4e      	ldr	r3, [pc, #312]	@ (8007f68 <HAL_RCC_ClockConfig+0x28c>)
 8007e2e:	68db      	ldr	r3, [r3, #12]
 8007e30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d00f      	beq.n	8007e58 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8007e38:	e008      	b.n	8007e4c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8007e3a:	f7fc fa53 	bl	80042e4 <HAL_GetTick>
 8007e3e:	4602      	mov	r2, r0
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	1ad3      	subs	r3, r2, r3
 8007e44:	2b02      	cmp	r3, #2
 8007e46:	d901      	bls.n	8007e4c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8007e48:	2303      	movs	r3, #3
 8007e4a:	e12b      	b.n	80080a4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8007e4c:	4b46      	ldr	r3, [pc, #280]	@ (8007f68 <HAL_RCC_ClockConfig+0x28c>)
 8007e4e:	68db      	ldr	r3, [r3, #12]
 8007e50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d0f0      	beq.n	8007e3a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8007e58:	7dfb      	ldrb	r3, [r7, #23]
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d107      	bne.n	8007e6e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8007e5e:	4b41      	ldr	r3, [pc, #260]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007e60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e64:	4a3f      	ldr	r2, [pc, #252]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007e66:	f023 0304 	bic.w	r3, r3, #4
 8007e6a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007e6e:	4b3d      	ldr	r3, [pc, #244]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d121      	bne.n	8007ebe <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	e112      	b.n	80080a4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	2b02      	cmp	r3, #2
 8007e84:	d107      	bne.n	8007e96 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e86:	4b37      	ldr	r3, [pc, #220]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d115      	bne.n	8007ebe <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007e92:	2301      	movs	r3, #1
 8007e94:	e106      	b.n	80080a4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d107      	bne.n	8007eae <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007e9e:	4b31      	ldr	r3, [pc, #196]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f003 0304 	and.w	r3, r3, #4
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d109      	bne.n	8007ebe <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e0fa      	b.n	80080a4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007eae:	4b2d      	ldr	r3, [pc, #180]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d101      	bne.n	8007ebe <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e0f2      	b.n	80080a4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8007ebe:	4b29      	ldr	r3, [pc, #164]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007ec0:	69db      	ldr	r3, [r3, #28]
 8007ec2:	f023 0203 	bic.w	r2, r3, #3
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	4926      	ldr	r1, [pc, #152]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8007ed0:	f7fc fa08 	bl	80042e4 <HAL_GetTick>
 8007ed4:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	685b      	ldr	r3, [r3, #4]
 8007eda:	2b03      	cmp	r3, #3
 8007edc:	d112      	bne.n	8007f04 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007ede:	e00a      	b.n	8007ef6 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ee0:	f7fc fa00 	bl	80042e4 <HAL_GetTick>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	1ad3      	subs	r3, r2, r3
 8007eea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d901      	bls.n	8007ef6 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8007ef2:	2303      	movs	r3, #3
 8007ef4:	e0d6      	b.n	80080a4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007ef6:	4b1b      	ldr	r3, [pc, #108]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007ef8:	69db      	ldr	r3, [r3, #28]
 8007efa:	f003 030c 	and.w	r3, r3, #12
 8007efe:	2b0c      	cmp	r3, #12
 8007f00:	d1ee      	bne.n	8007ee0 <HAL_RCC_ClockConfig+0x204>
 8007f02:	e044      	b.n	8007f8e <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	2b02      	cmp	r3, #2
 8007f0a:	d112      	bne.n	8007f32 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007f0c:	e00a      	b.n	8007f24 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f0e:	f7fc f9e9 	bl	80042e4 <HAL_GetTick>
 8007f12:	4602      	mov	r2, r0
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	1ad3      	subs	r3, r2, r3
 8007f18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d901      	bls.n	8007f24 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007f20:	2303      	movs	r3, #3
 8007f22:	e0bf      	b.n	80080a4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007f24:	4b0f      	ldr	r3, [pc, #60]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007f26:	69db      	ldr	r3, [r3, #28]
 8007f28:	f003 030c 	and.w	r3, r3, #12
 8007f2c:	2b08      	cmp	r3, #8
 8007f2e:	d1ee      	bne.n	8007f0e <HAL_RCC_ClockConfig+0x232>
 8007f30:	e02d      	b.n	8007f8e <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d123      	bne.n	8007f82 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007f3a:	e00a      	b.n	8007f52 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f3c:	f7fc f9d2 	bl	80042e4 <HAL_GetTick>
 8007f40:	4602      	mov	r2, r0
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	1ad3      	subs	r3, r2, r3
 8007f46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d901      	bls.n	8007f52 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e0a8      	b.n	80080a4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007f52:	4b04      	ldr	r3, [pc, #16]	@ (8007f64 <HAL_RCC_ClockConfig+0x288>)
 8007f54:	69db      	ldr	r3, [r3, #28]
 8007f56:	f003 030c 	and.w	r3, r3, #12
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d1ee      	bne.n	8007f3c <HAL_RCC_ClockConfig+0x260>
 8007f5e:	e016      	b.n	8007f8e <HAL_RCC_ClockConfig+0x2b2>
 8007f60:	40022000 	.word	0x40022000
 8007f64:	46020c00 	.word	0x46020c00
 8007f68:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f6c:	f7fc f9ba 	bl	80042e4 <HAL_GetTick>
 8007f70:	4602      	mov	r2, r0
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	1ad3      	subs	r3, r2, r3
 8007f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d901      	bls.n	8007f82 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	e090      	b.n	80080a4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007f82:	4b4a      	ldr	r3, [pc, #296]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 8007f84:	69db      	ldr	r3, [r3, #28]
 8007f86:	f003 030c 	and.w	r3, r3, #12
 8007f8a:	2b04      	cmp	r3, #4
 8007f8c:	d1ee      	bne.n	8007f6c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f003 0302 	and.w	r3, r3, #2
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d010      	beq.n	8007fbc <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	689a      	ldr	r2, [r3, #8]
 8007f9e:	4b43      	ldr	r3, [pc, #268]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 8007fa0:	6a1b      	ldr	r3, [r3, #32]
 8007fa2:	f003 030f 	and.w	r3, r3, #15
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	d208      	bcs.n	8007fbc <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8007faa:	4b40      	ldr	r3, [pc, #256]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 8007fac:	6a1b      	ldr	r3, [r3, #32]
 8007fae:	f023 020f 	bic.w	r2, r3, #15
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	493d      	ldr	r1, [pc, #244]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007fbc:	4b3c      	ldr	r3, [pc, #240]	@ (80080b0 <HAL_RCC_ClockConfig+0x3d4>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f003 030f 	and.w	r3, r3, #15
 8007fc4:	683a      	ldr	r2, [r7, #0]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d210      	bcs.n	8007fec <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007fca:	4b39      	ldr	r3, [pc, #228]	@ (80080b0 <HAL_RCC_ClockConfig+0x3d4>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f023 020f 	bic.w	r2, r3, #15
 8007fd2:	4937      	ldr	r1, [pc, #220]	@ (80080b0 <HAL_RCC_ClockConfig+0x3d4>)
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007fda:	4b35      	ldr	r3, [pc, #212]	@ (80080b0 <HAL_RCC_ClockConfig+0x3d4>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f003 030f 	and.w	r3, r3, #15
 8007fe2:	683a      	ldr	r2, [r7, #0]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d001      	beq.n	8007fec <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e05b      	b.n	80080a4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f003 0304 	and.w	r3, r3, #4
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d010      	beq.n	800801a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	68da      	ldr	r2, [r3, #12]
 8007ffc:	4b2b      	ldr	r3, [pc, #172]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 8007ffe:	6a1b      	ldr	r3, [r3, #32]
 8008000:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008004:	429a      	cmp	r2, r3
 8008006:	d208      	bcs.n	800801a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8008008:	4b28      	ldr	r3, [pc, #160]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 800800a:	6a1b      	ldr	r3, [r3, #32]
 800800c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	4925      	ldr	r1, [pc, #148]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 8008016:	4313      	orrs	r3, r2
 8008018:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f003 0308 	and.w	r3, r3, #8
 8008022:	2b00      	cmp	r3, #0
 8008024:	d012      	beq.n	800804c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	691a      	ldr	r2, [r3, #16]
 800802a:	4b20      	ldr	r3, [pc, #128]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 800802c:	6a1b      	ldr	r3, [r3, #32]
 800802e:	091b      	lsrs	r3, r3, #4
 8008030:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008034:	429a      	cmp	r2, r3
 8008036:	d209      	bcs.n	800804c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8008038:	4b1c      	ldr	r3, [pc, #112]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 800803a:	6a1b      	ldr	r3, [r3, #32]
 800803c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	691b      	ldr	r3, [r3, #16]
 8008044:	011b      	lsls	r3, r3, #4
 8008046:	4919      	ldr	r1, [pc, #100]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 8008048:	4313      	orrs	r3, r2
 800804a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f003 0310 	and.w	r3, r3, #16
 8008054:	2b00      	cmp	r3, #0
 8008056:	d010      	beq.n	800807a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	695a      	ldr	r2, [r3, #20]
 800805c:	4b13      	ldr	r3, [pc, #76]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 800805e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008060:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008064:	429a      	cmp	r2, r3
 8008066:	d208      	bcs.n	800807a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8008068:	4b10      	ldr	r3, [pc, #64]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 800806a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800806c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	695b      	ldr	r3, [r3, #20]
 8008074:	490d      	ldr	r1, [pc, #52]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 8008076:	4313      	orrs	r3, r2
 8008078:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800807a:	f000 f821 	bl	80080c0 <HAL_RCC_GetSysClockFreq>
 800807e:	4602      	mov	r2, r0
 8008080:	4b0a      	ldr	r3, [pc, #40]	@ (80080ac <HAL_RCC_ClockConfig+0x3d0>)
 8008082:	6a1b      	ldr	r3, [r3, #32]
 8008084:	f003 030f 	and.w	r3, r3, #15
 8008088:	490a      	ldr	r1, [pc, #40]	@ (80080b4 <HAL_RCC_ClockConfig+0x3d8>)
 800808a:	5ccb      	ldrb	r3, [r1, r3]
 800808c:	fa22 f303 	lsr.w	r3, r2, r3
 8008090:	4a09      	ldr	r2, [pc, #36]	@ (80080b8 <HAL_RCC_ClockConfig+0x3dc>)
 8008092:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008094:	4b09      	ldr	r3, [pc, #36]	@ (80080bc <HAL_RCC_ClockConfig+0x3e0>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4618      	mov	r0, r3
 800809a:	f7fc f899 	bl	80041d0 <HAL_InitTick>
 800809e:	4603      	mov	r3, r0
 80080a0:	73fb      	strb	r3, [r7, #15]

  return status;
 80080a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3718      	adds	r7, #24
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}
 80080ac:	46020c00 	.word	0x46020c00
 80080b0:	40022000 	.word	0x40022000
 80080b4:	0800c8ec 	.word	0x0800c8ec
 80080b8:	20000010 	.word	0x20000010
 80080bc:	20000014 	.word	0x20000014

080080c0 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b08b      	sub	sp, #44	@ 0x2c
 80080c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80080c6:	2300      	movs	r3, #0
 80080c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80080ca:	2300      	movs	r3, #0
 80080cc:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80080ce:	4b78      	ldr	r3, [pc, #480]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80080d0:	69db      	ldr	r3, [r3, #28]
 80080d2:	f003 030c 	and.w	r3, r3, #12
 80080d6:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80080d8:	4b75      	ldr	r3, [pc, #468]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80080da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080dc:	f003 0303 	and.w	r3, r3, #3
 80080e0:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d005      	beq.n	80080f4 <HAL_RCC_GetSysClockFreq+0x34>
 80080e8:	69bb      	ldr	r3, [r7, #24]
 80080ea:	2b0c      	cmp	r3, #12
 80080ec:	d121      	bne.n	8008132 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	2b01      	cmp	r3, #1
 80080f2:	d11e      	bne.n	8008132 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80080f4:	4b6e      	ldr	r3, [pc, #440]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d107      	bne.n	8008110 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8008100:	4b6b      	ldr	r3, [pc, #428]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008102:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008106:	0b1b      	lsrs	r3, r3, #12
 8008108:	f003 030f 	and.w	r3, r3, #15
 800810c:	627b      	str	r3, [r7, #36]	@ 0x24
 800810e:	e005      	b.n	800811c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8008110:	4b67      	ldr	r3, [pc, #412]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	0f1b      	lsrs	r3, r3, #28
 8008116:	f003 030f 	and.w	r3, r3, #15
 800811a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800811c:	4a65      	ldr	r2, [pc, #404]	@ (80082b4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800811e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008120:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008124:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008126:	69bb      	ldr	r3, [r7, #24]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d110      	bne.n	800814e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800812c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008130:	e00d      	b.n	800814e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008132:	4b5f      	ldr	r3, [pc, #380]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008134:	69db      	ldr	r3, [r3, #28]
 8008136:	f003 030c 	and.w	r3, r3, #12
 800813a:	2b04      	cmp	r3, #4
 800813c:	d102      	bne.n	8008144 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800813e:	4b5e      	ldr	r3, [pc, #376]	@ (80082b8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8008140:	623b      	str	r3, [r7, #32]
 8008142:	e004      	b.n	800814e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008144:	69bb      	ldr	r3, [r7, #24]
 8008146:	2b08      	cmp	r3, #8
 8008148:	d101      	bne.n	800814e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800814a:	4b5b      	ldr	r3, [pc, #364]	@ (80082b8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800814c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	2b0c      	cmp	r3, #12
 8008152:	f040 80a5 	bne.w	80082a0 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8008156:	4b56      	ldr	r3, [pc, #344]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800815a:	f003 0303 	and.w	r3, r3, #3
 800815e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8008160:	4b53      	ldr	r3, [pc, #332]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008164:	0a1b      	lsrs	r3, r3, #8
 8008166:	f003 030f 	and.w	r3, r3, #15
 800816a:	3301      	adds	r3, #1
 800816c:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800816e:	4b50      	ldr	r3, [pc, #320]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008172:	091b      	lsrs	r3, r3, #4
 8008174:	f003 0301 	and.w	r3, r3, #1
 8008178:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800817a:	4b4d      	ldr	r3, [pc, #308]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800817c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800817e:	08db      	lsrs	r3, r3, #3
 8008180:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008184:	68ba      	ldr	r2, [r7, #8]
 8008186:	fb02 f303 	mul.w	r3, r2, r3
 800818a:	ee07 3a90 	vmov	s15, r3
 800818e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008192:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	2b02      	cmp	r3, #2
 800819a:	d003      	beq.n	80081a4 <HAL_RCC_GetSysClockFreq+0xe4>
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	2b03      	cmp	r3, #3
 80081a0:	d022      	beq.n	80081e8 <HAL_RCC_GetSysClockFreq+0x128>
 80081a2:	e043      	b.n	800822c <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	ee07 3a90 	vmov	s15, r3
 80081aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081ae:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80082bc <HAL_RCC_GetSysClockFreq+0x1fc>
 80081b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081b6:	4b3e      	ldr	r3, [pc, #248]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80081b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081be:	ee07 3a90 	vmov	s15, r3
 80081c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80081c6:	ed97 6a01 	vldr	s12, [r7, #4]
 80081ca:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80082c0 <HAL_RCC_GetSysClockFreq+0x200>
 80081ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80081d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80081d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80081da:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80081de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80081e6:	e046      	b.n	8008276 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	ee07 3a90 	vmov	s15, r3
 80081ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081f2:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80082bc <HAL_RCC_GetSysClockFreq+0x1fc>
 80081f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081fa:	4b2d      	ldr	r3, [pc, #180]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80081fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008202:	ee07 3a90 	vmov	s15, r3
 8008206:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800820a:	ed97 6a01 	vldr	s12, [r7, #4]
 800820e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80082c0 <HAL_RCC_GetSysClockFreq+0x200>
 8008212:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008216:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800821a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800821e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008222:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008226:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800822a:	e024      	b.n	8008276 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800822c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822e:	ee07 3a90 	vmov	s15, r3
 8008232:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	ee07 3a90 	vmov	s15, r3
 800823c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008240:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008244:	4b1a      	ldr	r3, [pc, #104]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008246:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800824c:	ee07 3a90 	vmov	s15, r3
 8008250:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008254:	ed97 6a01 	vldr	s12, [r7, #4]
 8008258:	eddf 5a19 	vldr	s11, [pc, #100]	@ 80082c0 <HAL_RCC_GetSysClockFreq+0x200>
 800825c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008260:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008264:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008268:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800826c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008270:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008274:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8008276:	4b0e      	ldr	r3, [pc, #56]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800827a:	0e1b      	lsrs	r3, r3, #24
 800827c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008280:	3301      	adds	r3, #1
 8008282:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	ee07 3a90 	vmov	s15, r3
 800828a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800828e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008292:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008296:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800829a:	ee17 3a90 	vmov	r3, s15
 800829e:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80082a0:	6a3b      	ldr	r3, [r7, #32]
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	372c      	adds	r7, #44	@ 0x2c
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
 80082ae:	bf00      	nop
 80082b0:	46020c00 	.word	0x46020c00
 80082b4:	0800c8fc 	.word	0x0800c8fc
 80082b8:	00f42400 	.word	0x00f42400
 80082bc:	4b742400 	.word	0x4b742400
 80082c0:	46000000 	.word	0x46000000

080082c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80082c8:	f7ff fefa 	bl	80080c0 <HAL_RCC_GetSysClockFreq>
 80082cc:	4602      	mov	r2, r0
 80082ce:	4b07      	ldr	r3, [pc, #28]	@ (80082ec <HAL_RCC_GetHCLKFreq+0x28>)
 80082d0:	6a1b      	ldr	r3, [r3, #32]
 80082d2:	f003 030f 	and.w	r3, r3, #15
 80082d6:	4906      	ldr	r1, [pc, #24]	@ (80082f0 <HAL_RCC_GetHCLKFreq+0x2c>)
 80082d8:	5ccb      	ldrb	r3, [r1, r3]
 80082da:	fa22 f303 	lsr.w	r3, r2, r3
 80082de:	4a05      	ldr	r2, [pc, #20]	@ (80082f4 <HAL_RCC_GetHCLKFreq+0x30>)
 80082e0:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80082e2:	4b04      	ldr	r3, [pc, #16]	@ (80082f4 <HAL_RCC_GetHCLKFreq+0x30>)
 80082e4:	681b      	ldr	r3, [r3, #0]
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	46020c00 	.word	0x46020c00
 80082f0:	0800c8ec 	.word	0x0800c8ec
 80082f4:	20000010 	.word	0x20000010

080082f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b086      	sub	sp, #24
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008300:	4b3e      	ldr	r3, [pc, #248]	@ (80083fc <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008302:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008306:	f003 0304 	and.w	r3, r3, #4
 800830a:	2b00      	cmp	r3, #0
 800830c:	d003      	beq.n	8008316 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800830e:	f7fe fd03 	bl	8006d18 <HAL_PWREx_GetVoltageRange>
 8008312:	6178      	str	r0, [r7, #20]
 8008314:	e019      	b.n	800834a <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008316:	4b39      	ldr	r3, [pc, #228]	@ (80083fc <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008318:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800831c:	4a37      	ldr	r2, [pc, #220]	@ (80083fc <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800831e:	f043 0304 	orr.w	r3, r3, #4
 8008322:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008326:	4b35      	ldr	r3, [pc, #212]	@ (80083fc <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008328:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800832c:	f003 0304 	and.w	r3, r3, #4
 8008330:	60fb      	str	r3, [r7, #12]
 8008332:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008334:	f7fe fcf0 	bl	8006d18 <HAL_PWREx_GetVoltageRange>
 8008338:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800833a:	4b30      	ldr	r3, [pc, #192]	@ (80083fc <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800833c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008340:	4a2e      	ldr	r2, [pc, #184]	@ (80083fc <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008342:	f023 0304 	bic.w	r3, r3, #4
 8008346:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008350:	d003      	beq.n	800835a <RCC_SetFlashLatencyFromMSIRange+0x62>
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008358:	d109      	bne.n	800836e <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008360:	d202      	bcs.n	8008368 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8008362:	2301      	movs	r3, #1
 8008364:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8008366:	e033      	b.n	80083d0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8008368:	2300      	movs	r3, #0
 800836a:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800836c:	e030      	b.n	80083d0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008374:	d208      	bcs.n	8008388 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800837c:	d102      	bne.n	8008384 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800837e:	2303      	movs	r3, #3
 8008380:	613b      	str	r3, [r7, #16]
 8008382:	e025      	b.n	80083d0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8008384:	2301      	movs	r3, #1
 8008386:	e035      	b.n	80083f4 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800838e:	d90f      	bls.n	80083b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8008390:	697b      	ldr	r3, [r7, #20]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d109      	bne.n	80083aa <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800839c:	d902      	bls.n	80083a4 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800839e:	2300      	movs	r3, #0
 80083a0:	613b      	str	r3, [r7, #16]
 80083a2:	e015      	b.n	80083d0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80083a4:	2301      	movs	r3, #1
 80083a6:	613b      	str	r3, [r7, #16]
 80083a8:	e012      	b.n	80083d0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80083aa:	2300      	movs	r3, #0
 80083ac:	613b      	str	r3, [r7, #16]
 80083ae:	e00f      	b.n	80083d0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083b6:	d109      	bne.n	80083cc <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083be:	d102      	bne.n	80083c6 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80083c0:	2301      	movs	r3, #1
 80083c2:	613b      	str	r3, [r7, #16]
 80083c4:	e004      	b.n	80083d0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80083c6:	2302      	movs	r3, #2
 80083c8:	613b      	str	r3, [r7, #16]
 80083ca:	e001      	b.n	80083d0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80083cc:	2301      	movs	r3, #1
 80083ce:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80083d0:	4b0b      	ldr	r3, [pc, #44]	@ (8008400 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f023 020f 	bic.w	r2, r3, #15
 80083d8:	4909      	ldr	r1, [pc, #36]	@ (8008400 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	4313      	orrs	r3, r2
 80083de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80083e0:	4b07      	ldr	r3, [pc, #28]	@ (8008400 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f003 030f 	and.w	r3, r3, #15
 80083e8:	693a      	ldr	r2, [r7, #16]
 80083ea:	429a      	cmp	r2, r3
 80083ec:	d001      	beq.n	80083f2 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
 80083f0:	e000      	b.n	80083f4 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80083f2:	2300      	movs	r3, #0
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3718      	adds	r7, #24
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	46020c00 	.word	0x46020c00
 8008400:	40022000 	.word	0x40022000

08008404 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8008404:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008408:	b0b4      	sub	sp, #208	@ 0xd0
 800840a:	af00      	add	r7, sp, #0
 800840c:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008410:	2300      	movs	r3, #0
 8008412:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008416:	2300      	movs	r3, #0
 8008418:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800841c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008424:	f002 0401 	and.w	r4, r2, #1
 8008428:	2500      	movs	r5, #0
 800842a:	ea54 0305 	orrs.w	r3, r4, r5
 800842e:	d00b      	beq.n	8008448 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8008430:	4bc4      	ldr	r3, [pc, #784]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008436:	f023 0103 	bic.w	r1, r3, #3
 800843a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800843e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008440:	4ac0      	ldr	r2, [pc, #768]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008442:	430b      	orrs	r3, r1
 8008444:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008448:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800844c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008450:	f002 0804 	and.w	r8, r2, #4
 8008454:	f04f 0900 	mov.w	r9, #0
 8008458:	ea58 0309 	orrs.w	r3, r8, r9
 800845c:	d00b      	beq.n	8008476 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800845e:	4bb9      	ldr	r3, [pc, #740]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008464:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008468:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800846c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800846e:	4ab5      	ldr	r2, [pc, #724]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008470:	430b      	orrs	r3, r1
 8008472:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008476:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800847a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847e:	f002 0a08 	and.w	sl, r2, #8
 8008482:	f04f 0b00 	mov.w	fp, #0
 8008486:	ea5a 030b 	orrs.w	r3, sl, fp
 800848a:	d00b      	beq.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800848c:	4bad      	ldr	r3, [pc, #692]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800848e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008492:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008496:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800849a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800849c:	4aa9      	ldr	r2, [pc, #676]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800849e:	430b      	orrs	r3, r1
 80084a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80084a4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80084a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ac:	f002 0310 	and.w	r3, r2, #16
 80084b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80084b4:	2300      	movs	r3, #0
 80084b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80084ba:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80084be:	460b      	mov	r3, r1
 80084c0:	4313      	orrs	r3, r2
 80084c2:	d00b      	beq.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80084c4:	4b9f      	ldr	r3, [pc, #636]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80084c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80084ca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80084ce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80084d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084d4:	4a9b      	ldr	r2, [pc, #620]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80084d6:	430b      	orrs	r3, r1
 80084d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80084dc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80084e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e4:	f002 0320 	and.w	r3, r2, #32
 80084e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80084ec:	2300      	movs	r3, #0
 80084ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80084f2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80084f6:	460b      	mov	r3, r1
 80084f8:	4313      	orrs	r3, r2
 80084fa:	d00b      	beq.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80084fc:	4b91      	ldr	r3, [pc, #580]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80084fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008502:	f023 0107 	bic.w	r1, r3, #7
 8008506:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800850a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800850c:	4a8d      	ldr	r2, [pc, #564]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800850e:	430b      	orrs	r3, r1
 8008510:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008514:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851c:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008520:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008524:	2300      	movs	r3, #0
 8008526:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800852a:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800852e:	460b      	mov	r3, r1
 8008530:	4313      	orrs	r3, r2
 8008532:	d00b      	beq.n	800854c <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8008534:	4b83      	ldr	r3, [pc, #524]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008536:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800853a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800853e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008542:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008544:	4a7f      	ldr	r2, [pc, #508]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008546:	430b      	orrs	r3, r1
 8008548:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800854c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008554:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008558:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800855c:	2300      	movs	r3, #0
 800855e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008562:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008566:	460b      	mov	r3, r1
 8008568:	4313      	orrs	r3, r2
 800856a:	d00b      	beq.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800856c:	4b75      	ldr	r3, [pc, #468]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800856e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008572:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008576:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800857a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800857c:	4a71      	ldr	r2, [pc, #452]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800857e:	430b      	orrs	r3, r1
 8008580:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008584:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800858c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8008590:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008594:	2300      	movs	r3, #0
 8008596:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800859a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800859e:	460b      	mov	r3, r1
 80085a0:	4313      	orrs	r3, r2
 80085a2:	d00b      	beq.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80085a4:	4b67      	ldr	r3, [pc, #412]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80085aa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80085ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085b4:	4a63      	ldr	r2, [pc, #396]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085b6:	430b      	orrs	r3, r1
 80085b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80085bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085c4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80085c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80085cc:	2300      	movs	r3, #0
 80085ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80085d2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80085d6:	460b      	mov	r3, r1
 80085d8:	4313      	orrs	r3, r2
 80085da:	d00b      	beq.n	80085f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80085dc:	4b59      	ldr	r3, [pc, #356]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80085e2:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80085e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085ec:	4a55      	ldr	r2, [pc, #340]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085ee:	430b      	orrs	r3, r1
 80085f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80085f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085fc:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8008600:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008604:	2300      	movs	r3, #0
 8008606:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800860a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800860e:	460b      	mov	r3, r1
 8008610:	4313      	orrs	r3, r2
 8008612:	d00b      	beq.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8008614:	4b4b      	ldr	r3, [pc, #300]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008616:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800861a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800861e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008622:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008624:	4a47      	ldr	r2, [pc, #284]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008626:	430b      	orrs	r3, r1
 8008628:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800862c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008634:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008638:	67bb      	str	r3, [r7, #120]	@ 0x78
 800863a:	2300      	movs	r3, #0
 800863c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800863e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008642:	460b      	mov	r3, r1
 8008644:	4313      	orrs	r3, r2
 8008646:	d00b      	beq.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8008648:	4b3e      	ldr	r3, [pc, #248]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800864a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800864e:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8008652:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008656:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008658:	4a3a      	ldr	r2, [pc, #232]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800865a:	430b      	orrs	r3, r1
 800865c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8008660:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008668:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800866c:	673b      	str	r3, [r7, #112]	@ 0x70
 800866e:	2300      	movs	r3, #0
 8008670:	677b      	str	r3, [r7, #116]	@ 0x74
 8008672:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008676:	460b      	mov	r3, r1
 8008678:	4313      	orrs	r3, r2
 800867a:	d00b      	beq.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 800867c:	4b31      	ldr	r3, [pc, #196]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800867e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008682:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008686:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800868a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800868c:	4a2d      	ldr	r2, [pc, #180]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800868e:	430b      	orrs	r3, r1
 8008690:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008694:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800869c:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80086a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80086a2:	2300      	movs	r3, #0
 80086a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80086a6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80086aa:	460b      	mov	r3, r1
 80086ac:	4313      	orrs	r3, r2
 80086ae:	d04f      	beq.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x34c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80086b0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80086b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086b8:	2b80      	cmp	r3, #128	@ 0x80
 80086ba:	d02d      	beq.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80086bc:	2b80      	cmp	r3, #128	@ 0x80
 80086be:	d827      	bhi.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80086c0:	2b60      	cmp	r3, #96	@ 0x60
 80086c2:	d02b      	beq.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x318>
 80086c4:	2b60      	cmp	r3, #96	@ 0x60
 80086c6:	d823      	bhi.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80086c8:	2b40      	cmp	r3, #64	@ 0x40
 80086ca:	d006      	beq.n	80086da <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80086cc:	2b40      	cmp	r3, #64	@ 0x40
 80086ce:	d81f      	bhi.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d009      	beq.n	80086e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 80086d4:	2b20      	cmp	r3, #32
 80086d6:	d011      	beq.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 80086d8:	e01a      	b.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80086da:	4b1a      	ldr	r3, [pc, #104]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80086dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086de:	4a19      	ldr	r2, [pc, #100]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80086e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80086e4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80086e6:	e01a      	b.n	800871e <HAL_RCCEx_PeriphCLKConfig+0x31a>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80086e8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80086ec:	3308      	adds	r3, #8
 80086ee:	4618      	mov	r0, r3
 80086f0:	f000 fbaa 	bl	8008e48 <RCCEx_PLL2_Config>
 80086f4:	4603      	mov	r3, r0
 80086f6:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80086fa:	e010      	b.n	800871e <HAL_RCCEx_PeriphCLKConfig+0x31a>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80086fc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008700:	332c      	adds	r3, #44	@ 0x2c
 8008702:	4618      	mov	r0, r3
 8008704:	f000 fc38 	bl	8008f78 <RCCEx_PLL3_Config>
 8008708:	4603      	mov	r3, r0
 800870a:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* SAI1 clock source config set later after clock selection check */
        break;
 800870e:	e006      	b.n	800871e <HAL_RCCEx_PeriphCLKConfig+0x31a>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008710:	2301      	movs	r3, #1
 8008712:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008716:	e002      	b.n	800871e <HAL_RCCEx_PeriphCLKConfig+0x31a>
        break;
 8008718:	bf00      	nop
 800871a:	e000      	b.n	800871e <HAL_RCCEx_PeriphCLKConfig+0x31a>
        break;
 800871c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800871e:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008722:	2b00      	cmp	r3, #0
 8008724:	d110      	bne.n	8008748 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8008726:	4b07      	ldr	r3, [pc, #28]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008728:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800872c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8008730:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008734:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008738:	4a02      	ldr	r2, [pc, #8]	@ (8008744 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800873a:	430b      	orrs	r3, r1
 800873c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008740:	e006      	b.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8008742:	bf00      	nop
 8008744:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008748:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 800874c:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8008750:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008758:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800875c:	663b      	str	r3, [r7, #96]	@ 0x60
 800875e:	2300      	movs	r3, #0
 8008760:	667b      	str	r3, [r7, #100]	@ 0x64
 8008762:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008766:	460b      	mov	r3, r1
 8008768:	4313      	orrs	r3, r2
 800876a:	d046      	beq.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800876c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008770:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008774:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008778:	d028      	beq.n	80087cc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 800877a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800877e:	d821      	bhi.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8008780:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008784:	d022      	beq.n	80087cc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8008786:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800878a:	d81b      	bhi.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800878c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008790:	d01c      	beq.n	80087cc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8008792:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008796:	d815      	bhi.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8008798:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800879c:	d008      	beq.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 800879e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087a2:	d80f      	bhi.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d011      	beq.n	80087cc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 80087a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087ac:	d00e      	beq.n	80087cc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 80087ae:	e009      	b.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80087b0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80087b4:	3308      	adds	r3, #8
 80087b6:	4618      	mov	r0, r3
 80087b8:	f000 fb46 	bl	8008e48 <RCCEx_PLL2_Config>
 80087bc:	4603      	mov	r3, r0
 80087be:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80087c2:	e004      	b.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0x3ca>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80087c4:	2301      	movs	r3, #1
 80087c6:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80087ca:	e000      	b.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0x3ca>
        break;
 80087cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087ce:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d10d      	bne.n	80087f2 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80087d6:	4bb6      	ldr	r3, [pc, #728]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80087d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80087dc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80087e0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80087e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80087e8:	4ab1      	ldr	r2, [pc, #708]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80087ea:	430b      	orrs	r3, r1
 80087ec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80087f0:	e003      	b.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087f2:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80087f6:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80087fa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80087fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008802:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008806:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008808:	2300      	movs	r3, #0
 800880a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800880c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008810:	460b      	mov	r3, r1
 8008812:	4313      	orrs	r3, r2
 8008814:	d03e      	beq.n	8008894 <HAL_RCCEx_PeriphCLKConfig+0x490>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8008816:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800881a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800881e:	2b04      	cmp	r3, #4
 8008820:	d81d      	bhi.n	800885e <HAL_RCCEx_PeriphCLKConfig+0x45a>
 8008822:	a201      	add	r2, pc, #4	@ (adr r2, 8008828 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8008824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008828:	08008867 	.word	0x08008867
 800882c:	0800883d 	.word	0x0800883d
 8008830:	0800884b 	.word	0x0800884b
 8008834:	08008867 	.word	0x08008867
 8008838:	08008867 	.word	0x08008867
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800883c:	4b9c      	ldr	r3, [pc, #624]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800883e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008840:	4a9b      	ldr	r2, [pc, #620]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008842:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008846:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008848:	e00e      	b.n	8008868 <HAL_RCCEx_PeriphCLKConfig+0x464>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800884a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800884e:	332c      	adds	r3, #44	@ 0x2c
 8008850:	4618      	mov	r0, r3
 8008852:	f000 fb91 	bl	8008f78 <RCCEx_PLL3_Config>
 8008856:	4603      	mov	r3, r0
 8008858:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 800885c:	e004      	b.n	8008868 <HAL_RCCEx_PeriphCLKConfig+0x464>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800885e:	2301      	movs	r3, #1
 8008860:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008864:	e000      	b.n	8008868 <HAL_RCCEx_PeriphCLKConfig+0x464>
        break;
 8008866:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008868:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 800886c:	2b00      	cmp	r3, #0
 800886e:	d10d      	bne.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x488>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8008870:	4b8f      	ldr	r3, [pc, #572]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008872:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008876:	f023 0107 	bic.w	r1, r3, #7
 800887a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800887e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008882:	4a8b      	ldr	r2, [pc, #556]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008884:	430b      	orrs	r3, r1
 8008886:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800888a:	e003      	b.n	8008894 <HAL_RCCEx_PeriphCLKConfig+0x490>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800888c:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008890:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8008894:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800889c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80088a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80088a2:	2300      	movs	r3, #0
 80088a4:	657b      	str	r3, [r7, #84]	@ 0x54
 80088a6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80088aa:	460b      	mov	r3, r1
 80088ac:	4313      	orrs	r3, r2
 80088ae:	d04a      	beq.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80088b0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80088b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80088bc:	d028      	beq.n	8008910 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80088be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80088c2:	d821      	bhi.n	8008908 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80088c4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80088c8:	d024      	beq.n	8008914 <HAL_RCCEx_PeriphCLKConfig+0x510>
 80088ca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80088ce:	d81b      	bhi.n	8008908 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80088d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088d4:	d00e      	beq.n	80088f4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80088d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088da:	d815      	bhi.n	8008908 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d01b      	beq.n	8008918 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80088e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088e4:	d110      	bne.n	8008908 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80088e6:	4b72      	ldr	r3, [pc, #456]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80088e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ea:	4a71      	ldr	r2, [pc, #452]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80088ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088f0:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80088f2:	e012      	b.n	800891a <HAL_RCCEx_PeriphCLKConfig+0x516>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80088f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80088f8:	332c      	adds	r3, #44	@ 0x2c
 80088fa:	4618      	mov	r0, r3
 80088fc:	f000 fb3c 	bl	8008f78 <RCCEx_PLL3_Config>
 8008900:	4603      	mov	r3, r0
 8008902:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008906:	e008      	b.n	800891a <HAL_RCCEx_PeriphCLKConfig+0x516>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008908:	2301      	movs	r3, #1
 800890a:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 800890e:	e004      	b.n	800891a <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8008910:	bf00      	nop
 8008912:	e002      	b.n	800891a <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8008914:	bf00      	nop
 8008916:	e000      	b.n	800891a <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8008918:	bf00      	nop
    }
    if (ret == HAL_OK)
 800891a:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 800891e:	2b00      	cmp	r3, #0
 8008920:	d10d      	bne.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x53a>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8008922:	4b63      	ldr	r3, [pc, #396]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008924:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008928:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800892c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008934:	4a5e      	ldr	r2, [pc, #376]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008936:	430b      	orrs	r3, r1
 8008938:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800893c:	e003      	b.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0x542>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800893e:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008942:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008946:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800894a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800894e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008952:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008954:	2300      	movs	r3, #0
 8008956:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008958:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800895c:	460b      	mov	r3, r1
 800895e:	4313      	orrs	r3, r2
 8008960:	f000 80ba 	beq.w	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008964:	2300      	movs	r3, #0
 8008966:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800896a:	4b51      	ldr	r3, [pc, #324]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800896c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008970:	f003 0304 	and.w	r3, r3, #4
 8008974:	2b00      	cmp	r3, #0
 8008976:	d113      	bne.n	80089a0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008978:	4b4d      	ldr	r3, [pc, #308]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800897a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800897e:	4a4c      	ldr	r2, [pc, #304]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008980:	f043 0304 	orr.w	r3, r3, #4
 8008984:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008988:	4b49      	ldr	r3, [pc, #292]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800898a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800898e:	f003 0304 	and.w	r3, r3, #4
 8008992:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008996:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
      pwrclkchanged = SET;
 800899a:	2301      	movs	r3, #1
 800899c:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80089a0:	4b44      	ldr	r3, [pc, #272]	@ (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80089a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089a4:	4a43      	ldr	r2, [pc, #268]	@ (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80089a6:	f043 0301 	orr.w	r3, r3, #1
 80089aa:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80089ac:	f7fb fc9a 	bl	80042e4 <HAL_GetTick>
 80089b0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80089b4:	e00b      	b.n	80089ce <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80089b6:	f7fb fc95 	bl	80042e4 <HAL_GetTick>
 80089ba:	4602      	mov	r2, r0
 80089bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80089c0:	1ad3      	subs	r3, r2, r3
 80089c2:	2b02      	cmp	r3, #2
 80089c4:	d903      	bls.n	80089ce <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      {
        ret = HAL_TIMEOUT;
 80089c6:	2303      	movs	r3, #3
 80089c8:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80089cc:	e005      	b.n	80089da <HAL_RCCEx_PeriphCLKConfig+0x5d6>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80089ce:	4b39      	ldr	r3, [pc, #228]	@ (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80089d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089d2:	f003 0301 	and.w	r3, r3, #1
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d0ed      	beq.n	80089b6 <HAL_RCCEx_PeriphCLKConfig+0x5b2>
      }
    }

    if (ret == HAL_OK)
 80089da:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d16a      	bne.n	8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80089e2:	4b33      	ldr	r3, [pc, #204]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80089e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80089ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80089f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d023      	beq.n	8008a40 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 80089f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80089fc:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8008a00:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d01b      	beq.n	8008a40 <HAL_RCCEx_PeriphCLKConfig+0x63c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008a08:	4b29      	ldr	r3, [pc, #164]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a12:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008a16:	4b26      	ldr	r3, [pc, #152]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a1c:	4a24      	ldr	r2, [pc, #144]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a22:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008a26:	4b22      	ldr	r3, [pc, #136]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a2c:	4a20      	ldr	r2, [pc, #128]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a32:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008a36:	4a1e      	ldr	r2, [pc, #120]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a38:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008a3c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008a40:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008a44:	f003 0301 	and.w	r3, r3, #1
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d019      	beq.n	8008a80 <HAL_RCCEx_PeriphCLKConfig+0x67c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a4c:	f7fb fc4a 	bl	80042e4 <HAL_GetTick>
 8008a50:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008a54:	e00d      	b.n	8008a72 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a56:	f7fb fc45 	bl	80042e4 <HAL_GetTick>
 8008a5a:	4602      	mov	r2, r0
 8008a5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008a60:	1ad2      	subs	r2, r2, r3
 8008a62:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d903      	bls.n	8008a72 <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8008a6a:	2303      	movs	r3, #3
 8008a6c:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
            break;
 8008a70:	e006      	b.n	8008a80 <HAL_RCCEx_PeriphCLKConfig+0x67c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008a72:	4b0f      	ldr	r3, [pc, #60]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a78:	f003 0302 	and.w	r3, r3, #2
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d0ea      	beq.n	8008a56 <HAL_RCCEx_PeriphCLKConfig+0x652>
          }
        }
      }

      if (ret == HAL_OK)
 8008a80:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d10d      	bne.n	8008aa4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8008a88:	4b09      	ldr	r3, [pc, #36]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a8e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008a92:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008a96:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008a9a:	4a05      	ldr	r2, [pc, #20]	@ (8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a9c:	430b      	orrs	r3, r1
 8008a9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008aa2:	e00d      	b.n	8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008aa4:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008aa8:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
 8008aac:	e008      	b.n	8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8008aae:	bf00      	nop
 8008ab0:	46020c00 	.word	0x46020c00
 8008ab4:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ab8:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008abc:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008ac0:	f897 30c9 	ldrb.w	r3, [r7, #201]	@ 0xc9
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	d107      	bne.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008ac8:	4bc0      	ldr	r3, [pc, #768]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008ace:	4abf      	ldr	r2, [pc, #764]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008ad0:	f023 0304 	bic.w	r3, r3, #4
 8008ad4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8008ad8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008ae4:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008aea:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008aee:	460b      	mov	r3, r1
 8008af0:	4313      	orrs	r3, r2
 8008af2:	d042      	beq.n	8008b7a <HAL_RCCEx_PeriphCLKConfig+0x776>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8008af4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008af8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008afc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008b00:	d022      	beq.n	8008b48 <HAL_RCCEx_PeriphCLKConfig+0x744>
 8008b02:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008b06:	d81b      	bhi.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8008b08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b0c:	d011      	beq.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x72e>
 8008b0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b12:	d815      	bhi.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d019      	beq.n	8008b4c <HAL_RCCEx_PeriphCLKConfig+0x748>
 8008b18:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008b1c:	d110      	bne.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008b1e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008b22:	3308      	adds	r3, #8
 8008b24:	4618      	mov	r0, r3
 8008b26:	f000 f98f 	bl	8008e48 <RCCEx_PLL2_Config>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008b30:	e00d      	b.n	8008b4e <HAL_RCCEx_PeriphCLKConfig+0x74a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b32:	4ba6      	ldr	r3, [pc, #664]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b36:	4aa5      	ldr	r2, [pc, #660]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008b38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b3c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008b3e:	e006      	b.n	8008b4e <HAL_RCCEx_PeriphCLKConfig+0x74a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008b40:	2301      	movs	r3, #1
 8008b42:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008b46:	e002      	b.n	8008b4e <HAL_RCCEx_PeriphCLKConfig+0x74a>
        break;
 8008b48:	bf00      	nop
 8008b4a:	e000      	b.n	8008b4e <HAL_RCCEx_PeriphCLKConfig+0x74a>
        break;
 8008b4c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008b4e:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d10d      	bne.n	8008b72 <HAL_RCCEx_PeriphCLKConfig+0x76e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8008b56:	4b9d      	ldr	r3, [pc, #628]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008b58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b5c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008b60:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b68:	4a98      	ldr	r2, [pc, #608]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008b6a:	430b      	orrs	r3, r1
 8008b6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008b70:	e003      	b.n	8008b7a <HAL_RCCEx_PeriphCLKConfig+0x776>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b72:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008b76:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008b7a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b82:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008b86:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008b88:	2300      	movs	r3, #0
 8008b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b8c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008b90:	460b      	mov	r3, r1
 8008b92:	4313      	orrs	r3, r2
 8008b94:	d02d      	beq.n	8008bf2 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8008b96:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ba2:	d00b      	beq.n	8008bbc <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8008ba4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ba8:	d804      	bhi.n	8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d008      	beq.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8008bae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bb2:	d007      	beq.n	8008bc4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008bba:	e004      	b.n	8008bc6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8008bbc:	bf00      	nop
 8008bbe:	e002      	b.n	8008bc6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8008bc0:	bf00      	nop
 8008bc2:	e000      	b.n	8008bc6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8008bc4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008bc6:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d10d      	bne.n	8008bea <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8008bce:	4b7f      	ldr	r3, [pc, #508]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008bd0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008bd4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008bd8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008be0:	4a7a      	ldr	r2, [pc, #488]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008be2:	430b      	orrs	r3, r1
 8008be4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008be8:	e003      	b.n	8008bf2 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bea:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008bee:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8008bf2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bfa:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008bfe:	633b      	str	r3, [r7, #48]	@ 0x30
 8008c00:	2300      	movs	r3, #0
 8008c02:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c04:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008c08:	460b      	mov	r3, r1
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	d019      	beq.n	8008c42 <HAL_RCCEx_PeriphCLKConfig+0x83e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8008c0e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008c16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008c1a:	d105      	bne.n	8008c28 <HAL_RCCEx_PeriphCLKConfig+0x824>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008c1c:	4b6b      	ldr	r3, [pc, #428]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c20:	4a6a      	ldr	r2, [pc, #424]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c26:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8008c28:	4b68      	ldr	r3, [pc, #416]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c2a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008c2e:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008c32:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008c3a:	4a64      	ldr	r2, [pc, #400]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c3c:	430b      	orrs	r3, r1
 8008c3e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008c42:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c4a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008c50:	2300      	movs	r3, #0
 8008c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008c54:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008c58:	460b      	mov	r3, r1
 8008c5a:	4313      	orrs	r3, r2
 8008c5c:	d00c      	beq.n	8008c78 <HAL_RCCEx_PeriphCLKConfig+0x874>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8008c5e:	4b5b      	ldr	r3, [pc, #364]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c64:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008c68:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c6c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008c70:	4956      	ldr	r1, [pc, #344]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c72:	4313      	orrs	r3, r2
 8008c74:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8008c78:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c80:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008c84:	623b      	str	r3, [r7, #32]
 8008c86:	2300      	movs	r3, #0
 8008c88:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c8a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008c8e:	460b      	mov	r3, r1
 8008c90:	4313      	orrs	r3, r2
 8008c92:	d00c      	beq.n	8008cae <HAL_RCCEx_PeriphCLKConfig+0x8aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8008c94:	4b4d      	ldr	r3, [pc, #308]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c9a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008c9e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008ca2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008ca6:	4949      	ldr	r1, [pc, #292]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008ca8:	4313      	orrs	r3, r2
 8008caa:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008cae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb6:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008cba:	61bb      	str	r3, [r7, #24]
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	61fb      	str	r3, [r7, #28]
 8008cc0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008cc4:	460b      	mov	r3, r1
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	d00c      	beq.n	8008ce4 <HAL_RCCEx_PeriphCLKConfig+0x8e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8008cca:	4b40      	ldr	r3, [pc, #256]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008ccc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008cd0:	f023 0218 	bic.w	r2, r3, #24
 8008cd4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008cd8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008cdc:	493b      	ldr	r1, [pc, #236]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008ce4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cec:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8008cf0:	613b      	str	r3, [r7, #16]
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	617b      	str	r3, [r7, #20]
 8008cf6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008cfa:	460b      	mov	r3, r1
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	d032      	beq.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0x962>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8008d00:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d04:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008d08:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d0c:	d105      	bne.n	8008d1a <HAL_RCCEx_PeriphCLKConfig+0x916>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d0e:	4b2f      	ldr	r3, [pc, #188]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d12:	4a2e      	ldr	r2, [pc, #184]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d18:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8008d1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d1e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008d22:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008d26:	d108      	bne.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0x936>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008d28:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d2c:	3308      	adds	r3, #8
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f000 f88a 	bl	8008e48 <RCCEx_PLL2_Config>
 8008d34:	4603      	mov	r3, r0
 8008d36:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
    }
    if (ret == HAL_OK)
 8008d3a:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d10d      	bne.n	8008d5e <HAL_RCCEx_PeriphCLKConfig+0x95a>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8008d42:	4b22      	ldr	r3, [pc, #136]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d44:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008d48:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008d4c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d50:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008d54:	491d      	ldr	r1, [pc, #116]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d56:	4313      	orrs	r3, r2
 8008d58:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008d5c:	e003      	b.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0x962>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d5e:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008d62:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8008d66:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6e:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8008d72:	60bb      	str	r3, [r7, #8]
 8008d74:	2300      	movs	r3, #0
 8008d76:	60fb      	str	r3, [r7, #12]
 8008d78:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008d7c:	460b      	mov	r3, r1
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	d03d      	beq.n	8008dfe <HAL_RCCEx_PeriphCLKConfig+0x9fa>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8008d82:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d8a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008d8e:	d00e      	beq.n	8008dae <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 8008d90:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008d94:	d815      	bhi.n	8008dc2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d01a      	beq.n	8008dd0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8008d9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d9e:	d110      	bne.n	8008dc2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008da0:	4b0a      	ldr	r3, [pc, #40]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008da4:	4a09      	ldr	r2, [pc, #36]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008da6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008daa:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008dac:	e011      	b.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0x9ce>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008dae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008db2:	3308      	adds	r3, #8
 8008db4:	4618      	mov	r0, r3
 8008db6:	f000 f847 	bl	8008e48 <RCCEx_PLL2_Config>
 8008dba:	4603      	mov	r3, r0
 8008dbc:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008dc0:	e007      	b.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0x9ce>
      default:
        ret = HAL_ERROR;
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008dc8:	e003      	b.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0x9ce>
 8008dca:	bf00      	nop
 8008dcc:	46020c00 	.word	0x46020c00
        break;
 8008dd0:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008dd2:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d10d      	bne.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8008dda:	4b1a      	ldr	r3, [pc, #104]	@ (8008e44 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008de0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008de4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008de8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dec:	4915      	ldr	r1, [pc, #84]	@ (8008e44 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008dee:	4313      	orrs	r3, r2
 8008df0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008df4:	e003      	b.n	8008dfe <HAL_RCCEx_PeriphCLKConfig+0x9fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008df6:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008dfa:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8008dfe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e06:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008e0a:	603b      	str	r3, [r7, #0]
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	607b      	str	r3, [r7, #4]
 8008e10:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008e14:	460b      	mov	r3, r1
 8008e16:	4313      	orrs	r3, r2
 8008e18:	d00c      	beq.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0xa30>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8008e1a:	4b0a      	ldr	r3, [pc, #40]	@ (8008e44 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008e1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008e20:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8008e24:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e28:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008e2c:	4905      	ldr	r1, [pc, #20]	@ (8008e44 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8008e34:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	37d0      	adds	r7, #208	@ 0xd0
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008e42:	bf00      	nop
 8008e44:	46020c00 	.word	0x46020c00

08008e48 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b084      	sub	sp, #16
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8008e50:	4b47      	ldr	r3, [pc, #284]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a46      	ldr	r2, [pc, #280]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008e56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008e5a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008e5c:	f7fb fa42 	bl	80042e4 <HAL_GetTick>
 8008e60:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e62:	e008      	b.n	8008e76 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008e64:	f7fb fa3e 	bl	80042e4 <HAL_GetTick>
 8008e68:	4602      	mov	r2, r0
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	1ad3      	subs	r3, r2, r3
 8008e6e:	2b02      	cmp	r3, #2
 8008e70:	d901      	bls.n	8008e76 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008e72:	2303      	movs	r3, #3
 8008e74:	e077      	b.n	8008f66 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e76:	4b3e      	ldr	r3, [pc, #248]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d1f0      	bne.n	8008e64 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008e82:	4b3b      	ldr	r3, [pc, #236]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e86:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008e8a:	f023 0303 	bic.w	r3, r3, #3
 8008e8e:	687a      	ldr	r2, [r7, #4]
 8008e90:	6811      	ldr	r1, [r2, #0]
 8008e92:	687a      	ldr	r2, [r7, #4]
 8008e94:	6852      	ldr	r2, [r2, #4]
 8008e96:	3a01      	subs	r2, #1
 8008e98:	0212      	lsls	r2, r2, #8
 8008e9a:	430a      	orrs	r2, r1
 8008e9c:	4934      	ldr	r1, [pc, #208]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008ea2:	4b33      	ldr	r3, [pc, #204]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008ea4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008ea6:	4b33      	ldr	r3, [pc, #204]	@ (8008f74 <RCCEx_PLL2_Config+0x12c>)
 8008ea8:	4013      	ands	r3, r2
 8008eaa:	687a      	ldr	r2, [r7, #4]
 8008eac:	6892      	ldr	r2, [r2, #8]
 8008eae:	3a01      	subs	r2, #1
 8008eb0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008eb4:	687a      	ldr	r2, [r7, #4]
 8008eb6:	68d2      	ldr	r2, [r2, #12]
 8008eb8:	3a01      	subs	r2, #1
 8008eba:	0252      	lsls	r2, r2, #9
 8008ebc:	b292      	uxth	r2, r2
 8008ebe:	4311      	orrs	r1, r2
 8008ec0:	687a      	ldr	r2, [r7, #4]
 8008ec2:	6912      	ldr	r2, [r2, #16]
 8008ec4:	3a01      	subs	r2, #1
 8008ec6:	0412      	lsls	r2, r2, #16
 8008ec8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008ecc:	4311      	orrs	r1, r2
 8008ece:	687a      	ldr	r2, [r7, #4]
 8008ed0:	6952      	ldr	r2, [r2, #20]
 8008ed2:	3a01      	subs	r2, #1
 8008ed4:	0612      	lsls	r2, r2, #24
 8008ed6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008eda:	430a      	orrs	r2, r1
 8008edc:	4924      	ldr	r1, [pc, #144]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008ee2:	4b23      	ldr	r3, [pc, #140]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ee6:	f023 020c 	bic.w	r2, r3, #12
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	699b      	ldr	r3, [r3, #24]
 8008eee:	4920      	ldr	r1, [pc, #128]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008ef0:	4313      	orrs	r3, r2
 8008ef2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008ef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6a1b      	ldr	r3, [r3, #32]
 8008efc:	491c      	ldr	r1, [pc, #112]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008efe:	4313      	orrs	r3, r2
 8008f00:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8008f02:	4b1b      	ldr	r3, [pc, #108]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f06:	4a1a      	ldr	r2, [pc, #104]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008f08:	f023 0310 	bic.w	r3, r3, #16
 8008f0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008f0e:	4b18      	ldr	r3, [pc, #96]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f16:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008f1a:	687a      	ldr	r2, [r7, #4]
 8008f1c:	69d2      	ldr	r2, [r2, #28]
 8008f1e:	00d2      	lsls	r2, r2, #3
 8008f20:	4913      	ldr	r1, [pc, #76]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008f22:	4313      	orrs	r3, r2
 8008f24:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8008f26:	4b12      	ldr	r3, [pc, #72]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f2a:	4a11      	ldr	r2, [pc, #68]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008f2c:	f043 0310 	orr.w	r3, r3, #16
 8008f30:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8008f32:	4b0f      	ldr	r3, [pc, #60]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a0e      	ldr	r2, [pc, #56]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008f38:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008f3c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008f3e:	f7fb f9d1 	bl	80042e4 <HAL_GetTick>
 8008f42:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008f44:	e008      	b.n	8008f58 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008f46:	f7fb f9cd 	bl	80042e4 <HAL_GetTick>
 8008f4a:	4602      	mov	r2, r0
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	1ad3      	subs	r3, r2, r3
 8008f50:	2b02      	cmp	r3, #2
 8008f52:	d901      	bls.n	8008f58 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008f54:	2303      	movs	r3, #3
 8008f56:	e006      	b.n	8008f66 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008f58:	4b05      	ldr	r3, [pc, #20]	@ (8008f70 <RCCEx_PLL2_Config+0x128>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d0f0      	beq.n	8008f46 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8008f64:	2300      	movs	r3, #0

}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3710      	adds	r7, #16
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	bf00      	nop
 8008f70:	46020c00 	.word	0x46020c00
 8008f74:	80800000 	.word	0x80800000

08008f78 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b084      	sub	sp, #16
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8008f80:	4b47      	ldr	r3, [pc, #284]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a46      	ldr	r2, [pc, #280]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8008f86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f8a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008f8c:	f7fb f9aa 	bl	80042e4 <HAL_GetTick>
 8008f90:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008f92:	e008      	b.n	8008fa6 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008f94:	f7fb f9a6 	bl	80042e4 <HAL_GetTick>
 8008f98:	4602      	mov	r2, r0
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	1ad3      	subs	r3, r2, r3
 8008f9e:	2b02      	cmp	r3, #2
 8008fa0:	d901      	bls.n	8008fa6 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008fa2:	2303      	movs	r3, #3
 8008fa4:	e077      	b.n	8009096 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008fa6:	4b3e      	ldr	r3, [pc, #248]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d1f0      	bne.n	8008f94 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008fb2:	4b3b      	ldr	r3, [pc, #236]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8008fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fb6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008fba:	f023 0303 	bic.w	r3, r3, #3
 8008fbe:	687a      	ldr	r2, [r7, #4]
 8008fc0:	6811      	ldr	r1, [r2, #0]
 8008fc2:	687a      	ldr	r2, [r7, #4]
 8008fc4:	6852      	ldr	r2, [r2, #4]
 8008fc6:	3a01      	subs	r2, #1
 8008fc8:	0212      	lsls	r2, r2, #8
 8008fca:	430a      	orrs	r2, r1
 8008fcc:	4934      	ldr	r1, [pc, #208]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	630b      	str	r3, [r1, #48]	@ 0x30
 8008fd2:	4b33      	ldr	r3, [pc, #204]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8008fd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008fd6:	4b33      	ldr	r3, [pc, #204]	@ (80090a4 <RCCEx_PLL3_Config+0x12c>)
 8008fd8:	4013      	ands	r3, r2
 8008fda:	687a      	ldr	r2, [r7, #4]
 8008fdc:	6892      	ldr	r2, [r2, #8]
 8008fde:	3a01      	subs	r2, #1
 8008fe0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	68d2      	ldr	r2, [r2, #12]
 8008fe8:	3a01      	subs	r2, #1
 8008fea:	0252      	lsls	r2, r2, #9
 8008fec:	b292      	uxth	r2, r2
 8008fee:	4311      	orrs	r1, r2
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	6912      	ldr	r2, [r2, #16]
 8008ff4:	3a01      	subs	r2, #1
 8008ff6:	0412      	lsls	r2, r2, #16
 8008ff8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008ffc:	4311      	orrs	r1, r2
 8008ffe:	687a      	ldr	r2, [r7, #4]
 8009000:	6952      	ldr	r2, [r2, #20]
 8009002:	3a01      	subs	r2, #1
 8009004:	0612      	lsls	r2, r2, #24
 8009006:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800900a:	430a      	orrs	r2, r1
 800900c:	4924      	ldr	r1, [pc, #144]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 800900e:	4313      	orrs	r3, r2
 8009010:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8009012:	4b23      	ldr	r3, [pc, #140]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8009014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009016:	f023 020c 	bic.w	r2, r3, #12
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	699b      	ldr	r3, [r3, #24]
 800901e:	4920      	ldr	r1, [pc, #128]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8009020:	4313      	orrs	r3, r2
 8009022:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8009024:	4b1e      	ldr	r3, [pc, #120]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8009026:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6a1b      	ldr	r3, [r3, #32]
 800902c:	491c      	ldr	r1, [pc, #112]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 800902e:	4313      	orrs	r3, r2
 8009030:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8009032:	4b1b      	ldr	r3, [pc, #108]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8009034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009036:	4a1a      	ldr	r2, [pc, #104]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8009038:	f023 0310 	bic.w	r3, r3, #16
 800903c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800903e:	4b18      	ldr	r3, [pc, #96]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8009040:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009042:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009046:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800904a:	687a      	ldr	r2, [r7, #4]
 800904c:	69d2      	ldr	r2, [r2, #28]
 800904e:	00d2      	lsls	r2, r2, #3
 8009050:	4913      	ldr	r1, [pc, #76]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8009052:	4313      	orrs	r3, r2
 8009054:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8009056:	4b12      	ldr	r3, [pc, #72]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8009058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800905a:	4a11      	ldr	r2, [pc, #68]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 800905c:	f043 0310 	orr.w	r3, r3, #16
 8009060:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8009062:	4b0f      	ldr	r3, [pc, #60]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4a0e      	ldr	r2, [pc, #56]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 8009068:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800906c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800906e:	f7fb f939 	bl	80042e4 <HAL_GetTick>
 8009072:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009074:	e008      	b.n	8009088 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009076:	f7fb f935 	bl	80042e4 <HAL_GetTick>
 800907a:	4602      	mov	r2, r0
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	1ad3      	subs	r3, r2, r3
 8009080:	2b02      	cmp	r3, #2
 8009082:	d901      	bls.n	8009088 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009084:	2303      	movs	r3, #3
 8009086:	e006      	b.n	8009096 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009088:	4b05      	ldr	r3, [pc, #20]	@ (80090a0 <RCCEx_PLL3_Config+0x128>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009090:	2b00      	cmp	r3, #0
 8009092:	d0f0      	beq.n	8009076 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8009094:	2300      	movs	r3, #0
}
 8009096:	4618      	mov	r0, r3
 8009098:	3710      	adds	r7, #16
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}
 800909e:	bf00      	nop
 80090a0:	46020c00 	.word	0x46020c00
 80090a4:	80800000 	.word	0x80800000

080090a8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b084      	sub	sp, #16
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d101      	bne.n	80090ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80090b6:	2301      	movs	r3, #1
 80090b8:	e0fb      	b.n	80092b2 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a7f      	ldr	r2, [pc, #508]	@ (80092bc <HAL_SPI_Init+0x214>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d004      	beq.n	80090ce <HAL_SPI_Init+0x26>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a7d      	ldr	r2, [pc, #500]	@ (80092c0 <HAL_SPI_Init+0x218>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	e000      	b.n	80090d0 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 80090ce:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4a78      	ldr	r2, [pc, #480]	@ (80092bc <HAL_SPI_Init+0x214>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d004      	beq.n	80090ea <HAL_SPI_Init+0x42>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a76      	ldr	r2, [pc, #472]	@ (80092c0 <HAL_SPI_Init+0x218>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d105      	bne.n	80090f6 <HAL_SPI_Init+0x4e>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	68db      	ldr	r3, [r3, #12]
 80090ee:	2b0f      	cmp	r3, #15
 80090f0:	d901      	bls.n	80090f6 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 80090f2:	2301      	movs	r3, #1
 80090f4:	e0dd      	b.n	80092b2 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 fd6c 	bl	8009bd4 <SPI_GetPacketSize>
 80090fc:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	4a6e      	ldr	r2, [pc, #440]	@ (80092bc <HAL_SPI_Init+0x214>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d004      	beq.n	8009112 <HAL_SPI_Init+0x6a>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a6c      	ldr	r2, [pc, #432]	@ (80092c0 <HAL_SPI_Init+0x218>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d102      	bne.n	8009118 <HAL_SPI_Init+0x70>
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2b08      	cmp	r3, #8
 8009116:	d816      	bhi.n	8009146 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800911c:	4a69      	ldr	r2, [pc, #420]	@ (80092c4 <HAL_SPI_Init+0x21c>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d00e      	beq.n	8009140 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4a68      	ldr	r2, [pc, #416]	@ (80092c8 <HAL_SPI_Init+0x220>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d009      	beq.n	8009140 <HAL_SPI_Init+0x98>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	4a66      	ldr	r2, [pc, #408]	@ (80092cc <HAL_SPI_Init+0x224>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d004      	beq.n	8009140 <HAL_SPI_Init+0x98>
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	4a65      	ldr	r2, [pc, #404]	@ (80092d0 <HAL_SPI_Init+0x228>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d104      	bne.n	800914a <HAL_SPI_Init+0xa2>
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2b10      	cmp	r3, #16
 8009144:	d901      	bls.n	800914a <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8009146:	2301      	movs	r3, #1
 8009148:	e0b3      	b.n	80092b2 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009150:	b2db      	uxtb	r3, r3
 8009152:	2b00      	cmp	r3, #0
 8009154:	d106      	bne.n	8009164 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2200      	movs	r2, #0
 800915a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f7f8 fec8 	bl	8001ef4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2202      	movs	r2, #2
 8009168:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	681a      	ldr	r2, [r3, #0]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f022 0201 	bic.w	r2, r2, #1
 800917a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	689b      	ldr	r3, [r3, #8]
 8009182:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8009186:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	699b      	ldr	r3, [r3, #24]
 800918c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009190:	d119      	bne.n	80091c6 <HAL_SPI_Init+0x11e>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800919a:	d103      	bne.n	80091a4 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d008      	beq.n	80091b6 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d10c      	bne.n	80091c6 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80091b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80091b4:	d107      	bne.n	80091c6 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	681a      	ldr	r2, [r3, #0]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80091c4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	685b      	ldr	r3, [r3, #4]
 80091ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d00f      	beq.n	80091f2 <HAL_SPI_Init+0x14a>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	68db      	ldr	r3, [r3, #12]
 80091d6:	2b06      	cmp	r3, #6
 80091d8:	d90b      	bls.n	80091f2 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	430a      	orrs	r2, r1
 80091ee:	601a      	str	r2, [r3, #0]
 80091f0:	e007      	b.n	8009202 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	681a      	ldr	r2, [r3, #0]
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009200:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	69da      	ldr	r2, [r3, #28]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800920a:	431a      	orrs	r2, r3
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	431a      	orrs	r2, r3
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009214:	ea42 0103 	orr.w	r1, r2, r3
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	68da      	ldr	r2, [r3, #12]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	430a      	orrs	r2, r1
 8009222:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800922c:	431a      	orrs	r2, r3
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009232:	431a      	orrs	r2, r3
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	699b      	ldr	r3, [r3, #24]
 8009238:	431a      	orrs	r2, r3
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	431a      	orrs	r2, r3
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	695b      	ldr	r3, [r3, #20]
 8009244:	431a      	orrs	r2, r3
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6a1b      	ldr	r3, [r3, #32]
 800924a:	431a      	orrs	r2, r3
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	431a      	orrs	r2, r3
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009256:	431a      	orrs	r2, r3
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	431a      	orrs	r2, r3
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009262:	431a      	orrs	r2, r3
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009268:	431a      	orrs	r2, r3
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800926e:	ea42 0103 	orr.w	r1, r2, r3
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	430a      	orrs	r2, r1
 800927c:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	685b      	ldr	r3, [r3, #4]
 8009282:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009286:	2b00      	cmp	r3, #0
 8009288:	d00a      	beq.n	80092a0 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	68db      	ldr	r3, [r3, #12]
 8009290:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	430a      	orrs	r2, r1
 800929e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2200      	movs	r2, #0
 80092a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2201      	movs	r2, #1
 80092ac:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 80092b0:	2300      	movs	r3, #0
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3710      	adds	r7, #16
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}
 80092ba:	bf00      	nop
 80092bc:	46002000 	.word	0x46002000
 80092c0:	56002000 	.word	0x56002000
 80092c4:	40013000 	.word	0x40013000
 80092c8:	50013000 	.word	0x50013000
 80092cc:	40003800 	.word	0x40003800
 80092d0:	50003800 	.word	0x50003800

080092d4 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b088      	sub	sp, #32
 80092d8:	af02      	add	r7, sp, #8
 80092da:	60f8      	str	r0, [r7, #12]
 80092dc:	60b9      	str	r1, [r7, #8]
 80092de:	603b      	str	r3, [r7, #0]
 80092e0:	4613      	mov	r3, r2
 80092e2:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	3320      	adds	r3, #32
 80092ea:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80092ec:	f7fa fffa 	bl	80042e4 <HAL_GetTick>
 80092f0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80092f8:	b2db      	uxtb	r3, r3
 80092fa:	2b01      	cmp	r3, #1
 80092fc:	d001      	beq.n	8009302 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80092fe:	2302      	movs	r3, #2
 8009300:	e1f3      	b.n	80096ea <HAL_SPI_Transmit+0x416>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d002      	beq.n	800930e <HAL_SPI_Transmit+0x3a>
 8009308:	88fb      	ldrh	r3, [r7, #6]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d101      	bne.n	8009312 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800930e:	2301      	movs	r3, #1
 8009310:	e1eb      	b.n	80096ea <HAL_SPI_Transmit+0x416>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009318:	2b01      	cmp	r3, #1
 800931a:	d101      	bne.n	8009320 <HAL_SPI_Transmit+0x4c>
 800931c:	2302      	movs	r3, #2
 800931e:	e1e4      	b.n	80096ea <HAL_SPI_Transmit+0x416>
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2201      	movs	r2, #1
 8009324:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	2203      	movs	r2, #3
 800932c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2200      	movs	r2, #0
 8009334:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	68ba      	ldr	r2, [r7, #8]
 800933c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	88fa      	ldrh	r2, [r7, #6]
 8009342:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	88fa      	ldrh	r2, [r7, #6]
 800934a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2200      	movs	r2, #0
 8009352:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	2200      	movs	r2, #0
 8009358:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	2200      	movs	r2, #0
 8009360:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2200      	movs	r2, #0
 8009368:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	2200      	movs	r2, #0
 800936e:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	689b      	ldr	r3, [r3, #8]
 8009374:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009378:	d108      	bne.n	800938c <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	681a      	ldr	r2, [r3, #0]
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009388:	601a      	str	r2, [r3, #0]
 800938a:	e009      	b.n	80093a0 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	68db      	ldr	r3, [r3, #12]
 8009392:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800939e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	685b      	ldr	r3, [r3, #4]
 80093a6:	0c1b      	lsrs	r3, r3, #16
 80093a8:	041b      	lsls	r3, r3, #16
 80093aa:	88f9      	ldrh	r1, [r7, #6]
 80093ac:	68fa      	ldr	r2, [r7, #12]
 80093ae:	6812      	ldr	r2, [r2, #0]
 80093b0:	430b      	orrs	r3, r1
 80093b2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	681a      	ldr	r2, [r3, #0]
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f042 0201 	orr.w	r2, r2, #1
 80093c2:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	69db      	ldr	r3, [r3, #28]
 80093ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d10c      	bne.n	80093ec <HAL_SPI_Transmit+0x118>
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80093da:	d107      	bne.n	80093ec <HAL_SPI_Transmit+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	681a      	ldr	r2, [r3, #0]
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80093ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	68db      	ldr	r3, [r3, #12]
 80093f0:	2b0f      	cmp	r3, #15
 80093f2:	d95b      	bls.n	80094ac <HAL_SPI_Transmit+0x1d8>
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a8f      	ldr	r2, [pc, #572]	@ (8009638 <HAL_SPI_Transmit+0x364>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d04f      	beq.n	800949e <HAL_SPI_Transmit+0x1ca>
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	4a8e      	ldr	r2, [pc, #568]	@ (800963c <HAL_SPI_Transmit+0x368>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d04a      	beq.n	800949e <HAL_SPI_Transmit+0x1ca>
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4a8c      	ldr	r2, [pc, #560]	@ (8009640 <HAL_SPI_Transmit+0x36c>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d045      	beq.n	800949e <HAL_SPI_Transmit+0x1ca>
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	4a8b      	ldr	r2, [pc, #556]	@ (8009644 <HAL_SPI_Transmit+0x370>)
 8009418:	4293      	cmp	r3, r2
 800941a:	d147      	bne.n	80094ac <HAL_SPI_Transmit+0x1d8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800941c:	e03f      	b.n	800949e <HAL_SPI_Transmit+0x1ca>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	695b      	ldr	r3, [r3, #20]
 8009424:	f003 0302 	and.w	r3, r3, #2
 8009428:	2b02      	cmp	r3, #2
 800942a:	d114      	bne.n	8009456 <HAL_SPI_Transmit+0x182>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	6812      	ldr	r2, [r2, #0]
 8009436:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800943c:	1d1a      	adds	r2, r3, #4
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009448:	b29b      	uxth	r3, r3
 800944a:	3b01      	subs	r3, #1
 800944c:	b29a      	uxth	r2, r3
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009454:	e023      	b.n	800949e <HAL_SPI_Transmit+0x1ca>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009456:	f7fa ff45 	bl	80042e4 <HAL_GetTick>
 800945a:	4602      	mov	r2, r0
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	1ad3      	subs	r3, r2, r3
 8009460:	683a      	ldr	r2, [r7, #0]
 8009462:	429a      	cmp	r2, r3
 8009464:	d803      	bhi.n	800946e <HAL_SPI_Transmit+0x19a>
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800946c:	d102      	bne.n	8009474 <HAL_SPI_Transmit+0x1a0>
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d114      	bne.n	800949e <HAL_SPI_Transmit+0x1ca>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009474:	68f8      	ldr	r0, [r7, #12]
 8009476:	f000 fadf 	bl	8009a38 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009480:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	2201      	movs	r2, #1
 800948e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2200      	movs	r2, #0
 8009496:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800949a:	2303      	movs	r3, #3
 800949c:	e125      	b.n	80096ea <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80094a4:	b29b      	uxth	r3, r3
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d1b9      	bne.n	800941e <HAL_SPI_Transmit+0x14a>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80094aa:	e0f8      	b.n	800969e <HAL_SPI_Transmit+0x3ca>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	68db      	ldr	r3, [r3, #12]
 80094b0:	2b07      	cmp	r3, #7
 80094b2:	f240 80ed 	bls.w	8009690 <HAL_SPI_Transmit+0x3bc>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80094b6:	e05d      	b.n	8009574 <HAL_SPI_Transmit+0x2a0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	695b      	ldr	r3, [r3, #20]
 80094be:	f003 0302 	and.w	r3, r3, #2
 80094c2:	2b02      	cmp	r3, #2
 80094c4:	d132      	bne.n	800952c <HAL_SPI_Transmit+0x258>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80094cc:	b29b      	uxth	r3, r3
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d918      	bls.n	8009504 <HAL_SPI_Transmit+0x230>
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d014      	beq.n	8009504 <HAL_SPI_Transmit+0x230>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	6812      	ldr	r2, [r2, #0]
 80094e4:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80094ea:	1d1a      	adds	r2, r3, #4
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80094f6:	b29b      	uxth	r3, r3
 80094f8:	3b02      	subs	r3, #2
 80094fa:	b29a      	uxth	r2, r3
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009502:	e037      	b.n	8009574 <HAL_SPI_Transmit+0x2a0>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009508:	881a      	ldrh	r2, [r3, #0]
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009512:	1c9a      	adds	r2, r3, #2
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800951e:	b29b      	uxth	r3, r3
 8009520:	3b01      	subs	r3, #1
 8009522:	b29a      	uxth	r2, r3
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800952a:	e023      	b.n	8009574 <HAL_SPI_Transmit+0x2a0>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800952c:	f7fa feda 	bl	80042e4 <HAL_GetTick>
 8009530:	4602      	mov	r2, r0
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	1ad3      	subs	r3, r2, r3
 8009536:	683a      	ldr	r2, [r7, #0]
 8009538:	429a      	cmp	r2, r3
 800953a:	d803      	bhi.n	8009544 <HAL_SPI_Transmit+0x270>
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009542:	d102      	bne.n	800954a <HAL_SPI_Transmit+0x276>
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d114      	bne.n	8009574 <HAL_SPI_Transmit+0x2a0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800954a:	68f8      	ldr	r0, [r7, #12]
 800954c:	f000 fa74 	bl	8009a38 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009556:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2201      	movs	r2, #1
 8009564:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	2200      	movs	r2, #0
 800956c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009570:	2303      	movs	r3, #3
 8009572:	e0ba      	b.n	80096ea <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800957a:	b29b      	uxth	r3, r3
 800957c:	2b00      	cmp	r3, #0
 800957e:	d19b      	bne.n	80094b8 <HAL_SPI_Transmit+0x1e4>
 8009580:	e08d      	b.n	800969e <HAL_SPI_Transmit+0x3ca>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	695b      	ldr	r3, [r3, #20]
 8009588:	f003 0302 	and.w	r3, r3, #2
 800958c:	2b02      	cmp	r3, #2
 800958e:	d15b      	bne.n	8009648 <HAL_SPI_Transmit+0x374>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009596:	b29b      	uxth	r3, r3
 8009598:	2b03      	cmp	r3, #3
 800959a:	d918      	bls.n	80095ce <HAL_SPI_Transmit+0x2fa>
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095a0:	2b40      	cmp	r3, #64	@ 0x40
 80095a2:	d914      	bls.n	80095ce <HAL_SPI_Transmit+0x2fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	6812      	ldr	r2, [r2, #0]
 80095ae:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095b4:	1d1a      	adds	r2, r3, #4
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	3b04      	subs	r3, #4
 80095c4:	b29a      	uxth	r2, r3
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80095cc:	e060      	b.n	8009690 <HAL_SPI_Transmit+0x3bc>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095d4:	b29b      	uxth	r3, r3
 80095d6:	2b01      	cmp	r3, #1
 80095d8:	d917      	bls.n	800960a <HAL_SPI_Transmit+0x336>
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d013      	beq.n	800960a <HAL_SPI_Transmit+0x336>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095e6:	881a      	ldrh	r2, [r3, #0]
 80095e8:	697b      	ldr	r3, [r7, #20]
 80095ea:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095f0:	1c9a      	adds	r2, r3, #2
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095fc:	b29b      	uxth	r3, r3
 80095fe:	3b02      	subs	r3, #2
 8009600:	b29a      	uxth	r2, r3
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009608:	e042      	b.n	8009690 <HAL_SPI_Transmit+0x3bc>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	3320      	adds	r3, #32
 8009614:	7812      	ldrb	r2, [r2, #0]
 8009616:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800961c:	1c5a      	adds	r2, r3, #1
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009628:	b29b      	uxth	r3, r3
 800962a:	3b01      	subs	r3, #1
 800962c:	b29a      	uxth	r2, r3
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009634:	e02c      	b.n	8009690 <HAL_SPI_Transmit+0x3bc>
 8009636:	bf00      	nop
 8009638:	40013000 	.word	0x40013000
 800963c:	50013000 	.word	0x50013000
 8009640:	40003800 	.word	0x40003800
 8009644:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009648:	f7fa fe4c 	bl	80042e4 <HAL_GetTick>
 800964c:	4602      	mov	r2, r0
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	1ad3      	subs	r3, r2, r3
 8009652:	683a      	ldr	r2, [r7, #0]
 8009654:	429a      	cmp	r2, r3
 8009656:	d803      	bhi.n	8009660 <HAL_SPI_Transmit+0x38c>
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800965e:	d102      	bne.n	8009666 <HAL_SPI_Transmit+0x392>
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d114      	bne.n	8009690 <HAL_SPI_Transmit+0x3bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009666:	68f8      	ldr	r0, [r7, #12]
 8009668:	f000 f9e6 	bl	8009a38 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009672:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2201      	movs	r2, #1
 8009680:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	2200      	movs	r2, #0
 8009688:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800968c:	2303      	movs	r3, #3
 800968e:	e02c      	b.n	80096ea <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009696:	b29b      	uxth	r3, r3
 8009698:	2b00      	cmp	r3, #0
 800969a:	f47f af72 	bne.w	8009582 <HAL_SPI_Transmit+0x2ae>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	9300      	str	r3, [sp, #0]
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	2200      	movs	r2, #0
 80096a6:	2108      	movs	r1, #8
 80096a8:	68f8      	ldr	r0, [r7, #12]
 80096aa:	f000 fa65 	bl	8009b78 <SPI_WaitOnFlagUntilTimeout>
 80096ae:	4603      	mov	r3, r0
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d007      	beq.n	80096c4 <HAL_SPI_Transmit+0x3f0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80096ba:	f043 0220 	orr.w	r2, r3, #32
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80096c4:	68f8      	ldr	r0, [r7, #12]
 80096c6:	f000 f9b7 	bl	8009a38 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	2201      	movs	r2, #1
 80096ce:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	2200      	movs	r2, #0
 80096d6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d001      	beq.n	80096e8 <HAL_SPI_Transmit+0x414>
  {
    return HAL_ERROR;
 80096e4:	2301      	movs	r3, #1
 80096e6:	e000      	b.n	80096ea <HAL_SPI_Transmit+0x416>
  }
  else
  {
    return HAL_OK;
 80096e8:	2300      	movs	r3, #0
  }
}
 80096ea:	4618      	mov	r0, r3
 80096ec:	3718      	adds	r7, #24
 80096ee:	46bd      	mov	sp, r7
 80096f0:	bd80      	pop	{r7, pc}
 80096f2:	bf00      	nop

080096f4 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b086      	sub	sp, #24
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	60b9      	str	r1, [r7, #8]
 80096fe:	603b      	str	r3, [r7, #0]
 8009700:	4613      	mov	r3, r2
 8009702:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	3330      	adds	r3, #48	@ 0x30
 800970a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800970c:	f7fa fdea 	bl	80042e4 <HAL_GetTick>
 8009710:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009718:	b2db      	uxtb	r3, r3
 800971a:	2b01      	cmp	r3, #1
 800971c:	d001      	beq.n	8009722 <HAL_SPI_Receive+0x2e>
  {
    return HAL_BUSY;
 800971e:	2302      	movs	r3, #2
 8009720:	e17e      	b.n	8009a20 <HAL_SPI_Receive+0x32c>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d002      	beq.n	800972e <HAL_SPI_Receive+0x3a>
 8009728:	88fb      	ldrh	r3, [r7, #6]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d101      	bne.n	8009732 <HAL_SPI_Receive+0x3e>
  {
    return HAL_ERROR;
 800972e:	2301      	movs	r3, #1
 8009730:	e176      	b.n	8009a20 <HAL_SPI_Receive+0x32c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009738:	2b01      	cmp	r3, #1
 800973a:	d101      	bne.n	8009740 <HAL_SPI_Receive+0x4c>
 800973c:	2302      	movs	r3, #2
 800973e:	e16f      	b.n	8009a20 <HAL_SPI_Receive+0x32c>
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	2201      	movs	r2, #1
 8009744:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2204      	movs	r2, #4
 800974c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	2200      	movs	r2, #0
 8009754:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	68ba      	ldr	r2, [r7, #8]
 800975c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	88fa      	ldrh	r2, [r7, #6]
 8009762:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	88fa      	ldrh	r2, [r7, #6]
 800976a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	2200      	movs	r2, #0
 8009772:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	2200      	movs	r2, #0
 8009778:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	2200      	movs	r2, #0
 8009780:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	2200      	movs	r2, #0
 8009788:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	2200      	movs	r2, #0
 800978e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	689b      	ldr	r3, [r3, #8]
 8009794:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009798:	d108      	bne.n	80097ac <HAL_SPI_Receive+0xb8>
  {
    SPI_1LINE_RX(hspi);
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	681a      	ldr	r2, [r3, #0]
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80097a8:	601a      	str	r2, [r3, #0]
 80097aa:	e009      	b.n	80097c0 <HAL_SPI_Receive+0xcc>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	68db      	ldr	r3, [r3, #12]
 80097b2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80097be:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	0c1b      	lsrs	r3, r3, #16
 80097c8:	041b      	lsls	r3, r3, #16
 80097ca:	88f9      	ldrh	r1, [r7, #6]
 80097cc:	68fa      	ldr	r2, [r7, #12]
 80097ce:	6812      	ldr	r2, [r2, #0]
 80097d0:	430b      	orrs	r3, r1
 80097d2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f042 0201 	orr.w	r2, r2, #1
 80097e2:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	69db      	ldr	r3, [r3, #28]
 80097ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d10c      	bne.n	800980c <HAL_SPI_Receive+0x118>
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80097fa:	d107      	bne.n	800980c <HAL_SPI_Receive+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	681a      	ldr	r2, [r3, #0]
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800980a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	68db      	ldr	r3, [r3, #12]
 8009810:	2b0f      	cmp	r3, #15
 8009812:	d95c      	bls.n	80098ce <HAL_SPI_Receive+0x1da>
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a83      	ldr	r2, [pc, #524]	@ (8009a28 <HAL_SPI_Receive+0x334>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d050      	beq.n	80098c0 <HAL_SPI_Receive+0x1cc>
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	4a82      	ldr	r2, [pc, #520]	@ (8009a2c <HAL_SPI_Receive+0x338>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d04b      	beq.n	80098c0 <HAL_SPI_Receive+0x1cc>
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	4a80      	ldr	r2, [pc, #512]	@ (8009a30 <HAL_SPI_Receive+0x33c>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d046      	beq.n	80098c0 <HAL_SPI_Receive+0x1cc>
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	4a7f      	ldr	r2, [pc, #508]	@ (8009a34 <HAL_SPI_Receive+0x340>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d148      	bne.n	80098ce <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800983c:	e040      	b.n	80098c0 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	695a      	ldr	r2, [r3, #20]
 8009844:	f248 0308 	movw	r3, #32776	@ 0x8008
 8009848:	4013      	ands	r3, r2
 800984a:	2b00      	cmp	r3, #0
 800984c:	d014      	beq.n	8009878 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	681a      	ldr	r2, [r3, #0]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009856:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009858:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800985e:	1d1a      	adds	r2, r3, #4
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800986a:	b29b      	uxth	r3, r3
 800986c:	3b01      	subs	r3, #1
 800986e:	b29a      	uxth	r2, r3
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009876:	e023      	b.n	80098c0 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009878:	f7fa fd34 	bl	80042e4 <HAL_GetTick>
 800987c:	4602      	mov	r2, r0
 800987e:	693b      	ldr	r3, [r7, #16]
 8009880:	1ad3      	subs	r3, r2, r3
 8009882:	683a      	ldr	r2, [r7, #0]
 8009884:	429a      	cmp	r2, r3
 8009886:	d803      	bhi.n	8009890 <HAL_SPI_Receive+0x19c>
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800988e:	d102      	bne.n	8009896 <HAL_SPI_Receive+0x1a2>
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d114      	bne.n	80098c0 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009896:	68f8      	ldr	r0, [r7, #12]
 8009898:	f000 f8ce 	bl	8009a38 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80098a2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2201      	movs	r2, #1
 80098b0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	2200      	movs	r2, #0
 80098b8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80098bc:	2303      	movs	r3, #3
 80098be:	e0af      	b.n	8009a20 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80098c6:	b29b      	uxth	r3, r3
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d1b8      	bne.n	800983e <HAL_SPI_Receive+0x14a>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80098cc:	e095      	b.n	80099fa <HAL_SPI_Receive+0x306>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	68db      	ldr	r3, [r3, #12]
 80098d2:	2b07      	cmp	r3, #7
 80098d4:	f240 808b 	bls.w	80099ee <HAL_SPI_Receive+0x2fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80098d8:	e03f      	b.n	800995a <HAL_SPI_Receive+0x266>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	695b      	ldr	r3, [r3, #20]
 80098e0:	f003 0301 	and.w	r3, r3, #1
 80098e4:	2b01      	cmp	r3, #1
 80098e6:	d114      	bne.n	8009912 <HAL_SPI_Receive+0x21e>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098ec:	697a      	ldr	r2, [r7, #20]
 80098ee:	8812      	ldrh	r2, [r2, #0]
 80098f0:	b292      	uxth	r2, r2
 80098f2:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098f8:	1c9a      	adds	r2, r3, #2
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009904:	b29b      	uxth	r3, r3
 8009906:	3b01      	subs	r3, #1
 8009908:	b29a      	uxth	r2, r3
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009910:	e023      	b.n	800995a <HAL_SPI_Receive+0x266>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009912:	f7fa fce7 	bl	80042e4 <HAL_GetTick>
 8009916:	4602      	mov	r2, r0
 8009918:	693b      	ldr	r3, [r7, #16]
 800991a:	1ad3      	subs	r3, r2, r3
 800991c:	683a      	ldr	r2, [r7, #0]
 800991e:	429a      	cmp	r2, r3
 8009920:	d803      	bhi.n	800992a <HAL_SPI_Receive+0x236>
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009928:	d102      	bne.n	8009930 <HAL_SPI_Receive+0x23c>
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d114      	bne.n	800995a <HAL_SPI_Receive+0x266>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009930:	68f8      	ldr	r0, [r7, #12]
 8009932:	f000 f881 	bl	8009a38 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800993c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	2201      	movs	r2, #1
 800994a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2200      	movs	r2, #0
 8009952:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009956:	2303      	movs	r3, #3
 8009958:	e062      	b.n	8009a20 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009960:	b29b      	uxth	r3, r3
 8009962:	2b00      	cmp	r3, #0
 8009964:	d1b9      	bne.n	80098da <HAL_SPI_Receive+0x1e6>
 8009966:	e048      	b.n	80099fa <HAL_SPI_Receive+0x306>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	695b      	ldr	r3, [r3, #20]
 800996e:	f003 0301 	and.w	r3, r3, #1
 8009972:	2b01      	cmp	r3, #1
 8009974:	d117      	bne.n	80099a6 <HAL_SPI_Receive+0x2b2>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009982:	7812      	ldrb	r2, [r2, #0]
 8009984:	b2d2      	uxtb	r2, r2
 8009986:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800998c:	1c5a      	adds	r2, r3, #1
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009998:	b29b      	uxth	r3, r3
 800999a:	3b01      	subs	r3, #1
 800999c:	b29a      	uxth	r2, r3
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80099a4:	e023      	b.n	80099ee <HAL_SPI_Receive+0x2fa>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80099a6:	f7fa fc9d 	bl	80042e4 <HAL_GetTick>
 80099aa:	4602      	mov	r2, r0
 80099ac:	693b      	ldr	r3, [r7, #16]
 80099ae:	1ad3      	subs	r3, r2, r3
 80099b0:	683a      	ldr	r2, [r7, #0]
 80099b2:	429a      	cmp	r2, r3
 80099b4:	d803      	bhi.n	80099be <HAL_SPI_Receive+0x2ca>
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099bc:	d102      	bne.n	80099c4 <HAL_SPI_Receive+0x2d0>
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d114      	bne.n	80099ee <HAL_SPI_Receive+0x2fa>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80099c4:	68f8      	ldr	r0, [r7, #12]
 80099c6:	f000 f837 	bl	8009a38 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80099d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	2201      	movs	r2, #1
 80099de:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	2200      	movs	r2, #0
 80099e6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80099ea:	2303      	movs	r3, #3
 80099ec:	e018      	b.n	8009a20 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80099f4:	b29b      	uxth	r3, r3
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d1b6      	bne.n	8009968 <HAL_SPI_Receive+0x274>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80099fa:	68f8      	ldr	r0, [r7, #12]
 80099fc:	f000 f81c 	bl	8009a38 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2201      	movs	r2, #1
 8009a04:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d001      	beq.n	8009a1e <HAL_SPI_Receive+0x32a>
  {
    return HAL_ERROR;
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e000      	b.n	8009a20 <HAL_SPI_Receive+0x32c>
  }
  else
  {
    return HAL_OK;
 8009a1e:	2300      	movs	r3, #0
  }
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3718      	adds	r7, #24
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}
 8009a28:	40013000 	.word	0x40013000
 8009a2c:	50013000 	.word	0x50013000
 8009a30:	40003800 	.word	0x40003800
 8009a34:	50003800 	.word	0x50003800

08009a38 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b085      	sub	sp, #20
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	695b      	ldr	r3, [r3, #20]
 8009a46:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	699a      	ldr	r2, [r3, #24]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f042 0208 	orr.w	r2, r2, #8
 8009a56:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	699a      	ldr	r2, [r3, #24]
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f042 0210 	orr.w	r2, r2, #16
 8009a66:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	681a      	ldr	r2, [r3, #0]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f022 0201 	bic.w	r2, r2, #1
 8009a76:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	691b      	ldr	r3, [r3, #16]
 8009a7e:	687a      	ldr	r2, [r7, #4]
 8009a80:	6812      	ldr	r2, [r2, #0]
 8009a82:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8009a86:	f023 0303 	bic.w	r3, r3, #3
 8009a8a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	689a      	ldr	r2, [r3, #8]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009a9a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009aa2:	b2db      	uxtb	r3, r3
 8009aa4:	2b04      	cmp	r3, #4
 8009aa6:	d014      	beq.n	8009ad2 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	f003 0320 	and.w	r3, r3, #32
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d00f      	beq.n	8009ad2 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ab8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	699a      	ldr	r2, [r3, #24]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f042 0220 	orr.w	r2, r2, #32
 8009ad0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	2b03      	cmp	r3, #3
 8009adc:	d014      	beq.n	8009b08 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d00f      	beq.n	8009b08 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009aee:	f043 0204 	orr.w	r2, r3, #4
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	699a      	ldr	r2, [r3, #24]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b06:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d00f      	beq.n	8009b32 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b18:	f043 0201 	orr.w	r2, r3, #1
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	699a      	ldr	r2, [r3, #24]
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009b30:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d00f      	beq.n	8009b5c <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b42:	f043 0208 	orr.w	r2, r3, #8
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	699a      	ldr	r2, [r3, #24]
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009b5a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2200      	movs	r2, #0
 8009b68:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8009b6c:	bf00      	nop
 8009b6e:	3714      	adds	r7, #20
 8009b70:	46bd      	mov	sp, r7
 8009b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b76:	4770      	bx	lr

08009b78 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b084      	sub	sp, #16
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	60f8      	str	r0, [r7, #12]
 8009b80:	60b9      	str	r1, [r7, #8]
 8009b82:	603b      	str	r3, [r7, #0]
 8009b84:	4613      	mov	r3, r2
 8009b86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009b88:	e010      	b.n	8009bac <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b8a:	f7fa fbab 	bl	80042e4 <HAL_GetTick>
 8009b8e:	4602      	mov	r2, r0
 8009b90:	69bb      	ldr	r3, [r7, #24]
 8009b92:	1ad3      	subs	r3, r2, r3
 8009b94:	683a      	ldr	r2, [r7, #0]
 8009b96:	429a      	cmp	r2, r3
 8009b98:	d803      	bhi.n	8009ba2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ba0:	d102      	bne.n	8009ba8 <SPI_WaitOnFlagUntilTimeout+0x30>
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d101      	bne.n	8009bac <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009ba8:	2303      	movs	r3, #3
 8009baa:	e00f      	b.n	8009bcc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	695a      	ldr	r2, [r3, #20]
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	4013      	ands	r3, r2
 8009bb6:	68ba      	ldr	r2, [r7, #8]
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	bf0c      	ite	eq
 8009bbc:	2301      	moveq	r3, #1
 8009bbe:	2300      	movne	r3, #0
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	79fb      	ldrb	r3, [r7, #7]
 8009bc6:	429a      	cmp	r2, r3
 8009bc8:	d0df      	beq.n	8009b8a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009bca:	2300      	movs	r3, #0
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3710      	adds	r7, #16
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}

08009bd4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009bd4:	b480      	push	{r7}
 8009bd6:	b085      	sub	sp, #20
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009be0:	095b      	lsrs	r3, r3, #5
 8009be2:	3301      	adds	r3, #1
 8009be4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	68db      	ldr	r3, [r3, #12]
 8009bea:	3301      	adds	r3, #1
 8009bec:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	3307      	adds	r3, #7
 8009bf2:	08db      	lsrs	r3, r3, #3
 8009bf4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	68fa      	ldr	r2, [r7, #12]
 8009bfa:	fb02 f303 	mul.w	r3, r2, r3
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3714      	adds	r7, #20
 8009c02:	46bd      	mov	sp, r7
 8009c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c08:	4770      	bx	lr

08009c0a <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8009c0a:	b480      	push	{r7}
 8009c0c:	b083      	sub	sp, #12
 8009c0e:	af00      	add	r7, sp, #0
 8009c10:	6078      	str	r0, [r7, #4]
 8009c12:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	2b01      	cmp	r3, #1
 8009c1e:	d12e      	bne.n	8009c7e <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009c26:	2b01      	cmp	r3, #1
 8009c28:	d101      	bne.n	8009c2e <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8009c2a:	2302      	movs	r3, #2
 8009c2c:	e028      	b.n	8009c80 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2201      	movs	r2, #1
 8009c32:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2202      	movs	r2, #2
 8009c3a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	681a      	ldr	r2, [r3, #0]
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	f022 0201 	bic.w	r2, r2, #1
 8009c4c:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	681a      	ldr	r2, [r3, #0]
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	685b      	ldr	r3, [r3, #4]
 8009c56:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8009c5a:	ea42 0103 	orr.w	r1, r2, r3
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	689a      	ldr	r2, [r3, #8]
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	430a      	orrs	r2, r1
 8009c68:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	e000      	b.n	8009c80 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8009c7e:	2301      	movs	r3, #1
  }
}
 8009c80:	4618      	mov	r0, r3
 8009c82:	370c      	adds	r7, #12
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr

08009c8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b082      	sub	sp, #8
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d101      	bne.n	8009c9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	e049      	b.n	8009d32 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ca4:	b2db      	uxtb	r3, r3
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d106      	bne.n	8009cb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2200      	movs	r2, #0
 8009cae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f7f8 f99e 	bl	8001ff4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2202      	movs	r2, #2
 8009cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681a      	ldr	r2, [r3, #0]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	3304      	adds	r3, #4
 8009cc8:	4619      	mov	r1, r3
 8009cca:	4610      	mov	r0, r2
 8009ccc:	f000 ff3e 	bl	800ab4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2201      	movs	r2, #1
 8009cec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2201      	movs	r2, #1
 8009d04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2201      	movs	r2, #1
 8009d14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2201      	movs	r2, #1
 8009d24:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009d30:	2300      	movs	r3, #0
}
 8009d32:	4618      	mov	r0, r3
 8009d34:	3708      	adds	r7, #8
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd80      	pop	{r7, pc}

08009d3a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009d3a:	b580      	push	{r7, lr}
 8009d3c:	b082      	sub	sp, #8
 8009d3e:	af00      	add	r7, sp, #0
 8009d40:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d101      	bne.n	8009d4c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009d48:	2301      	movs	r3, #1
 8009d4a:	e049      	b.n	8009de0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d52:	b2db      	uxtb	r3, r3
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d106      	bne.n	8009d66 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	f000 f841 	bl	8009de8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2202      	movs	r2, #2
 8009d6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681a      	ldr	r2, [r3, #0]
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	3304      	adds	r3, #4
 8009d76:	4619      	mov	r1, r3
 8009d78:	4610      	mov	r0, r2
 8009d7a:	f000 fee7 	bl	800ab4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2201      	movs	r2, #1
 8009d82:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2201      	movs	r2, #1
 8009d8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2201      	movs	r2, #1
 8009d92:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2201      	movs	r2, #1
 8009d9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2201      	movs	r2, #1
 8009da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2201      	movs	r2, #1
 8009daa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2201      	movs	r2, #1
 8009db2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2201      	movs	r2, #1
 8009dba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2201      	movs	r2, #1
 8009dc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2201      	movs	r2, #1
 8009dca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2201      	movs	r2, #1
 8009dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009dde:	2300      	movs	r3, #0
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3708      	adds	r7, #8
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}

08009de8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009de8:	b480      	push	{r7}
 8009dea:	b083      	sub	sp, #12
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009df0:	bf00      	nop
 8009df2:	370c      	adds	r7, #12
 8009df4:	46bd      	mov	sp, r7
 8009df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfa:	4770      	bx	lr

08009dfc <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b086      	sub	sp, #24
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	60f8      	str	r0, [r7, #12]
 8009e04:	60b9      	str	r1, [r7, #8]
 8009e06:	607a      	str	r2, [r7, #4]
 8009e08:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8009e0e:	68bb      	ldr	r3, [r7, #8]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d109      	bne.n	8009e28 <HAL_TIM_PWM_Start_DMA+0x2c>
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009e1a:	b2db      	uxtb	r3, r3
 8009e1c:	2b02      	cmp	r3, #2
 8009e1e:	bf0c      	ite	eq
 8009e20:	2301      	moveq	r3, #1
 8009e22:	2300      	movne	r3, #0
 8009e24:	b2db      	uxtb	r3, r3
 8009e26:	e03c      	b.n	8009ea2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	2b04      	cmp	r3, #4
 8009e2c:	d109      	bne.n	8009e42 <HAL_TIM_PWM_Start_DMA+0x46>
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009e34:	b2db      	uxtb	r3, r3
 8009e36:	2b02      	cmp	r3, #2
 8009e38:	bf0c      	ite	eq
 8009e3a:	2301      	moveq	r3, #1
 8009e3c:	2300      	movne	r3, #0
 8009e3e:	b2db      	uxtb	r3, r3
 8009e40:	e02f      	b.n	8009ea2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8009e42:	68bb      	ldr	r3, [r7, #8]
 8009e44:	2b08      	cmp	r3, #8
 8009e46:	d109      	bne.n	8009e5c <HAL_TIM_PWM_Start_DMA+0x60>
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009e4e:	b2db      	uxtb	r3, r3
 8009e50:	2b02      	cmp	r3, #2
 8009e52:	bf0c      	ite	eq
 8009e54:	2301      	moveq	r3, #1
 8009e56:	2300      	movne	r3, #0
 8009e58:	b2db      	uxtb	r3, r3
 8009e5a:	e022      	b.n	8009ea2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	2b0c      	cmp	r3, #12
 8009e60:	d109      	bne.n	8009e76 <HAL_TIM_PWM_Start_DMA+0x7a>
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e68:	b2db      	uxtb	r3, r3
 8009e6a:	2b02      	cmp	r3, #2
 8009e6c:	bf0c      	ite	eq
 8009e6e:	2301      	moveq	r3, #1
 8009e70:	2300      	movne	r3, #0
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	e015      	b.n	8009ea2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	2b10      	cmp	r3, #16
 8009e7a:	d109      	bne.n	8009e90 <HAL_TIM_PWM_Start_DMA+0x94>
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	2b02      	cmp	r3, #2
 8009e86:	bf0c      	ite	eq
 8009e88:	2301      	moveq	r3, #1
 8009e8a:	2300      	movne	r3, #0
 8009e8c:	b2db      	uxtb	r3, r3
 8009e8e:	e008      	b.n	8009ea2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009e96:	b2db      	uxtb	r3, r3
 8009e98:	2b02      	cmp	r3, #2
 8009e9a:	bf0c      	ite	eq
 8009e9c:	2301      	moveq	r3, #1
 8009e9e:	2300      	movne	r3, #0
 8009ea0:	b2db      	uxtb	r3, r3
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d001      	beq.n	8009eaa <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8009ea6:	2302      	movs	r3, #2
 8009ea8:	e202      	b.n	800a2b0 <HAL_TIM_PWM_Start_DMA+0x4b4>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8009eaa:	68bb      	ldr	r3, [r7, #8]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d109      	bne.n	8009ec4 <HAL_TIM_PWM_Start_DMA+0xc8>
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009eb6:	b2db      	uxtb	r3, r3
 8009eb8:	2b01      	cmp	r3, #1
 8009eba:	bf0c      	ite	eq
 8009ebc:	2301      	moveq	r3, #1
 8009ebe:	2300      	movne	r3, #0
 8009ec0:	b2db      	uxtb	r3, r3
 8009ec2:	e03c      	b.n	8009f3e <HAL_TIM_PWM_Start_DMA+0x142>
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	2b04      	cmp	r3, #4
 8009ec8:	d109      	bne.n	8009ede <HAL_TIM_PWM_Start_DMA+0xe2>
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	bf0c      	ite	eq
 8009ed6:	2301      	moveq	r3, #1
 8009ed8:	2300      	movne	r3, #0
 8009eda:	b2db      	uxtb	r3, r3
 8009edc:	e02f      	b.n	8009f3e <HAL_TIM_PWM_Start_DMA+0x142>
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	2b08      	cmp	r3, #8
 8009ee2:	d109      	bne.n	8009ef8 <HAL_TIM_PWM_Start_DMA+0xfc>
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009eea:	b2db      	uxtb	r3, r3
 8009eec:	2b01      	cmp	r3, #1
 8009eee:	bf0c      	ite	eq
 8009ef0:	2301      	moveq	r3, #1
 8009ef2:	2300      	movne	r3, #0
 8009ef4:	b2db      	uxtb	r3, r3
 8009ef6:	e022      	b.n	8009f3e <HAL_TIM_PWM_Start_DMA+0x142>
 8009ef8:	68bb      	ldr	r3, [r7, #8]
 8009efa:	2b0c      	cmp	r3, #12
 8009efc:	d109      	bne.n	8009f12 <HAL_TIM_PWM_Start_DMA+0x116>
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f04:	b2db      	uxtb	r3, r3
 8009f06:	2b01      	cmp	r3, #1
 8009f08:	bf0c      	ite	eq
 8009f0a:	2301      	moveq	r3, #1
 8009f0c:	2300      	movne	r3, #0
 8009f0e:	b2db      	uxtb	r3, r3
 8009f10:	e015      	b.n	8009f3e <HAL_TIM_PWM_Start_DMA+0x142>
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	2b10      	cmp	r3, #16
 8009f16:	d109      	bne.n	8009f2c <HAL_TIM_PWM_Start_DMA+0x130>
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009f1e:	b2db      	uxtb	r3, r3
 8009f20:	2b01      	cmp	r3, #1
 8009f22:	bf0c      	ite	eq
 8009f24:	2301      	moveq	r3, #1
 8009f26:	2300      	movne	r3, #0
 8009f28:	b2db      	uxtb	r3, r3
 8009f2a:	e008      	b.n	8009f3e <HAL_TIM_PWM_Start_DMA+0x142>
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009f32:	b2db      	uxtb	r3, r3
 8009f34:	2b01      	cmp	r3, #1
 8009f36:	bf0c      	ite	eq
 8009f38:	2301      	moveq	r3, #1
 8009f3a:	2300      	movne	r3, #0
 8009f3c:	b2db      	uxtb	r3, r3
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d034      	beq.n	8009fac <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d002      	beq.n	8009f4e <HAL_TIM_PWM_Start_DMA+0x152>
 8009f48:	887b      	ldrh	r3, [r7, #2]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d101      	bne.n	8009f52 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8009f4e:	2301      	movs	r3, #1
 8009f50:	e1ae      	b.n	800a2b0 <HAL_TIM_PWM_Start_DMA+0x4b4>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d104      	bne.n	8009f62 <HAL_TIM_PWM_Start_DMA+0x166>
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	2202      	movs	r2, #2
 8009f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009f60:	e026      	b.n	8009fb0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	2b04      	cmp	r3, #4
 8009f66:	d104      	bne.n	8009f72 <HAL_TIM_PWM_Start_DMA+0x176>
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	2202      	movs	r2, #2
 8009f6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009f70:	e01e      	b.n	8009fb0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	2b08      	cmp	r3, #8
 8009f76:	d104      	bne.n	8009f82 <HAL_TIM_PWM_Start_DMA+0x186>
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2202      	movs	r2, #2
 8009f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009f80:	e016      	b.n	8009fb0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	2b0c      	cmp	r3, #12
 8009f86:	d104      	bne.n	8009f92 <HAL_TIM_PWM_Start_DMA+0x196>
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	2202      	movs	r2, #2
 8009f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009f90:	e00e      	b.n	8009fb0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	2b10      	cmp	r3, #16
 8009f96:	d104      	bne.n	8009fa2 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	2202      	movs	r2, #2
 8009f9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009fa0:	e006      	b.n	8009fb0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	2202      	movs	r2, #2
 8009fa6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009faa:	e001      	b.n	8009fb0 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8009fac:	2301      	movs	r3, #1
 8009fae:	e17f      	b.n	800a2b0 <HAL_TIM_PWM_Start_DMA+0x4b4>
  }

  switch (Channel)
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	2b0c      	cmp	r3, #12
 8009fb4:	f200 80ae 	bhi.w	800a114 <HAL_TIM_PWM_Start_DMA+0x318>
 8009fb8:	a201      	add	r2, pc, #4	@ (adr r2, 8009fc0 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8009fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fbe:	bf00      	nop
 8009fc0:	08009ff5 	.word	0x08009ff5
 8009fc4:	0800a115 	.word	0x0800a115
 8009fc8:	0800a115 	.word	0x0800a115
 8009fcc:	0800a115 	.word	0x0800a115
 8009fd0:	0800a03d 	.word	0x0800a03d
 8009fd4:	0800a115 	.word	0x0800a115
 8009fd8:	0800a115 	.word	0x0800a115
 8009fdc:	0800a115 	.word	0x0800a115
 8009fe0:	0800a085 	.word	0x0800a085
 8009fe4:	0800a115 	.word	0x0800a115
 8009fe8:	0800a115 	.word	0x0800a115
 8009fec:	0800a115 	.word	0x0800a115
 8009ff0:	0800a0cd 	.word	0x0800a0cd
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ff8:	4a67      	ldr	r2, [pc, #412]	@ (800a198 <HAL_TIM_PWM_Start_DMA+0x39c>)
 8009ffa:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a000:	4a66      	ldr	r2, [pc, #408]	@ (800a19c <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a002:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a008:	4a65      	ldr	r2, [pc, #404]	@ (800a1a0 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a00a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800a010:	6879      	ldr	r1, [r7, #4]
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	3334      	adds	r3, #52	@ 0x34
 800a018:	461a      	mov	r2, r3
 800a01a:	887b      	ldrh	r3, [r7, #2]
 800a01c:	f000 fc96 	bl	800a94c <TIM_DMA_Start_IT>
 800a020:	4603      	mov	r3, r0
 800a022:	2b00      	cmp	r3, #0
 800a024:	d001      	beq.n	800a02a <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a026:	2301      	movs	r3, #1
 800a028:	e142      	b.n	800a2b0 <HAL_TIM_PWM_Start_DMA+0x4b4>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	68da      	ldr	r2, [r3, #12]
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a038:	60da      	str	r2, [r3, #12]
      break;
 800a03a:	e06e      	b.n	800a11a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a040:	4a55      	ldr	r2, [pc, #340]	@ (800a198 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a042:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a048:	4a54      	ldr	r2, [pc, #336]	@ (800a19c <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a04a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a050:	4a53      	ldr	r2, [pc, #332]	@ (800a1a0 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a052:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800a058:	6879      	ldr	r1, [r7, #4]
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	3338      	adds	r3, #56	@ 0x38
 800a060:	461a      	mov	r2, r3
 800a062:	887b      	ldrh	r3, [r7, #2]
 800a064:	f000 fc72 	bl	800a94c <TIM_DMA_Start_IT>
 800a068:	4603      	mov	r3, r0
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d001      	beq.n	800a072 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a06e:	2301      	movs	r3, #1
 800a070:	e11e      	b.n	800a2b0 <HAL_TIM_PWM_Start_DMA+0x4b4>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	68da      	ldr	r2, [r3, #12]
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a080:	60da      	str	r2, [r3, #12]
      break;
 800a082:	e04a      	b.n	800a11a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a088:	4a43      	ldr	r2, [pc, #268]	@ (800a198 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a08a:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a090:	4a42      	ldr	r2, [pc, #264]	@ (800a19c <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a092:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a098:	4a41      	ldr	r2, [pc, #260]	@ (800a1a0 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a09a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a0a0:	6879      	ldr	r1, [r7, #4]
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	333c      	adds	r3, #60	@ 0x3c
 800a0a8:	461a      	mov	r2, r3
 800a0aa:	887b      	ldrh	r3, [r7, #2]
 800a0ac:	f000 fc4e 	bl	800a94c <TIM_DMA_Start_IT>
 800a0b0:	4603      	mov	r3, r0
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d001      	beq.n	800a0ba <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	e0fa      	b.n	800a2b0 <HAL_TIM_PWM_Start_DMA+0x4b4>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	68da      	ldr	r2, [r3, #12]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a0c8:	60da      	str	r2, [r3, #12]
      break;
 800a0ca:	e026      	b.n	800a11a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0d0:	4a31      	ldr	r2, [pc, #196]	@ (800a198 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a0d2:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0d8:	4a30      	ldr	r2, [pc, #192]	@ (800a19c <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a0da:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0e0:	4a2f      	ldr	r2, [pc, #188]	@ (800a1a0 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a0e2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a0e8:	6879      	ldr	r1, [r7, #4]
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	3340      	adds	r3, #64	@ 0x40
 800a0f0:	461a      	mov	r2, r3
 800a0f2:	887b      	ldrh	r3, [r7, #2]
 800a0f4:	f000 fc2a 	bl	800a94c <TIM_DMA_Start_IT>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d001      	beq.n	800a102 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a0fe:	2301      	movs	r3, #1
 800a100:	e0d6      	b.n	800a2b0 <HAL_TIM_PWM_Start_DMA+0x4b4>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	68da      	ldr	r2, [r3, #12]
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a110:	60da      	str	r2, [r3, #12]
      break;
 800a112:	e002      	b.n	800a11a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800a114:	2301      	movs	r3, #1
 800a116:	75fb      	strb	r3, [r7, #23]
      break;
 800a118:	bf00      	nop
  }

  if (status == HAL_OK)
 800a11a:	7dfb      	ldrb	r3, [r7, #23]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	f040 80c6 	bne.w	800a2ae <HAL_TIM_PWM_Start_DMA+0x4b2>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	2201      	movs	r2, #1
 800a128:	68b9      	ldr	r1, [r7, #8]
 800a12a:	4618      	mov	r0, r3
 800a12c:	f001 fa86 	bl	800b63c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	4a1b      	ldr	r2, [pc, #108]	@ (800a1a4 <HAL_TIM_PWM_Start_DMA+0x3a8>)
 800a136:	4293      	cmp	r3, r2
 800a138:	d02c      	beq.n	800a194 <HAL_TIM_PWM_Start_DMA+0x398>
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4a1a      	ldr	r2, [pc, #104]	@ (800a1a8 <HAL_TIM_PWM_Start_DMA+0x3ac>)
 800a140:	4293      	cmp	r3, r2
 800a142:	d027      	beq.n	800a194 <HAL_TIM_PWM_Start_DMA+0x398>
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	4a18      	ldr	r2, [pc, #96]	@ (800a1ac <HAL_TIM_PWM_Start_DMA+0x3b0>)
 800a14a:	4293      	cmp	r3, r2
 800a14c:	d022      	beq.n	800a194 <HAL_TIM_PWM_Start_DMA+0x398>
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	4a17      	ldr	r2, [pc, #92]	@ (800a1b0 <HAL_TIM_PWM_Start_DMA+0x3b4>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d01d      	beq.n	800a194 <HAL_TIM_PWM_Start_DMA+0x398>
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	4a15      	ldr	r2, [pc, #84]	@ (800a1b4 <HAL_TIM_PWM_Start_DMA+0x3b8>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d018      	beq.n	800a194 <HAL_TIM_PWM_Start_DMA+0x398>
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	4a14      	ldr	r2, [pc, #80]	@ (800a1b8 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 800a168:	4293      	cmp	r3, r2
 800a16a:	d013      	beq.n	800a194 <HAL_TIM_PWM_Start_DMA+0x398>
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	4a12      	ldr	r2, [pc, #72]	@ (800a1bc <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800a172:	4293      	cmp	r3, r2
 800a174:	d00e      	beq.n	800a194 <HAL_TIM_PWM_Start_DMA+0x398>
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	4a11      	ldr	r2, [pc, #68]	@ (800a1c0 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d009      	beq.n	800a194 <HAL_TIM_PWM_Start_DMA+0x398>
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	4a0f      	ldr	r2, [pc, #60]	@ (800a1c4 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 800a186:	4293      	cmp	r3, r2
 800a188:	d004      	beq.n	800a194 <HAL_TIM_PWM_Start_DMA+0x398>
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	4a0e      	ldr	r2, [pc, #56]	@ (800a1c8 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 800a190:	4293      	cmp	r3, r2
 800a192:	d11b      	bne.n	800a1cc <HAL_TIM_PWM_Start_DMA+0x3d0>
 800a194:	2301      	movs	r3, #1
 800a196:	e01a      	b.n	800a1ce <HAL_TIM_PWM_Start_DMA+0x3d2>
 800a198:	0800aa7d 	.word	0x0800aa7d
 800a19c:	0800aae5 	.word	0x0800aae5
 800a1a0:	0800a9eb 	.word	0x0800a9eb
 800a1a4:	40012c00 	.word	0x40012c00
 800a1a8:	50012c00 	.word	0x50012c00
 800a1ac:	40013400 	.word	0x40013400
 800a1b0:	50013400 	.word	0x50013400
 800a1b4:	40014000 	.word	0x40014000
 800a1b8:	50014000 	.word	0x50014000
 800a1bc:	40014400 	.word	0x40014400
 800a1c0:	50014400 	.word	0x50014400
 800a1c4:	40014800 	.word	0x40014800
 800a1c8:	50014800 	.word	0x50014800
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d007      	beq.n	800a1e2 <HAL_TIM_PWM_Start_DMA+0x3e6>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a1e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4a34      	ldr	r2, [pc, #208]	@ (800a2b8 <HAL_TIM_PWM_Start_DMA+0x4bc>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d040      	beq.n	800a26e <HAL_TIM_PWM_Start_DMA+0x472>
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	4a32      	ldr	r2, [pc, #200]	@ (800a2bc <HAL_TIM_PWM_Start_DMA+0x4c0>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d03b      	beq.n	800a26e <HAL_TIM_PWM_Start_DMA+0x472>
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1fe:	d036      	beq.n	800a26e <HAL_TIM_PWM_Start_DMA+0x472>
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a208:	d031      	beq.n	800a26e <HAL_TIM_PWM_Start_DMA+0x472>
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4a2c      	ldr	r2, [pc, #176]	@ (800a2c0 <HAL_TIM_PWM_Start_DMA+0x4c4>)
 800a210:	4293      	cmp	r3, r2
 800a212:	d02c      	beq.n	800a26e <HAL_TIM_PWM_Start_DMA+0x472>
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	4a2a      	ldr	r2, [pc, #168]	@ (800a2c4 <HAL_TIM_PWM_Start_DMA+0x4c8>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d027      	beq.n	800a26e <HAL_TIM_PWM_Start_DMA+0x472>
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	4a29      	ldr	r2, [pc, #164]	@ (800a2c8 <HAL_TIM_PWM_Start_DMA+0x4cc>)
 800a224:	4293      	cmp	r3, r2
 800a226:	d022      	beq.n	800a26e <HAL_TIM_PWM_Start_DMA+0x472>
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	4a27      	ldr	r2, [pc, #156]	@ (800a2cc <HAL_TIM_PWM_Start_DMA+0x4d0>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d01d      	beq.n	800a26e <HAL_TIM_PWM_Start_DMA+0x472>
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	4a26      	ldr	r2, [pc, #152]	@ (800a2d0 <HAL_TIM_PWM_Start_DMA+0x4d4>)
 800a238:	4293      	cmp	r3, r2
 800a23a:	d018      	beq.n	800a26e <HAL_TIM_PWM_Start_DMA+0x472>
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	4a24      	ldr	r2, [pc, #144]	@ (800a2d4 <HAL_TIM_PWM_Start_DMA+0x4d8>)
 800a242:	4293      	cmp	r3, r2
 800a244:	d013      	beq.n	800a26e <HAL_TIM_PWM_Start_DMA+0x472>
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	4a23      	ldr	r2, [pc, #140]	@ (800a2d8 <HAL_TIM_PWM_Start_DMA+0x4dc>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d00e      	beq.n	800a26e <HAL_TIM_PWM_Start_DMA+0x472>
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	4a21      	ldr	r2, [pc, #132]	@ (800a2dc <HAL_TIM_PWM_Start_DMA+0x4e0>)
 800a256:	4293      	cmp	r3, r2
 800a258:	d009      	beq.n	800a26e <HAL_TIM_PWM_Start_DMA+0x472>
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	4a20      	ldr	r2, [pc, #128]	@ (800a2e0 <HAL_TIM_PWM_Start_DMA+0x4e4>)
 800a260:	4293      	cmp	r3, r2
 800a262:	d004      	beq.n	800a26e <HAL_TIM_PWM_Start_DMA+0x472>
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	4a1e      	ldr	r2, [pc, #120]	@ (800a2e4 <HAL_TIM_PWM_Start_DMA+0x4e8>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d115      	bne.n	800a29a <HAL_TIM_PWM_Start_DMA+0x49e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	689a      	ldr	r2, [r3, #8]
 800a274:	4b1c      	ldr	r3, [pc, #112]	@ (800a2e8 <HAL_TIM_PWM_Start_DMA+0x4ec>)
 800a276:	4013      	ands	r3, r2
 800a278:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a27a:	693b      	ldr	r3, [r7, #16]
 800a27c:	2b06      	cmp	r3, #6
 800a27e:	d015      	beq.n	800a2ac <HAL_TIM_PWM_Start_DMA+0x4b0>
 800a280:	693b      	ldr	r3, [r7, #16]
 800a282:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a286:	d011      	beq.n	800a2ac <HAL_TIM_PWM_Start_DMA+0x4b0>
      {
        __HAL_TIM_ENABLE(htim);
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	681a      	ldr	r2, [r3, #0]
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f042 0201 	orr.w	r2, r2, #1
 800a296:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a298:	e008      	b.n	800a2ac <HAL_TIM_PWM_Start_DMA+0x4b0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	681a      	ldr	r2, [r3, #0]
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f042 0201 	orr.w	r2, r2, #1
 800a2a8:	601a      	str	r2, [r3, #0]
 800a2aa:	e000      	b.n	800a2ae <HAL_TIM_PWM_Start_DMA+0x4b2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2ac:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800a2ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3718      	adds	r7, #24
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}
 800a2b8:	40012c00 	.word	0x40012c00
 800a2bc:	50012c00 	.word	0x50012c00
 800a2c0:	40000400 	.word	0x40000400
 800a2c4:	50000400 	.word	0x50000400
 800a2c8:	40000800 	.word	0x40000800
 800a2cc:	50000800 	.word	0x50000800
 800a2d0:	40000c00 	.word	0x40000c00
 800a2d4:	50000c00 	.word	0x50000c00
 800a2d8:	40013400 	.word	0x40013400
 800a2dc:	50013400 	.word	0x50013400
 800a2e0:	40014000 	.word	0x40014000
 800a2e4:	50014000 	.word	0x50014000
 800a2e8:	00010007 	.word	0x00010007

0800a2ec <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b084      	sub	sp, #16
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
 800a2f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	2b0c      	cmp	r3, #12
 800a2fe:	d855      	bhi.n	800a3ac <HAL_TIM_PWM_Stop_DMA+0xc0>
 800a300:	a201      	add	r2, pc, #4	@ (adr r2, 800a308 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800a302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a306:	bf00      	nop
 800a308:	0800a33d 	.word	0x0800a33d
 800a30c:	0800a3ad 	.word	0x0800a3ad
 800a310:	0800a3ad 	.word	0x0800a3ad
 800a314:	0800a3ad 	.word	0x0800a3ad
 800a318:	0800a359 	.word	0x0800a359
 800a31c:	0800a3ad 	.word	0x0800a3ad
 800a320:	0800a3ad 	.word	0x0800a3ad
 800a324:	0800a3ad 	.word	0x0800a3ad
 800a328:	0800a375 	.word	0x0800a375
 800a32c:	0800a3ad 	.word	0x0800a3ad
 800a330:	0800a3ad 	.word	0x0800a3ad
 800a334:	0800a3ad 	.word	0x0800a3ad
 800a338:	0800a391 	.word	0x0800a391
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	68da      	ldr	r2, [r3, #12]
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800a34a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a350:	4618      	mov	r0, r3
 800a352:	f7fa fb37 	bl	80049c4 <HAL_DMA_Abort_IT>
      break;
 800a356:	e02c      	b.n	800a3b2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	68da      	ldr	r2, [r3, #12]
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a366:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a36c:	4618      	mov	r0, r3
 800a36e:	f7fa fb29 	bl	80049c4 <HAL_DMA_Abort_IT>
      break;
 800a372:	e01e      	b.n	800a3b2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	68da      	ldr	r2, [r3, #12]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a382:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a388:	4618      	mov	r0, r3
 800a38a:	f7fa fb1b 	bl	80049c4 <HAL_DMA_Abort_IT>
      break;
 800a38e:	e010      	b.n	800a3b2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	68da      	ldr	r2, [r3, #12]
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a39e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	f7fa fb0d 	bl	80049c4 <HAL_DMA_Abort_IT>
      break;
 800a3aa:	e002      	b.n	800a3b2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800a3ac:	2301      	movs	r3, #1
 800a3ae:	73fb      	strb	r3, [r7, #15]
      break;
 800a3b0:	bf00      	nop
  }

  if (status == HAL_OK)
 800a3b2:	7bfb      	ldrb	r3, [r7, #15]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	f040 809a 	bne.w	800a4ee <HAL_TIM_PWM_Stop_DMA+0x202>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	6839      	ldr	r1, [r7, #0]
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f001 f93a 	bl	800b63c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	4a4a      	ldr	r2, [pc, #296]	@ (800a4f8 <HAL_TIM_PWM_Stop_DMA+0x20c>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	d02c      	beq.n	800a42c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	4a49      	ldr	r2, [pc, #292]	@ (800a4fc <HAL_TIM_PWM_Stop_DMA+0x210>)
 800a3d8:	4293      	cmp	r3, r2
 800a3da:	d027      	beq.n	800a42c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	4a47      	ldr	r2, [pc, #284]	@ (800a500 <HAL_TIM_PWM_Stop_DMA+0x214>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d022      	beq.n	800a42c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	4a46      	ldr	r2, [pc, #280]	@ (800a504 <HAL_TIM_PWM_Stop_DMA+0x218>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d01d      	beq.n	800a42c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	4a44      	ldr	r2, [pc, #272]	@ (800a508 <HAL_TIM_PWM_Stop_DMA+0x21c>)
 800a3f6:	4293      	cmp	r3, r2
 800a3f8:	d018      	beq.n	800a42c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	4a43      	ldr	r2, [pc, #268]	@ (800a50c <HAL_TIM_PWM_Stop_DMA+0x220>)
 800a400:	4293      	cmp	r3, r2
 800a402:	d013      	beq.n	800a42c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	4a41      	ldr	r2, [pc, #260]	@ (800a510 <HAL_TIM_PWM_Stop_DMA+0x224>)
 800a40a:	4293      	cmp	r3, r2
 800a40c:	d00e      	beq.n	800a42c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	4a40      	ldr	r2, [pc, #256]	@ (800a514 <HAL_TIM_PWM_Stop_DMA+0x228>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d009      	beq.n	800a42c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	4a3e      	ldr	r2, [pc, #248]	@ (800a518 <HAL_TIM_PWM_Stop_DMA+0x22c>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d004      	beq.n	800a42c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	4a3d      	ldr	r2, [pc, #244]	@ (800a51c <HAL_TIM_PWM_Stop_DMA+0x230>)
 800a428:	4293      	cmp	r3, r2
 800a42a:	d101      	bne.n	800a430 <HAL_TIM_PWM_Stop_DMA+0x144>
 800a42c:	2301      	movs	r3, #1
 800a42e:	e000      	b.n	800a432 <HAL_TIM_PWM_Stop_DMA+0x146>
 800a430:	2300      	movs	r3, #0
 800a432:	2b00      	cmp	r3, #0
 800a434:	d017      	beq.n	800a466 <HAL_TIM_PWM_Stop_DMA+0x17a>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	6a1a      	ldr	r2, [r3, #32]
 800a43c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a440:	4013      	ands	r3, r2
 800a442:	2b00      	cmp	r3, #0
 800a444:	d10f      	bne.n	800a466 <HAL_TIM_PWM_Stop_DMA+0x17a>
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	6a1a      	ldr	r2, [r3, #32]
 800a44c:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a450:	4013      	ands	r3, r2
 800a452:	2b00      	cmp	r3, #0
 800a454:	d107      	bne.n	800a466 <HAL_TIM_PWM_Stop_DMA+0x17a>
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a464:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	6a1a      	ldr	r2, [r3, #32]
 800a46c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a470:	4013      	ands	r3, r2
 800a472:	2b00      	cmp	r3, #0
 800a474:	d10f      	bne.n	800a496 <HAL_TIM_PWM_Stop_DMA+0x1aa>
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	6a1a      	ldr	r2, [r3, #32]
 800a47c:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a480:	4013      	ands	r3, r2
 800a482:	2b00      	cmp	r3, #0
 800a484:	d107      	bne.n	800a496 <HAL_TIM_PWM_Stop_DMA+0x1aa>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	681a      	ldr	r2, [r3, #0]
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f022 0201 	bic.w	r2, r2, #1
 800a494:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d104      	bne.n	800a4a6 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2201      	movs	r2, #1
 800a4a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a4a4:	e023      	b.n	800a4ee <HAL_TIM_PWM_Stop_DMA+0x202>
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	2b04      	cmp	r3, #4
 800a4aa:	d104      	bne.n	800a4b6 <HAL_TIM_PWM_Stop_DMA+0x1ca>
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2201      	movs	r2, #1
 800a4b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a4b4:	e01b      	b.n	800a4ee <HAL_TIM_PWM_Stop_DMA+0x202>
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	2b08      	cmp	r3, #8
 800a4ba:	d104      	bne.n	800a4c6 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2201      	movs	r2, #1
 800a4c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a4c4:	e013      	b.n	800a4ee <HAL_TIM_PWM_Stop_DMA+0x202>
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	2b0c      	cmp	r3, #12
 800a4ca:	d104      	bne.n	800a4d6 <HAL_TIM_PWM_Stop_DMA+0x1ea>
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a4d4:	e00b      	b.n	800a4ee <HAL_TIM_PWM_Stop_DMA+0x202>
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	2b10      	cmp	r3, #16
 800a4da:	d104      	bne.n	800a4e6 <HAL_TIM_PWM_Stop_DMA+0x1fa>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2201      	movs	r2, #1
 800a4e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a4e4:	e003      	b.n	800a4ee <HAL_TIM_PWM_Stop_DMA+0x202>
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	2201      	movs	r2, #1
 800a4ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800a4ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3710      	adds	r7, #16
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}
 800a4f8:	40012c00 	.word	0x40012c00
 800a4fc:	50012c00 	.word	0x50012c00
 800a500:	40013400 	.word	0x40013400
 800a504:	50013400 	.word	0x50013400
 800a508:	40014000 	.word	0x40014000
 800a50c:	50014000 	.word	0x50014000
 800a510:	40014400 	.word	0x40014400
 800a514:	50014400 	.word	0x50014400
 800a518:	40014800 	.word	0x40014800
 800a51c:	50014800 	.word	0x50014800

0800a520 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b086      	sub	sp, #24
 800a524:	af00      	add	r7, sp, #0
 800a526:	60f8      	str	r0, [r7, #12]
 800a528:	60b9      	str	r1, [r7, #8]
 800a52a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a52c:	2300      	movs	r3, #0
 800a52e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a536:	2b01      	cmp	r3, #1
 800a538:	d101      	bne.n	800a53e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a53a:	2302      	movs	r3, #2
 800a53c:	e0ff      	b.n	800a73e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	2201      	movs	r2, #1
 800a542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2b14      	cmp	r3, #20
 800a54a:	f200 80f0 	bhi.w	800a72e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a54e:	a201      	add	r2, pc, #4	@ (adr r2, 800a554 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a554:	0800a5a9 	.word	0x0800a5a9
 800a558:	0800a72f 	.word	0x0800a72f
 800a55c:	0800a72f 	.word	0x0800a72f
 800a560:	0800a72f 	.word	0x0800a72f
 800a564:	0800a5e9 	.word	0x0800a5e9
 800a568:	0800a72f 	.word	0x0800a72f
 800a56c:	0800a72f 	.word	0x0800a72f
 800a570:	0800a72f 	.word	0x0800a72f
 800a574:	0800a62b 	.word	0x0800a62b
 800a578:	0800a72f 	.word	0x0800a72f
 800a57c:	0800a72f 	.word	0x0800a72f
 800a580:	0800a72f 	.word	0x0800a72f
 800a584:	0800a66b 	.word	0x0800a66b
 800a588:	0800a72f 	.word	0x0800a72f
 800a58c:	0800a72f 	.word	0x0800a72f
 800a590:	0800a72f 	.word	0x0800a72f
 800a594:	0800a6ad 	.word	0x0800a6ad
 800a598:	0800a72f 	.word	0x0800a72f
 800a59c:	0800a72f 	.word	0x0800a72f
 800a5a0:	0800a72f 	.word	0x0800a72f
 800a5a4:	0800a6ed 	.word	0x0800a6ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	68b9      	ldr	r1, [r7, #8]
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	f000 fbd2 	bl	800ad58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	699a      	ldr	r2, [r3, #24]
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f042 0208 	orr.w	r2, r2, #8
 800a5c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	699a      	ldr	r2, [r3, #24]
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f022 0204 	bic.w	r2, r2, #4
 800a5d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	6999      	ldr	r1, [r3, #24]
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	691a      	ldr	r2, [r3, #16]
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	430a      	orrs	r2, r1
 800a5e4:	619a      	str	r2, [r3, #24]
      break;
 800a5e6:	e0a5      	b.n	800a734 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	68b9      	ldr	r1, [r7, #8]
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	f000 fc74 	bl	800aedc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	699a      	ldr	r2, [r3, #24]
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a602:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	699a      	ldr	r2, [r3, #24]
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a612:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	6999      	ldr	r1, [r3, #24]
 800a61a:	68bb      	ldr	r3, [r7, #8]
 800a61c:	691b      	ldr	r3, [r3, #16]
 800a61e:	021a      	lsls	r2, r3, #8
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	430a      	orrs	r2, r1
 800a626:	619a      	str	r2, [r3, #24]
      break;
 800a628:	e084      	b.n	800a734 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	68b9      	ldr	r1, [r7, #8]
 800a630:	4618      	mov	r0, r3
 800a632:	f000 fd03 	bl	800b03c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	69da      	ldr	r2, [r3, #28]
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	f042 0208 	orr.w	r2, r2, #8
 800a644:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	69da      	ldr	r2, [r3, #28]
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	f022 0204 	bic.w	r2, r2, #4
 800a654:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	69d9      	ldr	r1, [r3, #28]
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	691a      	ldr	r2, [r3, #16]
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	430a      	orrs	r2, r1
 800a666:	61da      	str	r2, [r3, #28]
      break;
 800a668:	e064      	b.n	800a734 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	68b9      	ldr	r1, [r7, #8]
 800a670:	4618      	mov	r0, r3
 800a672:	f000 fd91 	bl	800b198 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	69da      	ldr	r2, [r3, #28]
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a684:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	69da      	ldr	r2, [r3, #28]
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a694:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	69d9      	ldr	r1, [r3, #28]
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	691b      	ldr	r3, [r3, #16]
 800a6a0:	021a      	lsls	r2, r3, #8
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	430a      	orrs	r2, r1
 800a6a8:	61da      	str	r2, [r3, #28]
      break;
 800a6aa:	e043      	b.n	800a734 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	68b9      	ldr	r1, [r7, #8]
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f000 fe20 	bl	800b2f8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f042 0208 	orr.w	r2, r2, #8
 800a6c6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f022 0204 	bic.w	r2, r2, #4
 800a6d6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a6de:	68bb      	ldr	r3, [r7, #8]
 800a6e0:	691a      	ldr	r2, [r3, #16]
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	430a      	orrs	r2, r1
 800a6e8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a6ea:	e023      	b.n	800a734 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	68b9      	ldr	r1, [r7, #8]
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	f000 fe82 	bl	800b3fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a706:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a716:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a71e:	68bb      	ldr	r3, [r7, #8]
 800a720:	691b      	ldr	r3, [r3, #16]
 800a722:	021a      	lsls	r2, r3, #8
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	430a      	orrs	r2, r1
 800a72a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a72c:	e002      	b.n	800a734 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a72e:	2301      	movs	r3, #1
 800a730:	75fb      	strb	r3, [r7, #23]
      break;
 800a732:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	2200      	movs	r2, #0
 800a738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a73c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3718      	adds	r7, #24
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}
 800a746:	bf00      	nop

0800a748 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b084      	sub	sp, #16
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
 800a750:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a752:	2300      	movs	r3, #0
 800a754:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a75c:	2b01      	cmp	r3, #1
 800a75e:	d101      	bne.n	800a764 <HAL_TIM_ConfigClockSource+0x1c>
 800a760:	2302      	movs	r3, #2
 800a762:	e0e6      	b.n	800a932 <HAL_TIM_ConfigClockSource+0x1ea>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2201      	movs	r2, #1
 800a768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2202      	movs	r2, #2
 800a770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	689b      	ldr	r3, [r3, #8]
 800a77a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a782:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a786:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a78e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	68ba      	ldr	r2, [r7, #8]
 800a796:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a67      	ldr	r2, [pc, #412]	@ (800a93c <HAL_TIM_ConfigClockSource+0x1f4>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	f000 80b1 	beq.w	800a906 <HAL_TIM_ConfigClockSource+0x1be>
 800a7a4:	4a65      	ldr	r2, [pc, #404]	@ (800a93c <HAL_TIM_ConfigClockSource+0x1f4>)
 800a7a6:	4293      	cmp	r3, r2
 800a7a8:	f200 80b6 	bhi.w	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a7ac:	4a64      	ldr	r2, [pc, #400]	@ (800a940 <HAL_TIM_ConfigClockSource+0x1f8>)
 800a7ae:	4293      	cmp	r3, r2
 800a7b0:	f000 80a9 	beq.w	800a906 <HAL_TIM_ConfigClockSource+0x1be>
 800a7b4:	4a62      	ldr	r2, [pc, #392]	@ (800a940 <HAL_TIM_ConfigClockSource+0x1f8>)
 800a7b6:	4293      	cmp	r3, r2
 800a7b8:	f200 80ae 	bhi.w	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a7bc:	4a61      	ldr	r2, [pc, #388]	@ (800a944 <HAL_TIM_ConfigClockSource+0x1fc>)
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	f000 80a1 	beq.w	800a906 <HAL_TIM_ConfigClockSource+0x1be>
 800a7c4:	4a5f      	ldr	r2, [pc, #380]	@ (800a944 <HAL_TIM_ConfigClockSource+0x1fc>)
 800a7c6:	4293      	cmp	r3, r2
 800a7c8:	f200 80a6 	bhi.w	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a7cc:	4a5e      	ldr	r2, [pc, #376]	@ (800a948 <HAL_TIM_ConfigClockSource+0x200>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	f000 8099 	beq.w	800a906 <HAL_TIM_ConfigClockSource+0x1be>
 800a7d4:	4a5c      	ldr	r2, [pc, #368]	@ (800a948 <HAL_TIM_ConfigClockSource+0x200>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	f200 809e 	bhi.w	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a7dc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a7e0:	f000 8091 	beq.w	800a906 <HAL_TIM_ConfigClockSource+0x1be>
 800a7e4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a7e8:	f200 8096 	bhi.w	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a7ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a7f0:	f000 8089 	beq.w	800a906 <HAL_TIM_ConfigClockSource+0x1be>
 800a7f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a7f8:	f200 808e 	bhi.w	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a7fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a800:	d03e      	beq.n	800a880 <HAL_TIM_ConfigClockSource+0x138>
 800a802:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a806:	f200 8087 	bhi.w	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a80a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a80e:	f000 8086 	beq.w	800a91e <HAL_TIM_ConfigClockSource+0x1d6>
 800a812:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a816:	d87f      	bhi.n	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a818:	2b70      	cmp	r3, #112	@ 0x70
 800a81a:	d01a      	beq.n	800a852 <HAL_TIM_ConfigClockSource+0x10a>
 800a81c:	2b70      	cmp	r3, #112	@ 0x70
 800a81e:	d87b      	bhi.n	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a820:	2b60      	cmp	r3, #96	@ 0x60
 800a822:	d050      	beq.n	800a8c6 <HAL_TIM_ConfigClockSource+0x17e>
 800a824:	2b60      	cmp	r3, #96	@ 0x60
 800a826:	d877      	bhi.n	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a828:	2b50      	cmp	r3, #80	@ 0x50
 800a82a:	d03c      	beq.n	800a8a6 <HAL_TIM_ConfigClockSource+0x15e>
 800a82c:	2b50      	cmp	r3, #80	@ 0x50
 800a82e:	d873      	bhi.n	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a830:	2b40      	cmp	r3, #64	@ 0x40
 800a832:	d058      	beq.n	800a8e6 <HAL_TIM_ConfigClockSource+0x19e>
 800a834:	2b40      	cmp	r3, #64	@ 0x40
 800a836:	d86f      	bhi.n	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a838:	2b30      	cmp	r3, #48	@ 0x30
 800a83a:	d064      	beq.n	800a906 <HAL_TIM_ConfigClockSource+0x1be>
 800a83c:	2b30      	cmp	r3, #48	@ 0x30
 800a83e:	d86b      	bhi.n	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a840:	2b20      	cmp	r3, #32
 800a842:	d060      	beq.n	800a906 <HAL_TIM_ConfigClockSource+0x1be>
 800a844:	2b20      	cmp	r3, #32
 800a846:	d867      	bhi.n	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d05c      	beq.n	800a906 <HAL_TIM_ConfigClockSource+0x1be>
 800a84c:	2b10      	cmp	r3, #16
 800a84e:	d05a      	beq.n	800a906 <HAL_TIM_ConfigClockSource+0x1be>
 800a850:	e062      	b.n	800a918 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a862:	f000 fecb 	bl	800b5fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	689b      	ldr	r3, [r3, #8]
 800a86c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a874:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	68ba      	ldr	r2, [r7, #8]
 800a87c:	609a      	str	r2, [r3, #8]
      break;
 800a87e:	e04f      	b.n	800a920 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a890:	f000 feb4 	bl	800b5fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	689a      	ldr	r2, [r3, #8]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a8a2:	609a      	str	r2, [r3, #8]
      break;
 800a8a4:	e03c      	b.n	800a920 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a8b2:	461a      	mov	r2, r3
 800a8b4:	f000 fe26 	bl	800b504 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	2150      	movs	r1, #80	@ 0x50
 800a8be:	4618      	mov	r0, r3
 800a8c0:	f000 fe7f 	bl	800b5c2 <TIM_ITRx_SetConfig>
      break;
 800a8c4:	e02c      	b.n	800a920 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a8d2:	461a      	mov	r2, r3
 800a8d4:	f000 fe45 	bl	800b562 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	2160      	movs	r1, #96	@ 0x60
 800a8de:	4618      	mov	r0, r3
 800a8e0:	f000 fe6f 	bl	800b5c2 <TIM_ITRx_SetConfig>
      break;
 800a8e4:	e01c      	b.n	800a920 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a8f2:	461a      	mov	r2, r3
 800a8f4:	f000 fe06 	bl	800b504 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	2140      	movs	r1, #64	@ 0x40
 800a8fe:	4618      	mov	r0, r3
 800a900:	f000 fe5f 	bl	800b5c2 <TIM_ITRx_SetConfig>
      break;
 800a904:	e00c      	b.n	800a920 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681a      	ldr	r2, [r3, #0]
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	4619      	mov	r1, r3
 800a910:	4610      	mov	r0, r2
 800a912:	f000 fe56 	bl	800b5c2 <TIM_ITRx_SetConfig>
      break;
 800a916:	e003      	b.n	800a920 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800a918:	2301      	movs	r3, #1
 800a91a:	73fb      	strb	r3, [r7, #15]
      break;
 800a91c:	e000      	b.n	800a920 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800a91e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2201      	movs	r2, #1
 800a924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2200      	movs	r2, #0
 800a92c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a930:	7bfb      	ldrb	r3, [r7, #15]
}
 800a932:	4618      	mov	r0, r3
 800a934:	3710      	adds	r7, #16
 800a936:	46bd      	mov	sp, r7
 800a938:	bd80      	pop	{r7, pc}
 800a93a:	bf00      	nop
 800a93c:	00100070 	.word	0x00100070
 800a940:	00100040 	.word	0x00100040
 800a944:	00100030 	.word	0x00100030
 800a948:	00100020 	.word	0x00100020

0800a94c <TIM_DMA_Start_IT>:
  * @param  length   : The size of a source block transfer in byte.
  * @retval HAL status
  */
HAL_StatusTypeDef TIM_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t src, uint32_t dst,
                                   uint32_t length)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b086      	sub	sp, #24
 800a950:	af00      	add	r7, sp, #0
 800a952:	60f8      	str	r0, [r7, #12]
 800a954:	60b9      	str	r1, [r7, #8]
 800a956:	607a      	str	r2, [r7, #4]
 800a958:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status ;

  /* Enable the DMA channel */
  if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a95e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a962:	2b00      	cmp	r3, #0
 800a964:	d020      	beq.n	800a9a8 <TIM_DMA_Start_IT+0x5c>
  {
    if ((hdma->LinkedListQueue != 0U) && (hdma->LinkedListQueue->Head != 0U))
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d019      	beq.n	800a9a2 <TIM_DMA_Start_IT+0x56>
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d014      	beq.n	800a9a2 <TIM_DMA_Start_IT+0x56>
    {
      /* Enable the DMA channel */
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = length;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	683a      	ldr	r2, [r7, #0]
 800a980:	609a      	str	r2, [r3, #8]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = src;
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	68ba      	ldr	r2, [r7, #8]
 800a98a:	60da      	str	r2, [r3, #12]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = dst;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	687a      	ldr	r2, [r7, #4]
 800a994:	611a      	str	r2, [r3, #16]

      status = HAL_DMAEx_List_Start_IT(hdma);
 800a996:	68f8      	ldr	r0, [r7, #12]
 800a998:	f7fa fc80 	bl	800529c <HAL_DMAEx_List_Start_IT>
 800a99c:	4603      	mov	r3, r0
 800a99e:	75fb      	strb	r3, [r7, #23]
 800a9a0:	e00a      	b.n	800a9b8 <TIM_DMA_Start_IT+0x6c>
    }
    else
    {
      status = HAL_ERROR;
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	75fb      	strb	r3, [r7, #23]
 800a9a6:	e007      	b.n	800a9b8 <TIM_DMA_Start_IT+0x6c>
    }
  }
  else
  {
    status = HAL_DMA_Start_IT(hdma, src, dst, length);
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	687a      	ldr	r2, [r7, #4]
 800a9ac:	68b9      	ldr	r1, [r7, #8]
 800a9ae:	68f8      	ldr	r0, [r7, #12]
 800a9b0:	f7f9 ffa8 	bl	8004904 <HAL_DMA_Start_IT>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800a9b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	3718      	adds	r7, #24
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd80      	pop	{r7, pc}

0800a9c2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a9c2:	b480      	push	{r7}
 800a9c4:	b083      	sub	sp, #12
 800a9c6:	af00      	add	r7, sp, #0
 800a9c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800a9ca:	bf00      	nop
 800a9cc:	370c      	adds	r7, #12
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d4:	4770      	bx	lr

0800a9d6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800a9d6:	b480      	push	{r7}
 800a9d8:	b083      	sub	sp, #12
 800a9da:	af00      	add	r7, sp, #0
 800a9dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800a9de:	bf00      	nop
 800a9e0:	370c      	adds	r7, #12
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e8:	4770      	bx	lr

0800a9ea <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800a9ea:	b580      	push	{r7, lr}
 800a9ec:	b084      	sub	sp, #16
 800a9ee:	af00      	add	r7, sp, #0
 800a9f0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a9f6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9fc:	687a      	ldr	r2, [r7, #4]
 800a9fe:	429a      	cmp	r2, r3
 800aa00:	d107      	bne.n	800aa12 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	2201      	movs	r2, #1
 800aa06:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	2201      	movs	r2, #1
 800aa0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aa10:	e02a      	b.n	800aa68 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa16:	687a      	ldr	r2, [r7, #4]
 800aa18:	429a      	cmp	r2, r3
 800aa1a:	d107      	bne.n	800aa2c <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	2202      	movs	r2, #2
 800aa20:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	2201      	movs	r2, #1
 800aa26:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aa2a:	e01d      	b.n	800aa68 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa30:	687a      	ldr	r2, [r7, #4]
 800aa32:	429a      	cmp	r2, r3
 800aa34:	d107      	bne.n	800aa46 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	2204      	movs	r2, #4
 800aa3a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	2201      	movs	r2, #1
 800aa40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aa44:	e010      	b.n	800aa68 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa4a:	687a      	ldr	r2, [r7, #4]
 800aa4c:	429a      	cmp	r2, r3
 800aa4e:	d107      	bne.n	800aa60 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	2208      	movs	r2, #8
 800aa54:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	2201      	movs	r2, #1
 800aa5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aa5e:	e003      	b.n	800aa68 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	2201      	movs	r2, #1
 800aa64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800aa68:	68f8      	ldr	r0, [r7, #12]
 800aa6a:	f7ff ffb4 	bl	800a9d6 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	2200      	movs	r2, #0
 800aa72:	771a      	strb	r2, [r3, #28]
}
 800aa74:	bf00      	nop
 800aa76:	3710      	adds	r7, #16
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	bd80      	pop	{r7, pc}

0800aa7c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa88:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa8e:	687a      	ldr	r2, [r7, #4]
 800aa90:	429a      	cmp	r2, r3
 800aa92:	d103      	bne.n	800aa9c <TIM_DMADelayPulseCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	2201      	movs	r2, #1
 800aa98:	771a      	strb	r2, [r3, #28]
 800aa9a:	e019      	b.n	800aad0 <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaa0:	687a      	ldr	r2, [r7, #4]
 800aaa2:	429a      	cmp	r2, r3
 800aaa4:	d103      	bne.n	800aaae <TIM_DMADelayPulseCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	2202      	movs	r2, #2
 800aaaa:	771a      	strb	r2, [r3, #28]
 800aaac:	e010      	b.n	800aad0 <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aab2:	687a      	ldr	r2, [r7, #4]
 800aab4:	429a      	cmp	r2, r3
 800aab6:	d103      	bne.n	800aac0 <TIM_DMADelayPulseCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	2204      	movs	r2, #4
 800aabc:	771a      	strb	r2, [r3, #28]
 800aabe:	e007      	b.n	800aad0 <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aac4:	687a      	ldr	r2, [r7, #4]
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d102      	bne.n	800aad0 <TIM_DMADelayPulseCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	2208      	movs	r2, #8
 800aace:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aad0:	68f8      	ldr	r0, [r7, #12]
 800aad2:	f7f7 f86b 	bl	8001bac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	2200      	movs	r2, #0
 800aada:	771a      	strb	r2, [r3, #28]
}
 800aadc:	bf00      	nop
 800aade:	3710      	adds	r7, #16
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}

0800aae4 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b084      	sub	sp, #16
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aaf0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaf6:	687a      	ldr	r2, [r7, #4]
 800aaf8:	429a      	cmp	r2, r3
 800aafa:	d103      	bne.n	800ab04 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	2201      	movs	r2, #1
 800ab00:	771a      	strb	r2, [r3, #28]
 800ab02:	e019      	b.n	800ab38 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab08:	687a      	ldr	r2, [r7, #4]
 800ab0a:	429a      	cmp	r2, r3
 800ab0c:	d103      	bne.n	800ab16 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	2202      	movs	r2, #2
 800ab12:	771a      	strb	r2, [r3, #28]
 800ab14:	e010      	b.n	800ab38 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab1a:	687a      	ldr	r2, [r7, #4]
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d103      	bne.n	800ab28 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	2204      	movs	r2, #4
 800ab24:	771a      	strb	r2, [r3, #28]
 800ab26:	e007      	b.n	800ab38 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab2c:	687a      	ldr	r2, [r7, #4]
 800ab2e:	429a      	cmp	r2, r3
 800ab30:	d102      	bne.n	800ab38 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	2208      	movs	r2, #8
 800ab36:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800ab38:	68f8      	ldr	r0, [r7, #12]
 800ab3a:	f7ff ff42 	bl	800a9c2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	2200      	movs	r2, #0
 800ab42:	771a      	strb	r2, [r3, #28]
}
 800ab44:	bf00      	nop
 800ab46:	3710      	adds	r7, #16
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}

0800ab4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b085      	sub	sp, #20
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
 800ab54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	4a6e      	ldr	r2, [pc, #440]	@ (800ad18 <TIM_Base_SetConfig+0x1cc>)
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d02b      	beq.n	800abbc <TIM_Base_SetConfig+0x70>
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	4a6d      	ldr	r2, [pc, #436]	@ (800ad1c <TIM_Base_SetConfig+0x1d0>)
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	d027      	beq.n	800abbc <TIM_Base_SetConfig+0x70>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab72:	d023      	beq.n	800abbc <TIM_Base_SetConfig+0x70>
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab7a:	d01f      	beq.n	800abbc <TIM_Base_SetConfig+0x70>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	4a68      	ldr	r2, [pc, #416]	@ (800ad20 <TIM_Base_SetConfig+0x1d4>)
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d01b      	beq.n	800abbc <TIM_Base_SetConfig+0x70>
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	4a67      	ldr	r2, [pc, #412]	@ (800ad24 <TIM_Base_SetConfig+0x1d8>)
 800ab88:	4293      	cmp	r3, r2
 800ab8a:	d017      	beq.n	800abbc <TIM_Base_SetConfig+0x70>
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	4a66      	ldr	r2, [pc, #408]	@ (800ad28 <TIM_Base_SetConfig+0x1dc>)
 800ab90:	4293      	cmp	r3, r2
 800ab92:	d013      	beq.n	800abbc <TIM_Base_SetConfig+0x70>
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	4a65      	ldr	r2, [pc, #404]	@ (800ad2c <TIM_Base_SetConfig+0x1e0>)
 800ab98:	4293      	cmp	r3, r2
 800ab9a:	d00f      	beq.n	800abbc <TIM_Base_SetConfig+0x70>
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	4a64      	ldr	r2, [pc, #400]	@ (800ad30 <TIM_Base_SetConfig+0x1e4>)
 800aba0:	4293      	cmp	r3, r2
 800aba2:	d00b      	beq.n	800abbc <TIM_Base_SetConfig+0x70>
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	4a63      	ldr	r2, [pc, #396]	@ (800ad34 <TIM_Base_SetConfig+0x1e8>)
 800aba8:	4293      	cmp	r3, r2
 800abaa:	d007      	beq.n	800abbc <TIM_Base_SetConfig+0x70>
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	4a62      	ldr	r2, [pc, #392]	@ (800ad38 <TIM_Base_SetConfig+0x1ec>)
 800abb0:	4293      	cmp	r3, r2
 800abb2:	d003      	beq.n	800abbc <TIM_Base_SetConfig+0x70>
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	4a61      	ldr	r2, [pc, #388]	@ (800ad3c <TIM_Base_SetConfig+0x1f0>)
 800abb8:	4293      	cmp	r3, r2
 800abba:	d108      	bne.n	800abce <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800abc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800abc4:	683b      	ldr	r3, [r7, #0]
 800abc6:	685b      	ldr	r3, [r3, #4]
 800abc8:	68fa      	ldr	r2, [r7, #12]
 800abca:	4313      	orrs	r3, r2
 800abcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	4a51      	ldr	r2, [pc, #324]	@ (800ad18 <TIM_Base_SetConfig+0x1cc>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d043      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	4a50      	ldr	r2, [pc, #320]	@ (800ad1c <TIM_Base_SetConfig+0x1d0>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	d03f      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800abe4:	d03b      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800abec:	d037      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	4a4b      	ldr	r2, [pc, #300]	@ (800ad20 <TIM_Base_SetConfig+0x1d4>)
 800abf2:	4293      	cmp	r3, r2
 800abf4:	d033      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	4a4a      	ldr	r2, [pc, #296]	@ (800ad24 <TIM_Base_SetConfig+0x1d8>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d02f      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	4a49      	ldr	r2, [pc, #292]	@ (800ad28 <TIM_Base_SetConfig+0x1dc>)
 800ac02:	4293      	cmp	r3, r2
 800ac04:	d02b      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	4a48      	ldr	r2, [pc, #288]	@ (800ad2c <TIM_Base_SetConfig+0x1e0>)
 800ac0a:	4293      	cmp	r3, r2
 800ac0c:	d027      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	4a47      	ldr	r2, [pc, #284]	@ (800ad30 <TIM_Base_SetConfig+0x1e4>)
 800ac12:	4293      	cmp	r3, r2
 800ac14:	d023      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	4a46      	ldr	r2, [pc, #280]	@ (800ad34 <TIM_Base_SetConfig+0x1e8>)
 800ac1a:	4293      	cmp	r3, r2
 800ac1c:	d01f      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	4a45      	ldr	r2, [pc, #276]	@ (800ad38 <TIM_Base_SetConfig+0x1ec>)
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d01b      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	4a44      	ldr	r2, [pc, #272]	@ (800ad3c <TIM_Base_SetConfig+0x1f0>)
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	d017      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	4a43      	ldr	r2, [pc, #268]	@ (800ad40 <TIM_Base_SetConfig+0x1f4>)
 800ac32:	4293      	cmp	r3, r2
 800ac34:	d013      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4a42      	ldr	r2, [pc, #264]	@ (800ad44 <TIM_Base_SetConfig+0x1f8>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d00f      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	4a41      	ldr	r2, [pc, #260]	@ (800ad48 <TIM_Base_SetConfig+0x1fc>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d00b      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	4a40      	ldr	r2, [pc, #256]	@ (800ad4c <TIM_Base_SetConfig+0x200>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d007      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	4a3f      	ldr	r2, [pc, #252]	@ (800ad50 <TIM_Base_SetConfig+0x204>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d003      	beq.n	800ac5e <TIM_Base_SetConfig+0x112>
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	4a3e      	ldr	r2, [pc, #248]	@ (800ad54 <TIM_Base_SetConfig+0x208>)
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d108      	bne.n	800ac70 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ac66:	683b      	ldr	r3, [r7, #0]
 800ac68:	68db      	ldr	r3, [r3, #12]
 800ac6a:	68fa      	ldr	r2, [r7, #12]
 800ac6c:	4313      	orrs	r3, r2
 800ac6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	695b      	ldr	r3, [r3, #20]
 800ac7a:	4313      	orrs	r3, r2
 800ac7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	68fa      	ldr	r2, [r7, #12]
 800ac82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	689a      	ldr	r2, [r3, #8]
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	681a      	ldr	r2, [r3, #0]
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	4a20      	ldr	r2, [pc, #128]	@ (800ad18 <TIM_Base_SetConfig+0x1cc>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d023      	beq.n	800ace4 <TIM_Base_SetConfig+0x198>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	4a1f      	ldr	r2, [pc, #124]	@ (800ad1c <TIM_Base_SetConfig+0x1d0>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d01f      	beq.n	800ace4 <TIM_Base_SetConfig+0x198>
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	4a24      	ldr	r2, [pc, #144]	@ (800ad38 <TIM_Base_SetConfig+0x1ec>)
 800aca8:	4293      	cmp	r3, r2
 800acaa:	d01b      	beq.n	800ace4 <TIM_Base_SetConfig+0x198>
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	4a23      	ldr	r2, [pc, #140]	@ (800ad3c <TIM_Base_SetConfig+0x1f0>)
 800acb0:	4293      	cmp	r3, r2
 800acb2:	d017      	beq.n	800ace4 <TIM_Base_SetConfig+0x198>
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	4a22      	ldr	r2, [pc, #136]	@ (800ad40 <TIM_Base_SetConfig+0x1f4>)
 800acb8:	4293      	cmp	r3, r2
 800acba:	d013      	beq.n	800ace4 <TIM_Base_SetConfig+0x198>
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	4a21      	ldr	r2, [pc, #132]	@ (800ad44 <TIM_Base_SetConfig+0x1f8>)
 800acc0:	4293      	cmp	r3, r2
 800acc2:	d00f      	beq.n	800ace4 <TIM_Base_SetConfig+0x198>
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	4a20      	ldr	r2, [pc, #128]	@ (800ad48 <TIM_Base_SetConfig+0x1fc>)
 800acc8:	4293      	cmp	r3, r2
 800acca:	d00b      	beq.n	800ace4 <TIM_Base_SetConfig+0x198>
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	4a1f      	ldr	r2, [pc, #124]	@ (800ad4c <TIM_Base_SetConfig+0x200>)
 800acd0:	4293      	cmp	r3, r2
 800acd2:	d007      	beq.n	800ace4 <TIM_Base_SetConfig+0x198>
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	4a1e      	ldr	r2, [pc, #120]	@ (800ad50 <TIM_Base_SetConfig+0x204>)
 800acd8:	4293      	cmp	r3, r2
 800acda:	d003      	beq.n	800ace4 <TIM_Base_SetConfig+0x198>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	4a1d      	ldr	r2, [pc, #116]	@ (800ad54 <TIM_Base_SetConfig+0x208>)
 800ace0:	4293      	cmp	r3, r2
 800ace2:	d103      	bne.n	800acec <TIM_Base_SetConfig+0x1a0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	691a      	ldr	r2, [r3, #16]
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2201      	movs	r2, #1
 800acf0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	691b      	ldr	r3, [r3, #16]
 800acf6:	f003 0301 	and.w	r3, r3, #1
 800acfa:	2b01      	cmp	r3, #1
 800acfc:	d105      	bne.n	800ad0a <TIM_Base_SetConfig+0x1be>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	691b      	ldr	r3, [r3, #16]
 800ad02:	f023 0201 	bic.w	r2, r3, #1
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	611a      	str	r2, [r3, #16]
  }
}
 800ad0a:	bf00      	nop
 800ad0c:	3714      	adds	r7, #20
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad14:	4770      	bx	lr
 800ad16:	bf00      	nop
 800ad18:	40012c00 	.word	0x40012c00
 800ad1c:	50012c00 	.word	0x50012c00
 800ad20:	40000400 	.word	0x40000400
 800ad24:	50000400 	.word	0x50000400
 800ad28:	40000800 	.word	0x40000800
 800ad2c:	50000800 	.word	0x50000800
 800ad30:	40000c00 	.word	0x40000c00
 800ad34:	50000c00 	.word	0x50000c00
 800ad38:	40013400 	.word	0x40013400
 800ad3c:	50013400 	.word	0x50013400
 800ad40:	40014000 	.word	0x40014000
 800ad44:	50014000 	.word	0x50014000
 800ad48:	40014400 	.word	0x40014400
 800ad4c:	50014400 	.word	0x50014400
 800ad50:	40014800 	.word	0x40014800
 800ad54:	50014800 	.word	0x50014800

0800ad58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	b087      	sub	sp, #28
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
 800ad60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6a1b      	ldr	r3, [r3, #32]
 800ad66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	6a1b      	ldr	r3, [r3, #32]
 800ad6c:	f023 0201 	bic.w	r2, r3, #1
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	685b      	ldr	r3, [r3, #4]
 800ad78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	699b      	ldr	r3, [r3, #24]
 800ad7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ad86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	f023 0303 	bic.w	r3, r3, #3
 800ad92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad94:	683b      	ldr	r3, [r7, #0]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	68fa      	ldr	r2, [r7, #12]
 800ad9a:	4313      	orrs	r3, r2
 800ad9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	f023 0302 	bic.w	r3, r3, #2
 800ada4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	689b      	ldr	r3, [r3, #8]
 800adaa:	697a      	ldr	r2, [r7, #20]
 800adac:	4313      	orrs	r3, r2
 800adae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	4a40      	ldr	r2, [pc, #256]	@ (800aeb4 <TIM_OC1_SetConfig+0x15c>)
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d023      	beq.n	800ae00 <TIM_OC1_SetConfig+0xa8>
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	4a3f      	ldr	r2, [pc, #252]	@ (800aeb8 <TIM_OC1_SetConfig+0x160>)
 800adbc:	4293      	cmp	r3, r2
 800adbe:	d01f      	beq.n	800ae00 <TIM_OC1_SetConfig+0xa8>
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	4a3e      	ldr	r2, [pc, #248]	@ (800aebc <TIM_OC1_SetConfig+0x164>)
 800adc4:	4293      	cmp	r3, r2
 800adc6:	d01b      	beq.n	800ae00 <TIM_OC1_SetConfig+0xa8>
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	4a3d      	ldr	r2, [pc, #244]	@ (800aec0 <TIM_OC1_SetConfig+0x168>)
 800adcc:	4293      	cmp	r3, r2
 800adce:	d017      	beq.n	800ae00 <TIM_OC1_SetConfig+0xa8>
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	4a3c      	ldr	r2, [pc, #240]	@ (800aec4 <TIM_OC1_SetConfig+0x16c>)
 800add4:	4293      	cmp	r3, r2
 800add6:	d013      	beq.n	800ae00 <TIM_OC1_SetConfig+0xa8>
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	4a3b      	ldr	r2, [pc, #236]	@ (800aec8 <TIM_OC1_SetConfig+0x170>)
 800addc:	4293      	cmp	r3, r2
 800adde:	d00f      	beq.n	800ae00 <TIM_OC1_SetConfig+0xa8>
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	4a3a      	ldr	r2, [pc, #232]	@ (800aecc <TIM_OC1_SetConfig+0x174>)
 800ade4:	4293      	cmp	r3, r2
 800ade6:	d00b      	beq.n	800ae00 <TIM_OC1_SetConfig+0xa8>
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	4a39      	ldr	r2, [pc, #228]	@ (800aed0 <TIM_OC1_SetConfig+0x178>)
 800adec:	4293      	cmp	r3, r2
 800adee:	d007      	beq.n	800ae00 <TIM_OC1_SetConfig+0xa8>
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	4a38      	ldr	r2, [pc, #224]	@ (800aed4 <TIM_OC1_SetConfig+0x17c>)
 800adf4:	4293      	cmp	r3, r2
 800adf6:	d003      	beq.n	800ae00 <TIM_OC1_SetConfig+0xa8>
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	4a37      	ldr	r2, [pc, #220]	@ (800aed8 <TIM_OC1_SetConfig+0x180>)
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d10c      	bne.n	800ae1a <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ae00:	697b      	ldr	r3, [r7, #20]
 800ae02:	f023 0308 	bic.w	r3, r3, #8
 800ae06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	68db      	ldr	r3, [r3, #12]
 800ae0c:	697a      	ldr	r2, [r7, #20]
 800ae0e:	4313      	orrs	r3, r2
 800ae10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	f023 0304 	bic.w	r3, r3, #4
 800ae18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	4a25      	ldr	r2, [pc, #148]	@ (800aeb4 <TIM_OC1_SetConfig+0x15c>)
 800ae1e:	4293      	cmp	r3, r2
 800ae20:	d023      	beq.n	800ae6a <TIM_OC1_SetConfig+0x112>
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	4a24      	ldr	r2, [pc, #144]	@ (800aeb8 <TIM_OC1_SetConfig+0x160>)
 800ae26:	4293      	cmp	r3, r2
 800ae28:	d01f      	beq.n	800ae6a <TIM_OC1_SetConfig+0x112>
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	4a23      	ldr	r2, [pc, #140]	@ (800aebc <TIM_OC1_SetConfig+0x164>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d01b      	beq.n	800ae6a <TIM_OC1_SetConfig+0x112>
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	4a22      	ldr	r2, [pc, #136]	@ (800aec0 <TIM_OC1_SetConfig+0x168>)
 800ae36:	4293      	cmp	r3, r2
 800ae38:	d017      	beq.n	800ae6a <TIM_OC1_SetConfig+0x112>
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	4a21      	ldr	r2, [pc, #132]	@ (800aec4 <TIM_OC1_SetConfig+0x16c>)
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	d013      	beq.n	800ae6a <TIM_OC1_SetConfig+0x112>
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	4a20      	ldr	r2, [pc, #128]	@ (800aec8 <TIM_OC1_SetConfig+0x170>)
 800ae46:	4293      	cmp	r3, r2
 800ae48:	d00f      	beq.n	800ae6a <TIM_OC1_SetConfig+0x112>
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	4a1f      	ldr	r2, [pc, #124]	@ (800aecc <TIM_OC1_SetConfig+0x174>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d00b      	beq.n	800ae6a <TIM_OC1_SetConfig+0x112>
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	4a1e      	ldr	r2, [pc, #120]	@ (800aed0 <TIM_OC1_SetConfig+0x178>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d007      	beq.n	800ae6a <TIM_OC1_SetConfig+0x112>
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	4a1d      	ldr	r2, [pc, #116]	@ (800aed4 <TIM_OC1_SetConfig+0x17c>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d003      	beq.n	800ae6a <TIM_OC1_SetConfig+0x112>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	4a1c      	ldr	r2, [pc, #112]	@ (800aed8 <TIM_OC1_SetConfig+0x180>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d111      	bne.n	800ae8e <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ae6a:	693b      	ldr	r3, [r7, #16]
 800ae6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ae70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ae72:	693b      	ldr	r3, [r7, #16]
 800ae74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ae78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	695b      	ldr	r3, [r3, #20]
 800ae7e:	693a      	ldr	r2, [r7, #16]
 800ae80:	4313      	orrs	r3, r2
 800ae82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ae84:	683b      	ldr	r3, [r7, #0]
 800ae86:	699b      	ldr	r3, [r3, #24]
 800ae88:	693a      	ldr	r2, [r7, #16]
 800ae8a:	4313      	orrs	r3, r2
 800ae8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	693a      	ldr	r2, [r7, #16]
 800ae92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	68fa      	ldr	r2, [r7, #12]
 800ae98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	685a      	ldr	r2, [r3, #4]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	697a      	ldr	r2, [r7, #20]
 800aea6:	621a      	str	r2, [r3, #32]
}
 800aea8:	bf00      	nop
 800aeaa:	371c      	adds	r7, #28
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr
 800aeb4:	40012c00 	.word	0x40012c00
 800aeb8:	50012c00 	.word	0x50012c00
 800aebc:	40013400 	.word	0x40013400
 800aec0:	50013400 	.word	0x50013400
 800aec4:	40014000 	.word	0x40014000
 800aec8:	50014000 	.word	0x50014000
 800aecc:	40014400 	.word	0x40014400
 800aed0:	50014400 	.word	0x50014400
 800aed4:	40014800 	.word	0x40014800
 800aed8:	50014800 	.word	0x50014800

0800aedc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aedc:	b480      	push	{r7}
 800aede:	b087      	sub	sp, #28
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
 800aee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6a1b      	ldr	r3, [r3, #32]
 800aeea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	6a1b      	ldr	r3, [r3, #32]
 800aef0:	f023 0210 	bic.w	r2, r3, #16
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	685b      	ldr	r3, [r3, #4]
 800aefc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	699b      	ldr	r3, [r3, #24]
 800af02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800af0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800af16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	021b      	lsls	r3, r3, #8
 800af1e:	68fa      	ldr	r2, [r7, #12]
 800af20:	4313      	orrs	r3, r2
 800af22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800af24:	697b      	ldr	r3, [r7, #20]
 800af26:	f023 0320 	bic.w	r3, r3, #32
 800af2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	689b      	ldr	r3, [r3, #8]
 800af30:	011b      	lsls	r3, r3, #4
 800af32:	697a      	ldr	r2, [r7, #20]
 800af34:	4313      	orrs	r3, r2
 800af36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	4a36      	ldr	r2, [pc, #216]	@ (800b014 <TIM_OC2_SetConfig+0x138>)
 800af3c:	4293      	cmp	r3, r2
 800af3e:	d00b      	beq.n	800af58 <TIM_OC2_SetConfig+0x7c>
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	4a35      	ldr	r2, [pc, #212]	@ (800b018 <TIM_OC2_SetConfig+0x13c>)
 800af44:	4293      	cmp	r3, r2
 800af46:	d007      	beq.n	800af58 <TIM_OC2_SetConfig+0x7c>
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	4a34      	ldr	r2, [pc, #208]	@ (800b01c <TIM_OC2_SetConfig+0x140>)
 800af4c:	4293      	cmp	r3, r2
 800af4e:	d003      	beq.n	800af58 <TIM_OC2_SetConfig+0x7c>
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	4a33      	ldr	r2, [pc, #204]	@ (800b020 <TIM_OC2_SetConfig+0x144>)
 800af54:	4293      	cmp	r3, r2
 800af56:	d10d      	bne.n	800af74 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800af58:	697b      	ldr	r3, [r7, #20]
 800af5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	68db      	ldr	r3, [r3, #12]
 800af64:	011b      	lsls	r3, r3, #4
 800af66:	697a      	ldr	r2, [r7, #20]
 800af68:	4313      	orrs	r3, r2
 800af6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af72:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	4a27      	ldr	r2, [pc, #156]	@ (800b014 <TIM_OC2_SetConfig+0x138>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d023      	beq.n	800afc4 <TIM_OC2_SetConfig+0xe8>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	4a26      	ldr	r2, [pc, #152]	@ (800b018 <TIM_OC2_SetConfig+0x13c>)
 800af80:	4293      	cmp	r3, r2
 800af82:	d01f      	beq.n	800afc4 <TIM_OC2_SetConfig+0xe8>
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	4a25      	ldr	r2, [pc, #148]	@ (800b01c <TIM_OC2_SetConfig+0x140>)
 800af88:	4293      	cmp	r3, r2
 800af8a:	d01b      	beq.n	800afc4 <TIM_OC2_SetConfig+0xe8>
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	4a24      	ldr	r2, [pc, #144]	@ (800b020 <TIM_OC2_SetConfig+0x144>)
 800af90:	4293      	cmp	r3, r2
 800af92:	d017      	beq.n	800afc4 <TIM_OC2_SetConfig+0xe8>
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	4a23      	ldr	r2, [pc, #140]	@ (800b024 <TIM_OC2_SetConfig+0x148>)
 800af98:	4293      	cmp	r3, r2
 800af9a:	d013      	beq.n	800afc4 <TIM_OC2_SetConfig+0xe8>
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	4a22      	ldr	r2, [pc, #136]	@ (800b028 <TIM_OC2_SetConfig+0x14c>)
 800afa0:	4293      	cmp	r3, r2
 800afa2:	d00f      	beq.n	800afc4 <TIM_OC2_SetConfig+0xe8>
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	4a21      	ldr	r2, [pc, #132]	@ (800b02c <TIM_OC2_SetConfig+0x150>)
 800afa8:	4293      	cmp	r3, r2
 800afaa:	d00b      	beq.n	800afc4 <TIM_OC2_SetConfig+0xe8>
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	4a20      	ldr	r2, [pc, #128]	@ (800b030 <TIM_OC2_SetConfig+0x154>)
 800afb0:	4293      	cmp	r3, r2
 800afb2:	d007      	beq.n	800afc4 <TIM_OC2_SetConfig+0xe8>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	4a1f      	ldr	r2, [pc, #124]	@ (800b034 <TIM_OC2_SetConfig+0x158>)
 800afb8:	4293      	cmp	r3, r2
 800afba:	d003      	beq.n	800afc4 <TIM_OC2_SetConfig+0xe8>
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	4a1e      	ldr	r2, [pc, #120]	@ (800b038 <TIM_OC2_SetConfig+0x15c>)
 800afc0:	4293      	cmp	r3, r2
 800afc2:	d113      	bne.n	800afec <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800afc4:	693b      	ldr	r3, [r7, #16]
 800afc6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800afca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800afcc:	693b      	ldr	r3, [r7, #16]
 800afce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800afd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	695b      	ldr	r3, [r3, #20]
 800afd8:	009b      	lsls	r3, r3, #2
 800afda:	693a      	ldr	r2, [r7, #16]
 800afdc:	4313      	orrs	r3, r2
 800afde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	699b      	ldr	r3, [r3, #24]
 800afe4:	009b      	lsls	r3, r3, #2
 800afe6:	693a      	ldr	r2, [r7, #16]
 800afe8:	4313      	orrs	r3, r2
 800afea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	693a      	ldr	r2, [r7, #16]
 800aff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	68fa      	ldr	r2, [r7, #12]
 800aff6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	685a      	ldr	r2, [r3, #4]
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	697a      	ldr	r2, [r7, #20]
 800b004:	621a      	str	r2, [r3, #32]
}
 800b006:	bf00      	nop
 800b008:	371c      	adds	r7, #28
 800b00a:	46bd      	mov	sp, r7
 800b00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b010:	4770      	bx	lr
 800b012:	bf00      	nop
 800b014:	40012c00 	.word	0x40012c00
 800b018:	50012c00 	.word	0x50012c00
 800b01c:	40013400 	.word	0x40013400
 800b020:	50013400 	.word	0x50013400
 800b024:	40014000 	.word	0x40014000
 800b028:	50014000 	.word	0x50014000
 800b02c:	40014400 	.word	0x40014400
 800b030:	50014400 	.word	0x50014400
 800b034:	40014800 	.word	0x40014800
 800b038:	50014800 	.word	0x50014800

0800b03c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b03c:	b480      	push	{r7}
 800b03e:	b087      	sub	sp, #28
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
 800b044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6a1b      	ldr	r3, [r3, #32]
 800b04a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	6a1b      	ldr	r3, [r3, #32]
 800b050:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	685b      	ldr	r3, [r3, #4]
 800b05c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	69db      	ldr	r3, [r3, #28]
 800b062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b06a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b06e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	f023 0303 	bic.w	r3, r3, #3
 800b076:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	68fa      	ldr	r2, [r7, #12]
 800b07e:	4313      	orrs	r3, r2
 800b080:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b082:	697b      	ldr	r3, [r7, #20]
 800b084:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b088:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	689b      	ldr	r3, [r3, #8]
 800b08e:	021b      	lsls	r3, r3, #8
 800b090:	697a      	ldr	r2, [r7, #20]
 800b092:	4313      	orrs	r3, r2
 800b094:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	4a35      	ldr	r2, [pc, #212]	@ (800b170 <TIM_OC3_SetConfig+0x134>)
 800b09a:	4293      	cmp	r3, r2
 800b09c:	d00b      	beq.n	800b0b6 <TIM_OC3_SetConfig+0x7a>
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	4a34      	ldr	r2, [pc, #208]	@ (800b174 <TIM_OC3_SetConfig+0x138>)
 800b0a2:	4293      	cmp	r3, r2
 800b0a4:	d007      	beq.n	800b0b6 <TIM_OC3_SetConfig+0x7a>
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	4a33      	ldr	r2, [pc, #204]	@ (800b178 <TIM_OC3_SetConfig+0x13c>)
 800b0aa:	4293      	cmp	r3, r2
 800b0ac:	d003      	beq.n	800b0b6 <TIM_OC3_SetConfig+0x7a>
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	4a32      	ldr	r2, [pc, #200]	@ (800b17c <TIM_OC3_SetConfig+0x140>)
 800b0b2:	4293      	cmp	r3, r2
 800b0b4:	d10d      	bne.n	800b0d2 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b0b6:	697b      	ldr	r3, [r7, #20]
 800b0b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b0bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	68db      	ldr	r3, [r3, #12]
 800b0c2:	021b      	lsls	r3, r3, #8
 800b0c4:	697a      	ldr	r2, [r7, #20]
 800b0c6:	4313      	orrs	r3, r2
 800b0c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b0ca:	697b      	ldr	r3, [r7, #20]
 800b0cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b0d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	4a26      	ldr	r2, [pc, #152]	@ (800b170 <TIM_OC3_SetConfig+0x134>)
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d023      	beq.n	800b122 <TIM_OC3_SetConfig+0xe6>
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	4a25      	ldr	r2, [pc, #148]	@ (800b174 <TIM_OC3_SetConfig+0x138>)
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	d01f      	beq.n	800b122 <TIM_OC3_SetConfig+0xe6>
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	4a24      	ldr	r2, [pc, #144]	@ (800b178 <TIM_OC3_SetConfig+0x13c>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d01b      	beq.n	800b122 <TIM_OC3_SetConfig+0xe6>
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	4a23      	ldr	r2, [pc, #140]	@ (800b17c <TIM_OC3_SetConfig+0x140>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d017      	beq.n	800b122 <TIM_OC3_SetConfig+0xe6>
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	4a22      	ldr	r2, [pc, #136]	@ (800b180 <TIM_OC3_SetConfig+0x144>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d013      	beq.n	800b122 <TIM_OC3_SetConfig+0xe6>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	4a21      	ldr	r2, [pc, #132]	@ (800b184 <TIM_OC3_SetConfig+0x148>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d00f      	beq.n	800b122 <TIM_OC3_SetConfig+0xe6>
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	4a20      	ldr	r2, [pc, #128]	@ (800b188 <TIM_OC3_SetConfig+0x14c>)
 800b106:	4293      	cmp	r3, r2
 800b108:	d00b      	beq.n	800b122 <TIM_OC3_SetConfig+0xe6>
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	4a1f      	ldr	r2, [pc, #124]	@ (800b18c <TIM_OC3_SetConfig+0x150>)
 800b10e:	4293      	cmp	r3, r2
 800b110:	d007      	beq.n	800b122 <TIM_OC3_SetConfig+0xe6>
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	4a1e      	ldr	r2, [pc, #120]	@ (800b190 <TIM_OC3_SetConfig+0x154>)
 800b116:	4293      	cmp	r3, r2
 800b118:	d003      	beq.n	800b122 <TIM_OC3_SetConfig+0xe6>
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	4a1d      	ldr	r2, [pc, #116]	@ (800b194 <TIM_OC3_SetConfig+0x158>)
 800b11e:	4293      	cmp	r3, r2
 800b120:	d113      	bne.n	800b14a <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b122:	693b      	ldr	r3, [r7, #16]
 800b124:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b128:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b130:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	695b      	ldr	r3, [r3, #20]
 800b136:	011b      	lsls	r3, r3, #4
 800b138:	693a      	ldr	r2, [r7, #16]
 800b13a:	4313      	orrs	r3, r2
 800b13c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	699b      	ldr	r3, [r3, #24]
 800b142:	011b      	lsls	r3, r3, #4
 800b144:	693a      	ldr	r2, [r7, #16]
 800b146:	4313      	orrs	r3, r2
 800b148:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	693a      	ldr	r2, [r7, #16]
 800b14e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	68fa      	ldr	r2, [r7, #12]
 800b154:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b156:	683b      	ldr	r3, [r7, #0]
 800b158:	685a      	ldr	r2, [r3, #4]
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	697a      	ldr	r2, [r7, #20]
 800b162:	621a      	str	r2, [r3, #32]
}
 800b164:	bf00      	nop
 800b166:	371c      	adds	r7, #28
 800b168:	46bd      	mov	sp, r7
 800b16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16e:	4770      	bx	lr
 800b170:	40012c00 	.word	0x40012c00
 800b174:	50012c00 	.word	0x50012c00
 800b178:	40013400 	.word	0x40013400
 800b17c:	50013400 	.word	0x50013400
 800b180:	40014000 	.word	0x40014000
 800b184:	50014000 	.word	0x50014000
 800b188:	40014400 	.word	0x40014400
 800b18c:	50014400 	.word	0x50014400
 800b190:	40014800 	.word	0x40014800
 800b194:	50014800 	.word	0x50014800

0800b198 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b198:	b480      	push	{r7}
 800b19a:	b087      	sub	sp, #28
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
 800b1a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6a1b      	ldr	r3, [r3, #32]
 800b1a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	6a1b      	ldr	r3, [r3, #32]
 800b1ac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	69db      	ldr	r3, [r3, #28]
 800b1be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b1c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b1ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b1d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	021b      	lsls	r3, r3, #8
 800b1da:	68fa      	ldr	r2, [r7, #12]
 800b1dc:	4313      	orrs	r3, r2
 800b1de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b1e0:	697b      	ldr	r3, [r7, #20]
 800b1e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b1e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	689b      	ldr	r3, [r3, #8]
 800b1ec:	031b      	lsls	r3, r3, #12
 800b1ee:	697a      	ldr	r2, [r7, #20]
 800b1f0:	4313      	orrs	r3, r2
 800b1f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	4a36      	ldr	r2, [pc, #216]	@ (800b2d0 <TIM_OC4_SetConfig+0x138>)
 800b1f8:	4293      	cmp	r3, r2
 800b1fa:	d00b      	beq.n	800b214 <TIM_OC4_SetConfig+0x7c>
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	4a35      	ldr	r2, [pc, #212]	@ (800b2d4 <TIM_OC4_SetConfig+0x13c>)
 800b200:	4293      	cmp	r3, r2
 800b202:	d007      	beq.n	800b214 <TIM_OC4_SetConfig+0x7c>
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	4a34      	ldr	r2, [pc, #208]	@ (800b2d8 <TIM_OC4_SetConfig+0x140>)
 800b208:	4293      	cmp	r3, r2
 800b20a:	d003      	beq.n	800b214 <TIM_OC4_SetConfig+0x7c>
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	4a33      	ldr	r2, [pc, #204]	@ (800b2dc <TIM_OC4_SetConfig+0x144>)
 800b210:	4293      	cmp	r3, r2
 800b212:	d10d      	bne.n	800b230 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b214:	697b      	ldr	r3, [r7, #20]
 800b216:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b21a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	68db      	ldr	r3, [r3, #12]
 800b220:	031b      	lsls	r3, r3, #12
 800b222:	697a      	ldr	r2, [r7, #20]
 800b224:	4313      	orrs	r3, r2
 800b226:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b228:	697b      	ldr	r3, [r7, #20]
 800b22a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b22e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	4a27      	ldr	r2, [pc, #156]	@ (800b2d0 <TIM_OC4_SetConfig+0x138>)
 800b234:	4293      	cmp	r3, r2
 800b236:	d023      	beq.n	800b280 <TIM_OC4_SetConfig+0xe8>
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	4a26      	ldr	r2, [pc, #152]	@ (800b2d4 <TIM_OC4_SetConfig+0x13c>)
 800b23c:	4293      	cmp	r3, r2
 800b23e:	d01f      	beq.n	800b280 <TIM_OC4_SetConfig+0xe8>
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	4a25      	ldr	r2, [pc, #148]	@ (800b2d8 <TIM_OC4_SetConfig+0x140>)
 800b244:	4293      	cmp	r3, r2
 800b246:	d01b      	beq.n	800b280 <TIM_OC4_SetConfig+0xe8>
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	4a24      	ldr	r2, [pc, #144]	@ (800b2dc <TIM_OC4_SetConfig+0x144>)
 800b24c:	4293      	cmp	r3, r2
 800b24e:	d017      	beq.n	800b280 <TIM_OC4_SetConfig+0xe8>
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	4a23      	ldr	r2, [pc, #140]	@ (800b2e0 <TIM_OC4_SetConfig+0x148>)
 800b254:	4293      	cmp	r3, r2
 800b256:	d013      	beq.n	800b280 <TIM_OC4_SetConfig+0xe8>
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	4a22      	ldr	r2, [pc, #136]	@ (800b2e4 <TIM_OC4_SetConfig+0x14c>)
 800b25c:	4293      	cmp	r3, r2
 800b25e:	d00f      	beq.n	800b280 <TIM_OC4_SetConfig+0xe8>
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	4a21      	ldr	r2, [pc, #132]	@ (800b2e8 <TIM_OC4_SetConfig+0x150>)
 800b264:	4293      	cmp	r3, r2
 800b266:	d00b      	beq.n	800b280 <TIM_OC4_SetConfig+0xe8>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	4a20      	ldr	r2, [pc, #128]	@ (800b2ec <TIM_OC4_SetConfig+0x154>)
 800b26c:	4293      	cmp	r3, r2
 800b26e:	d007      	beq.n	800b280 <TIM_OC4_SetConfig+0xe8>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	4a1f      	ldr	r2, [pc, #124]	@ (800b2f0 <TIM_OC4_SetConfig+0x158>)
 800b274:	4293      	cmp	r3, r2
 800b276:	d003      	beq.n	800b280 <TIM_OC4_SetConfig+0xe8>
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	4a1e      	ldr	r2, [pc, #120]	@ (800b2f4 <TIM_OC4_SetConfig+0x15c>)
 800b27c:	4293      	cmp	r3, r2
 800b27e:	d113      	bne.n	800b2a8 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b280:	693b      	ldr	r3, [r7, #16]
 800b282:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b286:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b288:	693b      	ldr	r3, [r7, #16]
 800b28a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b28e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	695b      	ldr	r3, [r3, #20]
 800b294:	019b      	lsls	r3, r3, #6
 800b296:	693a      	ldr	r2, [r7, #16]
 800b298:	4313      	orrs	r3, r2
 800b29a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	699b      	ldr	r3, [r3, #24]
 800b2a0:	019b      	lsls	r3, r3, #6
 800b2a2:	693a      	ldr	r2, [r7, #16]
 800b2a4:	4313      	orrs	r3, r2
 800b2a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	693a      	ldr	r2, [r7, #16]
 800b2ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	68fa      	ldr	r2, [r7, #12]
 800b2b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b2b4:	683b      	ldr	r3, [r7, #0]
 800b2b6:	685a      	ldr	r2, [r3, #4]
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	697a      	ldr	r2, [r7, #20]
 800b2c0:	621a      	str	r2, [r3, #32]
}
 800b2c2:	bf00      	nop
 800b2c4:	371c      	adds	r7, #28
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2cc:	4770      	bx	lr
 800b2ce:	bf00      	nop
 800b2d0:	40012c00 	.word	0x40012c00
 800b2d4:	50012c00 	.word	0x50012c00
 800b2d8:	40013400 	.word	0x40013400
 800b2dc:	50013400 	.word	0x50013400
 800b2e0:	40014000 	.word	0x40014000
 800b2e4:	50014000 	.word	0x50014000
 800b2e8:	40014400 	.word	0x40014400
 800b2ec:	50014400 	.word	0x50014400
 800b2f0:	40014800 	.word	0x40014800
 800b2f4:	50014800 	.word	0x50014800

0800b2f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b087      	sub	sp, #28
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
 800b300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6a1b      	ldr	r3, [r3, #32]
 800b306:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	6a1b      	ldr	r3, [r3, #32]
 800b30c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	685b      	ldr	r3, [r3, #4]
 800b318:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b31e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b326:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b32a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b32c:	683b      	ldr	r3, [r7, #0]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	68fa      	ldr	r2, [r7, #12]
 800b332:	4313      	orrs	r3, r2
 800b334:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b336:	693b      	ldr	r3, [r7, #16]
 800b338:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b33c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	689b      	ldr	r3, [r3, #8]
 800b342:	041b      	lsls	r3, r3, #16
 800b344:	693a      	ldr	r2, [r7, #16]
 800b346:	4313      	orrs	r3, r2
 800b348:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	4a21      	ldr	r2, [pc, #132]	@ (800b3d4 <TIM_OC5_SetConfig+0xdc>)
 800b34e:	4293      	cmp	r3, r2
 800b350:	d023      	beq.n	800b39a <TIM_OC5_SetConfig+0xa2>
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	4a20      	ldr	r2, [pc, #128]	@ (800b3d8 <TIM_OC5_SetConfig+0xe0>)
 800b356:	4293      	cmp	r3, r2
 800b358:	d01f      	beq.n	800b39a <TIM_OC5_SetConfig+0xa2>
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	4a1f      	ldr	r2, [pc, #124]	@ (800b3dc <TIM_OC5_SetConfig+0xe4>)
 800b35e:	4293      	cmp	r3, r2
 800b360:	d01b      	beq.n	800b39a <TIM_OC5_SetConfig+0xa2>
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	4a1e      	ldr	r2, [pc, #120]	@ (800b3e0 <TIM_OC5_SetConfig+0xe8>)
 800b366:	4293      	cmp	r3, r2
 800b368:	d017      	beq.n	800b39a <TIM_OC5_SetConfig+0xa2>
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	4a1d      	ldr	r2, [pc, #116]	@ (800b3e4 <TIM_OC5_SetConfig+0xec>)
 800b36e:	4293      	cmp	r3, r2
 800b370:	d013      	beq.n	800b39a <TIM_OC5_SetConfig+0xa2>
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	4a1c      	ldr	r2, [pc, #112]	@ (800b3e8 <TIM_OC5_SetConfig+0xf0>)
 800b376:	4293      	cmp	r3, r2
 800b378:	d00f      	beq.n	800b39a <TIM_OC5_SetConfig+0xa2>
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	4a1b      	ldr	r2, [pc, #108]	@ (800b3ec <TIM_OC5_SetConfig+0xf4>)
 800b37e:	4293      	cmp	r3, r2
 800b380:	d00b      	beq.n	800b39a <TIM_OC5_SetConfig+0xa2>
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	4a1a      	ldr	r2, [pc, #104]	@ (800b3f0 <TIM_OC5_SetConfig+0xf8>)
 800b386:	4293      	cmp	r3, r2
 800b388:	d007      	beq.n	800b39a <TIM_OC5_SetConfig+0xa2>
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	4a19      	ldr	r2, [pc, #100]	@ (800b3f4 <TIM_OC5_SetConfig+0xfc>)
 800b38e:	4293      	cmp	r3, r2
 800b390:	d003      	beq.n	800b39a <TIM_OC5_SetConfig+0xa2>
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	4a18      	ldr	r2, [pc, #96]	@ (800b3f8 <TIM_OC5_SetConfig+0x100>)
 800b396:	4293      	cmp	r3, r2
 800b398:	d109      	bne.n	800b3ae <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b39a:	697b      	ldr	r3, [r7, #20]
 800b39c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b3a0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b3a2:	683b      	ldr	r3, [r7, #0]
 800b3a4:	695b      	ldr	r3, [r3, #20]
 800b3a6:	021b      	lsls	r3, r3, #8
 800b3a8:	697a      	ldr	r2, [r7, #20]
 800b3aa:	4313      	orrs	r3, r2
 800b3ac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	697a      	ldr	r2, [r7, #20]
 800b3b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	68fa      	ldr	r2, [r7, #12]
 800b3b8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	685a      	ldr	r2, [r3, #4]
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	693a      	ldr	r2, [r7, #16]
 800b3c6:	621a      	str	r2, [r3, #32]
}
 800b3c8:	bf00      	nop
 800b3ca:	371c      	adds	r7, #28
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d2:	4770      	bx	lr
 800b3d4:	40012c00 	.word	0x40012c00
 800b3d8:	50012c00 	.word	0x50012c00
 800b3dc:	40013400 	.word	0x40013400
 800b3e0:	50013400 	.word	0x50013400
 800b3e4:	40014000 	.word	0x40014000
 800b3e8:	50014000 	.word	0x50014000
 800b3ec:	40014400 	.word	0x40014400
 800b3f0:	50014400 	.word	0x50014400
 800b3f4:	40014800 	.word	0x40014800
 800b3f8:	50014800 	.word	0x50014800

0800b3fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b3fc:	b480      	push	{r7}
 800b3fe:	b087      	sub	sp, #28
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
 800b404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	6a1b      	ldr	r3, [r3, #32]
 800b40a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6a1b      	ldr	r3, [r3, #32]
 800b410:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	685b      	ldr	r3, [r3, #4]
 800b41c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b42a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b42e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	021b      	lsls	r3, r3, #8
 800b436:	68fa      	ldr	r2, [r7, #12]
 800b438:	4313      	orrs	r3, r2
 800b43a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b43c:	693b      	ldr	r3, [r7, #16]
 800b43e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b442:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	689b      	ldr	r3, [r3, #8]
 800b448:	051b      	lsls	r3, r3, #20
 800b44a:	693a      	ldr	r2, [r7, #16]
 800b44c:	4313      	orrs	r3, r2
 800b44e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	4a22      	ldr	r2, [pc, #136]	@ (800b4dc <TIM_OC6_SetConfig+0xe0>)
 800b454:	4293      	cmp	r3, r2
 800b456:	d023      	beq.n	800b4a0 <TIM_OC6_SetConfig+0xa4>
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	4a21      	ldr	r2, [pc, #132]	@ (800b4e0 <TIM_OC6_SetConfig+0xe4>)
 800b45c:	4293      	cmp	r3, r2
 800b45e:	d01f      	beq.n	800b4a0 <TIM_OC6_SetConfig+0xa4>
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	4a20      	ldr	r2, [pc, #128]	@ (800b4e4 <TIM_OC6_SetConfig+0xe8>)
 800b464:	4293      	cmp	r3, r2
 800b466:	d01b      	beq.n	800b4a0 <TIM_OC6_SetConfig+0xa4>
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	4a1f      	ldr	r2, [pc, #124]	@ (800b4e8 <TIM_OC6_SetConfig+0xec>)
 800b46c:	4293      	cmp	r3, r2
 800b46e:	d017      	beq.n	800b4a0 <TIM_OC6_SetConfig+0xa4>
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	4a1e      	ldr	r2, [pc, #120]	@ (800b4ec <TIM_OC6_SetConfig+0xf0>)
 800b474:	4293      	cmp	r3, r2
 800b476:	d013      	beq.n	800b4a0 <TIM_OC6_SetConfig+0xa4>
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	4a1d      	ldr	r2, [pc, #116]	@ (800b4f0 <TIM_OC6_SetConfig+0xf4>)
 800b47c:	4293      	cmp	r3, r2
 800b47e:	d00f      	beq.n	800b4a0 <TIM_OC6_SetConfig+0xa4>
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	4a1c      	ldr	r2, [pc, #112]	@ (800b4f4 <TIM_OC6_SetConfig+0xf8>)
 800b484:	4293      	cmp	r3, r2
 800b486:	d00b      	beq.n	800b4a0 <TIM_OC6_SetConfig+0xa4>
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	4a1b      	ldr	r2, [pc, #108]	@ (800b4f8 <TIM_OC6_SetConfig+0xfc>)
 800b48c:	4293      	cmp	r3, r2
 800b48e:	d007      	beq.n	800b4a0 <TIM_OC6_SetConfig+0xa4>
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	4a1a      	ldr	r2, [pc, #104]	@ (800b4fc <TIM_OC6_SetConfig+0x100>)
 800b494:	4293      	cmp	r3, r2
 800b496:	d003      	beq.n	800b4a0 <TIM_OC6_SetConfig+0xa4>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	4a19      	ldr	r2, [pc, #100]	@ (800b500 <TIM_OC6_SetConfig+0x104>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d109      	bne.n	800b4b4 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b4a0:	697b      	ldr	r3, [r7, #20]
 800b4a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b4a6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	695b      	ldr	r3, [r3, #20]
 800b4ac:	029b      	lsls	r3, r3, #10
 800b4ae:	697a      	ldr	r2, [r7, #20]
 800b4b0:	4313      	orrs	r3, r2
 800b4b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	697a      	ldr	r2, [r7, #20]
 800b4b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	68fa      	ldr	r2, [r7, #12]
 800b4be:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	685a      	ldr	r2, [r3, #4]
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	693a      	ldr	r2, [r7, #16]
 800b4cc:	621a      	str	r2, [r3, #32]
}
 800b4ce:	bf00      	nop
 800b4d0:	371c      	adds	r7, #28
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d8:	4770      	bx	lr
 800b4da:	bf00      	nop
 800b4dc:	40012c00 	.word	0x40012c00
 800b4e0:	50012c00 	.word	0x50012c00
 800b4e4:	40013400 	.word	0x40013400
 800b4e8:	50013400 	.word	0x50013400
 800b4ec:	40014000 	.word	0x40014000
 800b4f0:	50014000 	.word	0x50014000
 800b4f4:	40014400 	.word	0x40014400
 800b4f8:	50014400 	.word	0x50014400
 800b4fc:	40014800 	.word	0x40014800
 800b500:	50014800 	.word	0x50014800

0800b504 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b504:	b480      	push	{r7}
 800b506:	b087      	sub	sp, #28
 800b508:	af00      	add	r7, sp, #0
 800b50a:	60f8      	str	r0, [r7, #12]
 800b50c:	60b9      	str	r1, [r7, #8]
 800b50e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	6a1b      	ldr	r3, [r3, #32]
 800b514:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	6a1b      	ldr	r3, [r3, #32]
 800b51a:	f023 0201 	bic.w	r2, r3, #1
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	699b      	ldr	r3, [r3, #24]
 800b526:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b528:	693b      	ldr	r3, [r7, #16]
 800b52a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b52e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	011b      	lsls	r3, r3, #4
 800b534:	693a      	ldr	r2, [r7, #16]
 800b536:	4313      	orrs	r3, r2
 800b538:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	f023 030a 	bic.w	r3, r3, #10
 800b540:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b542:	697a      	ldr	r2, [r7, #20]
 800b544:	68bb      	ldr	r3, [r7, #8]
 800b546:	4313      	orrs	r3, r2
 800b548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	693a      	ldr	r2, [r7, #16]
 800b54e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	697a      	ldr	r2, [r7, #20]
 800b554:	621a      	str	r2, [r3, #32]
}
 800b556:	bf00      	nop
 800b558:	371c      	adds	r7, #28
 800b55a:	46bd      	mov	sp, r7
 800b55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b560:	4770      	bx	lr

0800b562 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b562:	b480      	push	{r7}
 800b564:	b087      	sub	sp, #28
 800b566:	af00      	add	r7, sp, #0
 800b568:	60f8      	str	r0, [r7, #12]
 800b56a:	60b9      	str	r1, [r7, #8]
 800b56c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	6a1b      	ldr	r3, [r3, #32]
 800b572:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	6a1b      	ldr	r3, [r3, #32]
 800b578:	f023 0210 	bic.w	r2, r3, #16
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	699b      	ldr	r3, [r3, #24]
 800b584:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b586:	693b      	ldr	r3, [r7, #16]
 800b588:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b58c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	031b      	lsls	r3, r3, #12
 800b592:	693a      	ldr	r2, [r7, #16]
 800b594:	4313      	orrs	r3, r2
 800b596:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b598:	697b      	ldr	r3, [r7, #20]
 800b59a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b59e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	011b      	lsls	r3, r3, #4
 800b5a4:	697a      	ldr	r2, [r7, #20]
 800b5a6:	4313      	orrs	r3, r2
 800b5a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	693a      	ldr	r2, [r7, #16]
 800b5ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	697a      	ldr	r2, [r7, #20]
 800b5b4:	621a      	str	r2, [r3, #32]
}
 800b5b6:	bf00      	nop
 800b5b8:	371c      	adds	r7, #28
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c0:	4770      	bx	lr

0800b5c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b5c2:	b480      	push	{r7}
 800b5c4:	b085      	sub	sp, #20
 800b5c6:	af00      	add	r7, sp, #0
 800b5c8:	6078      	str	r0, [r7, #4]
 800b5ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	689b      	ldr	r3, [r3, #8]
 800b5d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b5d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b5dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b5de:	683a      	ldr	r2, [r7, #0]
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	4313      	orrs	r3, r2
 800b5e4:	f043 0307 	orr.w	r3, r3, #7
 800b5e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	68fa      	ldr	r2, [r7, #12]
 800b5ee:	609a      	str	r2, [r3, #8]
}
 800b5f0:	bf00      	nop
 800b5f2:	3714      	adds	r7, #20
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fa:	4770      	bx	lr

0800b5fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b5fc:	b480      	push	{r7}
 800b5fe:	b087      	sub	sp, #28
 800b600:	af00      	add	r7, sp, #0
 800b602:	60f8      	str	r0, [r7, #12]
 800b604:	60b9      	str	r1, [r7, #8]
 800b606:	607a      	str	r2, [r7, #4]
 800b608:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	689b      	ldr	r3, [r3, #8]
 800b60e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b610:	697b      	ldr	r3, [r7, #20]
 800b612:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b616:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	021a      	lsls	r2, r3, #8
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	431a      	orrs	r2, r3
 800b620:	68bb      	ldr	r3, [r7, #8]
 800b622:	4313      	orrs	r3, r2
 800b624:	697a      	ldr	r2, [r7, #20]
 800b626:	4313      	orrs	r3, r2
 800b628:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	697a      	ldr	r2, [r7, #20]
 800b62e:	609a      	str	r2, [r3, #8]
}
 800b630:	bf00      	nop
 800b632:	371c      	adds	r7, #28
 800b634:	46bd      	mov	sp, r7
 800b636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63a:	4770      	bx	lr

0800b63c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b63c:	b480      	push	{r7}
 800b63e:	b087      	sub	sp, #28
 800b640:	af00      	add	r7, sp, #0
 800b642:	60f8      	str	r0, [r7, #12]
 800b644:	60b9      	str	r1, [r7, #8]
 800b646:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b648:	68bb      	ldr	r3, [r7, #8]
 800b64a:	f003 031f 	and.w	r3, r3, #31
 800b64e:	2201      	movs	r2, #1
 800b650:	fa02 f303 	lsl.w	r3, r2, r3
 800b654:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	6a1a      	ldr	r2, [r3, #32]
 800b65a:	697b      	ldr	r3, [r7, #20]
 800b65c:	43db      	mvns	r3, r3
 800b65e:	401a      	ands	r2, r3
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	6a1a      	ldr	r2, [r3, #32]
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	f003 031f 	and.w	r3, r3, #31
 800b66e:	6879      	ldr	r1, [r7, #4]
 800b670:	fa01 f303 	lsl.w	r3, r1, r3
 800b674:	431a      	orrs	r2, r3
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	621a      	str	r2, [r3, #32]
}
 800b67a:	bf00      	nop
 800b67c:	371c      	adds	r7, #28
 800b67e:	46bd      	mov	sp, r7
 800b680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b684:	4770      	bx	lr
	...

0800b688 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b688:	b480      	push	{r7}
 800b68a:	b085      	sub	sp, #20
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
 800b690:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b698:	2b01      	cmp	r3, #1
 800b69a:	d101      	bne.n	800b6a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b69c:	2302      	movs	r3, #2
 800b69e:	e097      	b.n	800b7d0 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2202      	movs	r2, #2
 800b6ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	685b      	ldr	r3, [r3, #4]
 800b6b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	689b      	ldr	r3, [r3, #8]
 800b6be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	4a45      	ldr	r2, [pc, #276]	@ (800b7dc <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b6c6:	4293      	cmp	r3, r2
 800b6c8:	d00e      	beq.n	800b6e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	4a44      	ldr	r2, [pc, #272]	@ (800b7e0 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b6d0:	4293      	cmp	r3, r2
 800b6d2:	d009      	beq.n	800b6e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	4a42      	ldr	r2, [pc, #264]	@ (800b7e4 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b6da:	4293      	cmp	r3, r2
 800b6dc:	d004      	beq.n	800b6e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	4a41      	ldr	r2, [pc, #260]	@ (800b7e8 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b6e4:	4293      	cmp	r3, r2
 800b6e6:	d108      	bne.n	800b6fa <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b6ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b6f0:	683b      	ldr	r3, [r7, #0]
 800b6f2:	685b      	ldr	r3, [r3, #4]
 800b6f4:	68fa      	ldr	r2, [r7, #12]
 800b6f6:	4313      	orrs	r3, r2
 800b6f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b700:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b704:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	68fa      	ldr	r2, [r7, #12]
 800b70c:	4313      	orrs	r3, r2
 800b70e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	68fa      	ldr	r2, [r7, #12]
 800b716:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	4a2f      	ldr	r2, [pc, #188]	@ (800b7dc <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b71e:	4293      	cmp	r3, r2
 800b720:	d040      	beq.n	800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	4a2e      	ldr	r2, [pc, #184]	@ (800b7e0 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b728:	4293      	cmp	r3, r2
 800b72a:	d03b      	beq.n	800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b734:	d036      	beq.n	800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b73e:	d031      	beq.n	800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	4a29      	ldr	r2, [pc, #164]	@ (800b7ec <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800b746:	4293      	cmp	r3, r2
 800b748:	d02c      	beq.n	800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	4a28      	ldr	r2, [pc, #160]	@ (800b7f0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b750:	4293      	cmp	r3, r2
 800b752:	d027      	beq.n	800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	4a26      	ldr	r2, [pc, #152]	@ (800b7f4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b75a:	4293      	cmp	r3, r2
 800b75c:	d022      	beq.n	800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	4a25      	ldr	r2, [pc, #148]	@ (800b7f8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b764:	4293      	cmp	r3, r2
 800b766:	d01d      	beq.n	800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	4a23      	ldr	r2, [pc, #140]	@ (800b7fc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b76e:	4293      	cmp	r3, r2
 800b770:	d018      	beq.n	800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	4a22      	ldr	r2, [pc, #136]	@ (800b800 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800b778:	4293      	cmp	r3, r2
 800b77a:	d013      	beq.n	800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	4a18      	ldr	r2, [pc, #96]	@ (800b7e4 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b782:	4293      	cmp	r3, r2
 800b784:	d00e      	beq.n	800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	4a17      	ldr	r2, [pc, #92]	@ (800b7e8 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b78c:	4293      	cmp	r3, r2
 800b78e:	d009      	beq.n	800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	4a1b      	ldr	r2, [pc, #108]	@ (800b804 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800b796:	4293      	cmp	r3, r2
 800b798:	d004      	beq.n	800b7a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	4a1a      	ldr	r2, [pc, #104]	@ (800b808 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800b7a0:	4293      	cmp	r3, r2
 800b7a2:	d10c      	bne.n	800b7be <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b7aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	689b      	ldr	r3, [r3, #8]
 800b7b0:	68ba      	ldr	r2, [r7, #8]
 800b7b2:	4313      	orrs	r3, r2
 800b7b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	68ba      	ldr	r2, [r7, #8]
 800b7bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b7ce:	2300      	movs	r3, #0
}
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	3714      	adds	r7, #20
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7da:	4770      	bx	lr
 800b7dc:	40012c00 	.word	0x40012c00
 800b7e0:	50012c00 	.word	0x50012c00
 800b7e4:	40013400 	.word	0x40013400
 800b7e8:	50013400 	.word	0x50013400
 800b7ec:	40000400 	.word	0x40000400
 800b7f0:	50000400 	.word	0x50000400
 800b7f4:	40000800 	.word	0x40000800
 800b7f8:	50000800 	.word	0x50000800
 800b7fc:	40000c00 	.word	0x40000c00
 800b800:	50000c00 	.word	0x50000c00
 800b804:	40014000 	.word	0x40014000
 800b808:	50014000 	.word	0x50014000

0800b80c <_ZdlPvj>:
 800b80c:	f000 b800 	b.w	800b810 <_ZdlPv>

0800b810 <_ZdlPv>:
 800b810:	f000 b826 	b.w	800b860 <free>

0800b814 <__assert_func>:
 800b814:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b816:	4614      	mov	r4, r2
 800b818:	461a      	mov	r2, r3
 800b81a:	4b09      	ldr	r3, [pc, #36]	@ (800b840 <__assert_func+0x2c>)
 800b81c:	4605      	mov	r5, r0
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	68d8      	ldr	r0, [r3, #12]
 800b822:	b954      	cbnz	r4, 800b83a <__assert_func+0x26>
 800b824:	4b07      	ldr	r3, [pc, #28]	@ (800b844 <__assert_func+0x30>)
 800b826:	461c      	mov	r4, r3
 800b828:	9100      	str	r1, [sp, #0]
 800b82a:	4907      	ldr	r1, [pc, #28]	@ (800b848 <__assert_func+0x34>)
 800b82c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b830:	462b      	mov	r3, r5
 800b832:	f000 f96f 	bl	800bb14 <fiprintf>
 800b836:	f000 fa6c 	bl	800bd12 <abort>
 800b83a:	4b04      	ldr	r3, [pc, #16]	@ (800b84c <__assert_func+0x38>)
 800b83c:	e7f4      	b.n	800b828 <__assert_func+0x14>
 800b83e:	bf00      	nop
 800b840:	20000028 	.word	0x20000028
 800b844:	0800ca07 	.word	0x0800ca07
 800b848:	0800c9d9 	.word	0x0800c9d9
 800b84c:	0800c9cc 	.word	0x0800c9cc

0800b850 <malloc>:
 800b850:	4b02      	ldr	r3, [pc, #8]	@ (800b85c <malloc+0xc>)
 800b852:	4601      	mov	r1, r0
 800b854:	6818      	ldr	r0, [r3, #0]
 800b856:	f000 b82d 	b.w	800b8b4 <_malloc_r>
 800b85a:	bf00      	nop
 800b85c:	20000028 	.word	0x20000028

0800b860 <free>:
 800b860:	4b02      	ldr	r3, [pc, #8]	@ (800b86c <free+0xc>)
 800b862:	4601      	mov	r1, r0
 800b864:	6818      	ldr	r0, [r3, #0]
 800b866:	f000 ba5b 	b.w	800bd20 <_free_r>
 800b86a:	bf00      	nop
 800b86c:	20000028 	.word	0x20000028

0800b870 <sbrk_aligned>:
 800b870:	b570      	push	{r4, r5, r6, lr}
 800b872:	4e0f      	ldr	r6, [pc, #60]	@ (800b8b0 <sbrk_aligned+0x40>)
 800b874:	460c      	mov	r4, r1
 800b876:	4605      	mov	r5, r0
 800b878:	6831      	ldr	r1, [r6, #0]
 800b87a:	b911      	cbnz	r1, 800b882 <sbrk_aligned+0x12>
 800b87c:	f000 f9fa 	bl	800bc74 <_sbrk_r>
 800b880:	6030      	str	r0, [r6, #0]
 800b882:	4621      	mov	r1, r4
 800b884:	4628      	mov	r0, r5
 800b886:	f000 f9f5 	bl	800bc74 <_sbrk_r>
 800b88a:	1c43      	adds	r3, r0, #1
 800b88c:	d103      	bne.n	800b896 <sbrk_aligned+0x26>
 800b88e:	f04f 34ff 	mov.w	r4, #4294967295
 800b892:	4620      	mov	r0, r4
 800b894:	bd70      	pop	{r4, r5, r6, pc}
 800b896:	1cc4      	adds	r4, r0, #3
 800b898:	f024 0403 	bic.w	r4, r4, #3
 800b89c:	42a0      	cmp	r0, r4
 800b89e:	d0f8      	beq.n	800b892 <sbrk_aligned+0x22>
 800b8a0:	1a21      	subs	r1, r4, r0
 800b8a2:	4628      	mov	r0, r5
 800b8a4:	f000 f9e6 	bl	800bc74 <_sbrk_r>
 800b8a8:	3001      	adds	r0, #1
 800b8aa:	d1f2      	bne.n	800b892 <sbrk_aligned+0x22>
 800b8ac:	e7ef      	b.n	800b88e <sbrk_aligned+0x1e>
 800b8ae:	bf00      	nop
 800b8b0:	20000468 	.word	0x20000468

0800b8b4 <_malloc_r>:
 800b8b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8b8:	1ccd      	adds	r5, r1, #3
 800b8ba:	4606      	mov	r6, r0
 800b8bc:	f025 0503 	bic.w	r5, r5, #3
 800b8c0:	3508      	adds	r5, #8
 800b8c2:	2d0c      	cmp	r5, #12
 800b8c4:	bf38      	it	cc
 800b8c6:	250c      	movcc	r5, #12
 800b8c8:	2d00      	cmp	r5, #0
 800b8ca:	db01      	blt.n	800b8d0 <_malloc_r+0x1c>
 800b8cc:	42a9      	cmp	r1, r5
 800b8ce:	d904      	bls.n	800b8da <_malloc_r+0x26>
 800b8d0:	230c      	movs	r3, #12
 800b8d2:	6033      	str	r3, [r6, #0]
 800b8d4:	2000      	movs	r0, #0
 800b8d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b9b0 <_malloc_r+0xfc>
 800b8de:	f000 f869 	bl	800b9b4 <__malloc_lock>
 800b8e2:	f8d8 3000 	ldr.w	r3, [r8]
 800b8e6:	461c      	mov	r4, r3
 800b8e8:	bb44      	cbnz	r4, 800b93c <_malloc_r+0x88>
 800b8ea:	4629      	mov	r1, r5
 800b8ec:	4630      	mov	r0, r6
 800b8ee:	f7ff ffbf 	bl	800b870 <sbrk_aligned>
 800b8f2:	1c43      	adds	r3, r0, #1
 800b8f4:	4604      	mov	r4, r0
 800b8f6:	d158      	bne.n	800b9aa <_malloc_r+0xf6>
 800b8f8:	f8d8 4000 	ldr.w	r4, [r8]
 800b8fc:	4627      	mov	r7, r4
 800b8fe:	2f00      	cmp	r7, #0
 800b900:	d143      	bne.n	800b98a <_malloc_r+0xd6>
 800b902:	2c00      	cmp	r4, #0
 800b904:	d04b      	beq.n	800b99e <_malloc_r+0xea>
 800b906:	6823      	ldr	r3, [r4, #0]
 800b908:	4639      	mov	r1, r7
 800b90a:	4630      	mov	r0, r6
 800b90c:	eb04 0903 	add.w	r9, r4, r3
 800b910:	f000 f9b0 	bl	800bc74 <_sbrk_r>
 800b914:	4581      	cmp	r9, r0
 800b916:	d142      	bne.n	800b99e <_malloc_r+0xea>
 800b918:	6821      	ldr	r1, [r4, #0]
 800b91a:	4630      	mov	r0, r6
 800b91c:	1a6d      	subs	r5, r5, r1
 800b91e:	4629      	mov	r1, r5
 800b920:	f7ff ffa6 	bl	800b870 <sbrk_aligned>
 800b924:	3001      	adds	r0, #1
 800b926:	d03a      	beq.n	800b99e <_malloc_r+0xea>
 800b928:	6823      	ldr	r3, [r4, #0]
 800b92a:	442b      	add	r3, r5
 800b92c:	6023      	str	r3, [r4, #0]
 800b92e:	f8d8 3000 	ldr.w	r3, [r8]
 800b932:	685a      	ldr	r2, [r3, #4]
 800b934:	bb62      	cbnz	r2, 800b990 <_malloc_r+0xdc>
 800b936:	f8c8 7000 	str.w	r7, [r8]
 800b93a:	e00f      	b.n	800b95c <_malloc_r+0xa8>
 800b93c:	6822      	ldr	r2, [r4, #0]
 800b93e:	1b52      	subs	r2, r2, r5
 800b940:	d420      	bmi.n	800b984 <_malloc_r+0xd0>
 800b942:	2a0b      	cmp	r2, #11
 800b944:	d917      	bls.n	800b976 <_malloc_r+0xc2>
 800b946:	1961      	adds	r1, r4, r5
 800b948:	42a3      	cmp	r3, r4
 800b94a:	6025      	str	r5, [r4, #0]
 800b94c:	bf18      	it	ne
 800b94e:	6059      	strne	r1, [r3, #4]
 800b950:	6863      	ldr	r3, [r4, #4]
 800b952:	bf08      	it	eq
 800b954:	f8c8 1000 	streq.w	r1, [r8]
 800b958:	5162      	str	r2, [r4, r5]
 800b95a:	604b      	str	r3, [r1, #4]
 800b95c:	4630      	mov	r0, r6
 800b95e:	f000 f82f 	bl	800b9c0 <__malloc_unlock>
 800b962:	f104 000b 	add.w	r0, r4, #11
 800b966:	1d23      	adds	r3, r4, #4
 800b968:	f020 0007 	bic.w	r0, r0, #7
 800b96c:	1ac2      	subs	r2, r0, r3
 800b96e:	bf1c      	itt	ne
 800b970:	1a1b      	subne	r3, r3, r0
 800b972:	50a3      	strne	r3, [r4, r2]
 800b974:	e7af      	b.n	800b8d6 <_malloc_r+0x22>
 800b976:	6862      	ldr	r2, [r4, #4]
 800b978:	42a3      	cmp	r3, r4
 800b97a:	bf0c      	ite	eq
 800b97c:	f8c8 2000 	streq.w	r2, [r8]
 800b980:	605a      	strne	r2, [r3, #4]
 800b982:	e7eb      	b.n	800b95c <_malloc_r+0xa8>
 800b984:	4623      	mov	r3, r4
 800b986:	6864      	ldr	r4, [r4, #4]
 800b988:	e7ae      	b.n	800b8e8 <_malloc_r+0x34>
 800b98a:	463c      	mov	r4, r7
 800b98c:	687f      	ldr	r7, [r7, #4]
 800b98e:	e7b6      	b.n	800b8fe <_malloc_r+0x4a>
 800b990:	461a      	mov	r2, r3
 800b992:	685b      	ldr	r3, [r3, #4]
 800b994:	42a3      	cmp	r3, r4
 800b996:	d1fb      	bne.n	800b990 <_malloc_r+0xdc>
 800b998:	2300      	movs	r3, #0
 800b99a:	6053      	str	r3, [r2, #4]
 800b99c:	e7de      	b.n	800b95c <_malloc_r+0xa8>
 800b99e:	230c      	movs	r3, #12
 800b9a0:	4630      	mov	r0, r6
 800b9a2:	6033      	str	r3, [r6, #0]
 800b9a4:	f000 f80c 	bl	800b9c0 <__malloc_unlock>
 800b9a8:	e794      	b.n	800b8d4 <_malloc_r+0x20>
 800b9aa:	6005      	str	r5, [r0, #0]
 800b9ac:	e7d6      	b.n	800b95c <_malloc_r+0xa8>
 800b9ae:	bf00      	nop
 800b9b0:	2000046c 	.word	0x2000046c

0800b9b4 <__malloc_lock>:
 800b9b4:	4801      	ldr	r0, [pc, #4]	@ (800b9bc <__malloc_lock+0x8>)
 800b9b6:	f000 b9aa 	b.w	800bd0e <__retarget_lock_acquire_recursive>
 800b9ba:	bf00      	nop
 800b9bc:	200005b0 	.word	0x200005b0

0800b9c0 <__malloc_unlock>:
 800b9c0:	4801      	ldr	r0, [pc, #4]	@ (800b9c8 <__malloc_unlock+0x8>)
 800b9c2:	f000 b9a5 	b.w	800bd10 <__retarget_lock_release_recursive>
 800b9c6:	bf00      	nop
 800b9c8:	200005b0 	.word	0x200005b0

0800b9cc <std>:
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	b510      	push	{r4, lr}
 800b9d0:	4604      	mov	r4, r0
 800b9d2:	6083      	str	r3, [r0, #8]
 800b9d4:	8181      	strh	r1, [r0, #12]
 800b9d6:	4619      	mov	r1, r3
 800b9d8:	6643      	str	r3, [r0, #100]	@ 0x64
 800b9da:	81c2      	strh	r2, [r0, #14]
 800b9dc:	2208      	movs	r2, #8
 800b9de:	6183      	str	r3, [r0, #24]
 800b9e0:	e9c0 3300 	strd	r3, r3, [r0]
 800b9e4:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b9e8:	305c      	adds	r0, #92	@ 0x5c
 800b9ea:	f000 f906 	bl	800bbfa <memset>
 800b9ee:	4b0d      	ldr	r3, [pc, #52]	@ (800ba24 <std+0x58>)
 800b9f0:	6224      	str	r4, [r4, #32]
 800b9f2:	6263      	str	r3, [r4, #36]	@ 0x24
 800b9f4:	4b0c      	ldr	r3, [pc, #48]	@ (800ba28 <std+0x5c>)
 800b9f6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b9f8:	4b0c      	ldr	r3, [pc, #48]	@ (800ba2c <std+0x60>)
 800b9fa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b9fc:	4b0c      	ldr	r3, [pc, #48]	@ (800ba30 <std+0x64>)
 800b9fe:	6323      	str	r3, [r4, #48]	@ 0x30
 800ba00:	4b0c      	ldr	r3, [pc, #48]	@ (800ba34 <std+0x68>)
 800ba02:	429c      	cmp	r4, r3
 800ba04:	d006      	beq.n	800ba14 <std+0x48>
 800ba06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ba0a:	4294      	cmp	r4, r2
 800ba0c:	d002      	beq.n	800ba14 <std+0x48>
 800ba0e:	33d0      	adds	r3, #208	@ 0xd0
 800ba10:	429c      	cmp	r4, r3
 800ba12:	d105      	bne.n	800ba20 <std+0x54>
 800ba14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ba18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba1c:	f000 b976 	b.w	800bd0c <__retarget_lock_init_recursive>
 800ba20:	bd10      	pop	{r4, pc}
 800ba22:	bf00      	nop
 800ba24:	0800bb75 	.word	0x0800bb75
 800ba28:	0800bb97 	.word	0x0800bb97
 800ba2c:	0800bbcf 	.word	0x0800bbcf
 800ba30:	0800bbf3 	.word	0x0800bbf3
 800ba34:	20000470 	.word	0x20000470

0800ba38 <stdio_exit_handler>:
 800ba38:	4a02      	ldr	r2, [pc, #8]	@ (800ba44 <stdio_exit_handler+0xc>)
 800ba3a:	4903      	ldr	r1, [pc, #12]	@ (800ba48 <stdio_exit_handler+0x10>)
 800ba3c:	4803      	ldr	r0, [pc, #12]	@ (800ba4c <stdio_exit_handler+0x14>)
 800ba3e:	f000 b87b 	b.w	800bb38 <_fwalk_sglue>
 800ba42:	bf00      	nop
 800ba44:	2000001c 	.word	0x2000001c
 800ba48:	0800c465 	.word	0x0800c465
 800ba4c:	2000002c 	.word	0x2000002c

0800ba50 <cleanup_stdio>:
 800ba50:	6841      	ldr	r1, [r0, #4]
 800ba52:	4b0c      	ldr	r3, [pc, #48]	@ (800ba84 <cleanup_stdio+0x34>)
 800ba54:	4299      	cmp	r1, r3
 800ba56:	b510      	push	{r4, lr}
 800ba58:	4604      	mov	r4, r0
 800ba5a:	d001      	beq.n	800ba60 <cleanup_stdio+0x10>
 800ba5c:	f000 fd02 	bl	800c464 <_fflush_r>
 800ba60:	68a1      	ldr	r1, [r4, #8]
 800ba62:	4b09      	ldr	r3, [pc, #36]	@ (800ba88 <cleanup_stdio+0x38>)
 800ba64:	4299      	cmp	r1, r3
 800ba66:	d002      	beq.n	800ba6e <cleanup_stdio+0x1e>
 800ba68:	4620      	mov	r0, r4
 800ba6a:	f000 fcfb 	bl	800c464 <_fflush_r>
 800ba6e:	68e1      	ldr	r1, [r4, #12]
 800ba70:	4b06      	ldr	r3, [pc, #24]	@ (800ba8c <cleanup_stdio+0x3c>)
 800ba72:	4299      	cmp	r1, r3
 800ba74:	d004      	beq.n	800ba80 <cleanup_stdio+0x30>
 800ba76:	4620      	mov	r0, r4
 800ba78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba7c:	f000 bcf2 	b.w	800c464 <_fflush_r>
 800ba80:	bd10      	pop	{r4, pc}
 800ba82:	bf00      	nop
 800ba84:	20000470 	.word	0x20000470
 800ba88:	200004d8 	.word	0x200004d8
 800ba8c:	20000540 	.word	0x20000540

0800ba90 <global_stdio_init.part.0>:
 800ba90:	b510      	push	{r4, lr}
 800ba92:	4b0b      	ldr	r3, [pc, #44]	@ (800bac0 <global_stdio_init.part.0+0x30>)
 800ba94:	2104      	movs	r1, #4
 800ba96:	4c0b      	ldr	r4, [pc, #44]	@ (800bac4 <global_stdio_init.part.0+0x34>)
 800ba98:	4a0b      	ldr	r2, [pc, #44]	@ (800bac8 <global_stdio_init.part.0+0x38>)
 800ba9a:	4620      	mov	r0, r4
 800ba9c:	601a      	str	r2, [r3, #0]
 800ba9e:	2200      	movs	r2, #0
 800baa0:	f7ff ff94 	bl	800b9cc <std>
 800baa4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800baa8:	2201      	movs	r2, #1
 800baaa:	2109      	movs	r1, #9
 800baac:	f7ff ff8e 	bl	800b9cc <std>
 800bab0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bab4:	2202      	movs	r2, #2
 800bab6:	2112      	movs	r1, #18
 800bab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800babc:	f7ff bf86 	b.w	800b9cc <std>
 800bac0:	200005a8 	.word	0x200005a8
 800bac4:	20000470 	.word	0x20000470
 800bac8:	0800ba39 	.word	0x0800ba39

0800bacc <__sfp_lock_acquire>:
 800bacc:	4801      	ldr	r0, [pc, #4]	@ (800bad4 <__sfp_lock_acquire+0x8>)
 800bace:	f000 b91e 	b.w	800bd0e <__retarget_lock_acquire_recursive>
 800bad2:	bf00      	nop
 800bad4:	200005b1 	.word	0x200005b1

0800bad8 <__sfp_lock_release>:
 800bad8:	4801      	ldr	r0, [pc, #4]	@ (800bae0 <__sfp_lock_release+0x8>)
 800bada:	f000 b919 	b.w	800bd10 <__retarget_lock_release_recursive>
 800bade:	bf00      	nop
 800bae0:	200005b1 	.word	0x200005b1

0800bae4 <__sinit>:
 800bae4:	b510      	push	{r4, lr}
 800bae6:	4604      	mov	r4, r0
 800bae8:	f7ff fff0 	bl	800bacc <__sfp_lock_acquire>
 800baec:	6a23      	ldr	r3, [r4, #32]
 800baee:	b11b      	cbz	r3, 800baf8 <__sinit+0x14>
 800baf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800baf4:	f7ff bff0 	b.w	800bad8 <__sfp_lock_release>
 800baf8:	4b04      	ldr	r3, [pc, #16]	@ (800bb0c <__sinit+0x28>)
 800bafa:	6223      	str	r3, [r4, #32]
 800bafc:	4b04      	ldr	r3, [pc, #16]	@ (800bb10 <__sinit+0x2c>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d1f5      	bne.n	800baf0 <__sinit+0xc>
 800bb04:	f7ff ffc4 	bl	800ba90 <global_stdio_init.part.0>
 800bb08:	e7f2      	b.n	800baf0 <__sinit+0xc>
 800bb0a:	bf00      	nop
 800bb0c:	0800ba51 	.word	0x0800ba51
 800bb10:	200005a8 	.word	0x200005a8

0800bb14 <fiprintf>:
 800bb14:	b40e      	push	{r1, r2, r3}
 800bb16:	b503      	push	{r0, r1, lr}
 800bb18:	ab03      	add	r3, sp, #12
 800bb1a:	4601      	mov	r1, r0
 800bb1c:	4805      	ldr	r0, [pc, #20]	@ (800bb34 <fiprintf+0x20>)
 800bb1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb22:	6800      	ldr	r0, [r0, #0]
 800bb24:	9301      	str	r3, [sp, #4]
 800bb26:	f000 f96f 	bl	800be08 <_vfiprintf_r>
 800bb2a:	b002      	add	sp, #8
 800bb2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb30:	b003      	add	sp, #12
 800bb32:	4770      	bx	lr
 800bb34:	20000028 	.word	0x20000028

0800bb38 <_fwalk_sglue>:
 800bb38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb3c:	4607      	mov	r7, r0
 800bb3e:	4688      	mov	r8, r1
 800bb40:	4614      	mov	r4, r2
 800bb42:	2600      	movs	r6, #0
 800bb44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bb48:	f1b9 0901 	subs.w	r9, r9, #1
 800bb4c:	d505      	bpl.n	800bb5a <_fwalk_sglue+0x22>
 800bb4e:	6824      	ldr	r4, [r4, #0]
 800bb50:	2c00      	cmp	r4, #0
 800bb52:	d1f7      	bne.n	800bb44 <_fwalk_sglue+0xc>
 800bb54:	4630      	mov	r0, r6
 800bb56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb5a:	89ab      	ldrh	r3, [r5, #12]
 800bb5c:	2b01      	cmp	r3, #1
 800bb5e:	d907      	bls.n	800bb70 <_fwalk_sglue+0x38>
 800bb60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb64:	3301      	adds	r3, #1
 800bb66:	d003      	beq.n	800bb70 <_fwalk_sglue+0x38>
 800bb68:	4629      	mov	r1, r5
 800bb6a:	4638      	mov	r0, r7
 800bb6c:	47c0      	blx	r8
 800bb6e:	4306      	orrs	r6, r0
 800bb70:	3568      	adds	r5, #104	@ 0x68
 800bb72:	e7e9      	b.n	800bb48 <_fwalk_sglue+0x10>

0800bb74 <__sread>:
 800bb74:	b510      	push	{r4, lr}
 800bb76:	460c      	mov	r4, r1
 800bb78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb7c:	f000 f868 	bl	800bc50 <_read_r>
 800bb80:	2800      	cmp	r0, #0
 800bb82:	bfab      	itete	ge
 800bb84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bb86:	89a3      	ldrhlt	r3, [r4, #12]
 800bb88:	181b      	addge	r3, r3, r0
 800bb8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bb8e:	bfac      	ite	ge
 800bb90:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bb92:	81a3      	strhlt	r3, [r4, #12]
 800bb94:	bd10      	pop	{r4, pc}

0800bb96 <__swrite>:
 800bb96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb9a:	461f      	mov	r7, r3
 800bb9c:	898b      	ldrh	r3, [r1, #12]
 800bb9e:	4605      	mov	r5, r0
 800bba0:	460c      	mov	r4, r1
 800bba2:	05db      	lsls	r3, r3, #23
 800bba4:	4616      	mov	r6, r2
 800bba6:	d505      	bpl.n	800bbb4 <__swrite+0x1e>
 800bba8:	2302      	movs	r3, #2
 800bbaa:	2200      	movs	r2, #0
 800bbac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbb0:	f000 f83c 	bl	800bc2c <_lseek_r>
 800bbb4:	89a3      	ldrh	r3, [r4, #12]
 800bbb6:	4632      	mov	r2, r6
 800bbb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbbc:	4628      	mov	r0, r5
 800bbbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bbc2:	81a3      	strh	r3, [r4, #12]
 800bbc4:	463b      	mov	r3, r7
 800bbc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbca:	f000 b863 	b.w	800bc94 <_write_r>

0800bbce <__sseek>:
 800bbce:	b510      	push	{r4, lr}
 800bbd0:	460c      	mov	r4, r1
 800bbd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbd6:	f000 f829 	bl	800bc2c <_lseek_r>
 800bbda:	1c43      	adds	r3, r0, #1
 800bbdc:	89a3      	ldrh	r3, [r4, #12]
 800bbde:	bf15      	itete	ne
 800bbe0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bbe2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bbe6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bbea:	81a3      	strheq	r3, [r4, #12]
 800bbec:	bf18      	it	ne
 800bbee:	81a3      	strhne	r3, [r4, #12]
 800bbf0:	bd10      	pop	{r4, pc}

0800bbf2 <__sclose>:
 800bbf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbf6:	f000 b809 	b.w	800bc0c <_close_r>

0800bbfa <memset>:
 800bbfa:	4402      	add	r2, r0
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	4293      	cmp	r3, r2
 800bc00:	d100      	bne.n	800bc04 <memset+0xa>
 800bc02:	4770      	bx	lr
 800bc04:	f803 1b01 	strb.w	r1, [r3], #1
 800bc08:	e7f9      	b.n	800bbfe <memset+0x4>
	...

0800bc0c <_close_r>:
 800bc0c:	b538      	push	{r3, r4, r5, lr}
 800bc0e:	2300      	movs	r3, #0
 800bc10:	4d05      	ldr	r5, [pc, #20]	@ (800bc28 <_close_r+0x1c>)
 800bc12:	4604      	mov	r4, r0
 800bc14:	4608      	mov	r0, r1
 800bc16:	602b      	str	r3, [r5, #0]
 800bc18:	f7f6 fb3e 	bl	8002298 <_close>
 800bc1c:	1c43      	adds	r3, r0, #1
 800bc1e:	d102      	bne.n	800bc26 <_close_r+0x1a>
 800bc20:	682b      	ldr	r3, [r5, #0]
 800bc22:	b103      	cbz	r3, 800bc26 <_close_r+0x1a>
 800bc24:	6023      	str	r3, [r4, #0]
 800bc26:	bd38      	pop	{r3, r4, r5, pc}
 800bc28:	200005ac 	.word	0x200005ac

0800bc2c <_lseek_r>:
 800bc2c:	b538      	push	{r3, r4, r5, lr}
 800bc2e:	4604      	mov	r4, r0
 800bc30:	4d06      	ldr	r5, [pc, #24]	@ (800bc4c <_lseek_r+0x20>)
 800bc32:	4608      	mov	r0, r1
 800bc34:	4611      	mov	r1, r2
 800bc36:	2200      	movs	r2, #0
 800bc38:	602a      	str	r2, [r5, #0]
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	f7f6 fb53 	bl	80022e6 <_lseek>
 800bc40:	1c43      	adds	r3, r0, #1
 800bc42:	d102      	bne.n	800bc4a <_lseek_r+0x1e>
 800bc44:	682b      	ldr	r3, [r5, #0]
 800bc46:	b103      	cbz	r3, 800bc4a <_lseek_r+0x1e>
 800bc48:	6023      	str	r3, [r4, #0]
 800bc4a:	bd38      	pop	{r3, r4, r5, pc}
 800bc4c:	200005ac 	.word	0x200005ac

0800bc50 <_read_r>:
 800bc50:	b538      	push	{r3, r4, r5, lr}
 800bc52:	4604      	mov	r4, r0
 800bc54:	4d06      	ldr	r5, [pc, #24]	@ (800bc70 <_read_r+0x20>)
 800bc56:	4608      	mov	r0, r1
 800bc58:	4611      	mov	r1, r2
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	602a      	str	r2, [r5, #0]
 800bc5e:	461a      	mov	r2, r3
 800bc60:	f7f6 fae1 	bl	8002226 <_read>
 800bc64:	1c43      	adds	r3, r0, #1
 800bc66:	d102      	bne.n	800bc6e <_read_r+0x1e>
 800bc68:	682b      	ldr	r3, [r5, #0]
 800bc6a:	b103      	cbz	r3, 800bc6e <_read_r+0x1e>
 800bc6c:	6023      	str	r3, [r4, #0]
 800bc6e:	bd38      	pop	{r3, r4, r5, pc}
 800bc70:	200005ac 	.word	0x200005ac

0800bc74 <_sbrk_r>:
 800bc74:	b538      	push	{r3, r4, r5, lr}
 800bc76:	2300      	movs	r3, #0
 800bc78:	4d05      	ldr	r5, [pc, #20]	@ (800bc90 <_sbrk_r+0x1c>)
 800bc7a:	4604      	mov	r4, r0
 800bc7c:	4608      	mov	r0, r1
 800bc7e:	602b      	str	r3, [r5, #0]
 800bc80:	f7f6 fb3e 	bl	8002300 <_sbrk>
 800bc84:	1c43      	adds	r3, r0, #1
 800bc86:	d102      	bne.n	800bc8e <_sbrk_r+0x1a>
 800bc88:	682b      	ldr	r3, [r5, #0]
 800bc8a:	b103      	cbz	r3, 800bc8e <_sbrk_r+0x1a>
 800bc8c:	6023      	str	r3, [r4, #0]
 800bc8e:	bd38      	pop	{r3, r4, r5, pc}
 800bc90:	200005ac 	.word	0x200005ac

0800bc94 <_write_r>:
 800bc94:	b538      	push	{r3, r4, r5, lr}
 800bc96:	4604      	mov	r4, r0
 800bc98:	4d06      	ldr	r5, [pc, #24]	@ (800bcb4 <_write_r+0x20>)
 800bc9a:	4608      	mov	r0, r1
 800bc9c:	4611      	mov	r1, r2
 800bc9e:	2200      	movs	r2, #0
 800bca0:	602a      	str	r2, [r5, #0]
 800bca2:	461a      	mov	r2, r3
 800bca4:	f7f6 fadc 	bl	8002260 <_write>
 800bca8:	1c43      	adds	r3, r0, #1
 800bcaa:	d102      	bne.n	800bcb2 <_write_r+0x1e>
 800bcac:	682b      	ldr	r3, [r5, #0]
 800bcae:	b103      	cbz	r3, 800bcb2 <_write_r+0x1e>
 800bcb0:	6023      	str	r3, [r4, #0]
 800bcb2:	bd38      	pop	{r3, r4, r5, pc}
 800bcb4:	200005ac 	.word	0x200005ac

0800bcb8 <__errno>:
 800bcb8:	4b01      	ldr	r3, [pc, #4]	@ (800bcc0 <__errno+0x8>)
 800bcba:	6818      	ldr	r0, [r3, #0]
 800bcbc:	4770      	bx	lr
 800bcbe:	bf00      	nop
 800bcc0:	20000028 	.word	0x20000028

0800bcc4 <__libc_init_array>:
 800bcc4:	b570      	push	{r4, r5, r6, lr}
 800bcc6:	4d0d      	ldr	r5, [pc, #52]	@ (800bcfc <__libc_init_array+0x38>)
 800bcc8:	2600      	movs	r6, #0
 800bcca:	4c0d      	ldr	r4, [pc, #52]	@ (800bd00 <__libc_init_array+0x3c>)
 800bccc:	1b64      	subs	r4, r4, r5
 800bcce:	10a4      	asrs	r4, r4, #2
 800bcd0:	42a6      	cmp	r6, r4
 800bcd2:	d109      	bne.n	800bce8 <__libc_init_array+0x24>
 800bcd4:	4d0b      	ldr	r5, [pc, #44]	@ (800bd04 <__libc_init_array+0x40>)
 800bcd6:	2600      	movs	r6, #0
 800bcd8:	4c0b      	ldr	r4, [pc, #44]	@ (800bd08 <__libc_init_array+0x44>)
 800bcda:	f000 fd55 	bl	800c788 <_init>
 800bcde:	1b64      	subs	r4, r4, r5
 800bce0:	10a4      	asrs	r4, r4, #2
 800bce2:	42a6      	cmp	r6, r4
 800bce4:	d105      	bne.n	800bcf2 <__libc_init_array+0x2e>
 800bce6:	bd70      	pop	{r4, r5, r6, pc}
 800bce8:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcec:	3601      	adds	r6, #1
 800bcee:	4798      	blx	r3
 800bcf0:	e7ee      	b.n	800bcd0 <__libc_init_array+0xc>
 800bcf2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcf6:	3601      	adds	r6, #1
 800bcf8:	4798      	blx	r3
 800bcfa:	e7f2      	b.n	800bce2 <__libc_init_array+0x1e>
 800bcfc:	0800ca3b 	.word	0x0800ca3b
 800bd00:	0800ca3b 	.word	0x0800ca3b
 800bd04:	0800ca3c 	.word	0x0800ca3c
 800bd08:	0800ca44 	.word	0x0800ca44

0800bd0c <__retarget_lock_init_recursive>:
 800bd0c:	4770      	bx	lr

0800bd0e <__retarget_lock_acquire_recursive>:
 800bd0e:	4770      	bx	lr

0800bd10 <__retarget_lock_release_recursive>:
 800bd10:	4770      	bx	lr

0800bd12 <abort>:
 800bd12:	2006      	movs	r0, #6
 800bd14:	b508      	push	{r3, lr}
 800bd16:	f000 fc89 	bl	800c62c <raise>
 800bd1a:	2001      	movs	r0, #1
 800bd1c:	f7f6 fa78 	bl	8002210 <_exit>

0800bd20 <_free_r>:
 800bd20:	b538      	push	{r3, r4, r5, lr}
 800bd22:	4605      	mov	r5, r0
 800bd24:	2900      	cmp	r1, #0
 800bd26:	d041      	beq.n	800bdac <_free_r+0x8c>
 800bd28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd2c:	1f0c      	subs	r4, r1, #4
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	bfb8      	it	lt
 800bd32:	18e4      	addlt	r4, r4, r3
 800bd34:	f7ff fe3e 	bl	800b9b4 <__malloc_lock>
 800bd38:	4a1d      	ldr	r2, [pc, #116]	@ (800bdb0 <_free_r+0x90>)
 800bd3a:	6813      	ldr	r3, [r2, #0]
 800bd3c:	b933      	cbnz	r3, 800bd4c <_free_r+0x2c>
 800bd3e:	6063      	str	r3, [r4, #4]
 800bd40:	6014      	str	r4, [r2, #0]
 800bd42:	4628      	mov	r0, r5
 800bd44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd48:	f7ff be3a 	b.w	800b9c0 <__malloc_unlock>
 800bd4c:	42a3      	cmp	r3, r4
 800bd4e:	d908      	bls.n	800bd62 <_free_r+0x42>
 800bd50:	6820      	ldr	r0, [r4, #0]
 800bd52:	1821      	adds	r1, r4, r0
 800bd54:	428b      	cmp	r3, r1
 800bd56:	bf01      	itttt	eq
 800bd58:	6819      	ldreq	r1, [r3, #0]
 800bd5a:	685b      	ldreq	r3, [r3, #4]
 800bd5c:	1809      	addeq	r1, r1, r0
 800bd5e:	6021      	streq	r1, [r4, #0]
 800bd60:	e7ed      	b.n	800bd3e <_free_r+0x1e>
 800bd62:	461a      	mov	r2, r3
 800bd64:	685b      	ldr	r3, [r3, #4]
 800bd66:	b10b      	cbz	r3, 800bd6c <_free_r+0x4c>
 800bd68:	42a3      	cmp	r3, r4
 800bd6a:	d9fa      	bls.n	800bd62 <_free_r+0x42>
 800bd6c:	6811      	ldr	r1, [r2, #0]
 800bd6e:	1850      	adds	r0, r2, r1
 800bd70:	42a0      	cmp	r0, r4
 800bd72:	d10b      	bne.n	800bd8c <_free_r+0x6c>
 800bd74:	6820      	ldr	r0, [r4, #0]
 800bd76:	4401      	add	r1, r0
 800bd78:	1850      	adds	r0, r2, r1
 800bd7a:	6011      	str	r1, [r2, #0]
 800bd7c:	4283      	cmp	r3, r0
 800bd7e:	d1e0      	bne.n	800bd42 <_free_r+0x22>
 800bd80:	6818      	ldr	r0, [r3, #0]
 800bd82:	685b      	ldr	r3, [r3, #4]
 800bd84:	4408      	add	r0, r1
 800bd86:	6053      	str	r3, [r2, #4]
 800bd88:	6010      	str	r0, [r2, #0]
 800bd8a:	e7da      	b.n	800bd42 <_free_r+0x22>
 800bd8c:	d902      	bls.n	800bd94 <_free_r+0x74>
 800bd8e:	230c      	movs	r3, #12
 800bd90:	602b      	str	r3, [r5, #0]
 800bd92:	e7d6      	b.n	800bd42 <_free_r+0x22>
 800bd94:	6820      	ldr	r0, [r4, #0]
 800bd96:	1821      	adds	r1, r4, r0
 800bd98:	428b      	cmp	r3, r1
 800bd9a:	bf02      	ittt	eq
 800bd9c:	6819      	ldreq	r1, [r3, #0]
 800bd9e:	685b      	ldreq	r3, [r3, #4]
 800bda0:	1809      	addeq	r1, r1, r0
 800bda2:	6063      	str	r3, [r4, #4]
 800bda4:	bf08      	it	eq
 800bda6:	6021      	streq	r1, [r4, #0]
 800bda8:	6054      	str	r4, [r2, #4]
 800bdaa:	e7ca      	b.n	800bd42 <_free_r+0x22>
 800bdac:	bd38      	pop	{r3, r4, r5, pc}
 800bdae:	bf00      	nop
 800bdb0:	2000046c 	.word	0x2000046c

0800bdb4 <__sfputc_r>:
 800bdb4:	6893      	ldr	r3, [r2, #8]
 800bdb6:	3b01      	subs	r3, #1
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	6093      	str	r3, [r2, #8]
 800bdbc:	b410      	push	{r4}
 800bdbe:	da08      	bge.n	800bdd2 <__sfputc_r+0x1e>
 800bdc0:	6994      	ldr	r4, [r2, #24]
 800bdc2:	42a3      	cmp	r3, r4
 800bdc4:	db01      	blt.n	800bdca <__sfputc_r+0x16>
 800bdc6:	290a      	cmp	r1, #10
 800bdc8:	d103      	bne.n	800bdd2 <__sfputc_r+0x1e>
 800bdca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bdce:	f000 bb71 	b.w	800c4b4 <__swbuf_r>
 800bdd2:	6813      	ldr	r3, [r2, #0]
 800bdd4:	1c58      	adds	r0, r3, #1
 800bdd6:	6010      	str	r0, [r2, #0]
 800bdd8:	4608      	mov	r0, r1
 800bdda:	7019      	strb	r1, [r3, #0]
 800bddc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bde0:	4770      	bx	lr

0800bde2 <__sfputs_r>:
 800bde2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bde4:	4606      	mov	r6, r0
 800bde6:	460f      	mov	r7, r1
 800bde8:	4614      	mov	r4, r2
 800bdea:	18d5      	adds	r5, r2, r3
 800bdec:	42ac      	cmp	r4, r5
 800bdee:	d101      	bne.n	800bdf4 <__sfputs_r+0x12>
 800bdf0:	2000      	movs	r0, #0
 800bdf2:	e007      	b.n	800be04 <__sfputs_r+0x22>
 800bdf4:	463a      	mov	r2, r7
 800bdf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdfa:	4630      	mov	r0, r6
 800bdfc:	f7ff ffda 	bl	800bdb4 <__sfputc_r>
 800be00:	1c43      	adds	r3, r0, #1
 800be02:	d1f3      	bne.n	800bdec <__sfputs_r+0xa>
 800be04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be08 <_vfiprintf_r>:
 800be08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be0c:	460d      	mov	r5, r1
 800be0e:	b09d      	sub	sp, #116	@ 0x74
 800be10:	4614      	mov	r4, r2
 800be12:	4698      	mov	r8, r3
 800be14:	4606      	mov	r6, r0
 800be16:	b118      	cbz	r0, 800be20 <_vfiprintf_r+0x18>
 800be18:	6a03      	ldr	r3, [r0, #32]
 800be1a:	b90b      	cbnz	r3, 800be20 <_vfiprintf_r+0x18>
 800be1c:	f7ff fe62 	bl	800bae4 <__sinit>
 800be20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800be22:	07d9      	lsls	r1, r3, #31
 800be24:	d405      	bmi.n	800be32 <_vfiprintf_r+0x2a>
 800be26:	89ab      	ldrh	r3, [r5, #12]
 800be28:	059a      	lsls	r2, r3, #22
 800be2a:	d402      	bmi.n	800be32 <_vfiprintf_r+0x2a>
 800be2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be2e:	f7ff ff6e 	bl	800bd0e <__retarget_lock_acquire_recursive>
 800be32:	89ab      	ldrh	r3, [r5, #12]
 800be34:	071b      	lsls	r3, r3, #28
 800be36:	d501      	bpl.n	800be3c <_vfiprintf_r+0x34>
 800be38:	692b      	ldr	r3, [r5, #16]
 800be3a:	b99b      	cbnz	r3, 800be64 <_vfiprintf_r+0x5c>
 800be3c:	4629      	mov	r1, r5
 800be3e:	4630      	mov	r0, r6
 800be40:	f000 fb76 	bl	800c530 <__swsetup_r>
 800be44:	b170      	cbz	r0, 800be64 <_vfiprintf_r+0x5c>
 800be46:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800be48:	07dc      	lsls	r4, r3, #31
 800be4a:	d504      	bpl.n	800be56 <_vfiprintf_r+0x4e>
 800be4c:	f04f 30ff 	mov.w	r0, #4294967295
 800be50:	b01d      	add	sp, #116	@ 0x74
 800be52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be56:	89ab      	ldrh	r3, [r5, #12]
 800be58:	0598      	lsls	r0, r3, #22
 800be5a:	d4f7      	bmi.n	800be4c <_vfiprintf_r+0x44>
 800be5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be5e:	f7ff ff57 	bl	800bd10 <__retarget_lock_release_recursive>
 800be62:	e7f3      	b.n	800be4c <_vfiprintf_r+0x44>
 800be64:	2300      	movs	r3, #0
 800be66:	f8cd 800c 	str.w	r8, [sp, #12]
 800be6a:	f04f 0901 	mov.w	r9, #1
 800be6e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800c024 <_vfiprintf_r+0x21c>
 800be72:	9309      	str	r3, [sp, #36]	@ 0x24
 800be74:	2320      	movs	r3, #32
 800be76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800be7a:	2330      	movs	r3, #48	@ 0x30
 800be7c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800be80:	4623      	mov	r3, r4
 800be82:	469a      	mov	sl, r3
 800be84:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be88:	b10a      	cbz	r2, 800be8e <_vfiprintf_r+0x86>
 800be8a:	2a25      	cmp	r2, #37	@ 0x25
 800be8c:	d1f9      	bne.n	800be82 <_vfiprintf_r+0x7a>
 800be8e:	ebba 0b04 	subs.w	fp, sl, r4
 800be92:	d00b      	beq.n	800beac <_vfiprintf_r+0xa4>
 800be94:	465b      	mov	r3, fp
 800be96:	4622      	mov	r2, r4
 800be98:	4629      	mov	r1, r5
 800be9a:	4630      	mov	r0, r6
 800be9c:	f7ff ffa1 	bl	800bde2 <__sfputs_r>
 800bea0:	3001      	adds	r0, #1
 800bea2:	f000 80a7 	beq.w	800bff4 <_vfiprintf_r+0x1ec>
 800bea6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bea8:	445a      	add	r2, fp
 800beaa:	9209      	str	r2, [sp, #36]	@ 0x24
 800beac:	f89a 3000 	ldrb.w	r3, [sl]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	f000 809f 	beq.w	800bff4 <_vfiprintf_r+0x1ec>
 800beb6:	2300      	movs	r3, #0
 800beb8:	f04f 32ff 	mov.w	r2, #4294967295
 800bebc:	f10a 0a01 	add.w	sl, sl, #1
 800bec0:	9304      	str	r3, [sp, #16]
 800bec2:	9307      	str	r3, [sp, #28]
 800bec4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bec8:	931a      	str	r3, [sp, #104]	@ 0x68
 800beca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bece:	4654      	mov	r4, sl
 800bed0:	2205      	movs	r2, #5
 800bed2:	4854      	ldr	r0, [pc, #336]	@ (800c024 <_vfiprintf_r+0x21c>)
 800bed4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bed8:	f000 fbc4 	bl	800c664 <memchr>
 800bedc:	9a04      	ldr	r2, [sp, #16]
 800bede:	b9d8      	cbnz	r0, 800bf18 <_vfiprintf_r+0x110>
 800bee0:	06d1      	lsls	r1, r2, #27
 800bee2:	bf44      	itt	mi
 800bee4:	2320      	movmi	r3, #32
 800bee6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800beea:	0713      	lsls	r3, r2, #28
 800beec:	bf44      	itt	mi
 800beee:	232b      	movmi	r3, #43	@ 0x2b
 800bef0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bef4:	f89a 3000 	ldrb.w	r3, [sl]
 800bef8:	2b2a      	cmp	r3, #42	@ 0x2a
 800befa:	d015      	beq.n	800bf28 <_vfiprintf_r+0x120>
 800befc:	9a07      	ldr	r2, [sp, #28]
 800befe:	4654      	mov	r4, sl
 800bf00:	2000      	movs	r0, #0
 800bf02:	f04f 0c0a 	mov.w	ip, #10
 800bf06:	4621      	mov	r1, r4
 800bf08:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf0c:	3b30      	subs	r3, #48	@ 0x30
 800bf0e:	2b09      	cmp	r3, #9
 800bf10:	d94b      	bls.n	800bfaa <_vfiprintf_r+0x1a2>
 800bf12:	b1b0      	cbz	r0, 800bf42 <_vfiprintf_r+0x13a>
 800bf14:	9207      	str	r2, [sp, #28]
 800bf16:	e014      	b.n	800bf42 <_vfiprintf_r+0x13a>
 800bf18:	eba0 0308 	sub.w	r3, r0, r8
 800bf1c:	46a2      	mov	sl, r4
 800bf1e:	fa09 f303 	lsl.w	r3, r9, r3
 800bf22:	4313      	orrs	r3, r2
 800bf24:	9304      	str	r3, [sp, #16]
 800bf26:	e7d2      	b.n	800bece <_vfiprintf_r+0xc6>
 800bf28:	9b03      	ldr	r3, [sp, #12]
 800bf2a:	1d19      	adds	r1, r3, #4
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	9103      	str	r1, [sp, #12]
 800bf32:	bfbb      	ittet	lt
 800bf34:	425b      	neglt	r3, r3
 800bf36:	f042 0202 	orrlt.w	r2, r2, #2
 800bf3a:	9307      	strge	r3, [sp, #28]
 800bf3c:	9307      	strlt	r3, [sp, #28]
 800bf3e:	bfb8      	it	lt
 800bf40:	9204      	strlt	r2, [sp, #16]
 800bf42:	7823      	ldrb	r3, [r4, #0]
 800bf44:	2b2e      	cmp	r3, #46	@ 0x2e
 800bf46:	d10a      	bne.n	800bf5e <_vfiprintf_r+0x156>
 800bf48:	7863      	ldrb	r3, [r4, #1]
 800bf4a:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf4c:	d132      	bne.n	800bfb4 <_vfiprintf_r+0x1ac>
 800bf4e:	9b03      	ldr	r3, [sp, #12]
 800bf50:	3402      	adds	r4, #2
 800bf52:	1d1a      	adds	r2, r3, #4
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bf5a:	9203      	str	r2, [sp, #12]
 800bf5c:	9305      	str	r3, [sp, #20]
 800bf5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c034 <_vfiprintf_r+0x22c>
 800bf62:	2203      	movs	r2, #3
 800bf64:	7821      	ldrb	r1, [r4, #0]
 800bf66:	4650      	mov	r0, sl
 800bf68:	f000 fb7c 	bl	800c664 <memchr>
 800bf6c:	b138      	cbz	r0, 800bf7e <_vfiprintf_r+0x176>
 800bf6e:	eba0 000a 	sub.w	r0, r0, sl
 800bf72:	2240      	movs	r2, #64	@ 0x40
 800bf74:	9b04      	ldr	r3, [sp, #16]
 800bf76:	3401      	adds	r4, #1
 800bf78:	4082      	lsls	r2, r0
 800bf7a:	4313      	orrs	r3, r2
 800bf7c:	9304      	str	r3, [sp, #16]
 800bf7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf82:	2206      	movs	r2, #6
 800bf84:	4828      	ldr	r0, [pc, #160]	@ (800c028 <_vfiprintf_r+0x220>)
 800bf86:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bf8a:	f000 fb6b 	bl	800c664 <memchr>
 800bf8e:	2800      	cmp	r0, #0
 800bf90:	d03f      	beq.n	800c012 <_vfiprintf_r+0x20a>
 800bf92:	4b26      	ldr	r3, [pc, #152]	@ (800c02c <_vfiprintf_r+0x224>)
 800bf94:	bb1b      	cbnz	r3, 800bfde <_vfiprintf_r+0x1d6>
 800bf96:	9b03      	ldr	r3, [sp, #12]
 800bf98:	3307      	adds	r3, #7
 800bf9a:	f023 0307 	bic.w	r3, r3, #7
 800bf9e:	3308      	adds	r3, #8
 800bfa0:	9303      	str	r3, [sp, #12]
 800bfa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfa4:	443b      	add	r3, r7
 800bfa6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfa8:	e76a      	b.n	800be80 <_vfiprintf_r+0x78>
 800bfaa:	fb0c 3202 	mla	r2, ip, r2, r3
 800bfae:	460c      	mov	r4, r1
 800bfb0:	2001      	movs	r0, #1
 800bfb2:	e7a8      	b.n	800bf06 <_vfiprintf_r+0xfe>
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	3401      	adds	r4, #1
 800bfb8:	f04f 0c0a 	mov.w	ip, #10
 800bfbc:	4619      	mov	r1, r3
 800bfbe:	9305      	str	r3, [sp, #20]
 800bfc0:	4620      	mov	r0, r4
 800bfc2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bfc6:	3a30      	subs	r2, #48	@ 0x30
 800bfc8:	2a09      	cmp	r2, #9
 800bfca:	d903      	bls.n	800bfd4 <_vfiprintf_r+0x1cc>
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d0c6      	beq.n	800bf5e <_vfiprintf_r+0x156>
 800bfd0:	9105      	str	r1, [sp, #20]
 800bfd2:	e7c4      	b.n	800bf5e <_vfiprintf_r+0x156>
 800bfd4:	fb0c 2101 	mla	r1, ip, r1, r2
 800bfd8:	4604      	mov	r4, r0
 800bfda:	2301      	movs	r3, #1
 800bfdc:	e7f0      	b.n	800bfc0 <_vfiprintf_r+0x1b8>
 800bfde:	ab03      	add	r3, sp, #12
 800bfe0:	462a      	mov	r2, r5
 800bfe2:	a904      	add	r1, sp, #16
 800bfe4:	4630      	mov	r0, r6
 800bfe6:	9300      	str	r3, [sp, #0]
 800bfe8:	4b11      	ldr	r3, [pc, #68]	@ (800c030 <_vfiprintf_r+0x228>)
 800bfea:	f3af 8000 	nop.w
 800bfee:	4607      	mov	r7, r0
 800bff0:	1c78      	adds	r0, r7, #1
 800bff2:	d1d6      	bne.n	800bfa2 <_vfiprintf_r+0x19a>
 800bff4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bff6:	07d9      	lsls	r1, r3, #31
 800bff8:	d405      	bmi.n	800c006 <_vfiprintf_r+0x1fe>
 800bffa:	89ab      	ldrh	r3, [r5, #12]
 800bffc:	059a      	lsls	r2, r3, #22
 800bffe:	d402      	bmi.n	800c006 <_vfiprintf_r+0x1fe>
 800c000:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c002:	f7ff fe85 	bl	800bd10 <__retarget_lock_release_recursive>
 800c006:	89ab      	ldrh	r3, [r5, #12]
 800c008:	065b      	lsls	r3, r3, #25
 800c00a:	f53f af1f 	bmi.w	800be4c <_vfiprintf_r+0x44>
 800c00e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c010:	e71e      	b.n	800be50 <_vfiprintf_r+0x48>
 800c012:	ab03      	add	r3, sp, #12
 800c014:	462a      	mov	r2, r5
 800c016:	a904      	add	r1, sp, #16
 800c018:	4630      	mov	r0, r6
 800c01a:	9300      	str	r3, [sp, #0]
 800c01c:	4b04      	ldr	r3, [pc, #16]	@ (800c030 <_vfiprintf_r+0x228>)
 800c01e:	f000 f87d 	bl	800c11c <_printf_i>
 800c022:	e7e4      	b.n	800bfee <_vfiprintf_r+0x1e6>
 800c024:	0800ca08 	.word	0x0800ca08
 800c028:	0800ca12 	.word	0x0800ca12
 800c02c:	00000000 	.word	0x00000000
 800c030:	0800bde3 	.word	0x0800bde3
 800c034:	0800ca0e 	.word	0x0800ca0e

0800c038 <_printf_common>:
 800c038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c03c:	4616      	mov	r6, r2
 800c03e:	4698      	mov	r8, r3
 800c040:	688a      	ldr	r2, [r1, #8]
 800c042:	4607      	mov	r7, r0
 800c044:	690b      	ldr	r3, [r1, #16]
 800c046:	460c      	mov	r4, r1
 800c048:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c04c:	4293      	cmp	r3, r2
 800c04e:	bfb8      	it	lt
 800c050:	4613      	movlt	r3, r2
 800c052:	6033      	str	r3, [r6, #0]
 800c054:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c058:	b10a      	cbz	r2, 800c05e <_printf_common+0x26>
 800c05a:	3301      	adds	r3, #1
 800c05c:	6033      	str	r3, [r6, #0]
 800c05e:	6823      	ldr	r3, [r4, #0]
 800c060:	0699      	lsls	r1, r3, #26
 800c062:	bf42      	ittt	mi
 800c064:	6833      	ldrmi	r3, [r6, #0]
 800c066:	3302      	addmi	r3, #2
 800c068:	6033      	strmi	r3, [r6, #0]
 800c06a:	6825      	ldr	r5, [r4, #0]
 800c06c:	f015 0506 	ands.w	r5, r5, #6
 800c070:	d106      	bne.n	800c080 <_printf_common+0x48>
 800c072:	f104 0a19 	add.w	sl, r4, #25
 800c076:	68e3      	ldr	r3, [r4, #12]
 800c078:	6832      	ldr	r2, [r6, #0]
 800c07a:	1a9b      	subs	r3, r3, r2
 800c07c:	42ab      	cmp	r3, r5
 800c07e:	dc2b      	bgt.n	800c0d8 <_printf_common+0xa0>
 800c080:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c084:	6822      	ldr	r2, [r4, #0]
 800c086:	3b00      	subs	r3, #0
 800c088:	bf18      	it	ne
 800c08a:	2301      	movne	r3, #1
 800c08c:	0692      	lsls	r2, r2, #26
 800c08e:	d430      	bmi.n	800c0f2 <_printf_common+0xba>
 800c090:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c094:	4641      	mov	r1, r8
 800c096:	4638      	mov	r0, r7
 800c098:	47c8      	blx	r9
 800c09a:	3001      	adds	r0, #1
 800c09c:	d023      	beq.n	800c0e6 <_printf_common+0xae>
 800c09e:	6823      	ldr	r3, [r4, #0]
 800c0a0:	341a      	adds	r4, #26
 800c0a2:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800c0a6:	f003 0306 	and.w	r3, r3, #6
 800c0aa:	2b04      	cmp	r3, #4
 800c0ac:	bf0a      	itet	eq
 800c0ae:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800c0b2:	2500      	movne	r5, #0
 800c0b4:	6833      	ldreq	r3, [r6, #0]
 800c0b6:	f04f 0600 	mov.w	r6, #0
 800c0ba:	bf08      	it	eq
 800c0bc:	1aed      	subeq	r5, r5, r3
 800c0be:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800c0c2:	bf08      	it	eq
 800c0c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c0c8:	4293      	cmp	r3, r2
 800c0ca:	bfc4      	itt	gt
 800c0cc:	1a9b      	subgt	r3, r3, r2
 800c0ce:	18ed      	addgt	r5, r5, r3
 800c0d0:	42b5      	cmp	r5, r6
 800c0d2:	d11a      	bne.n	800c10a <_printf_common+0xd2>
 800c0d4:	2000      	movs	r0, #0
 800c0d6:	e008      	b.n	800c0ea <_printf_common+0xb2>
 800c0d8:	2301      	movs	r3, #1
 800c0da:	4652      	mov	r2, sl
 800c0dc:	4641      	mov	r1, r8
 800c0de:	4638      	mov	r0, r7
 800c0e0:	47c8      	blx	r9
 800c0e2:	3001      	adds	r0, #1
 800c0e4:	d103      	bne.n	800c0ee <_printf_common+0xb6>
 800c0e6:	f04f 30ff 	mov.w	r0, #4294967295
 800c0ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0ee:	3501      	adds	r5, #1
 800c0f0:	e7c1      	b.n	800c076 <_printf_common+0x3e>
 800c0f2:	18e1      	adds	r1, r4, r3
 800c0f4:	1c5a      	adds	r2, r3, #1
 800c0f6:	2030      	movs	r0, #48	@ 0x30
 800c0f8:	3302      	adds	r3, #2
 800c0fa:	4422      	add	r2, r4
 800c0fc:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c100:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c104:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c108:	e7c2      	b.n	800c090 <_printf_common+0x58>
 800c10a:	2301      	movs	r3, #1
 800c10c:	4622      	mov	r2, r4
 800c10e:	4641      	mov	r1, r8
 800c110:	4638      	mov	r0, r7
 800c112:	47c8      	blx	r9
 800c114:	3001      	adds	r0, #1
 800c116:	d0e6      	beq.n	800c0e6 <_printf_common+0xae>
 800c118:	3601      	adds	r6, #1
 800c11a:	e7d9      	b.n	800c0d0 <_printf_common+0x98>

0800c11c <_printf_i>:
 800c11c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c120:	7e0f      	ldrb	r7, [r1, #24]
 800c122:	4691      	mov	r9, r2
 800c124:	4680      	mov	r8, r0
 800c126:	460c      	mov	r4, r1
 800c128:	2f78      	cmp	r7, #120	@ 0x78
 800c12a:	469a      	mov	sl, r3
 800c12c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c12e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c132:	d807      	bhi.n	800c144 <_printf_i+0x28>
 800c134:	2f62      	cmp	r7, #98	@ 0x62
 800c136:	d80a      	bhi.n	800c14e <_printf_i+0x32>
 800c138:	2f00      	cmp	r7, #0
 800c13a:	f000 80d2 	beq.w	800c2e2 <_printf_i+0x1c6>
 800c13e:	2f58      	cmp	r7, #88	@ 0x58
 800c140:	f000 80b9 	beq.w	800c2b6 <_printf_i+0x19a>
 800c144:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c148:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c14c:	e03a      	b.n	800c1c4 <_printf_i+0xa8>
 800c14e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c152:	2b15      	cmp	r3, #21
 800c154:	d8f6      	bhi.n	800c144 <_printf_i+0x28>
 800c156:	a101      	add	r1, pc, #4	@ (adr r1, 800c15c <_printf_i+0x40>)
 800c158:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c15c:	0800c1b5 	.word	0x0800c1b5
 800c160:	0800c1c9 	.word	0x0800c1c9
 800c164:	0800c145 	.word	0x0800c145
 800c168:	0800c145 	.word	0x0800c145
 800c16c:	0800c145 	.word	0x0800c145
 800c170:	0800c145 	.word	0x0800c145
 800c174:	0800c1c9 	.word	0x0800c1c9
 800c178:	0800c145 	.word	0x0800c145
 800c17c:	0800c145 	.word	0x0800c145
 800c180:	0800c145 	.word	0x0800c145
 800c184:	0800c145 	.word	0x0800c145
 800c188:	0800c2c9 	.word	0x0800c2c9
 800c18c:	0800c1f3 	.word	0x0800c1f3
 800c190:	0800c283 	.word	0x0800c283
 800c194:	0800c145 	.word	0x0800c145
 800c198:	0800c145 	.word	0x0800c145
 800c19c:	0800c2eb 	.word	0x0800c2eb
 800c1a0:	0800c145 	.word	0x0800c145
 800c1a4:	0800c1f3 	.word	0x0800c1f3
 800c1a8:	0800c145 	.word	0x0800c145
 800c1ac:	0800c145 	.word	0x0800c145
 800c1b0:	0800c28b 	.word	0x0800c28b
 800c1b4:	6833      	ldr	r3, [r6, #0]
 800c1b6:	1d1a      	adds	r2, r3, #4
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	6032      	str	r2, [r6, #0]
 800c1bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c1c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c1c4:	2301      	movs	r3, #1
 800c1c6:	e09d      	b.n	800c304 <_printf_i+0x1e8>
 800c1c8:	6833      	ldr	r3, [r6, #0]
 800c1ca:	6820      	ldr	r0, [r4, #0]
 800c1cc:	1d19      	adds	r1, r3, #4
 800c1ce:	6031      	str	r1, [r6, #0]
 800c1d0:	0606      	lsls	r6, r0, #24
 800c1d2:	d501      	bpl.n	800c1d8 <_printf_i+0xbc>
 800c1d4:	681d      	ldr	r5, [r3, #0]
 800c1d6:	e003      	b.n	800c1e0 <_printf_i+0xc4>
 800c1d8:	0645      	lsls	r5, r0, #25
 800c1da:	d5fb      	bpl.n	800c1d4 <_printf_i+0xb8>
 800c1dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c1e0:	2d00      	cmp	r5, #0
 800c1e2:	da03      	bge.n	800c1ec <_printf_i+0xd0>
 800c1e4:	232d      	movs	r3, #45	@ 0x2d
 800c1e6:	426d      	negs	r5, r5
 800c1e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c1ec:	4859      	ldr	r0, [pc, #356]	@ (800c354 <_printf_i+0x238>)
 800c1ee:	230a      	movs	r3, #10
 800c1f0:	e011      	b.n	800c216 <_printf_i+0xfa>
 800c1f2:	6821      	ldr	r1, [r4, #0]
 800c1f4:	6833      	ldr	r3, [r6, #0]
 800c1f6:	0608      	lsls	r0, r1, #24
 800c1f8:	f853 5b04 	ldr.w	r5, [r3], #4
 800c1fc:	d402      	bmi.n	800c204 <_printf_i+0xe8>
 800c1fe:	0649      	lsls	r1, r1, #25
 800c200:	bf48      	it	mi
 800c202:	b2ad      	uxthmi	r5, r5
 800c204:	2f6f      	cmp	r7, #111	@ 0x6f
 800c206:	6033      	str	r3, [r6, #0]
 800c208:	4852      	ldr	r0, [pc, #328]	@ (800c354 <_printf_i+0x238>)
 800c20a:	bf14      	ite	ne
 800c20c:	230a      	movne	r3, #10
 800c20e:	2308      	moveq	r3, #8
 800c210:	2100      	movs	r1, #0
 800c212:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c216:	6866      	ldr	r6, [r4, #4]
 800c218:	2e00      	cmp	r6, #0
 800c21a:	60a6      	str	r6, [r4, #8]
 800c21c:	bfa2      	ittt	ge
 800c21e:	6821      	ldrge	r1, [r4, #0]
 800c220:	f021 0104 	bicge.w	r1, r1, #4
 800c224:	6021      	strge	r1, [r4, #0]
 800c226:	b90d      	cbnz	r5, 800c22c <_printf_i+0x110>
 800c228:	2e00      	cmp	r6, #0
 800c22a:	d04b      	beq.n	800c2c4 <_printf_i+0x1a8>
 800c22c:	4616      	mov	r6, r2
 800c22e:	fbb5 f1f3 	udiv	r1, r5, r3
 800c232:	fb03 5711 	mls	r7, r3, r1, r5
 800c236:	5dc7      	ldrb	r7, [r0, r7]
 800c238:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c23c:	462f      	mov	r7, r5
 800c23e:	460d      	mov	r5, r1
 800c240:	42bb      	cmp	r3, r7
 800c242:	d9f4      	bls.n	800c22e <_printf_i+0x112>
 800c244:	2b08      	cmp	r3, #8
 800c246:	d10b      	bne.n	800c260 <_printf_i+0x144>
 800c248:	6823      	ldr	r3, [r4, #0]
 800c24a:	07df      	lsls	r7, r3, #31
 800c24c:	d508      	bpl.n	800c260 <_printf_i+0x144>
 800c24e:	6923      	ldr	r3, [r4, #16]
 800c250:	6861      	ldr	r1, [r4, #4]
 800c252:	4299      	cmp	r1, r3
 800c254:	bfde      	ittt	le
 800c256:	2330      	movle	r3, #48	@ 0x30
 800c258:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c25c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c260:	1b92      	subs	r2, r2, r6
 800c262:	6122      	str	r2, [r4, #16]
 800c264:	464b      	mov	r3, r9
 800c266:	aa03      	add	r2, sp, #12
 800c268:	4621      	mov	r1, r4
 800c26a:	4640      	mov	r0, r8
 800c26c:	f8cd a000 	str.w	sl, [sp]
 800c270:	f7ff fee2 	bl	800c038 <_printf_common>
 800c274:	3001      	adds	r0, #1
 800c276:	d14a      	bne.n	800c30e <_printf_i+0x1f2>
 800c278:	f04f 30ff 	mov.w	r0, #4294967295
 800c27c:	b004      	add	sp, #16
 800c27e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c282:	6823      	ldr	r3, [r4, #0]
 800c284:	f043 0320 	orr.w	r3, r3, #32
 800c288:	6023      	str	r3, [r4, #0]
 800c28a:	2778      	movs	r7, #120	@ 0x78
 800c28c:	4832      	ldr	r0, [pc, #200]	@ (800c358 <_printf_i+0x23c>)
 800c28e:	6823      	ldr	r3, [r4, #0]
 800c290:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c294:	061f      	lsls	r7, r3, #24
 800c296:	6831      	ldr	r1, [r6, #0]
 800c298:	f851 5b04 	ldr.w	r5, [r1], #4
 800c29c:	d402      	bmi.n	800c2a4 <_printf_i+0x188>
 800c29e:	065f      	lsls	r7, r3, #25
 800c2a0:	bf48      	it	mi
 800c2a2:	b2ad      	uxthmi	r5, r5
 800c2a4:	6031      	str	r1, [r6, #0]
 800c2a6:	07d9      	lsls	r1, r3, #31
 800c2a8:	bf44      	itt	mi
 800c2aa:	f043 0320 	orrmi.w	r3, r3, #32
 800c2ae:	6023      	strmi	r3, [r4, #0]
 800c2b0:	b11d      	cbz	r5, 800c2ba <_printf_i+0x19e>
 800c2b2:	2310      	movs	r3, #16
 800c2b4:	e7ac      	b.n	800c210 <_printf_i+0xf4>
 800c2b6:	4827      	ldr	r0, [pc, #156]	@ (800c354 <_printf_i+0x238>)
 800c2b8:	e7e9      	b.n	800c28e <_printf_i+0x172>
 800c2ba:	6823      	ldr	r3, [r4, #0]
 800c2bc:	f023 0320 	bic.w	r3, r3, #32
 800c2c0:	6023      	str	r3, [r4, #0]
 800c2c2:	e7f6      	b.n	800c2b2 <_printf_i+0x196>
 800c2c4:	4616      	mov	r6, r2
 800c2c6:	e7bd      	b.n	800c244 <_printf_i+0x128>
 800c2c8:	6833      	ldr	r3, [r6, #0]
 800c2ca:	6825      	ldr	r5, [r4, #0]
 800c2cc:	1d18      	adds	r0, r3, #4
 800c2ce:	6961      	ldr	r1, [r4, #20]
 800c2d0:	6030      	str	r0, [r6, #0]
 800c2d2:	062e      	lsls	r6, r5, #24
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	d501      	bpl.n	800c2dc <_printf_i+0x1c0>
 800c2d8:	6019      	str	r1, [r3, #0]
 800c2da:	e002      	b.n	800c2e2 <_printf_i+0x1c6>
 800c2dc:	0668      	lsls	r0, r5, #25
 800c2de:	d5fb      	bpl.n	800c2d8 <_printf_i+0x1bc>
 800c2e0:	8019      	strh	r1, [r3, #0]
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	4616      	mov	r6, r2
 800c2e6:	6123      	str	r3, [r4, #16]
 800c2e8:	e7bc      	b.n	800c264 <_printf_i+0x148>
 800c2ea:	6833      	ldr	r3, [r6, #0]
 800c2ec:	2100      	movs	r1, #0
 800c2ee:	1d1a      	adds	r2, r3, #4
 800c2f0:	6032      	str	r2, [r6, #0]
 800c2f2:	681e      	ldr	r6, [r3, #0]
 800c2f4:	6862      	ldr	r2, [r4, #4]
 800c2f6:	4630      	mov	r0, r6
 800c2f8:	f000 f9b4 	bl	800c664 <memchr>
 800c2fc:	b108      	cbz	r0, 800c302 <_printf_i+0x1e6>
 800c2fe:	1b80      	subs	r0, r0, r6
 800c300:	6060      	str	r0, [r4, #4]
 800c302:	6863      	ldr	r3, [r4, #4]
 800c304:	6123      	str	r3, [r4, #16]
 800c306:	2300      	movs	r3, #0
 800c308:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c30c:	e7aa      	b.n	800c264 <_printf_i+0x148>
 800c30e:	6923      	ldr	r3, [r4, #16]
 800c310:	4632      	mov	r2, r6
 800c312:	4649      	mov	r1, r9
 800c314:	4640      	mov	r0, r8
 800c316:	47d0      	blx	sl
 800c318:	3001      	adds	r0, #1
 800c31a:	d0ad      	beq.n	800c278 <_printf_i+0x15c>
 800c31c:	6823      	ldr	r3, [r4, #0]
 800c31e:	079b      	lsls	r3, r3, #30
 800c320:	d413      	bmi.n	800c34a <_printf_i+0x22e>
 800c322:	68e0      	ldr	r0, [r4, #12]
 800c324:	9b03      	ldr	r3, [sp, #12]
 800c326:	4298      	cmp	r0, r3
 800c328:	bfb8      	it	lt
 800c32a:	4618      	movlt	r0, r3
 800c32c:	e7a6      	b.n	800c27c <_printf_i+0x160>
 800c32e:	2301      	movs	r3, #1
 800c330:	4632      	mov	r2, r6
 800c332:	4649      	mov	r1, r9
 800c334:	4640      	mov	r0, r8
 800c336:	47d0      	blx	sl
 800c338:	3001      	adds	r0, #1
 800c33a:	d09d      	beq.n	800c278 <_printf_i+0x15c>
 800c33c:	3501      	adds	r5, #1
 800c33e:	68e3      	ldr	r3, [r4, #12]
 800c340:	9903      	ldr	r1, [sp, #12]
 800c342:	1a5b      	subs	r3, r3, r1
 800c344:	42ab      	cmp	r3, r5
 800c346:	dcf2      	bgt.n	800c32e <_printf_i+0x212>
 800c348:	e7eb      	b.n	800c322 <_printf_i+0x206>
 800c34a:	2500      	movs	r5, #0
 800c34c:	f104 0619 	add.w	r6, r4, #25
 800c350:	e7f5      	b.n	800c33e <_printf_i+0x222>
 800c352:	bf00      	nop
 800c354:	0800ca19 	.word	0x0800ca19
 800c358:	0800ca2a 	.word	0x0800ca2a

0800c35c <__sflush_r>:
 800c35c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c364:	0716      	lsls	r6, r2, #28
 800c366:	4605      	mov	r5, r0
 800c368:	460c      	mov	r4, r1
 800c36a:	d454      	bmi.n	800c416 <__sflush_r+0xba>
 800c36c:	684b      	ldr	r3, [r1, #4]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	dc02      	bgt.n	800c378 <__sflush_r+0x1c>
 800c372:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c374:	2b00      	cmp	r3, #0
 800c376:	dd48      	ble.n	800c40a <__sflush_r+0xae>
 800c378:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c37a:	2e00      	cmp	r6, #0
 800c37c:	d045      	beq.n	800c40a <__sflush_r+0xae>
 800c37e:	2300      	movs	r3, #0
 800c380:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c384:	682f      	ldr	r7, [r5, #0]
 800c386:	6a21      	ldr	r1, [r4, #32]
 800c388:	602b      	str	r3, [r5, #0]
 800c38a:	d030      	beq.n	800c3ee <__sflush_r+0x92>
 800c38c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c38e:	89a3      	ldrh	r3, [r4, #12]
 800c390:	0759      	lsls	r1, r3, #29
 800c392:	d505      	bpl.n	800c3a0 <__sflush_r+0x44>
 800c394:	6863      	ldr	r3, [r4, #4]
 800c396:	1ad2      	subs	r2, r2, r3
 800c398:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c39a:	b10b      	cbz	r3, 800c3a0 <__sflush_r+0x44>
 800c39c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c39e:	1ad2      	subs	r2, r2, r3
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c3a4:	6a21      	ldr	r1, [r4, #32]
 800c3a6:	4628      	mov	r0, r5
 800c3a8:	47b0      	blx	r6
 800c3aa:	1c43      	adds	r3, r0, #1
 800c3ac:	89a3      	ldrh	r3, [r4, #12]
 800c3ae:	d106      	bne.n	800c3be <__sflush_r+0x62>
 800c3b0:	6829      	ldr	r1, [r5, #0]
 800c3b2:	291d      	cmp	r1, #29
 800c3b4:	d82b      	bhi.n	800c40e <__sflush_r+0xb2>
 800c3b6:	4a2a      	ldr	r2, [pc, #168]	@ (800c460 <__sflush_r+0x104>)
 800c3b8:	410a      	asrs	r2, r1
 800c3ba:	07d6      	lsls	r6, r2, #31
 800c3bc:	d427      	bmi.n	800c40e <__sflush_r+0xb2>
 800c3be:	2200      	movs	r2, #0
 800c3c0:	04d9      	lsls	r1, r3, #19
 800c3c2:	6062      	str	r2, [r4, #4]
 800c3c4:	6922      	ldr	r2, [r4, #16]
 800c3c6:	6022      	str	r2, [r4, #0]
 800c3c8:	d504      	bpl.n	800c3d4 <__sflush_r+0x78>
 800c3ca:	1c42      	adds	r2, r0, #1
 800c3cc:	d101      	bne.n	800c3d2 <__sflush_r+0x76>
 800c3ce:	682b      	ldr	r3, [r5, #0]
 800c3d0:	b903      	cbnz	r3, 800c3d4 <__sflush_r+0x78>
 800c3d2:	6560      	str	r0, [r4, #84]	@ 0x54
 800c3d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c3d6:	602f      	str	r7, [r5, #0]
 800c3d8:	b1b9      	cbz	r1, 800c40a <__sflush_r+0xae>
 800c3da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c3de:	4299      	cmp	r1, r3
 800c3e0:	d002      	beq.n	800c3e8 <__sflush_r+0x8c>
 800c3e2:	4628      	mov	r0, r5
 800c3e4:	f7ff fc9c 	bl	800bd20 <_free_r>
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	6363      	str	r3, [r4, #52]	@ 0x34
 800c3ec:	e00d      	b.n	800c40a <__sflush_r+0xae>
 800c3ee:	2301      	movs	r3, #1
 800c3f0:	4628      	mov	r0, r5
 800c3f2:	47b0      	blx	r6
 800c3f4:	4602      	mov	r2, r0
 800c3f6:	1c50      	adds	r0, r2, #1
 800c3f8:	d1c9      	bne.n	800c38e <__sflush_r+0x32>
 800c3fa:	682b      	ldr	r3, [r5, #0]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d0c6      	beq.n	800c38e <__sflush_r+0x32>
 800c400:	2b1d      	cmp	r3, #29
 800c402:	d001      	beq.n	800c408 <__sflush_r+0xac>
 800c404:	2b16      	cmp	r3, #22
 800c406:	d11d      	bne.n	800c444 <__sflush_r+0xe8>
 800c408:	602f      	str	r7, [r5, #0]
 800c40a:	2000      	movs	r0, #0
 800c40c:	e021      	b.n	800c452 <__sflush_r+0xf6>
 800c40e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c412:	b21b      	sxth	r3, r3
 800c414:	e01a      	b.n	800c44c <__sflush_r+0xf0>
 800c416:	690f      	ldr	r7, [r1, #16]
 800c418:	2f00      	cmp	r7, #0
 800c41a:	d0f6      	beq.n	800c40a <__sflush_r+0xae>
 800c41c:	0793      	lsls	r3, r2, #30
 800c41e:	680e      	ldr	r6, [r1, #0]
 800c420:	600f      	str	r7, [r1, #0]
 800c422:	bf0c      	ite	eq
 800c424:	694b      	ldreq	r3, [r1, #20]
 800c426:	2300      	movne	r3, #0
 800c428:	eba6 0807 	sub.w	r8, r6, r7
 800c42c:	608b      	str	r3, [r1, #8]
 800c42e:	f1b8 0f00 	cmp.w	r8, #0
 800c432:	ddea      	ble.n	800c40a <__sflush_r+0xae>
 800c434:	4643      	mov	r3, r8
 800c436:	463a      	mov	r2, r7
 800c438:	6a21      	ldr	r1, [r4, #32]
 800c43a:	4628      	mov	r0, r5
 800c43c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c43e:	47b0      	blx	r6
 800c440:	2800      	cmp	r0, #0
 800c442:	dc08      	bgt.n	800c456 <__sflush_r+0xfa>
 800c444:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c448:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c44c:	f04f 30ff 	mov.w	r0, #4294967295
 800c450:	81a3      	strh	r3, [r4, #12]
 800c452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c456:	4407      	add	r7, r0
 800c458:	eba8 0800 	sub.w	r8, r8, r0
 800c45c:	e7e7      	b.n	800c42e <__sflush_r+0xd2>
 800c45e:	bf00      	nop
 800c460:	dfbffffe 	.word	0xdfbffffe

0800c464 <_fflush_r>:
 800c464:	b538      	push	{r3, r4, r5, lr}
 800c466:	690b      	ldr	r3, [r1, #16]
 800c468:	4605      	mov	r5, r0
 800c46a:	460c      	mov	r4, r1
 800c46c:	b913      	cbnz	r3, 800c474 <_fflush_r+0x10>
 800c46e:	2500      	movs	r5, #0
 800c470:	4628      	mov	r0, r5
 800c472:	bd38      	pop	{r3, r4, r5, pc}
 800c474:	b118      	cbz	r0, 800c47e <_fflush_r+0x1a>
 800c476:	6a03      	ldr	r3, [r0, #32]
 800c478:	b90b      	cbnz	r3, 800c47e <_fflush_r+0x1a>
 800c47a:	f7ff fb33 	bl	800bae4 <__sinit>
 800c47e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d0f3      	beq.n	800c46e <_fflush_r+0xa>
 800c486:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c488:	07d0      	lsls	r0, r2, #31
 800c48a:	d404      	bmi.n	800c496 <_fflush_r+0x32>
 800c48c:	0599      	lsls	r1, r3, #22
 800c48e:	d402      	bmi.n	800c496 <_fflush_r+0x32>
 800c490:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c492:	f7ff fc3c 	bl	800bd0e <__retarget_lock_acquire_recursive>
 800c496:	4628      	mov	r0, r5
 800c498:	4621      	mov	r1, r4
 800c49a:	f7ff ff5f 	bl	800c35c <__sflush_r>
 800c49e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c4a0:	4605      	mov	r5, r0
 800c4a2:	07da      	lsls	r2, r3, #31
 800c4a4:	d4e4      	bmi.n	800c470 <_fflush_r+0xc>
 800c4a6:	89a3      	ldrh	r3, [r4, #12]
 800c4a8:	059b      	lsls	r3, r3, #22
 800c4aa:	d4e1      	bmi.n	800c470 <_fflush_r+0xc>
 800c4ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4ae:	f7ff fc2f 	bl	800bd10 <__retarget_lock_release_recursive>
 800c4b2:	e7dd      	b.n	800c470 <_fflush_r+0xc>

0800c4b4 <__swbuf_r>:
 800c4b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4b6:	460e      	mov	r6, r1
 800c4b8:	4614      	mov	r4, r2
 800c4ba:	4605      	mov	r5, r0
 800c4bc:	b118      	cbz	r0, 800c4c6 <__swbuf_r+0x12>
 800c4be:	6a03      	ldr	r3, [r0, #32]
 800c4c0:	b90b      	cbnz	r3, 800c4c6 <__swbuf_r+0x12>
 800c4c2:	f7ff fb0f 	bl	800bae4 <__sinit>
 800c4c6:	69a3      	ldr	r3, [r4, #24]
 800c4c8:	60a3      	str	r3, [r4, #8]
 800c4ca:	89a3      	ldrh	r3, [r4, #12]
 800c4cc:	071a      	lsls	r2, r3, #28
 800c4ce:	d501      	bpl.n	800c4d4 <__swbuf_r+0x20>
 800c4d0:	6923      	ldr	r3, [r4, #16]
 800c4d2:	b943      	cbnz	r3, 800c4e6 <__swbuf_r+0x32>
 800c4d4:	4621      	mov	r1, r4
 800c4d6:	4628      	mov	r0, r5
 800c4d8:	f000 f82a 	bl	800c530 <__swsetup_r>
 800c4dc:	b118      	cbz	r0, 800c4e6 <__swbuf_r+0x32>
 800c4de:	f04f 37ff 	mov.w	r7, #4294967295
 800c4e2:	4638      	mov	r0, r7
 800c4e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4e6:	6823      	ldr	r3, [r4, #0]
 800c4e8:	b2f6      	uxtb	r6, r6
 800c4ea:	6922      	ldr	r2, [r4, #16]
 800c4ec:	4637      	mov	r7, r6
 800c4ee:	1a98      	subs	r0, r3, r2
 800c4f0:	6963      	ldr	r3, [r4, #20]
 800c4f2:	4283      	cmp	r3, r0
 800c4f4:	dc05      	bgt.n	800c502 <__swbuf_r+0x4e>
 800c4f6:	4621      	mov	r1, r4
 800c4f8:	4628      	mov	r0, r5
 800c4fa:	f7ff ffb3 	bl	800c464 <_fflush_r>
 800c4fe:	2800      	cmp	r0, #0
 800c500:	d1ed      	bne.n	800c4de <__swbuf_r+0x2a>
 800c502:	68a3      	ldr	r3, [r4, #8]
 800c504:	3b01      	subs	r3, #1
 800c506:	60a3      	str	r3, [r4, #8]
 800c508:	6823      	ldr	r3, [r4, #0]
 800c50a:	1c5a      	adds	r2, r3, #1
 800c50c:	6022      	str	r2, [r4, #0]
 800c50e:	701e      	strb	r6, [r3, #0]
 800c510:	1c43      	adds	r3, r0, #1
 800c512:	6962      	ldr	r2, [r4, #20]
 800c514:	429a      	cmp	r2, r3
 800c516:	d004      	beq.n	800c522 <__swbuf_r+0x6e>
 800c518:	89a3      	ldrh	r3, [r4, #12]
 800c51a:	07db      	lsls	r3, r3, #31
 800c51c:	d5e1      	bpl.n	800c4e2 <__swbuf_r+0x2e>
 800c51e:	2e0a      	cmp	r6, #10
 800c520:	d1df      	bne.n	800c4e2 <__swbuf_r+0x2e>
 800c522:	4621      	mov	r1, r4
 800c524:	4628      	mov	r0, r5
 800c526:	f7ff ff9d 	bl	800c464 <_fflush_r>
 800c52a:	2800      	cmp	r0, #0
 800c52c:	d0d9      	beq.n	800c4e2 <__swbuf_r+0x2e>
 800c52e:	e7d6      	b.n	800c4de <__swbuf_r+0x2a>

0800c530 <__swsetup_r>:
 800c530:	b538      	push	{r3, r4, r5, lr}
 800c532:	4b29      	ldr	r3, [pc, #164]	@ (800c5d8 <__swsetup_r+0xa8>)
 800c534:	4605      	mov	r5, r0
 800c536:	460c      	mov	r4, r1
 800c538:	6818      	ldr	r0, [r3, #0]
 800c53a:	b118      	cbz	r0, 800c544 <__swsetup_r+0x14>
 800c53c:	6a03      	ldr	r3, [r0, #32]
 800c53e:	b90b      	cbnz	r3, 800c544 <__swsetup_r+0x14>
 800c540:	f7ff fad0 	bl	800bae4 <__sinit>
 800c544:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c548:	0719      	lsls	r1, r3, #28
 800c54a:	d422      	bmi.n	800c592 <__swsetup_r+0x62>
 800c54c:	06da      	lsls	r2, r3, #27
 800c54e:	d407      	bmi.n	800c560 <__swsetup_r+0x30>
 800c550:	2209      	movs	r2, #9
 800c552:	602a      	str	r2, [r5, #0]
 800c554:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c558:	f04f 30ff 	mov.w	r0, #4294967295
 800c55c:	81a3      	strh	r3, [r4, #12]
 800c55e:	e033      	b.n	800c5c8 <__swsetup_r+0x98>
 800c560:	0758      	lsls	r0, r3, #29
 800c562:	d512      	bpl.n	800c58a <__swsetup_r+0x5a>
 800c564:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c566:	b141      	cbz	r1, 800c57a <__swsetup_r+0x4a>
 800c568:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c56c:	4299      	cmp	r1, r3
 800c56e:	d002      	beq.n	800c576 <__swsetup_r+0x46>
 800c570:	4628      	mov	r0, r5
 800c572:	f7ff fbd5 	bl	800bd20 <_free_r>
 800c576:	2300      	movs	r3, #0
 800c578:	6363      	str	r3, [r4, #52]	@ 0x34
 800c57a:	89a3      	ldrh	r3, [r4, #12]
 800c57c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c580:	81a3      	strh	r3, [r4, #12]
 800c582:	2300      	movs	r3, #0
 800c584:	6063      	str	r3, [r4, #4]
 800c586:	6923      	ldr	r3, [r4, #16]
 800c588:	6023      	str	r3, [r4, #0]
 800c58a:	89a3      	ldrh	r3, [r4, #12]
 800c58c:	f043 0308 	orr.w	r3, r3, #8
 800c590:	81a3      	strh	r3, [r4, #12]
 800c592:	6923      	ldr	r3, [r4, #16]
 800c594:	b94b      	cbnz	r3, 800c5aa <__swsetup_r+0x7a>
 800c596:	89a3      	ldrh	r3, [r4, #12]
 800c598:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c59c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c5a0:	d003      	beq.n	800c5aa <__swsetup_r+0x7a>
 800c5a2:	4621      	mov	r1, r4
 800c5a4:	4628      	mov	r0, r5
 800c5a6:	f000 f890 	bl	800c6ca <__smakebuf_r>
 800c5aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5ae:	f013 0201 	ands.w	r2, r3, #1
 800c5b2:	d00a      	beq.n	800c5ca <__swsetup_r+0x9a>
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	60a2      	str	r2, [r4, #8]
 800c5b8:	6962      	ldr	r2, [r4, #20]
 800c5ba:	4252      	negs	r2, r2
 800c5bc:	61a2      	str	r2, [r4, #24]
 800c5be:	6922      	ldr	r2, [r4, #16]
 800c5c0:	b942      	cbnz	r2, 800c5d4 <__swsetup_r+0xa4>
 800c5c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c5c6:	d1c5      	bne.n	800c554 <__swsetup_r+0x24>
 800c5c8:	bd38      	pop	{r3, r4, r5, pc}
 800c5ca:	0799      	lsls	r1, r3, #30
 800c5cc:	bf58      	it	pl
 800c5ce:	6962      	ldrpl	r2, [r4, #20]
 800c5d0:	60a2      	str	r2, [r4, #8]
 800c5d2:	e7f4      	b.n	800c5be <__swsetup_r+0x8e>
 800c5d4:	2000      	movs	r0, #0
 800c5d6:	e7f7      	b.n	800c5c8 <__swsetup_r+0x98>
 800c5d8:	20000028 	.word	0x20000028

0800c5dc <_raise_r>:
 800c5dc:	291f      	cmp	r1, #31
 800c5de:	b538      	push	{r3, r4, r5, lr}
 800c5e0:	4605      	mov	r5, r0
 800c5e2:	460c      	mov	r4, r1
 800c5e4:	d904      	bls.n	800c5f0 <_raise_r+0x14>
 800c5e6:	2316      	movs	r3, #22
 800c5e8:	6003      	str	r3, [r0, #0]
 800c5ea:	f04f 30ff 	mov.w	r0, #4294967295
 800c5ee:	bd38      	pop	{r3, r4, r5, pc}
 800c5f0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c5f2:	b112      	cbz	r2, 800c5fa <_raise_r+0x1e>
 800c5f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c5f8:	b94b      	cbnz	r3, 800c60e <_raise_r+0x32>
 800c5fa:	4628      	mov	r0, r5
 800c5fc:	f000 f830 	bl	800c660 <_getpid_r>
 800c600:	4622      	mov	r2, r4
 800c602:	4601      	mov	r1, r0
 800c604:	4628      	mov	r0, r5
 800c606:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c60a:	f000 b817 	b.w	800c63c <_kill_r>
 800c60e:	2b01      	cmp	r3, #1
 800c610:	d00a      	beq.n	800c628 <_raise_r+0x4c>
 800c612:	1c59      	adds	r1, r3, #1
 800c614:	d103      	bne.n	800c61e <_raise_r+0x42>
 800c616:	2316      	movs	r3, #22
 800c618:	6003      	str	r3, [r0, #0]
 800c61a:	2001      	movs	r0, #1
 800c61c:	e7e7      	b.n	800c5ee <_raise_r+0x12>
 800c61e:	2100      	movs	r1, #0
 800c620:	4620      	mov	r0, r4
 800c622:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c626:	4798      	blx	r3
 800c628:	2000      	movs	r0, #0
 800c62a:	e7e0      	b.n	800c5ee <_raise_r+0x12>

0800c62c <raise>:
 800c62c:	4b02      	ldr	r3, [pc, #8]	@ (800c638 <raise+0xc>)
 800c62e:	4601      	mov	r1, r0
 800c630:	6818      	ldr	r0, [r3, #0]
 800c632:	f7ff bfd3 	b.w	800c5dc <_raise_r>
 800c636:	bf00      	nop
 800c638:	20000028 	.word	0x20000028

0800c63c <_kill_r>:
 800c63c:	b538      	push	{r3, r4, r5, lr}
 800c63e:	2300      	movs	r3, #0
 800c640:	4d06      	ldr	r5, [pc, #24]	@ (800c65c <_kill_r+0x20>)
 800c642:	4604      	mov	r4, r0
 800c644:	4608      	mov	r0, r1
 800c646:	4611      	mov	r1, r2
 800c648:	602b      	str	r3, [r5, #0]
 800c64a:	f7f5 fdd1 	bl	80021f0 <_kill>
 800c64e:	1c43      	adds	r3, r0, #1
 800c650:	d102      	bne.n	800c658 <_kill_r+0x1c>
 800c652:	682b      	ldr	r3, [r5, #0]
 800c654:	b103      	cbz	r3, 800c658 <_kill_r+0x1c>
 800c656:	6023      	str	r3, [r4, #0]
 800c658:	bd38      	pop	{r3, r4, r5, pc}
 800c65a:	bf00      	nop
 800c65c:	200005ac 	.word	0x200005ac

0800c660 <_getpid_r>:
 800c660:	f7f5 bdbe 	b.w	80021e0 <_getpid>

0800c664 <memchr>:
 800c664:	b2c9      	uxtb	r1, r1
 800c666:	4603      	mov	r3, r0
 800c668:	4402      	add	r2, r0
 800c66a:	b510      	push	{r4, lr}
 800c66c:	4293      	cmp	r3, r2
 800c66e:	4618      	mov	r0, r3
 800c670:	d101      	bne.n	800c676 <memchr+0x12>
 800c672:	2000      	movs	r0, #0
 800c674:	e003      	b.n	800c67e <memchr+0x1a>
 800c676:	7804      	ldrb	r4, [r0, #0]
 800c678:	3301      	adds	r3, #1
 800c67a:	428c      	cmp	r4, r1
 800c67c:	d1f6      	bne.n	800c66c <memchr+0x8>
 800c67e:	bd10      	pop	{r4, pc}

0800c680 <__swhatbuf_r>:
 800c680:	b570      	push	{r4, r5, r6, lr}
 800c682:	460c      	mov	r4, r1
 800c684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c688:	b096      	sub	sp, #88	@ 0x58
 800c68a:	4615      	mov	r5, r2
 800c68c:	2900      	cmp	r1, #0
 800c68e:	461e      	mov	r6, r3
 800c690:	da0c      	bge.n	800c6ac <__swhatbuf_r+0x2c>
 800c692:	89a3      	ldrh	r3, [r4, #12]
 800c694:	2100      	movs	r1, #0
 800c696:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c69a:	bf14      	ite	ne
 800c69c:	2340      	movne	r3, #64	@ 0x40
 800c69e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c6a2:	2000      	movs	r0, #0
 800c6a4:	6031      	str	r1, [r6, #0]
 800c6a6:	602b      	str	r3, [r5, #0]
 800c6a8:	b016      	add	sp, #88	@ 0x58
 800c6aa:	bd70      	pop	{r4, r5, r6, pc}
 800c6ac:	466a      	mov	r2, sp
 800c6ae:	f000 f849 	bl	800c744 <_fstat_r>
 800c6b2:	2800      	cmp	r0, #0
 800c6b4:	dbed      	blt.n	800c692 <__swhatbuf_r+0x12>
 800c6b6:	9901      	ldr	r1, [sp, #4]
 800c6b8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c6bc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c6c0:	4259      	negs	r1, r3
 800c6c2:	4159      	adcs	r1, r3
 800c6c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c6c8:	e7eb      	b.n	800c6a2 <__swhatbuf_r+0x22>

0800c6ca <__smakebuf_r>:
 800c6ca:	898b      	ldrh	r3, [r1, #12]
 800c6cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c6ce:	079d      	lsls	r5, r3, #30
 800c6d0:	4606      	mov	r6, r0
 800c6d2:	460c      	mov	r4, r1
 800c6d4:	d507      	bpl.n	800c6e6 <__smakebuf_r+0x1c>
 800c6d6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c6da:	6023      	str	r3, [r4, #0]
 800c6dc:	6123      	str	r3, [r4, #16]
 800c6de:	2301      	movs	r3, #1
 800c6e0:	6163      	str	r3, [r4, #20]
 800c6e2:	b003      	add	sp, #12
 800c6e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6e6:	ab01      	add	r3, sp, #4
 800c6e8:	466a      	mov	r2, sp
 800c6ea:	f7ff ffc9 	bl	800c680 <__swhatbuf_r>
 800c6ee:	9f00      	ldr	r7, [sp, #0]
 800c6f0:	4605      	mov	r5, r0
 800c6f2:	4630      	mov	r0, r6
 800c6f4:	4639      	mov	r1, r7
 800c6f6:	f7ff f8dd 	bl	800b8b4 <_malloc_r>
 800c6fa:	b948      	cbnz	r0, 800c710 <__smakebuf_r+0x46>
 800c6fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c700:	059a      	lsls	r2, r3, #22
 800c702:	d4ee      	bmi.n	800c6e2 <__smakebuf_r+0x18>
 800c704:	f023 0303 	bic.w	r3, r3, #3
 800c708:	f043 0302 	orr.w	r3, r3, #2
 800c70c:	81a3      	strh	r3, [r4, #12]
 800c70e:	e7e2      	b.n	800c6d6 <__smakebuf_r+0xc>
 800c710:	89a3      	ldrh	r3, [r4, #12]
 800c712:	6020      	str	r0, [r4, #0]
 800c714:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c718:	81a3      	strh	r3, [r4, #12]
 800c71a:	9b01      	ldr	r3, [sp, #4]
 800c71c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c720:	b15b      	cbz	r3, 800c73a <__smakebuf_r+0x70>
 800c722:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c726:	4630      	mov	r0, r6
 800c728:	f000 f81e 	bl	800c768 <_isatty_r>
 800c72c:	b128      	cbz	r0, 800c73a <__smakebuf_r+0x70>
 800c72e:	89a3      	ldrh	r3, [r4, #12]
 800c730:	f023 0303 	bic.w	r3, r3, #3
 800c734:	f043 0301 	orr.w	r3, r3, #1
 800c738:	81a3      	strh	r3, [r4, #12]
 800c73a:	89a3      	ldrh	r3, [r4, #12]
 800c73c:	431d      	orrs	r5, r3
 800c73e:	81a5      	strh	r5, [r4, #12]
 800c740:	e7cf      	b.n	800c6e2 <__smakebuf_r+0x18>
	...

0800c744 <_fstat_r>:
 800c744:	b538      	push	{r3, r4, r5, lr}
 800c746:	2300      	movs	r3, #0
 800c748:	4d06      	ldr	r5, [pc, #24]	@ (800c764 <_fstat_r+0x20>)
 800c74a:	4604      	mov	r4, r0
 800c74c:	4608      	mov	r0, r1
 800c74e:	4611      	mov	r1, r2
 800c750:	602b      	str	r3, [r5, #0]
 800c752:	f7f5 fdad 	bl	80022b0 <_fstat>
 800c756:	1c43      	adds	r3, r0, #1
 800c758:	d102      	bne.n	800c760 <_fstat_r+0x1c>
 800c75a:	682b      	ldr	r3, [r5, #0]
 800c75c:	b103      	cbz	r3, 800c760 <_fstat_r+0x1c>
 800c75e:	6023      	str	r3, [r4, #0]
 800c760:	bd38      	pop	{r3, r4, r5, pc}
 800c762:	bf00      	nop
 800c764:	200005ac 	.word	0x200005ac

0800c768 <_isatty_r>:
 800c768:	b538      	push	{r3, r4, r5, lr}
 800c76a:	2300      	movs	r3, #0
 800c76c:	4d05      	ldr	r5, [pc, #20]	@ (800c784 <_isatty_r+0x1c>)
 800c76e:	4604      	mov	r4, r0
 800c770:	4608      	mov	r0, r1
 800c772:	602b      	str	r3, [r5, #0]
 800c774:	f7f5 fdac 	bl	80022d0 <_isatty>
 800c778:	1c43      	adds	r3, r0, #1
 800c77a:	d102      	bne.n	800c782 <_isatty_r+0x1a>
 800c77c:	682b      	ldr	r3, [r5, #0]
 800c77e:	b103      	cbz	r3, 800c782 <_isatty_r+0x1a>
 800c780:	6023      	str	r3, [r4, #0]
 800c782:	bd38      	pop	{r3, r4, r5, pc}
 800c784:	200005ac 	.word	0x200005ac

0800c788 <_init>:
 800c788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c78a:	bf00      	nop
 800c78c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c78e:	bc08      	pop	{r3}
 800c790:	469e      	mov	lr, r3
 800c792:	4770      	bx	lr

0800c794 <_fini>:
 800c794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c796:	bf00      	nop
 800c798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c79a:	bc08      	pop	{r3}
 800c79c:	469e      	mov	lr, r3
 800c79e:	4770      	bx	lr
