<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro vreg_and_chip_reset.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro vreg_and_chip_reset.h</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
Este grafo mostra quais são os ficheiros que incluem directamente ou indirectamente este ficheiro:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h__dep__incl.svg" width="179" height="110"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5f1f8caf9f6e699911e0fe0b8bf3170d" id="r_a5f1f8caf9f6e699911e0fe0b8bf3170d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a5f1f8caf9f6e699911e0fe0b8bf3170d">VREG_AND_CHIP_RESET_BOD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f1)</td></tr>
<tr class="separator:a5f1f8caf9f6e699911e0fe0b8bf3170d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9086e33bdeb33f30167dc7ecc86b8fe" id="r_ab9086e33bdeb33f30167dc7ecc86b8fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#ab9086e33bdeb33f30167dc7ecc86b8fe">VREG_AND_CHIP_RESET_BOD_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab9086e33bdeb33f30167dc7ecc86b8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701427e841b787e60f9cd5b54a2f0272" id="r_a701427e841b787e60f9cd5b54a2f0272"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a701427e841b787e60f9cd5b54a2f0272">VREG_AND_CHIP_RESET_BOD_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a701427e841b787e60f9cd5b54a2f0272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e42c0aab396b55cf8e553fb5755981b" id="r_a8e42c0aab396b55cf8e553fb5755981b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a8e42c0aab396b55cf8e553fb5755981b">VREG_AND_CHIP_RESET_BOD_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8e42c0aab396b55cf8e553fb5755981b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3a935a6a85c420ac4fe62fbd7d1716e" id="r_af3a935a6a85c420ac4fe62fbd7d1716e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#af3a935a6a85c420ac4fe62fbd7d1716e">VREG_AND_CHIP_RESET_BOD_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af3a935a6a85c420ac4fe62fbd7d1716e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154f82430b6ba3f1dd4182ab1b28035e" id="r_a154f82430b6ba3f1dd4182ab1b28035e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a154f82430b6ba3f1dd4182ab1b28035e">VREG_AND_CHIP_RESET_BOD_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a154f82430b6ba3f1dd4182ab1b28035e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76007305a686777e8ab78e033a855463" id="r_a76007305a686777e8ab78e033a855463"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a76007305a686777e8ab78e033a855463">VREG_AND_CHIP_RESET_BOD_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a76007305a686777e8ab78e033a855463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353bf415fee07f4af564543d6ad43b6f" id="r_a353bf415fee07f4af564543d6ad43b6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a353bf415fee07f4af564543d6ad43b6f">VREG_AND_CHIP_RESET_BOD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000091)</td></tr>
<tr class="separator:a353bf415fee07f4af564543d6ad43b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a175aa63bd0d644f13fbe098fc8050aae" id="r_a175aa63bd0d644f13fbe098fc8050aae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a175aa63bd0d644f13fbe098fc8050aae">VREG_AND_CHIP_RESET_BOD_VSEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a175aa63bd0d644f13fbe098fc8050aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463bdb317a978667312b8723c67dab1f" id="r_a463bdb317a978667312b8723c67dab1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a463bdb317a978667312b8723c67dab1f">VREG_AND_CHIP_RESET_BOD_VSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td></tr>
<tr class="separator:a463bdb317a978667312b8723c67dab1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a067a0598de4693724ace4a7d6e5a4c" id="r_a6a067a0598de4693724ace4a7d6e5a4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a6a067a0598de4693724ace4a7d6e5a4c">VREG_AND_CHIP_RESET_BOD_VSEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a6a067a0598de4693724ace4a7d6e5a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9130ec4446f8e16fcd061c309a1dfe" id="r_abd9130ec4446f8e16fcd061c309a1dfe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#abd9130ec4446f8e16fcd061c309a1dfe">VREG_AND_CHIP_RESET_BOD_VSEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:abd9130ec4446f8e16fcd061c309a1dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5c539aa91dac574b1daed268ab3bc8" id="r_a7b5c539aa91dac574b1daed268ab3bc8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a7b5c539aa91dac574b1daed268ab3bc8">VREG_AND_CHIP_RESET_BOD_VSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9)</td></tr>
<tr class="separator:a7b5c539aa91dac574b1daed268ab3bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e01a5fcff0b190c923e361453c21950" id="r_a2e01a5fcff0b190c923e361453c21950"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a2e01a5fcff0b190c923e361453c21950">VREG_AND_CHIP_RESET_CHIP_RESET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01110100)</td></tr>
<tr class="separator:a2e01a5fcff0b190c923e361453c21950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ba885aa03fe7d3fae78cde5f7d04ec" id="r_a59ba885aa03fe7d3fae78cde5f7d04ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a59ba885aa03fe7d3fae78cde5f7d04ec">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a59ba885aa03fe7d3fae78cde5f7d04ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7785b1cbababa53b42c88a36b7f35687" id="r_a7785b1cbababa53b42c88a36b7f35687"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a7785b1cbababa53b42c88a36b7f35687">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a7785b1cbababa53b42c88a36b7f35687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3aa2b32e30016e7502192bd9659dd3" id="r_a7c3aa2b32e30016e7502192bd9659dd3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a7c3aa2b32e30016e7502192bd9659dd3">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a7c3aa2b32e30016e7502192bd9659dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7a0a40502fe0120960057e182c81f5" id="r_afa7a0a40502fe0120960057e182c81f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#afa7a0a40502fe0120960057e182c81f5">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:afa7a0a40502fe0120960057e182c81f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a6c0ebe12e4631aede22f55463a1517" id="r_a3a6c0ebe12e4631aede22f55463a1517"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a3a6c0ebe12e4631aede22f55463a1517">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3a6c0ebe12e4631aede22f55463a1517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e33c85008cdd7986d382fbb9e56f356" id="r_a1e33c85008cdd7986d382fbb9e56f356"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a1e33c85008cdd7986d382fbb9e56f356">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1e33c85008cdd7986d382fbb9e56f356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4eb883556a70970e9fb7aab40e8198" id="r_a2f4eb883556a70970e9fb7aab40e8198"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a2f4eb883556a70970e9fb7aab40e8198">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a2f4eb883556a70970e9fb7aab40e8198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb14583afca048fc09500fc801e6b1b9" id="r_afb14583afca048fc09500fc801e6b1b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#afb14583afca048fc09500fc801e6b1b9">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:afb14583afca048fc09500fc801e6b1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a094fe04848f7c24db9f2b9803f2195b7" id="r_a094fe04848f7c24db9f2b9803f2195b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a094fe04848f7c24db9f2b9803f2195b7">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a094fe04848f7c24db9f2b9803f2195b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42c8f1084a7aefbdf520ed92353bc818" id="r_a42c8f1084a7aefbdf520ed92353bc818"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a42c8f1084a7aefbdf520ed92353bc818">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a42c8f1084a7aefbdf520ed92353bc818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10790dd290ff3a661f4af8b0f5e44ec0" id="r_a10790dd290ff3a661f4af8b0f5e44ec0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a10790dd290ff3a661f4af8b0f5e44ec0">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a10790dd290ff3a661f4af8b0f5e44ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0502c029134f14ec847ecd5c33e18d8c" id="r_a0502c029134f14ec847ecd5c33e18d8c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a0502c029134f14ec847ecd5c33e18d8c">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a0502c029134f14ec847ecd5c33e18d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35471a0d7951c7162d125346a1a62fdb" id="r_a35471a0d7951c7162d125346a1a62fdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a35471a0d7951c7162d125346a1a62fdb">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a35471a0d7951c7162d125346a1a62fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0f3217523aa980519abaff1124fbe0" id="r_a5d0f3217523aa980519abaff1124fbe0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a5d0f3217523aa980519abaff1124fbe0">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a5d0f3217523aa980519abaff1124fbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a204a775b7862e4ee89d974aabc33cdb2" id="r_a204a775b7862e4ee89d974aabc33cdb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a204a775b7862e4ee89d974aabc33cdb2">VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a204a775b7862e4ee89d974aabc33cdb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba9d379cd5a71d978d15041052e8b52" id="r_a3ba9d379cd5a71d978d15041052e8b52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a3ba9d379cd5a71d978d15041052e8b52">VREG_AND_CHIP_RESET_CHIP_RESET_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a3ba9d379cd5a71d978d15041052e8b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622659e9be28590ba8960071c57b7780" id="r_a622659e9be28590ba8960071c57b7780"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a622659e9be28590ba8960071c57b7780">VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a622659e9be28590ba8960071c57b7780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcec3fbf48f66f9d3de4c3c2ece1414f" id="r_abcec3fbf48f66f9d3de4c3c2ece1414f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#abcec3fbf48f66f9d3de4c3c2ece1414f">VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:abcec3fbf48f66f9d3de4c3c2ece1414f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b40c57206c1bb320e7c9bcf80caaf7" id="r_ad7b40c57206c1bb320e7c9bcf80caaf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#ad7b40c57206c1bb320e7c9bcf80caaf7">VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:ad7b40c57206c1bb320e7c9bcf80caaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5593976fb981423fb72ea86f41a90a4" id="r_af5593976fb981423fb72ea86f41a90a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#af5593976fb981423fb72ea86f41a90a4">VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:af5593976fb981423fb72ea86f41a90a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8fd180a5a5b7422d90e8fb1b9ac8e87" id="r_ae8fd180a5a5b7422d90e8fb1b9ac8e87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#ae8fd180a5a5b7422d90e8fb1b9ac8e87">VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae8fd180a5a5b7422d90e8fb1b9ac8e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8dff6c67c5f13aef940ed41b5fb74a1" id="r_aa8dff6c67c5f13aef940ed41b5fb74a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#aa8dff6c67c5f13aef940ed41b5fb74a1">VREG_AND_CHIP_RESET_CHIP_RESET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aa8dff6c67c5f13aef940ed41b5fb74a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41770a64cd2ea2b246e49b06386a3143" id="r_a41770a64cd2ea2b246e49b06386a3143"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a41770a64cd2ea2b246e49b06386a3143">VREG_AND_CHIP_RESET_VREG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000010f3)</td></tr>
<tr class="separator:a41770a64cd2ea2b246e49b06386a3143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ccdd5dd617621f2dffff4ed1c65a915" id="r_a0ccdd5dd617621f2dffff4ed1c65a915"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a0ccdd5dd617621f2dffff4ed1c65a915">VREG_AND_CHIP_RESET_VREG_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0ccdd5dd617621f2dffff4ed1c65a915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff013d3187b70715a56786f6f7adda10" id="r_aff013d3187b70715a56786f6f7adda10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#aff013d3187b70715a56786f6f7adda10">VREG_AND_CHIP_RESET_VREG_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aff013d3187b70715a56786f6f7adda10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0b35f9c76f072b16c7e750e61fa9b2" id="r_a9d0b35f9c76f072b16c7e750e61fa9b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a9d0b35f9c76f072b16c7e750e61fa9b2">VREG_AND_CHIP_RESET_VREG_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9d0b35f9c76f072b16c7e750e61fa9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0cd1b2a61be11bea4e03b76fee941e" id="r_a0f0cd1b2a61be11bea4e03b76fee941e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a0f0cd1b2a61be11bea4e03b76fee941e">VREG_AND_CHIP_RESET_VREG_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0f0cd1b2a61be11bea4e03b76fee941e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef16259c2cea2226a382cb7100ffdb9" id="r_adef16259c2cea2226a382cb7100ffdb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#adef16259c2cea2226a382cb7100ffdb9">VREG_AND_CHIP_RESET_VREG_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:adef16259c2cea2226a382cb7100ffdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa520874d0c725a9aeb671a837571c0ff" id="r_aa520874d0c725a9aeb671a837571c0ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#aa520874d0c725a9aeb671a837571c0ff">VREG_AND_CHIP_RESET_VREG_HIZ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa520874d0c725a9aeb671a837571c0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85b78d6c1deec9625ee7af177fbbf7d" id="r_af85b78d6c1deec9625ee7af177fbbf7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#af85b78d6c1deec9625ee7af177fbbf7d">VREG_AND_CHIP_RESET_VREG_HIZ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:af85b78d6c1deec9625ee7af177fbbf7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd14e6fc9597cbbc7ae1c032d097659" id="r_a9bd14e6fc9597cbbc7ae1c032d097659"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a9bd14e6fc9597cbbc7ae1c032d097659">VREG_AND_CHIP_RESET_VREG_HIZ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a9bd14e6fc9597cbbc7ae1c032d097659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d2a536e5aaa9013eff5f473802d6e7d" id="r_a8d2a536e5aaa9013eff5f473802d6e7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a8d2a536e5aaa9013eff5f473802d6e7d">VREG_AND_CHIP_RESET_VREG_HIZ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a8d2a536e5aaa9013eff5f473802d6e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506a966c8be41a9ed5ee03d66e925b92" id="r_a506a966c8be41a9ed5ee03d66e925b92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a506a966c8be41a9ed5ee03d66e925b92">VREG_AND_CHIP_RESET_VREG_HIZ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a506a966c8be41a9ed5ee03d66e925b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb40d4493d4c03066e546a394ddc281d" id="r_adb40d4493d4c03066e546a394ddc281d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#adb40d4493d4c03066e546a394ddc281d">VREG_AND_CHIP_RESET_VREG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:adb40d4493d4c03066e546a394ddc281d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:adb40d4493d4c03066e546a394ddc281d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aceda7607b33ae2bcc9e26b0d5f0439" id="r_a3aceda7607b33ae2bcc9e26b0d5f0439"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a3aceda7607b33ae2bcc9e26b0d5f0439">VREG_AND_CHIP_RESET_VREG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b1)</td></tr>
<tr class="separator:a3aceda7607b33ae2bcc9e26b0d5f0439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560fc07af6c5977ad8501e02ab9754f5" id="r_a560fc07af6c5977ad8501e02ab9754f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a560fc07af6c5977ad8501e02ab9754f5">VREG_AND_CHIP_RESET_VREG_ROK_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a560fc07af6c5977ad8501e02ab9754f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac310cce3e47582801a5e82c3d63c9497" id="r_ac310cce3e47582801a5e82c3d63c9497"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#ac310cce3e47582801a5e82c3d63c9497">VREG_AND_CHIP_RESET_VREG_ROK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:ac310cce3e47582801a5e82c3d63c9497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1186c0dcda43da72cceefd6d20f42bbf" id="r_a1186c0dcda43da72cceefd6d20f42bbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a1186c0dcda43da72cceefd6d20f42bbf">VREG_AND_CHIP_RESET_VREG_ROK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a1186c0dcda43da72cceefd6d20f42bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c964a788a357ff15f9e811bd1d9631" id="r_a08c964a788a357ff15f9e811bd1d9631"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a08c964a788a357ff15f9e811bd1d9631">VREG_AND_CHIP_RESET_VREG_ROK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a08c964a788a357ff15f9e811bd1d9631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4281e41c34098a2355f57846fda6ae02" id="r_a4281e41c34098a2355f57846fda6ae02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a4281e41c34098a2355f57846fda6ae02">VREG_AND_CHIP_RESET_VREG_ROK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4281e41c34098a2355f57846fda6ae02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15bb29221b540076270373316ae6cea9" id="r_a15bb29221b540076270373316ae6cea9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a15bb29221b540076270373316ae6cea9">VREG_AND_CHIP_RESET_VREG_VSEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a15bb29221b540076270373316ae6cea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36dad7feb44b3e094e7aae6c43230857" id="r_a36dad7feb44b3e094e7aae6c43230857"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a36dad7feb44b3e094e7aae6c43230857">VREG_AND_CHIP_RESET_VREG_VSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td></tr>
<tr class="separator:a36dad7feb44b3e094e7aae6c43230857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9221a591bf69181a97894800a0f0b074" id="r_a9221a591bf69181a97894800a0f0b074"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a9221a591bf69181a97894800a0f0b074">VREG_AND_CHIP_RESET_VREG_VSEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a9221a591bf69181a97894800a0f0b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450975998998ff9a311c0c4aa363cda1" id="r_a450975998998ff9a311c0c4aa363cda1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#a450975998998ff9a311c0c4aa363cda1">VREG_AND_CHIP_RESET_VREG_VSEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a450975998998ff9a311c0c4aa363cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab31bb1d91c5ea2f2cf28990304825ad0" id="r_ab31bb1d91c5ea2f2cf28990304825ad0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html#ab31bb1d91c5ea2f2cf28990304825ad0">VREG_AND_CHIP_RESET_VREG_VSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb)</td></tr>
<tr class="separator:ab31bb1d91c5ea2f2cf28990304825ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="a5f1f8caf9f6e699911e0fe0b8bf3170d" name="a5f1f8caf9f6e699911e0fe0b8bf3170d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f1f8caf9f6e699911e0fe0b8bf3170d">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_BOD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_BOD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9086e33bdeb33f30167dc7ecc86b8fe" name="ab9086e33bdeb33f30167dc7ecc86b8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9086e33bdeb33f30167dc7ecc86b8fe">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_BOD_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_BOD_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a701427e841b787e60f9cd5b54a2f0272" name="a701427e841b787e60f9cd5b54a2f0272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a701427e841b787e60f9cd5b54a2f0272">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_BOD_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_BOD_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e42c0aab396b55cf8e553fb5755981b" name="a8e42c0aab396b55cf8e553fb5755981b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e42c0aab396b55cf8e553fb5755981b">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_BOD_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_BOD_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3a935a6a85c420ac4fe62fbd7d1716e" name="af3a935a6a85c420ac4fe62fbd7d1716e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3a935a6a85c420ac4fe62fbd7d1716e">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_BOD_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_BOD_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a154f82430b6ba3f1dd4182ab1b28035e" name="a154f82430b6ba3f1dd4182ab1b28035e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a154f82430b6ba3f1dd4182ab1b28035e">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_BOD_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_BOD_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76007305a686777e8ab78e033a855463" name="a76007305a686777e8ab78e033a855463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76007305a686777e8ab78e033a855463">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_BOD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_BOD_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a353bf415fee07f4af564543d6ad43b6f" name="a353bf415fee07f4af564543d6ad43b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a353bf415fee07f4af564543d6ad43b6f">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_BOD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_BOD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000091)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a175aa63bd0d644f13fbe098fc8050aae" name="a175aa63bd0d644f13fbe098fc8050aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a175aa63bd0d644f13fbe098fc8050aae">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_BOD_VSEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_BOD_VSEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a463bdb317a978667312b8723c67dab1f" name="a463bdb317a978667312b8723c67dab1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a463bdb317a978667312b8723c67dab1f">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_BOD_VSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_BOD_VSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a067a0598de4693724ace4a7d6e5a4c" name="a6a067a0598de4693724ace4a7d6e5a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a067a0598de4693724ace4a7d6e5a4c">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_BOD_VSEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_BOD_VSEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd9130ec4446f8e16fcd061c309a1dfe" name="abd9130ec4446f8e16fcd061c309a1dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9130ec4446f8e16fcd061c309a1dfe">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_BOD_VSEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_BOD_VSEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b5c539aa91dac574b1daed268ab3bc8" name="a7b5c539aa91dac574b1daed268ab3bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5c539aa91dac574b1daed268ab3bc8">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_BOD_VSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_BOD_VSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e01a5fcff0b190c923e361453c21950" name="a2e01a5fcff0b190c923e361453c21950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e01a5fcff0b190c923e361453c21950">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01110100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59ba885aa03fe7d3fae78cde5f7d04ec" name="a59ba885aa03fe7d3fae78cde5f7d04ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ba885aa03fe7d3fae78cde5f7d04ec">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7785b1cbababa53b42c88a36b7f35687" name="a7785b1cbababa53b42c88a36b7f35687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7785b1cbababa53b42c88a36b7f35687">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c3aa2b32e30016e7502192bd9659dd3" name="a7c3aa2b32e30016e7502192bd9659dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c3aa2b32e30016e7502192bd9659dd3">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa7a0a40502fe0120960057e182c81f5" name="afa7a0a40502fe0120960057e182c81f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa7a0a40502fe0120960057e182c81f5">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a6c0ebe12e4631aede22f55463a1517" name="a3a6c0ebe12e4631aede22f55463a1517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a6c0ebe12e4631aede22f55463a1517">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_POR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e33c85008cdd7986d382fbb9e56f356" name="a1e33c85008cdd7986d382fbb9e56f356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e33c85008cdd7986d382fbb9e56f356">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f4eb883556a70970e9fb7aab40e8198" name="a2f4eb883556a70970e9fb7aab40e8198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f4eb883556a70970e9fb7aab40e8198">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb14583afca048fc09500fc801e6b1b9" name="afb14583afca048fc09500fc801e6b1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb14583afca048fc09500fc801e6b1b9">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a094fe04848f7c24db9f2b9803f2195b7" name="a094fe04848f7c24db9f2b9803f2195b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a094fe04848f7c24db9f2b9803f2195b7">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42c8f1084a7aefbdf520ed92353bc818" name="a42c8f1084a7aefbdf520ed92353bc818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42c8f1084a7aefbdf520ed92353bc818">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_PSM_RESTART_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10790dd290ff3a661f4af8b0f5e44ec0" name="a10790dd290ff3a661f4af8b0f5e44ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10790dd290ff3a661f4af8b0f5e44ec0">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0502c029134f14ec847ecd5c33e18d8c" name="a0502c029134f14ec847ecd5c33e18d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0502c029134f14ec847ecd5c33e18d8c">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35471a0d7951c7162d125346a1a62fdb" name="a35471a0d7951c7162d125346a1a62fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35471a0d7951c7162d125346a1a62fdb">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d0f3217523aa980519abaff1124fbe0" name="a5d0f3217523aa980519abaff1124fbe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d0f3217523aa980519abaff1124fbe0">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a204a775b7862e4ee89d974aabc33cdb2" name="a204a775b7862e4ee89d974aabc33cdb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a204a775b7862e4ee89d974aabc33cdb2">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_HAD_RUN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ba9d379cd5a71d978d15041052e8b52" name="a3ba9d379cd5a71d978d15041052e8b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba9d379cd5a71d978d15041052e8b52">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a622659e9be28590ba8960071c57b7780" name="a622659e9be28590ba8960071c57b7780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a622659e9be28590ba8960071c57b7780">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcec3fbf48f66f9d3de4c3c2ece1414f" name="abcec3fbf48f66f9d3de4c3c2ece1414f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcec3fbf48f66f9d3de4c3c2ece1414f">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7b40c57206c1bb320e7c9bcf80caaf7" name="ad7b40c57206c1bb320e7c9bcf80caaf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7b40c57206c1bb320e7c9bcf80caaf7">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5593976fb981423fb72ea86f41a90a4" name="af5593976fb981423fb72ea86f41a90a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5593976fb981423fb72ea86f41a90a4">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8fd180a5a5b7422d90e8fb1b9ac8e87" name="ae8fd180a5a5b7422d90e8fb1b9ac8e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8fd180a5a5b7422d90e8fb1b9ac8e87">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_PSM_RESTART_FLAG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8dff6c67c5f13aef940ed41b5fb74a1" name="aa8dff6c67c5f13aef940ed41b5fb74a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8dff6c67c5f13aef940ed41b5fb74a1">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_CHIP_RESET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_CHIP_RESET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41770a64cd2ea2b246e49b06386a3143" name="a41770a64cd2ea2b246e49b06386a3143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41770a64cd2ea2b246e49b06386a3143">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000010f3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ccdd5dd617621f2dffff4ed1c65a915" name="a0ccdd5dd617621f2dffff4ed1c65a915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ccdd5dd617621f2dffff4ed1c65a915">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff013d3187b70715a56786f6f7adda10" name="aff013d3187b70715a56786f6f7adda10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff013d3187b70715a56786f6f7adda10">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d0b35f9c76f072b16c7e750e61fa9b2" name="a9d0b35f9c76f072b16c7e750e61fa9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0b35f9c76f072b16c7e750e61fa9b2">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f0cd1b2a61be11bea4e03b76fee941e" name="a0f0cd1b2a61be11bea4e03b76fee941e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0cd1b2a61be11bea4e03b76fee941e">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adef16259c2cea2226a382cb7100ffdb9" name="adef16259c2cea2226a382cb7100ffdb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef16259c2cea2226a382cb7100ffdb9">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa520874d0c725a9aeb671a837571c0ff" name="aa520874d0c725a9aeb671a837571c0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa520874d0c725a9aeb671a837571c0ff">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_HIZ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_HIZ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af85b78d6c1deec9625ee7af177fbbf7d" name="af85b78d6c1deec9625ee7af177fbbf7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85b78d6c1deec9625ee7af177fbbf7d">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_HIZ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_HIZ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bd14e6fc9597cbbc7ae1c032d097659" name="a9bd14e6fc9597cbbc7ae1c032d097659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd14e6fc9597cbbc7ae1c032d097659">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_HIZ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_HIZ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d2a536e5aaa9013eff5f473802d6e7d" name="a8d2a536e5aaa9013eff5f473802d6e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d2a536e5aaa9013eff5f473802d6e7d">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_HIZ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_HIZ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a506a966c8be41a9ed5ee03d66e925b92" name="a506a966c8be41a9ed5ee03d66e925b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a506a966c8be41a9ed5ee03d66e925b92">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_HIZ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_HIZ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb40d4493d4c03066e546a394ddc281d" name="adb40d4493d4c03066e546a394ddc281d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb40d4493d4c03066e546a394ddc281d">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="a3aceda7607b33ae2bcc9e26b0d5f0439" name="a3aceda7607b33ae2bcc9e26b0d5f0439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aceda7607b33ae2bcc9e26b0d5f0439">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a560fc07af6c5977ad8501e02ab9754f5" name="a560fc07af6c5977ad8501e02ab9754f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a560fc07af6c5977ad8501e02ab9754f5">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_ROK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_ROK_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac310cce3e47582801a5e82c3d63c9497" name="ac310cce3e47582801a5e82c3d63c9497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac310cce3e47582801a5e82c3d63c9497">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_ROK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_ROK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1186c0dcda43da72cceefd6d20f42bbf" name="a1186c0dcda43da72cceefd6d20f42bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1186c0dcda43da72cceefd6d20f42bbf">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_ROK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_ROK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08c964a788a357ff15f9e811bd1d9631" name="a08c964a788a357ff15f9e811bd1d9631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c964a788a357ff15f9e811bd1d9631">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_ROK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_ROK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4281e41c34098a2355f57846fda6ae02" name="a4281e41c34098a2355f57846fda6ae02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4281e41c34098a2355f57846fda6ae02">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_ROK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_ROK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15bb29221b540076270373316ae6cea9" name="a15bb29221b540076270373316ae6cea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15bb29221b540076270373316ae6cea9">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_VSEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_VSEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36dad7feb44b3e094e7aae6c43230857" name="a36dad7feb44b3e094e7aae6c43230857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36dad7feb44b3e094e7aae6c43230857">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_VSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_VSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9221a591bf69181a97894800a0f0b074" name="a9221a591bf69181a97894800a0f0b074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9221a591bf69181a97894800a0f0b074">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_VSEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_VSEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a450975998998ff9a311c0c4aa363cda1" name="a450975998998ff9a311c0c4aa363cda1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a450975998998ff9a311c0c4aa363cda1">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_VSEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_VSEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab31bb1d91c5ea2f2cf28990304825ad0" name="ab31bb1d91c5ea2f2cf28990304825ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab31bb1d91c5ea2f2cf28990304825ad0">&#9670;&#160;</a></span>VREG_AND_CHIP_RESET_VREG_VSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> VREG_AND_CHIP_RESET_VREG_VSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_06354e3bf814a9a205e28ace252ee3f5.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_7bd6dad2f73c9497ac05e0910d6eaf47.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe2fde58e5940b473d8ed5d59c5a430.html">hardware</a></li><li class="navelem"><a class="el" href="dir_92a0b393fa4e0be08b4ff2e0195a4834.html">regs</a></li><li class="navelem"><a class="el" href="hardware__regs_2include_2hardware_2regs_2vreg__and__chip__reset_8h.html">vreg_and_chip_reset.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
