#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2016.09
# platform  : Linux 3.10.0-957.21.3.el7.x86_64
# version   : 2016.09p002 64 bits
# build date: 2016.11.28 18:08:41 PST
#----------------------------------------
# started Tue Apr 28 16:06:30 PDT 2020
# hostname  : rsg24.stanford.edu
# pid       : 32391
# arguments : '-label' 'session_0' '-console' 'rsg24.stanford.edu:44617' '-style' 'windows' '-use_native_tcl' '-proj' '/rsgs/pool0/esingh/trojan_demos/vscale_counter/jgproject/sessionLogs/session_0' '-init' '-hidden' '/rsgs/pool0/esingh/trojan_demos/vscale_counter/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2016 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /rsgs/pool0/esingh/trojan_demos/vscale_counter/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/rsghome/esingh/.config/jasper/jaspergold.conf".
INFO (IPL003): This JasperGold instance uses a new interpreter implementation for Tcl evaluation.
    Launch JasperGold using the "-use_jtcl" command-line switch to restore it to the old implementation.
% source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file /hd/cad/cadence/JASPERGOLD16.09.002.lnx86/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file knockout_trigger.v
[INFO (VERI-1328)] knockout_trigger.v(1): analyzing included file constants.vh
[-- (VERI-1482)] Analyzing Verilog file toppipe.v
[INFO (VERI-1328)] toppipe.v(1): analyzing included file vscale_ctrl_constants.vh
[INFO (VERI-1328)] toppipe.v(2): analyzing included file vscale_alu_ops.vh
[INFO (VERI-1328)] toppipe.v(3): analyzing included file rv32_opcodes.vh
[INFO (VERI-1328)] toppipe.v(4): analyzing included file vscale_csr_addr_map.vh
[INFO (VERI-1328)] toppipe.v(5): analyzing included file vscale_md_constants.vh
[INFO (VERI-1328)] toppipe.v(6): analyzing included file vscale_platform_constants.vh
[-- (VERI-1482)] Analyzing Verilog file vscale_checker_bind.sv
[-- (VERI-1482)] Analyzing Verilog file vscale_checker.sv
[-- (VERI-1482)] Analyzing Verilog file vscale_verilog/vscale_alu.v
[INFO (VERI-1328)] vscale_verilog/vscale_alu.v(1): analyzing included file vscale_alu_ops.vh
[INFO (VERI-1328)] vscale_verilog/vscale_alu.v(2): analyzing included file rv32_opcodes.vh
[-- (VERI-1482)] Analyzing Verilog file vscale_verilog/vscale_core.v
[INFO (VERI-1328)] vscale_verilog/vscale_core.v(1): analyzing included file vscale_hasti_constants.vh
[INFO (VERI-1328)] vscale_verilog/vscale_core.v(2): analyzing included file vscale_ctrl_constants.vh
[INFO (VERI-1328)] vscale_verilog/vscale_core.v(3): analyzing included file vscale_csr_addr_map.vh
[INFO (VERI-1328)] vscale_verilog/vscale_core.v(4): analyzing included file vscale_platform_constants.vh
[-- (VERI-1482)] Analyzing Verilog file vscale_verilog/vscale_csr_file.v
[INFO (VERI-1328)] vscale_verilog/vscale_csr_file.v(1): analyzing included file rv32_opcodes.vh
[INFO (VERI-1328)] vscale_verilog/vscale_csr_file.v(2): analyzing included file vscale_csr_addr_map.vh
[INFO (VERI-1328)] vscale_verilog/vscale_csr_file.v(3): analyzing included file vscale_ctrl_constants.vh
[INFO (VERI-1328)] vscale_verilog/vscale_csr_file.v(4): analyzing included file vscale_platform_constants.vh
[-- (VERI-1482)] Analyzing Verilog file vscale_verilog/vscale_ctrl.v
[INFO (VERI-1328)] vscale_verilog/vscale_ctrl.v(1): analyzing included file vscale_ctrl_constants.vh
[INFO (VERI-1328)] vscale_verilog/vscale_ctrl.v(2): analyzing included file vscale_alu_ops.vh
[INFO (VERI-1328)] vscale_verilog/vscale_ctrl.v(3): analyzing included file rv32_opcodes.vh
[INFO (VERI-1328)] vscale_verilog/vscale_ctrl.v(4): analyzing included file vscale_csr_addr_map.vh
[INFO (VERI-1328)] vscale_verilog/vscale_ctrl.v(5): analyzing included file vscale_md_constants.vh
[-- (VERI-1482)] Analyzing Verilog file vscale_verilog/vscale_hasti_bridge.v
[INFO (VERI-1328)] vscale_verilog/vscale_hasti_bridge.v(1): analyzing included file vscale_hasti_constants.vh
[-- (VERI-1482)] Analyzing Verilog file vscale_verilog/vscale_imm_gen.v
[INFO (VERI-1328)] vscale_verilog/vscale_imm_gen.v(1): analyzing included file vscale_ctrl_constants.vh
[INFO (VERI-1328)] vscale_verilog/vscale_imm_gen.v(2): analyzing included file rv32_opcodes.vh
[-- (VERI-1482)] Analyzing Verilog file vscale_verilog/vscale_mul_div.v
[INFO (VERI-1328)] vscale_verilog/vscale_mul_div.v(1): analyzing included file vscale_md_constants.vh
[INFO (VERI-1328)] vscale_verilog/vscale_mul_div.v(2): analyzing included file vscale_ctrl_constants.vh
[INFO (VERI-1328)] vscale_verilog/vscale_mul_div.v(3): analyzing included file rv32_opcodes.vh
[-- (VERI-1482)] Analyzing Verilog file vscale_verilog/vscale_PC_mux.v
[INFO (VERI-1328)] vscale_verilog/vscale_PC_mux.v(1): analyzing included file vscale_ctrl_constants.vh
[INFO (VERI-1328)] vscale_verilog/vscale_PC_mux.v(2): analyzing included file rv32_opcodes.vh
[-- (VERI-1482)] Analyzing Verilog file vscale_verilog/vscale_pipeline.v
[INFO (VERI-1328)] vscale_verilog/vscale_pipeline.v(1): analyzing included file vscale_ctrl_constants.vh
[INFO (VERI-1328)] vscale_verilog/vscale_pipeline.v(2): analyzing included file vscale_alu_ops.vh
[INFO (VERI-1328)] vscale_verilog/vscale_pipeline.v(3): analyzing included file rv32_opcodes.vh
[INFO (VERI-1328)] vscale_verilog/vscale_pipeline.v(4): analyzing included file vscale_csr_addr_map.vh
[INFO (VERI-1328)] vscale_verilog/vscale_pipeline.v(5): analyzing included file vscale_md_constants.vh
[INFO (VERI-1328)] vscale_verilog/vscale_pipeline.v(6): analyzing included file vscale_platform_constants.vh
[WARN (VERI-1206)] vscale_verilog/vscale_pipeline.v(370): overwriting previous definition of module vscale_pipeline
[INFO (VERI-2142)] toppipe.v(620): previous definition of module vscale_pipeline is here
[-- (VERI-1482)] Analyzing Verilog file vscale_verilog/vscale_regfile.v
[INFO (VERI-1328)] vscale_verilog/vscale_regfile.v(1): analyzing included file rv32_opcodes.vh
[-- (VERI-1482)] Analyzing Verilog file vscale_verilog/vscale_src_a_mux.v
[INFO (VERI-1328)] vscale_verilog/vscale_src_a_mux.v(1): analyzing included file vscale_ctrl_constants.vh
[INFO (VERI-1328)] vscale_verilog/vscale_src_a_mux.v(2): analyzing included file rv32_opcodes.vh
[-- (VERI-1482)] Analyzing Verilog file vscale_verilog/vscale_src_b_mux.v
[INFO (VERI-1328)] vscale_verilog/vscale_src_b_mux.v(1): analyzing included file vscale_ctrl_constants.vh
[INFO (VERI-1328)] vscale_verilog/vscale_src_b_mux.v(2): analyzing included file rv32_opcodes.vh
[-- (VERI-1482)] Analyzing Verilog file qed/inst_constraint.sv
[-- (VERI-1482)] Analyzing Verilog file qed/modify_instruction.v
[-- (VERI-1482)] Analyzing Verilog file qed/qed_decoder.v
[-- (VERI-1482)] Analyzing Verilog file qed/qed_i_cache.v
[INFO (VERI-1328)] qed/qed_i_cache.v(1): analyzing included file qed.vh
[-- (VERI-1482)] Analyzing Verilog file qed/qed_instruction_mux.v
[INFO (VERI-1328)] qed/qed_instruction_mux.v(1): analyzing included file qed.vh
[-- (VERI-1482)] Analyzing Verilog file qed/qed_sm.v
[INFO (VERI-1328)] qed/qed_sm.v(1): analyzing included file qed.vh
[-- (VERI-1482)] Analyzing Verilog file qed/qed_tb.v
[WARN (VERI-9025)] qed/qed_tb.v(2): Empty Port in Module Declaration
[WARN (VERI-9025)] qed/qed_tb.v(7): Empty Port in Module Declaration
[-- (VERI-1482)] Analyzing Verilog file qed/qed.v
[INFO (VERI-1328)] qed/qed.v(1): analyzing included file qed.vh
[-- (VERI-1482)] Analyzing Verilog file toppipe.v
[INFO (VERI-1328)] toppipe.v(1): analyzing included file vscale_ctrl_constants.vh
[INFO (VERI-1328)] toppipe.v(2): analyzing included file vscale_alu_ops.vh
[INFO (VERI-1328)] toppipe.v(3): analyzing included file rv32_opcodes.vh
[INFO (VERI-1328)] toppipe.v(4): analyzing included file vscale_csr_addr_map.vh
[INFO (VERI-1328)] toppipe.v(5): analyzing included file vscale_md_constants.vh
[INFO (VERI-1328)] toppipe.v(6): analyzing included file vscale_platform_constants.vh
[WARN (VERI-1206)] toppipe.v(85): overwriting previous definition of module toppipe
[INFO (VERI-2142)] toppipe.v(85): previous definition of module toppipe is here
[WARN (VERI-1206)] toppipe.v(620): overwriting previous definition of module vscale_pipeline
[INFO (VERI-2142)] vscale_verilog/vscale_pipeline.v(370): previous definition of module vscale_pipeline is here
INFO (ISW003): Top module name is "toppipe".
[INFO (VERI-1018)] vscale_checker_bind.sv(1): compiling module vscale_checker_bind
[INFO (VERI-1018)] toppipe.v(9): compiling module toppipe
[INFO (VERI-1018)] toppipe.v(87): compiling module vscale_pipeline
[INFO (VERI-1018)] vscale_verilog/vscale_ctrl.v(7): compiling module vscale_ctrl
[WARN (VERI-1209)] vscale_verilog/vscale_ctrl.v(184): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] vscale_verilog/vscale_ctrl.v(317): expression size 32 truncated to fit in target size 3
[WARN (VERI-1209)] vscale_verilog/vscale_ctrl.v(318): expression size 32 truncated to fit in target size 3
[WARN (VERI-1209)] vscale_verilog/vscale_ctrl.v(319): expression size 32 truncated to fit in target size 3
[WARN (VERI-1209)] vscale_verilog/vscale_ctrl.v(320): expression size 32 truncated to fit in target size 3
[WARN (VERI-1209)] vscale_verilog/vscale_ctrl.v(321): expression size 32 truncated to fit in target size 3
[WARN (VERI-1209)] vscale_verilog/vscale_ctrl.v(322): expression size 32 truncated to fit in target size 3
[WARN (VERI-1209)] vscale_verilog/vscale_ctrl.v(413): expression size 32 truncated to fit in target size 3
[WARN (VERI-1209)] vscale_verilog/vscale_ctrl.v(476): expression size 32 truncated to fit in target size 4
[INFO (VERI-1018)] qed/qed.v(4): compiling module qed
[INFO (VERI-1018)] qed/qed_decoder.v(5): compiling module qed_decoder
[INFO (VERI-1018)] qed/modify_instruction.v(3): compiling module modify_instruction
[WARN (VERI-1209)] qed/modify_instruction.v(58): expression size 14 truncated to fit in target size 12
[INFO (VERI-1018)] qed/qed_instruction_mux.v(3): compiling module qed_instruction_mux
[INFO (VERI-1018)] qed/qed_i_cache.v(3): compiling module qed_i_cache
[WARN (VERI-1209)] qed/qed_i_cache.v(76): expression size 32 truncated to fit in target size 6
[WARN (VERI-1209)] qed/qed_i_cache.v(82): expression size 32 truncated to fit in target size 6
[INFO (VERI-1018)] vscale_verilog/vscale_regfile.v(3): compiling module vscale_regfile
[INFO (VERI-1018)] vscale_checker.sv(2): compiling module vscale_checker
[WARN (VERI-1060)] vscale_checker.sv(127): 'initial' construct ignored
[INFO (VERI-1018)] qed/inst_constraint.sv(3): compiling module inst_constraint
[INFO (VERI-1018)] vscale_verilog/vscale_imm_gen.v(4): compiling module vscale_imm_gen
[INFO (VERI-1018)] vscale_verilog/vscale_src_a_mux.v(4): compiling module vscale_src_a_mux
[INFO (VERI-1018)] vscale_verilog/vscale_src_b_mux.v(4): compiling module vscale_src_b_mux
[INFO (VERI-1018)] vscale_verilog/vscale_alu.v(4): compiling module vscale_alu
[INFO (VERI-1018)] vscale_verilog/vscale_mul_div.v(5): compiling module vscale_mul_div
[WARN (VERI-1209)] vscale_verilog/vscale_mul_div.v(78): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] vscale_verilog/vscale_mul_div.v(79): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] vscale_verilog/vscale_mul_div.v(100): expression size 32 truncated to fit in target size 5
[WARN (VERI-1141)] toppipe.v(479): system function call random not supported
[WARN (VERI-1141)] toppipe.v(480): system function call random not supported
[WARN (VERI-1141)] toppipe.v(481): system function call random not supported
[WARN (VERI-1209)] toppipe.v(578): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] toppipe.v(582): expression size 32 truncated to fit in target size 1
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name toppipe
[INFO] Module Name vscale_checker_bind
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
[<embedded>] % prove -bg -task {<embedded>}
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background (thread 0)
INFO (IPF036): Starting proof on task: "<embedded>", 30 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 255 of 5687 design flops, 0 of 0 design latches, 47 of 48 internal elements.
ERROR (EAS003): Assumptions are inconsistent with the reset condition and/or reset assumptions. Error detected during constant propagation.
Conflict detected on <embedded>::RESET:::global_reset. The following commands may help debug this issue: get_needed_assumptions, check_assumptions, get_design_info [-signal | -property] -list connected_assumptions.
ERROR (EAS008): Assumptions overconstrain the task at cycle 1.
    For message help, type "help -message eas008"
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
	Properties Considered : 30
	      assertions      : 15
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 15 (100%)
	      covers          : 15
	       - unreachable  : 0 (0%)
	       - covered      : 0 (0%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 15 (100%)
[<embedded>] % get_needed_assumptions
can't read "target": no such variable
[<embedded>] % check_assumptions
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Q1 Q2 Q3 Q4 Q5 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Q1 Q2 Q3 Q4 Q5, total 5
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 31 properties to prove with 1 already proven/unreachable
ERROR (EAS003): Assumptions are inconsistent with the reset condition and/or reset assumptions. Error detected during constant propagation.
Conflict detected on <embedded>::RESET:::global_reset. The following commands may help debug this issue: get_needed_assumptions, check_assumptions, get_design_info [-signal | -property] -list connected_assumptions.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[1].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[1].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[2].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[2].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[3].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[3].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[4].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[4].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[5].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[5].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[6].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[6].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[7].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[7].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[8].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[8].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[9].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[9].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[10].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[10].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[11].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[11].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[12].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[12].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[13].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[13].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[14].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[14].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "toppipe.vpipe.regfile.chk0.genblk2[15].assert_ireg_match" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "toppipe.vpipe.regfile.chk0.genblk2[15].assert_ireg_match:precondition1" was proven unreachable in 0.00 s.
Found proofs for 30 properties in preprocessing
Using multistage preprocessing
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 4294967295
ProofGrid is starting event handling
1.0.Q1: Proofgrid shell started at 2001@rsg24.stanford.edu(local) jg_32391_rsg24.stanford.edu_2
1.0.Q5: Proofgrid shell started at 2004@rsg24.stanford.edu(local) jg_32391_rsg24.stanford.edu_2
1.0.Q3: Proofgrid shell started at 2002@rsg24.stanford.edu(local) jg_32391_rsg24.stanford.edu_2
1.0.Q5: Overconstrained at 1 [0.00 s]
1.0.Q3: Overconstrained at 1 [0.00 s]
1.0.Q5: Exited with Success (@ 0.00 s)
1.0.Q5: One engine per property already running, restart ignored
1.0.Q3: Exited with Success (@ 0.00 s)
1.0.Q3: Completed, Restart ignored.
1.0.Q4: Proofgrid shell started at 2003@rsg24.stanford.edu(local) jg_32391_rsg24.stanford.edu_2
1.0.Q4: Overconstrained at 1 [0.00 s]
1.0.Q4: Exited with Success (@ 0.00 s)
1.0.Q4: One engine per property already running, restart ignored
1.0.Q1: Overconstrained at 1 [0.00 s]
1.0.Q1: Exited with Success (@ 0.01 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
WARNING (WAS006): The task is inconsistent at cycle 1.
INFO (IPF059): Completed proof on task: "<embedded>"
conflict
INFO: delete ampa start in Shell
INFO: delete ampa end in Shell
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
